[15:01:46.018] <TB3>     INFO: *** Welcome to pxar ***
[15:01:46.018] <TB3>     INFO: *** Today: 2016/08/22
[15:01:46.025] <TB3>     INFO: *** Version: b2a7-dirty
[15:01:46.025] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C15.dat
[15:01:46.026] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:01:46.026] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//defaultMaskFile.dat
[15:01:46.026] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters_C15.dat
[15:01:46.104] <TB3>     INFO:         clk: 4
[15:01:46.104] <TB3>     INFO:         ctr: 4
[15:01:46.104] <TB3>     INFO:         sda: 19
[15:01:46.104] <TB3>     INFO:         tin: 9
[15:01:46.104] <TB3>     INFO:         level: 15
[15:01:46.104] <TB3>     INFO:         triggerdelay: 0
[15:01:46.104] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:01:46.104] <TB3>     INFO: Log level: DEBUG
[15:01:46.115] <TB3>     INFO: Found DTB DTB_WRE7QJ
[15:01:46.125] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[15:01:46.128] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[15:01:46.130] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[15:01:47.694] <TB3>     INFO: DUT info: 
[15:01:47.694] <TB3>     INFO: The DUT currently contains the following objects:
[15:01:47.694] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:01:47.694] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[15:01:47.694] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[15:01:47.694] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:01:47.694] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:47.694] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:47.694] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:47.694] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:47.694] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:47.694] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:47.694] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:47.694] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:47.694] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:47.694] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:47.694] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:47.694] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:47.694] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:47.694] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:47.694] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:47.694] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:47.694] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:01:47.694] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:01:47.694] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:01:47.694] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:01:47.694] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:01:47.694] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:01:47.694] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:47.694] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:01:47.694] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:01:47.694] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:01:47.694] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:01:47.694] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:01:47.694] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:01:47.695] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:01:47.696] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:01:47.698] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32264192
[15:01:47.698] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x16373b0
[15:01:47.698] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x15a9770
[15:01:47.698] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f3271d94010
[15:01:47.698] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f3277fff510
[15:01:47.698] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 32329728 fPxarMemory = 0x7f3271d94010
[15:01:47.700] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 370.6mA
[15:01:47.701] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 462.3mA
[15:01:47.701] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[15:01:47.701] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:01:48.101] <TB3>     INFO: enter 'restricted' command line mode
[15:01:48.101] <TB3>     INFO: enter test to run
[15:01:48.101] <TB3>     INFO:   test: FPIXTest no parameter change
[15:01:48.102] <TB3>     INFO:   running: fpixtest
[15:01:48.102] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:01:48.104] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:01:48.105] <TB3>     INFO: ######################################################################
[15:01:48.105] <TB3>     INFO: PixTestFPIXTest::doTest()
[15:01:48.105] <TB3>     INFO: ######################################################################
[15:01:48.108] <TB3>     INFO: ######################################################################
[15:01:48.108] <TB3>     INFO: PixTestPretest::doTest()
[15:01:48.108] <TB3>     INFO: ######################################################################
[15:01:48.111] <TB3>     INFO:    ----------------------------------------------------------------------
[15:01:48.111] <TB3>     INFO:    PixTestPretest::programROC() 
[15:01:48.111] <TB3>     INFO:    ----------------------------------------------------------------------
[15:02:05.634] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:02:05.634] <TB3>     INFO: IA differences per ROC:  18.5 17.7 19.3 16.9 17.7 19.3 19.3 18.5 20.1 18.5 17.7 18.5 16.9 17.7 20.1 16.9
[15:02:05.703] <TB3>     INFO:    ----------------------------------------------------------------------
[15:02:05.703] <TB3>     INFO:    PixTestPretest::checkIdig() 
[15:02:05.703] <TB3>     INFO:    ----------------------------------------------------------------------
[15:02:06.955] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[15:02:07.457] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[15:02:07.959] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[15:02:08.461] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[15:02:08.962] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[15:02:09.464] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[15:02:09.966] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[15:02:10.467] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[15:02:10.970] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[15:02:11.471] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[15:02:11.973] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[15:02:12.475] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[15:02:12.976] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[15:02:13.478] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[15:02:13.980] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[15:02:14.481] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[15:02:14.735] <TB3>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 2.4 
[15:02:14.735] <TB3>     INFO: Test took 9035 ms.
[15:02:14.735] <TB3>     INFO: PixTestPretest::checkIdig() done.
[15:02:14.762] <TB3>     INFO:    ----------------------------------------------------------------------
[15:02:14.762] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:02:14.762] <TB3>     INFO:    ----------------------------------------------------------------------
[15:02:14.866] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.7812 mA
[15:02:14.968] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.8187 mA
[15:02:15.068] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  79 Ia 23.8187 mA
[15:02:15.169] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  80 Ia 23.8187 mA
[15:02:15.270] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  81 Ia 24.6187 mA
[15:02:15.371] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  78 Ia 23.8187 mA
[15:02:15.472] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  79 Ia 23.8187 mA
[15:02:15.573] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  80 Ia 24.6187 mA
[15:02:15.673] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  77 Ia 23.0188 mA
[15:02:15.773] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  83 Ia 25.4188 mA
[15:02:15.874] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  76 Ia 23.0188 mA
[15:02:15.975] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  82 Ia 24.6187 mA
[15:02:16.076] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  79 Ia 23.8187 mA
[15:02:16.177] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.0188 mA
[15:02:16.278] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  84 Ia 23.8187 mA
[15:02:16.379] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  85 Ia 24.6187 mA
[15:02:16.480] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  82 Ia 23.8187 mA
[15:02:16.581] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  83 Ia 23.8187 mA
[15:02:16.681] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  84 Ia 23.8187 mA
[15:02:16.782] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  85 Ia 24.6187 mA
[15:02:16.883] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  82 Ia 23.8187 mA
[15:02:16.984] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  83 Ia 23.8187 mA
[15:02:17.085] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  84 Ia 24.6187 mA
[15:02:17.186] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  81 Ia 23.8187 mA
[15:02:17.286] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  82 Ia 23.8187 mA
[15:02:17.388] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.8187 mA
[15:02:17.489] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  79 Ia 24.6187 mA
[15:02:17.590] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  76 Ia 23.8187 mA
[15:02:17.691] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  77 Ia 23.8187 mA
[15:02:17.792] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  78 Ia 24.6187 mA
[15:02:17.893] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  75 Ia 23.8187 mA
[15:02:17.994] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  76 Ia 23.8187 mA
[15:02:18.094] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  77 Ia 23.8187 mA
[15:02:18.195] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  78 Ia 23.8187 mA
[15:02:18.296] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  79 Ia 24.6187 mA
[15:02:18.396] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  76 Ia 23.8187 mA
[15:02:18.497] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  77 Ia 23.8187 mA
[15:02:18.598] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.2188 mA
[15:02:18.699] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  89 Ia 24.6187 mA
[15:02:18.800] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  86 Ia 23.8187 mA
[15:02:18.901] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  87 Ia 24.6187 mA
[15:02:18.001] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  84 Ia 23.8187 mA
[15:02:19.102] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  85 Ia 23.8187 mA
[15:02:19.202] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  86 Ia 23.8187 mA
[15:02:19.303] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  87 Ia 24.6187 mA
[15:02:19.404] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  84 Ia 23.8187 mA
[15:02:19.505] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  85 Ia 23.8187 mA
[15:02:19.606] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  86 Ia 23.8187 mA
[15:02:19.706] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  87 Ia 24.6187 mA
[15:02:19.808] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.0188 mA
[15:02:19.909] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  84 Ia 23.8187 mA
[15:02:20.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  85 Ia 24.6187 mA
[15:02:20.111] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  82 Ia 23.8187 mA
[15:02:20.211] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  83 Ia 24.6187 mA
[15:02:20.314] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  80 Ia 23.8187 mA
[15:02:20.415] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  81 Ia 23.8187 mA
[15:02:20.516] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  82 Ia 23.8187 mA
[15:02:20.617] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  83 Ia 24.6187 mA
[15:02:20.717] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  80 Ia 23.8187 mA
[15:02:20.818] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  81 Ia 23.8187 mA
[15:02:20.919] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  82 Ia 23.8187 mA
[15:02:21.020] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.6187 mA
[15:02:21.121] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  75 Ia 23.8187 mA
[15:02:21.222] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  76 Ia 23.8187 mA
[15:02:21.323] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  77 Ia 23.8187 mA
[15:02:21.424] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  78 Ia 24.6187 mA
[15:02:21.525] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  75 Ia 23.8187 mA
[15:02:21.625] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  76 Ia 23.8187 mA
[15:02:21.726] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  77 Ia 23.8187 mA
[15:02:21.827] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  78 Ia 24.6187 mA
[15:02:21.927] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  75 Ia 23.8187 mA
[15:02:22.028] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  76 Ia 23.8187 mA
[15:02:22.128] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  77 Ia 23.8187 mA
[15:02:22.230] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.8187 mA
[15:02:22.331] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  79 Ia 23.8187 mA
[15:02:22.432] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  80 Ia 24.6187 mA
[15:02:22.533] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  77 Ia 23.8187 mA
[15:02:22.634] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  78 Ia 23.8187 mA
[15:02:22.735] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  79 Ia 23.8187 mA
[15:02:22.835] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  80 Ia 24.6187 mA
[15:02:22.936] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  77 Ia 23.8187 mA
[15:02:23.036] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  78 Ia 23.8187 mA
[15:02:23.137] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  79 Ia 23.8187 mA
[15:02:23.238] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  80 Ia 24.6187 mA
[15:02:23.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  77 Ia 23.8187 mA
[15:02:23.440] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.8187 mA
[15:02:23.541] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  79 Ia 23.8187 mA
[15:02:23.642] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  80 Ia 23.8187 mA
[15:02:23.742] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  81 Ia 24.6187 mA
[15:02:23.843] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  78 Ia 23.8187 mA
[15:02:23.943] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  79 Ia 23.8187 mA
[15:02:24.044] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  80 Ia 23.8187 mA
[15:02:24.145] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  81 Ia 24.6187 mA
[15:02:24.246] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  78 Ia 23.0188 mA
[15:02:24.347] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  84 Ia 24.6187 mA
[15:02:24.447] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  81 Ia 24.6187 mA
[15:02:24.548] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  78 Ia 23.0188 mA
[15:02:24.650] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 24.6187 mA
[15:02:24.750] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  75 Ia 23.8187 mA
[15:02:24.851] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  76 Ia 24.6187 mA
[15:02:24.952] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  73 Ia 23.8187 mA
[15:02:25.053] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  74 Ia 23.8187 mA
[15:02:25.154] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  75 Ia 23.8187 mA
[15:02:25.255] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  76 Ia 24.6187 mA
[15:02:25.356] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  73 Ia 23.8187 mA
[15:02:25.456] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  74 Ia 23.8187 mA
[15:02:25.557] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  75 Ia 23.8187 mA
[15:02:25.658] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  76 Ia 23.8187 mA
[15:02:25.758] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  77 Ia 24.6187 mA
[15:02:25.860] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.8187 mA
[15:02:25.961] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  79 Ia 23.8187 mA
[15:02:26.062] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  80 Ia 24.6187 mA
[15:02:26.162] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  77 Ia 23.0188 mA
[15:02:26.263] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  83 Ia 25.4188 mA
[15:02:26.364] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  76 Ia 23.0188 mA
[15:02:26.465] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  82 Ia 24.6187 mA
[15:02:26.566] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  79 Ia 23.8187 mA
[15:02:26.666] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  80 Ia 24.6187 mA
[15:02:26.767] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  77 Ia 23.0188 mA
[15:02:26.868] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  83 Ia 24.6187 mA
[15:02:26.969] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  80 Ia 24.6187 mA
[15:02:27.071] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.2188 mA
[15:02:27.172] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  89 Ia 24.6187 mA
[15:02:27.272] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  86 Ia 23.8187 mA
[15:02:27.373] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  87 Ia 24.6187 mA
[15:02:27.474] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  84 Ia 23.8187 mA
[15:02:27.574] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  85 Ia 23.8187 mA
[15:02:27.675] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  86 Ia 23.8187 mA
[15:02:27.776] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  87 Ia 24.6187 mA
[15:02:27.877] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  84 Ia 23.8187 mA
[15:02:27.977] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  85 Ia 23.8187 mA
[15:02:28.078] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  86 Ia 24.6187 mA
[15:02:28.179] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  83 Ia 23.8187 mA
[15:02:28.281] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.0188 mA
[15:02:28.381] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  84 Ia 24.6187 mA
[15:02:28.482] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  81 Ia 23.8187 mA
[15:02:28.583] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  82 Ia 24.6187 mA
[15:02:28.683] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  79 Ia 23.0188 mA
[15:02:28.783] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  85 Ia 24.6187 mA
[15:02:28.884] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  82 Ia 23.8187 mA
[15:02:28.985] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  83 Ia 24.6187 mA
[15:02:29.085] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  80 Ia 23.8187 mA
[15:02:29.187] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  81 Ia 23.8187 mA
[15:02:29.288] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  82 Ia 23.8187 mA
[15:02:29.389] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  83 Ia 24.6187 mA
[15:02:29.490] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 21.4188 mA
[15:02:29.591] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  94 Ia 25.4188 mA
[15:02:29.692] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  87 Ia 23.8187 mA
[15:02:29.792] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  88 Ia 23.8187 mA
[15:02:29.893] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  89 Ia 23.8187 mA
[15:02:29.994] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  90 Ia 23.8187 mA
[15:02:30.095] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  91 Ia 24.6187 mA
[15:02:30.196] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  88 Ia 23.8187 mA
[15:02:30.296] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  89 Ia 23.8187 mA
[15:02:30.399] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  90 Ia 24.6187 mA
[15:02:30.500] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  87 Ia 23.8187 mA
[15:02:30.601] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  88 Ia 23.8187 mA
[15:02:30.702] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.2188 mA
[15:02:30.802] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  89 Ia 24.6187 mA
[15:02:30.903] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  86 Ia 24.6187 mA
[15:02:30.004] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  83 Ia 23.8187 mA
[15:02:31.105] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  84 Ia 23.8187 mA
[15:02:31.205] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  85 Ia 23.8187 mA
[15:02:31.306] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  86 Ia 23.8187 mA
[15:02:31.407] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  87 Ia 24.6187 mA
[15:02:31.508] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  84 Ia 23.8187 mA
[15:02:31.609] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  85 Ia 24.6187 mA
[15:02:31.709] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  82 Ia 23.8187 mA
[15:02:31.810] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  83 Ia 23.8187 mA
[15:02:31.911] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 24.6187 mA
[15:02:32.013] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  75 Ia 23.8187 mA
[15:02:32.113] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  76 Ia 23.8187 mA
[15:02:32.214] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  77 Ia 23.8187 mA
[15:02:32.315] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  78 Ia 24.6187 mA
[15:02:32.416] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  75 Ia 23.8187 mA
[15:02:32.516] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  76 Ia 23.8187 mA
[15:02:32.617] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  77 Ia 24.6187 mA
[15:02:32.717] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  74 Ia 23.8187 mA
[15:02:32.818] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  75 Ia 23.8187 mA
[15:02:32.919] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  76 Ia 23.8187 mA
[15:02:33.019] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  77 Ia 24.6187 mA
[15:02:33.121] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 21.4188 mA
[15:02:33.222] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  94 Ia 25.4188 mA
[15:02:33.323] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  87 Ia 23.8187 mA
[15:02:33.423] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  88 Ia 23.8187 mA
[15:02:33.524] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  89 Ia 23.8187 mA
[15:02:33.625] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  90 Ia 23.8187 mA
[15:02:33.725] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  91 Ia 24.6187 mA
[15:02:33.826] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  88 Ia 23.8187 mA
[15:02:33.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  89 Ia 23.8187 mA
[15:02:34.027] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  90 Ia 23.8187 mA
[15:02:34.128] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  91 Ia 24.6187 mA
[15:02:34.228] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  88 Ia 23.8187 mA
[15:02:34.258] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  79
[15:02:34.259] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  82
[15:02:34.259] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  77
[15:02:34.259] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  87
[15:02:34.259] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  82
[15:02:34.259] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  77
[15:02:34.260] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  77
[15:02:34.260] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[15:02:34.260] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  77
[15:02:34.260] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  80
[15:02:34.260] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  83
[15:02:34.260] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  83
[15:02:34.260] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  88
[15:02:34.260] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  83
[15:02:34.260] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  77
[15:02:34.260] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  88
[15:02:36.088] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 387.5 mA = 24.2188 mA/ROC
[15:02:36.088] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  20.1  19.3  19.3  19.3  19.3  20.1  20.1  19.3  20.1  19.3  19.3  20.1  19.3
[15:02:36.122] <TB3>     INFO:    ----------------------------------------------------------------------
[15:02:36.122] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[15:02:36.122] <TB3>     INFO:    ----------------------------------------------------------------------
[15:02:36.258] <TB3>     INFO: Expecting 231680 events.
[15:02:44.508] <TB3>     INFO: 231680 events read in total (7532ms).
[15:02:44.664] <TB3>     INFO: Test took 8539ms.
[15:02:44.867] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 80 and Delta(CalDel) = 63
[15:02:44.872] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 98 and Delta(CalDel) = 61
[15:02:44.875] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 96 and Delta(CalDel) = 65
[15:02:44.879] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 92 and Delta(CalDel) = 64
[15:02:44.882] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 94 and Delta(CalDel) = 62
[15:02:44.886] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 82 and Delta(CalDel) = 62
[15:02:44.889] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 90 and Delta(CalDel) = 63
[15:02:44.893] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 78 and Delta(CalDel) = 65
[15:02:44.896] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 109 and Delta(CalDel) = 59
[15:02:44.900] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 90 and Delta(CalDel) = 63
[15:02:44.904] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 91 and Delta(CalDel) = 62
[15:02:44.907] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 84 and Delta(CalDel) = 60
[15:02:44.911] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 88 and Delta(CalDel) = 55
[15:02:44.915] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 91 and Delta(CalDel) = 60
[15:02:44.918] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 93 and Delta(CalDel) = 61
[15:02:44.922] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 96 and Delta(CalDel) = 60
[15:02:44.968] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:02:44.001] <TB3>     INFO:    ----------------------------------------------------------------------
[15:02:44.001] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:02:44.001] <TB3>     INFO:    ----------------------------------------------------------------------
[15:02:45.141] <TB3>     INFO: Expecting 231680 events.
[15:02:53.413] <TB3>     INFO: 231680 events read in total (7557ms).
[15:02:53.418] <TB3>     INFO: Test took 8412ms.
[15:02:53.443] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 32
[15:02:53.758] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 31.5
[15:02:53.762] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 32
[15:02:53.765] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[15:02:53.769] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 31
[15:02:53.777] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[15:02:53.780] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[15:02:53.784] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 32.5
[15:02:53.787] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29.5
[15:02:53.791] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 31.5
[15:02:53.794] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30.5
[15:02:53.798] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 30.5
[15:02:53.802] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 27.5
[15:02:53.810] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30.5
[15:02:53.813] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30
[15:02:53.817] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 116 +/- 29
[15:02:53.856] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:02:53.856] <TB3>     INFO: CalDel:      142   127   144   143   134   144   143   142   115   146   139   142   115   133   126   116
[15:02:53.856] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[15:02:53.861] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C0.dat
[15:02:53.861] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C1.dat
[15:02:53.861] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C2.dat
[15:02:53.861] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C3.dat
[15:02:53.861] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C4.dat
[15:02:53.862] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C5.dat
[15:02:53.862] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C6.dat
[15:02:53.862] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C7.dat
[15:02:53.862] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C8.dat
[15:02:53.862] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C9.dat
[15:02:53.862] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C10.dat
[15:02:53.862] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C11.dat
[15:02:53.863] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C12.dat
[15:02:53.863] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C13.dat
[15:02:53.863] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C14.dat
[15:02:53.863] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C15.dat
[15:02:53.863] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:02:53.863] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:02:53.863] <TB3>     INFO: PixTestPretest::doTest() done, duration: 65 seconds
[15:02:53.863] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:02:53.951] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:02:53.951] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:02:53.951] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:02:53.951] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:02:53.954] <TB3>     INFO: ######################################################################
[15:02:53.954] <TB3>     INFO: PixTestTiming::doTest()
[15:02:53.954] <TB3>     INFO: ######################################################################
[15:02:53.955] <TB3>     INFO:    ----------------------------------------------------------------------
[15:02:53.955] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[15:02:53.955] <TB3>     INFO:    ----------------------------------------------------------------------
[15:02:53.955] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:02:55.850] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:02:58.123] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:03:00.396] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:03:02.670] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:03:04.944] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:03:07.221] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:03:09.493] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:03:11.767] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:03:14.040] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:03:16.314] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:03:18.589] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:03:20.862] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:03:23.136] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:03:25.409] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:03:27.684] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:03:29.957] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:03:31.478] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:03:33.751] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:03:36.025] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:03:38.298] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:03:40.572] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:03:42.845] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:03:45.118] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:03:47.391] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:03:50.791] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:03:53.254] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:03:56.467] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:03:59.680] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:04:03.171] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:04:06.567] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:04:10.234] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:04:13.365] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:04:14.885] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:04:16.411] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:04:17.933] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:04:19.452] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:04:20.973] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:04:22.493] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:04:24.013] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:04:25.533] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:04:27.807] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:04:30.081] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:04:32.355] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:04:34.628] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:04:36.903] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:04:39.176] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:04:41.449] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:04:43.723] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:04:45.996] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:04:48.269] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:04:50.542] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:04:52.815] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:04:55.089] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:04:57.362] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:04:59.637] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:05:01.910] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:05:04.184] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:05:06.457] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:05:08.734] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:05:11.008] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:05:13.281] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:05:15.555] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:05:17.828] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:05:20.102] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:05:22.376] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:05:24.649] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:05:26.922] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:05:29.195] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:05:31.468] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:05:33.747] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:05:36.020] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:05:38.294] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:05:40.567] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:05:42.840] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:05:45.113] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:05:47.386] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:05:49.659] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:05:51.932] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:05:54.205] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:05:56.480] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:05:59.128] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:06:00.648] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:06:02.167] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:06:03.687] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:06:05.206] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:06:06.726] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:06:08.246] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:06:09.765] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:06:11.287] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:06:13.373] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:06:15.081] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:06:16.789] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:06:18.876] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:06:20.772] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:06:22.668] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:06:24.753] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:06:26.273] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:06:27.793] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:06:29.313] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:06:30.833] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:06:32.356] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:06:33.876] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:06:35.396] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:06:36.917] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:06:39.190] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:06:41.464] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:06:43.737] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:06:45.257] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:06:47.531] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:06:49.804] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:06:52.077] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:06:54.350] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:06:56.624] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:06:58.897] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:07:01.170] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:07:03.443] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:07:05.716] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:07:07.990] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:07:10.264] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:07:12.537] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:07:14.811] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:07:17.083] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:07:19.356] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:07:21.632] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:07:23.906] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:07:26.179] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:07:28.453] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:07:31.113] <TB3>     INFO: TBM Phase Settings: 236
[15:07:31.113] <TB3>     INFO: 400MHz Phase: 3
[15:07:31.113] <TB3>     INFO: 160MHz Phase: 7
[15:07:31.113] <TB3>     INFO: Functional Phase Area: 4
[15:07:31.116] <TB3>     INFO: Test took 277162 ms.
[15:07:31.116] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:07:31.117] <TB3>     INFO:    ----------------------------------------------------------------------
[15:07:31.117] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[15:07:31.117] <TB3>     INFO:    ----------------------------------------------------------------------
[15:07:31.117] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:07:33.012] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:07:35.284] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:07:36.803] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:07:38.323] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:07:39.843] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:07:41.362] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:07:42.882] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:07:45.530] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:07:48.180] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:07:49.705] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:07:51.977] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:07:54.250] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:07:56.525] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:07:58.801] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:08:01.076] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:08:03.724] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:08:05.810] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:08:07.332] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:08:09.605] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:08:11.878] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:08:14.160] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:08:16.435] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:08:18.708] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:08:20.980] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:08:23.817] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:08:25.337] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:08:27.610] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:08:29.883] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:08:32.156] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:08:34.430] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:08:36.703] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:08:38.788] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:08:41.059] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:08:42.580] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:08:44.853] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:08:47.127] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:08:49.400] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:08:51.675] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:08:53.950] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:08:56.786] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:09:00.186] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:09:01.706] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:09:03.979] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:09:06.253] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:09:08.526] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:09:10.803] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:09:13.079] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:09:16.103] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:09:19.503] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:09:21.023] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:09:23.298] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:09:25.572] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:09:27.845] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:09:30.118] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:09:32.392] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:09:34.100] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:09:36.372] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:09:37.892] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:09:39.412] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:09:40.932] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:09:42.453] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:09:43.972] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:09:45.491] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:09:47.962] <TB3>     INFO: ROC Delay Settings: 220
[15:09:47.962] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[15:09:47.962] <TB3>     INFO: ROC Port 0 Delay: 4
[15:09:47.962] <TB3>     INFO: ROC Port 1 Delay: 3
[15:09:47.962] <TB3>     INFO: Functional ROC Area: 5
[15:09:47.964] <TB3>     INFO: Test took 136848 ms.
[15:09:47.965] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[15:09:47.965] <TB3>     INFO:    ----------------------------------------------------------------------
[15:09:47.965] <TB3>     INFO:    PixTestTiming::TimingTest()
[15:09:47.965] <TB3>     INFO:    ----------------------------------------------------------------------
[15:09:49.104] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4189 4189 4189 4189 4189 4189 4189 4189 e062 c000 a101 8000 4188 4188 4189 4189 4188 4188 4189 4189 e062 c000 
[15:09:49.104] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4189 4189 4189 4189 4189 418b 4189 4189 e022 c000 a102 8040 4188 4188 4188 4189 4188 4189 4188 4189 e022 c000 
[15:09:49.104] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 a103 80b1 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[15:09:49.104] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:10:03.446] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:03.446] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:10:17.792] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:17.792] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:10:31.997] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:31.997] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:10:46.138] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:46.138] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:10:51.839] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[15:10:51.839] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[15:11:00.187] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:00.188] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:11:14.282] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:14.282] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:11:28.348] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:28.349] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:11:42.458] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:42.458] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:11:56.556] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:56.556] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:12:02.169] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[15:12:02.169] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[15:12:10.652] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:11.037] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:11.050] <TB3>     INFO: Decoding statistics:
[15:12:11.050] <TB3>     INFO:   General information:
[15:12:11.050] <TB3>     INFO: 	 16bit words read:         240000000
[15:12:11.050] <TB3>     INFO: 	 valid events total:       19999996
[15:12:11.050] <TB3>     INFO: 	 empty events:             19999996
[15:12:11.050] <TB3>     INFO: 	 valid events with pixels: 0
[15:12:11.050] <TB3>     INFO: 	 valid pixel hits:         2
[15:12:11.050] <TB3>     INFO:   Event errors: 	           0
[15:12:11.050] <TB3>     INFO: 	 start marker:             0
[15:12:11.050] <TB3>     INFO: 	 stop marker:              0
[15:12:11.050] <TB3>     INFO: 	 overflow:                 0
[15:12:11.050] <TB3>     INFO: 	 invalid 5bit words:       0
[15:12:11.050] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[15:12:11.050] <TB3>     INFO:   TBM errors: 		           0
[15:12:11.050] <TB3>     INFO: 	 flawed TBM headers:       0
[15:12:11.050] <TB3>     INFO: 	 flawed TBM trailers:      0
[15:12:11.050] <TB3>     INFO: 	 event ID mismatches:      0
[15:12:11.050] <TB3>     INFO:   ROC errors: 		           4
[15:12:11.050] <TB3>     INFO: 	 missing ROC header(s):    4
[15:12:11.050] <TB3>     INFO: 	 misplaced readback start: 0
[15:12:11.050] <TB3>     INFO:   Pixel decoding errors:	   2
[15:12:11.050] <TB3>     INFO: 	 pixel data incomplete:    0
[15:12:11.050] <TB3>     INFO: 	 pixel address:            2
[15:12:11.050] <TB3>     INFO: 	 pulse height fill bit:    0
[15:12:11.050] <TB3>     INFO: 	 buffer corruption:        0
[15:12:11.050] <TB3>     INFO:    ----------------------------------------------------------------------
[15:12:11.050] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 9999998/10000000
[15:12:11.050] <TB3>     INFO:    ----------------------------------------------------------------------
[15:12:11.050] <TB3>     INFO:    ----------------------------------------------------------------------
[15:12:11.051] <TB3>     INFO:    Read back bit status: 0
[15:12:11.051] <TB3>     INFO:    ----------------------------------------------------------------------
[15:12:11.051] <TB3>    ERROR: <PixTest.cc/banner:L1418>    ----------------------------------------------------------------------
[15:12:11.051] <TB3>    ERROR: <PixTest.cc/banner:L1419>    Timings are not good :(
[15:12:11.051] <TB3>    ERROR: <PixTest.cc/banner:L1420>    ----------------------------------------------------------------------
[15:12:11.051] <TB3>     INFO: Test took 143086 ms.
[15:12:11.051] <TB3>     INFO: PixTestTiming::TimingTest() done.
[15:12:11.051] <TB3>     INFO: Problem with TimingTest! Timings not saved!
[15:12:11.051] <TB3>     INFO: PixTestTiming::doTest took 557100 ms.
[15:12:11.051] <TB3>     INFO: PixTestTiming::doTest() done
[15:12:11.051] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:12:11.051] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[15:12:11.051] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[15:12:11.051] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[15:12:11.051] <TB3>     INFO: Write out ROCDelayScan3_V0
[15:12:11.052] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[15:12:11.052] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:12:11.403] <TB3>     INFO: ######################################################################
[15:12:11.403] <TB3>     INFO: PixTestAlive::doTest()
[15:12:11.403] <TB3>     INFO: ######################################################################
[15:12:11.407] <TB3>     INFO:    ----------------------------------------------------------------------
[15:12:11.408] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:12:11.408] <TB3>     INFO:    ----------------------------------------------------------------------
[15:12:11.409] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:12:11.753] <TB3>     INFO: Expecting 41600 events.
[15:12:15.827] <TB3>     INFO: 41600 events read in total (3359ms).
[15:12:15.828] <TB3>     INFO: Test took 4419ms.
[15:12:15.835] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:15.836] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66550
[15:12:15.836] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:12:16.209] <TB3>     INFO: PixTestAlive::aliveTest() done
[15:12:16.209] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0   10    0    0    0    0    0    0    0
[15:12:16.209] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0   35    0    0    0    0    0    0    0
[15:12:16.214] <TB3>     INFO:    ----------------------------------------------------------------------
[15:12:16.214] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:12:16.214] <TB3>     INFO:    ----------------------------------------------------------------------
[15:12:16.215] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:12:16.558] <TB3>     INFO: Expecting 41600 events.
[15:12:19.529] <TB3>     INFO: 41600 events read in total (2256ms).
[15:12:19.530] <TB3>     INFO: Test took 3315ms.
[15:12:19.530] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:19.530] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:12:19.530] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:12:19.531] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:12:19.936] <TB3>     INFO: PixTestAlive::maskTest() done
[15:12:19.936] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:12:19.940] <TB3>     INFO:    ----------------------------------------------------------------------
[15:12:19.940] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:12:19.940] <TB3>     INFO:    ----------------------------------------------------------------------
[15:12:19.946] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:12:20.289] <TB3>     INFO: Expecting 41600 events.
[15:12:24.391] <TB3>     INFO: 41600 events read in total (3387ms).
[15:12:24.392] <TB3>     INFO: Test took 4446ms.
[15:12:24.400] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:24.400] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66548
[15:12:24.400] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:12:24.776] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[15:12:24.776] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:12:24.776] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:12:24.776] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[15:12:24.800] <TB3>     INFO: ######################################################################
[15:12:24.800] <TB3>     INFO: PixTestTrim::doTest()
[15:12:24.800] <TB3>     INFO: ######################################################################
[15:12:24.803] <TB3>     INFO:    ----------------------------------------------------------------------
[15:12:24.803] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:12:24.803] <TB3>     INFO:    ----------------------------------------------------------------------
[15:12:24.883] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:12:24.883] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:12:24.896] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:12:24.896] <TB3>     INFO:     run 1 of 1
[15:12:24.896] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:12:25.239] <TB3>     INFO: Expecting 5025280 events.
[15:13:10.351] <TB3>     INFO: 1412936 events read in total (44397ms).
[15:13:54.598] <TB3>     INFO: 2810256 events read in total (88644ms).
[15:14:38.897] <TB3>     INFO: 4219464 events read in total (132943ms).
[15:15:04.243] <TB3>     INFO: 5025280 events read in total (158289ms).
[15:15:04.281] <TB3>     INFO: Test took 159385ms.
[15:15:04.335] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:15:04.439] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:15:05.824] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:15:07.157] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:15:08.487] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:15:09.828] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:15:11.113] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:15:12.440] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:15:13.747] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:15:15.012] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:15:16.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:15:17.850] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:15:19.250] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:15:20.604] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:15:21.971] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:15:23.394] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:15:24.796] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:15:26.206] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 300462080
[15:15:26.209] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.4119 minThrLimit = 93.411 minThrNLimit = 114.748 -> result = 93.4119 -> 93
[15:15:26.210] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.9948 minThrLimit = 96.9406 minThrNLimit = 117.237 -> result = 96.9948 -> 96
[15:15:26.211] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.5409 minThrLimit = 98.4972 minThrNLimit = 116.899 -> result = 98.5409 -> 98
[15:15:26.211] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5623 minThrLimit = 95.5577 minThrNLimit = 116.706 -> result = 95.5623 -> 95
[15:15:26.211] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.8477 minThrLimit = 86.8246 minThrNLimit = 105.795 -> result = 86.8477 -> 86
[15:15:26.212] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.5039 minThrLimit = 93.45 minThrNLimit = 113.044 -> result = 93.5039 -> 93
[15:15:26.212] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.0911 minThrLimit = 91.0732 minThrNLimit = 111.31 -> result = 91.0911 -> 91
[15:15:26.213] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.292 minThrLimit = 90.2155 minThrNLimit = 106.436 -> result = 90.292 -> 90
[15:15:26.213] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.36 minThrLimit = 104.344 minThrNLimit = 131.172 -> result = 104.36 -> 104
[15:15:26.214] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.0052 minThrLimit = 91.9538 minThrNLimit = 114.5 -> result = 92.0052 -> 92
[15:15:26.214] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.9366 minThrLimit = 91.912 minThrNLimit = 114.584 -> result = 91.9366 -> 91
[15:15:26.215] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.3809 minThrLimit = 81.3344 minThrNLimit = 106.294 -> result = 81.3809 -> 81
[15:15:26.215] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.5548 minThrLimit = 82.5436 minThrNLimit = 107.252 -> result = 82.5548 -> 82
[15:15:26.216] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.5713 minThrLimit = 93.5698 minThrNLimit = 118.868 -> result = 93.5713 -> 93
[15:15:26.216] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.8839 minThrLimit = 93.8589 minThrNLimit = 118.317 -> result = 93.8839 -> 93
[15:15:26.217] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.1978 minThrLimit = 97.1321 minThrNLimit = 116.295 -> result = 97.1978 -> 97
[15:15:26.217] <TB3>     INFO: ROC 0 VthrComp = 93
[15:15:26.218] <TB3>     INFO: ROC 1 VthrComp = 96
[15:15:26.218] <TB3>     INFO: ROC 2 VthrComp = 98
[15:15:26.219] <TB3>     INFO: ROC 3 VthrComp = 95
[15:15:26.219] <TB3>     INFO: ROC 4 VthrComp = 86
[15:15:26.219] <TB3>     INFO: ROC 5 VthrComp = 93
[15:15:26.219] <TB3>     INFO: ROC 6 VthrComp = 91
[15:15:26.219] <TB3>     INFO: ROC 7 VthrComp = 90
[15:15:26.219] <TB3>     INFO: ROC 8 VthrComp = 104
[15:15:26.220] <TB3>     INFO: ROC 9 VthrComp = 92
[15:15:26.220] <TB3>     INFO: ROC 10 VthrComp = 91
[15:15:26.220] <TB3>     INFO: ROC 11 VthrComp = 81
[15:15:26.220] <TB3>     INFO: ROC 12 VthrComp = 82
[15:15:26.220] <TB3>     INFO: ROC 13 VthrComp = 93
[15:15:26.220] <TB3>     INFO: ROC 14 VthrComp = 93
[15:15:26.221] <TB3>     INFO: ROC 15 VthrComp = 97
[15:15:26.221] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:15:26.221] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:15:26.234] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:15:26.234] <TB3>     INFO:     run 1 of 1
[15:15:26.234] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:15:26.577] <TB3>     INFO: Expecting 5025280 events.
[15:16:02.575] <TB3>     INFO: 887368 events read in total (35282ms).
[15:16:37.790] <TB3>     INFO: 1773216 events read in total (70497ms).
[15:17:13.100] <TB3>     INFO: 2659272 events read in total (105807ms).
[15:17:48.415] <TB3>     INFO: 3535928 events read in total (141122ms).
[15:18:23.644] <TB3>     INFO: 4408664 events read in total (176351ms).
[15:18:48.387] <TB3>     INFO: 5025280 events read in total (201094ms).
[15:18:48.457] <TB3>     INFO: Test took 202223ms.
[15:18:48.631] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:18:48.987] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:18:50.571] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:18:52.157] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:18:53.751] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:18:55.346] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:18:56.942] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:18:58.541] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:19:00.145] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:19:01.752] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:19:03.427] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:19:05.082] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:19:06.689] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:19:08.246] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:19:09.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:19:11.375] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:19:12.935] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:19:14.551] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 249176064
[15:19:14.554] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.4516 for pixel 5/1 mean/min/max = 45.7467/34.0338/57.4596
[15:19:14.555] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.3147 for pixel 12/11 mean/min/max = 45.4467/32.4803/58.413
[15:19:14.555] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.2731 for pixel 21/34 mean/min/max = 44.3966/32.3569/56.4363
[15:19:14.556] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.5356 for pixel 0/2 mean/min/max = 44.993/32.3578/57.6282
[15:19:14.556] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 60.2093 for pixel 13/8 mean/min/max = 46.1965/32.0328/60.3602
[15:19:14.556] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.3372 for pixel 51/20 mean/min/max = 45.5553/33.6642/57.4463
[15:19:14.557] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.9091 for pixel 0/9 mean/min/max = 45.5434/33.0673/58.0196
[15:19:14.557] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.6738 for pixel 51/67 mean/min/max = 46.4579/34.1527/58.7631
[15:19:14.558] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 73.3446 for pixel 0/66 mean/min/max = 50.1196/26.8739/73.3654
[15:19:14.558] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 67.1167 for pixel 46/1 mean/min/max = 48.0237/28.3906/67.6569
[15:19:14.558] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 61.6148 for pixel 0/4 mean/min/max = 46.7348/31.7185/61.7511
[15:19:14.559] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.9057 for pixel 5/54 mean/min/max = 44.243/32.47/56.016
[15:19:14.559] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.1734 for pixel 38/3 mean/min/max = 43.6976/33.1196/54.2756
[15:19:14.559] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.9021 for pixel 7/7 mean/min/max = 44.5669/33.1366/55.9972
[15:19:14.560] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.2315 for pixel 19/4 mean/min/max = 44.8189/34.1724/55.4654
[15:19:14.560] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 61.0959 for pixel 36/1 mean/min/max = 46.179/31.1556/61.2024
[15:19:14.561] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:19:14.692] <TB3>     INFO: Expecting 411648 events.
[15:19:18.554] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[15:19:18.554] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 1 has NoTokenPass but 8 ROCs were found
[15:19:22.355] <TB3>     INFO: 411648 events read in total (6948ms).
[15:19:22.361] <TB3>     INFO: Expecting 411648 events.
[15:19:29.959] <TB3>     INFO: 411648 events read in total (6931ms).
[15:19:29.968] <TB3>     INFO: Expecting 411648 events.
[15:19:37.574] <TB3>     INFO: 411648 events read in total (6939ms).
[15:19:37.585] <TB3>     INFO: Expecting 411648 events.
[15:19:45.265] <TB3>     INFO: 411648 events read in total (7012ms).
[15:19:45.286] <TB3>     INFO: Expecting 411648 events.
[15:19:52.938] <TB3>     INFO: 411648 events read in total (7007ms).
[15:19:52.963] <TB3>     INFO: Expecting 411648 events.
[15:20:00.396] <TB3>     INFO: 411648 events read in total (6787ms).
[15:20:00.416] <TB3>     INFO: Expecting 411648 events.
[15:20:04.269] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[15:20:04.269] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 1 has NoTokenPass but 8 ROCs were found
[15:20:07.912] <TB3>     INFO: 411648 events read in total (6841ms).
[15:20:07.931] <TB3>     INFO: Expecting 411648 events.
[15:20:15.454] <TB3>     INFO: 411648 events read in total (6865ms).
[15:20:15.475] <TB3>     INFO: Expecting 411648 events.
[15:20:19.258] <TB3>  WARNING: Channel 0 ROC 7: Readback start marker after 1 readouts!
[15:20:19.258] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[15:20:19.258] <TB3>  WARNING: Channel 1 ROC 7: Readback start marker after 9 readouts!
[15:20:19.258] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 1 has NoTokenPass but 8 ROCs were found
[15:20:23.063] <TB3>     INFO: 411648 events read in total (6928ms).
[15:20:23.086] <TB3>     INFO: Expecting 411648 events.
[15:20:30.724] <TB3>     INFO: 411648 events read in total (6988ms).
[15:20:30.751] <TB3>     INFO: Expecting 411648 events.
[15:20:38.371] <TB3>     INFO: 411648 events read in total (6976ms).
[15:20:38.400] <TB3>     INFO: Expecting 411648 events.
[15:20:45.004] <TB3>     INFO: 411648 events read in total (6959ms).
[15:20:46.037] <TB3>     INFO: Expecting 411648 events.
[15:20:49.887] <TB3>  WARNING: Channel 0 ROC 1: Readback start marker after 9 readouts!
[15:20:49.887] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[15:20:49.887] <TB3>  WARNING: Channel 1 ROC 1: Readback start marker after 5 readouts!
[15:20:49.887] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[15:20:53.660] <TB3>     INFO: 411648 events read in total (6985ms).
[15:20:53.695] <TB3>     INFO: Expecting 411648 events.
[15:21:01.260] <TB3>     INFO: 411648 events read in total (6933ms).
[15:21:01.296] <TB3>     INFO: Expecting 411648 events.
[15:21:08.920] <TB3>     INFO: 411648 events read in total (6991ms).
[15:21:08.958] <TB3>     INFO: Expecting 411648 events.
[15:21:12.737] <TB3>  WARNING: Channel 0 ROC 1: Readback start marker after 7 readouts!
[15:21:12.737] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[15:21:12.737] <TB3>  WARNING: Channel 1 ROC 1: Readback start marker after 3 readouts!
[15:21:12.737] <TB3>  WARNING: Channel 1 ROC 2: Readback start marker after 15 readouts!
[15:21:12.737] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[15:21:16.596] <TB3>     INFO: 411648 events read in total (7007ms).
[15:21:16.638] <TB3>     INFO: Test took 122077ms.
[15:21:17.139] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5352 < 35 for itrim = 95; old thr = 34.1195 ... break
[15:21:17.169] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1621 < 35 for itrim = 102; old thr = 33.8441 ... break
[15:21:17.195] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0036 < 35 for itrim = 90; old thr = 33.839 ... break
[15:21:17.227] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5115 < 35 for itrim+1 = 105; old thr = 34.9423 ... break
[15:21:17.258] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4713 < 35 for itrim = 110; old thr = 34.3495 ... break
[15:21:17.290] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1913 < 35 for itrim+1 = 98; old thr = 34.8151 ... break
[15:21:17.319] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4578 < 35 for itrim+1 = 97; old thr = 34.6749 ... break
[15:21:17.335] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2058 < 35 for itrim = 84; old thr = 34.4523 ... break
[15:21:17.361] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6414 < 35 for itrim = 136; old thr = 34.3121 ... break
[15:21:17.391] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.085 < 35 for itrim = 116; old thr = 33.6346 ... break
[15:21:17.417] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2034 < 35 for itrim = 111; old thr = 33.4046 ... break
[15:21:17.453] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3228 < 35 for itrim = 100; old thr = 33.8825 ... break
[15:21:17.498] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3612 < 35 for itrim+1 = 98; old thr = 34.7458 ... break
[15:21:17.535] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0194 < 35 for itrim = 98; old thr = 33.2502 ... break
[15:21:17.576] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3219 < 35 for itrim+1 = 103; old thr = 34.7359 ... break
[15:21:17.610] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2779 < 35 for itrim = 113; old thr = 32.9917 ... break
[15:21:17.689] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:21:17.700] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:21:17.700] <TB3>     INFO:     run 1 of 1
[15:21:17.700] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:21:18.043] <TB3>     INFO: Expecting 5025280 events.
[15:21:53.733] <TB3>     INFO: 870992 events read in total (34976ms).
[15:22:27.831] <TB3>     INFO: 1740704 events read in total (69074ms).
[15:23:02.947] <TB3>     INFO: 2609928 events read in total (104191ms).
[15:23:37.835] <TB3>     INFO: 3468208 events read in total (139078ms).
[15:24:12.643] <TB3>     INFO: 4322152 events read in total (173886ms).
[15:24:41.395] <TB3>     INFO: 5025280 events read in total (202638ms).
[15:24:41.465] <TB3>     INFO: Test took 203765ms.
[15:24:41.644] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:41.002] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:24:43.532] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:24:45.064] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:24:46.610] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:24:48.133] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:24:49.677] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:24:51.219] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:24:52.766] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:24:54.342] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:24:55.967] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:24:57.576] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:24:59.129] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:25:00.632] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:25:02.117] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:25:03.633] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:25:05.143] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:25:06.713] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 321744896
[15:25:06.715] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.120883 .. 92.306649
[15:25:06.790] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 102 (-1/-1) hits flags = 528 (plus default)
[15:25:06.801] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:25:06.801] <TB3>     INFO:     run 1 of 1
[15:25:06.801] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:25:07.145] <TB3>     INFO: Expecting 3427840 events.
[15:25:46.808] <TB3>     INFO: 955328 events read in total (38943ms).
[15:26:23.393] <TB3>     INFO: 1910424 events read in total (75528ms).
[15:26:59.972] <TB3>     INFO: 2859776 events read in total (112108ms).
[15:27:21.649] <TB3>     INFO: 3427840 events read in total (133784ms).
[15:27:21.699] <TB3>     INFO: Test took 134898ms.
[15:27:21.809] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:27:22.031] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:27:23.356] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:27:24.701] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:27:26.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:27:27.353] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:27:28.676] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:27:30.006] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:27:31.327] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:27:32.650] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:27:33.967] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:27:35.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:27:36.618] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:27:37.938] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:27:39.258] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:27:40.583] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:27:41.905] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:27:43.236] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258072576
[15:27:43.318] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.349469 .. 75.352720
[15:27:43.393] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 85 (-1/-1) hits flags = 528 (plus default)
[15:27:43.403] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:27:43.403] <TB3>     INFO:     run 1 of 1
[15:27:43.403] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:27:43.747] <TB3>     INFO: Expecting 2629120 events.
[15:28:22.919] <TB3>     INFO: 962416 events read in total (38456ms).
[15:28:59.404] <TB3>     INFO: 1924272 events read in total (74943ms).
[15:29:26.666] <TB3>     INFO: 2629120 events read in total (102204ms).
[15:29:26.713] <TB3>     INFO: Test took 103311ms.
[15:29:26.798] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:29:26.968] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:29:28.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:29:29.377] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:29:30.575] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:29:31.782] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:29:33.105] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:29:34.364] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:29:35.674] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:29:36.937] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:29:38.174] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:29:39.398] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:29:40.624] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:29:41.849] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:29:43.072] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:29:44.336] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:29:45.806] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:29:47.254] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 427003904
[15:29:47.354] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.910077 .. 66.333014
[15:29:47.436] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 76 (-1/-1) hits flags = 528 (plus default)
[15:29:47.449] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:29:47.449] <TB3>     INFO:     run 1 of 1
[15:29:47.449] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:29:47.823] <TB3>     INFO: Expecting 2196480 events.
[15:30:04.318] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[15:30:04.318] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[15:30:04.318] <TB3>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:30:04.318] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a060 80b1 4389 4389 4389 4389 4389 4388 4389 4389 e022 c000 
[15:30:04.318] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05a 8000 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[15:30:04.318] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05b 8040 4188 4188 4188 4188 4188 4189 4188 4188 e022 c000 
[15:30:04.318] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05c 80b1 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[15:30:04.318] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05d 80c0 52c 4388 4388 4388 4388 4389 4388 4388 e022 c000 
[15:30:04.318] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05e 8000 4388 4388 4388 4388 4388 4389 4388 4388 e022 c000 
[15:30:04.318] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05f 8040 4389 4389 4389 4389 4389 438a 4389 4389 e022 c000 
[15:30:04.318] <TB3>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:30:04.318] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a160 80b1 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 
[15:30:04.318] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a15a 8000 4189 4188 4189 4189 418a 4189 4189 4189 e022 c000 
[15:30:04.318] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a15b 8040 418a 4189 418a 418a 4189 418a 418a 418a e022 c000 
[15:30:04.318] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a15c 80b1 4189 4188 4189 4189 4189 4189 4189 4189 e022 c000 
[15:30:04.318] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a15d 80c0 458 4388 4388 4388 4388 4389 4389 4389 e022 c000 
[15:30:04.318] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a15e 8000 4388 4388 4389 4389 4388 4388 4389 4389 e022 c000 
[15:30:04.318] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a15f 8040 4388 4388 4388 4389 4388 4389 4388 4389 e022 c000 
[15:30:26.052] <TB3>     INFO: 970304 events read in total (37513ms).
[15:31:03.494] <TB3>     INFO: 1939680 events read in total (74955ms).
[15:31:13.605] <TB3>     INFO: 2196480 events read in total (85066ms).
[15:31:13.630] <TB3>     INFO: Test took 86181ms.
[15:31:13.694] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:31:13.834] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:31:14.973] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:31:16.115] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:31:17.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:31:18.392] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:31:19.527] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:31:20.669] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:31:21.803] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:31:22.938] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:31:24.080] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:31:25.210] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:31:26.351] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:31:27.494] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:31:28.631] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:31:29.773] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:31:30.919] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:31:32.064] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 427220992
[15:31:32.145] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.383732 .. 63.510674
[15:31:32.223] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 73 (-1/-1) hits flags = 528 (plus default)
[15:31:32.235] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:31:32.235] <TB3>     INFO:     run 1 of 1
[15:31:32.236] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:31:32.581] <TB3>     INFO: Expecting 1996800 events.
[15:32:09.790] <TB3>     INFO: 963552 events read in total (36493ms).
[15:32:46.968] <TB3>     INFO: 1926240 events read in total (73672ms).
[15:32:50.135] <TB3>     INFO: 1996800 events read in total (76839ms).
[15:32:50.162] <TB3>     INFO: Test took 77927ms.
[15:32:50.226] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:32:50.377] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:32:51.500] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:32:52.624] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:32:53.742] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:32:54.863] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:32:55.984] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:32:57.107] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:32:58.226] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:32:59.347] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:33:00.453] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:33:01.562] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:33:02.678] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:33:03.800] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:33:04.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:33:06.046] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:33:07.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:33:08.289] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 427220992
[15:33:08.371] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:33:08.371] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:33:08.384] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:33:08.384] <TB3>     INFO:     run 1 of 1
[15:33:08.384] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:33:08.738] <TB3>     INFO: Expecting 1364480 events.
[15:33:48.761] <TB3>     INFO: 1075752 events read in total (39308ms).
[15:33:59.610] <TB3>     INFO: 1364480 events read in total (50157ms).
[15:33:59.624] <TB3>     INFO: Test took 51240ms.
[15:33:59.657] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:33:59.729] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:34:00.694] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:34:01.657] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:34:02.625] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:34:03.589] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:34:04.551] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:34:05.514] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:34:06.473] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:34:07.436] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:34:08.381] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:34:09.333] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:34:10.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:34:11.266] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:34:12.231] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:34:13.193] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:34:14.164] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:34:15.137] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 427220992
[15:34:15.175] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C0.dat
[15:34:15.175] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C1.dat
[15:34:15.175] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C2.dat
[15:34:15.175] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C3.dat
[15:34:15.175] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C4.dat
[15:34:15.175] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C5.dat
[15:34:15.176] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C6.dat
[15:34:15.176] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C7.dat
[15:34:15.176] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C8.dat
[15:34:15.176] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C9.dat
[15:34:15.176] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C10.dat
[15:34:15.176] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C11.dat
[15:34:15.176] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C12.dat
[15:34:15.176] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C13.dat
[15:34:15.176] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C14.dat
[15:34:15.176] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C15.dat
[15:34:15.176] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C0.dat
[15:34:15.183] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C1.dat
[15:34:15.192] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C2.dat
[15:34:15.199] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C3.dat
[15:34:15.206] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C4.dat
[15:34:15.213] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C5.dat
[15:34:15.220] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C6.dat
[15:34:15.227] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C7.dat
[15:34:15.234] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C8.dat
[15:34:15.241] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C9.dat
[15:34:15.247] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C10.dat
[15:34:15.254] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C11.dat
[15:34:15.261] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C12.dat
[15:34:15.268] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C13.dat
[15:34:15.275] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C14.dat
[15:34:15.287] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C15.dat
[15:34:15.294] <TB3>     INFO: PixTestTrim::trimTest() done
[15:34:15.294] <TB3>     INFO: vtrim:      95 102  90 105 110  98  97  84 136 116 111 100  98  98 103 113 
[15:34:15.295] <TB3>     INFO: vthrcomp:   93  96  98  95  86  93  91  90 104  92  91  81  82  93  93  97 
[15:34:15.295] <TB3>     INFO: vcal mean:  35.00  35.03  34.92  34.99  34.95  35.00  34.96  34.95  35.07  35.01  34.98  34.99  35.03  34.94  35.01  34.93 
[15:34:15.295] <TB3>     INFO: vcal RMS:    0.80   0.83   0.86   0.86   0.87   0.80   0.83   0.82   1.35   1.13   0.93   0.80   0.75   0.80   0.77   0.94 
[15:34:15.295] <TB3>     INFO: bits mean:   9.03   9.65  10.06   9.62   9.65   8.91   9.29   8.23   8.56   9.31   9.40  10.05  10.13   9.75   9.62   9.60 
[15:34:15.295] <TB3>     INFO: bits RMS:    2.66   2.58   2.51   2.66   2.57   2.76   2.68   2.90   2.65   2.57   2.43   2.44   2.38   2.51   2.43   2.72 
[15:34:15.323] <TB3>     INFO:    ----------------------------------------------------------------------
[15:34:15.323] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:34:15.323] <TB3>     INFO:    ----------------------------------------------------------------------
[15:34:15.329] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:34:15.329] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:34:15.340] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:34:15.340] <TB3>     INFO:     run 1 of 1
[15:34:15.340] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:34:15.703] <TB3>     INFO: Expecting 4160000 events.
[15:35:01.686] <TB3>     INFO: 1151675 events read in total (45268ms).
[15:35:47.532] <TB3>     INFO: 2288460 events read in total (91114ms).
[15:36:33.040] <TB3>     INFO: 3412205 events read in total (136622ms).
[15:37:03.343] <TB3>     INFO: 4160000 events read in total (166925ms).
[15:37:03.395] <TB3>     INFO: Test took 168055ms.
[15:37:03.513] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:37:03.761] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:37:05.647] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:37:07.519] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:37:09.395] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:37:11.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:37:13.147] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:37:15.050] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:37:16.947] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:37:19.014] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:37:20.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:37:23.299] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:37:25.297] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:37:27.982] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:37:30.491] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:37:32.981] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:37:34.998] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:37:37.240] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 446136320
[15:37:37.242] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:37:37.379] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:37:37.379] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 209 (-1/-1) hits flags = 528 (plus default)
[15:37:37.390] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:37:37.390] <TB3>     INFO:     run 1 of 1
[15:37:37.390] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:37:37.775] <TB3>     INFO: Expecting 4368000 events.
[15:38:21.907] <TB3>     INFO: 1084900 events read in total (43417ms).
[15:39:06.706] <TB3>     INFO: 2160960 events read in total (88216ms).
[15:39:51.256] <TB3>     INFO: 3223620 events read in total (132766ms).
[15:40:35.619] <TB3>     INFO: 4284090 events read in total (177129ms).
[15:40:39.483] <TB3>     INFO: 4368000 events read in total (180993ms).
[15:40:39.531] <TB3>     INFO: Test took 182142ms.
[15:40:39.681] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:40:39.984] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:40:41.870] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:40:43.790] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:40:45.677] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:40:47.564] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:40:49.489] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:40:51.379] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:40:53.297] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:40:55.218] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:40:57.181] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:40:59.148] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:41:01.097] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:41:03.017] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:41:04.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:41:06.879] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:41:08.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:41:10.775] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 449007616
[15:41:10.776] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:41:10.850] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:41:10.851] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 218 (-1/-1) hits flags = 528 (plus default)
[15:41:10.862] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:41:10.862] <TB3>     INFO:     run 1 of 1
[15:41:10.862] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:41:11.207] <TB3>     INFO: Expecting 4555200 events.
[15:41:56.506] <TB3>     INFO: 1067275 events read in total (44584ms).
[15:42:41.011] <TB3>     INFO: 2125235 events read in total (89089ms).
[15:43:24.523] <TB3>     INFO: 3172150 events read in total (132601ms).
[15:44:08.134] <TB3>     INFO: 4216110 events read in total (176212ms).
[15:44:22.829] <TB3>     INFO: 4555200 events read in total (190907ms).
[15:44:22.883] <TB3>     INFO: Test took 192022ms.
[15:44:23.049] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:44:23.378] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:44:25.375] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:44:27.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:44:29.406] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:44:31.417] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:44:33.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:44:35.480] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:44:37.541] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:44:39.597] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:44:41.736] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:44:43.876] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:44:45.985] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:44:48.036] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:44:50.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:44:52.131] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:44:54.164] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:44:56.204] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 410238976
[15:44:56.205] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:44:56.278] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:44:56.279] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 219 (-1/-1) hits flags = 528 (plus default)
[15:44:56.289] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:44:56.289] <TB3>     INFO:     run 1 of 1
[15:44:56.289] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:44:56.633] <TB3>     INFO: Expecting 4576000 events.
[15:45:45.945] <TB3>     INFO: 1065255 events read in total (48597ms).
[15:46:30.147] <TB3>     INFO: 2121365 events read in total (92799ms).
[15:47:13.658] <TB3>     INFO: 3165610 events read in total (136310ms).
[15:47:57.720] <TB3>     INFO: 4207465 events read in total (180372ms).
[15:48:13.247] <TB3>     INFO: 4576000 events read in total (195899ms).
[15:48:13.308] <TB3>     INFO: Test took 197019ms.
[15:48:13.471] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:48:13.809] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:48:15.766] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:48:17.743] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:48:19.683] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:48:21.622] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:48:23.584] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:48:25.535] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:48:27.497] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:48:29.454] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:48:31.492] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:48:33.509] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:48:35.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:48:37.477] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:48:39.429] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:48:41.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:48:43.376] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:48:45.370] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 424038400
[15:48:45.371] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:48:45.445] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:48:45.445] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 231 (-1/-1) hits flags = 528 (plus default)
[15:48:45.458] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:48:45.458] <TB3>     INFO:     run 1 of 1
[15:48:45.458] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:48:45.802] <TB3>     INFO: Expecting 4825600 events.
[15:49:30.626] <TB3>     INFO: 1043085 events read in total (44109ms).
[15:50:14.194] <TB3>     INFO: 2078265 events read in total (87677ms).
[15:50:57.851] <TB3>     INFO: 3104835 events read in total (131334ms).
[15:51:41.204] <TB3>     INFO: 4126330 events read in total (174688ms).
[15:52:11.283] <TB3>     INFO: 4825600 events read in total (204766ms).
[15:52:11.350] <TB3>     INFO: Test took 205893ms.
[15:52:11.529] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:11.896] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:52:13.880] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:52:15.898] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:52:17.883] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:52:19.860] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:52:21.863] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:52:23.836] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:52:25.845] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:52:27.837] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:52:29.938] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:52:32.019] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:52:34.064] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:52:36.058] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:52:38.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:52:40.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:52:42.095] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:52:44.142] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 418795520
[15:52:44.143] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.79728, thr difference RMS: 1.69089
[15:52:44.144] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.40076, thr difference RMS: 1.42308
[15:52:44.144] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.92263, thr difference RMS: 1.66215
[15:52:44.144] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.00464, thr difference RMS: 1.82536
[15:52:44.144] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.91401, thr difference RMS: 1.54754
[15:52:44.144] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.71553, thr difference RMS: 1.73399
[15:52:44.145] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.52924, thr difference RMS: 1.66697
[15:52:44.145] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.19738, thr difference RMS: 1.7562
[15:52:44.145] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.6875, thr difference RMS: 1.79727
[15:52:44.145] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.5237, thr difference RMS: 1.75796
[15:52:44.146] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.84562, thr difference RMS: 1.7852
[15:52:44.146] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.70055, thr difference RMS: 1.29418
[15:52:44.146] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.0768, thr difference RMS: 1.1945
[15:52:44.146] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.53768, thr difference RMS: 1.60005
[15:52:44.146] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.10659, thr difference RMS: 1.64707
[15:52:44.147] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.74988, thr difference RMS: 1.44332
[15:52:44.147] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.77568, thr difference RMS: 1.6689
[15:52:44.147] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.50122, thr difference RMS: 1.4561
[15:52:44.147] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.97565, thr difference RMS: 1.6541
[15:52:44.147] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.91178, thr difference RMS: 1.81039
[15:52:44.148] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.82586, thr difference RMS: 1.5365
[15:52:44.148] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.58361, thr difference RMS: 1.72265
[15:52:44.148] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.51137, thr difference RMS: 1.64744
[15:52:44.148] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.16253, thr difference RMS: 1.75228
[15:52:44.148] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.69101, thr difference RMS: 1.75584
[15:52:44.149] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.51848, thr difference RMS: 1.76262
[15:52:44.149] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.80979, thr difference RMS: 1.74989
[15:52:44.149] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.59471, thr difference RMS: 1.28242
[15:52:44.149] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.12502, thr difference RMS: 1.18406
[15:52:44.149] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.56745, thr difference RMS: 1.59153
[15:52:44.150] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.99333, thr difference RMS: 1.63134
[15:52:44.150] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.64362, thr difference RMS: 1.4268
[15:52:44.150] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.75288, thr difference RMS: 1.65948
[15:52:44.150] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.61838, thr difference RMS: 1.43735
[15:52:44.150] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.119, thr difference RMS: 1.63829
[15:52:44.151] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.95462, thr difference RMS: 1.78443
[15:52:44.151] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.81664, thr difference RMS: 1.53054
[15:52:44.151] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.53383, thr difference RMS: 1.71602
[15:52:44.151] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.61071, thr difference RMS: 1.63521
[15:52:44.151] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.26235, thr difference RMS: 1.75812
[15:52:44.152] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.80167, thr difference RMS: 1.73216
[15:52:44.152] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.64755, thr difference RMS: 1.74756
[15:52:44.152] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.84986, thr difference RMS: 1.77587
[15:52:44.152] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.70032, thr difference RMS: 1.25102
[15:52:44.152] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.14904, thr difference RMS: 1.18265
[15:52:44.153] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.68245, thr difference RMS: 1.56687
[15:52:44.153] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.02345, thr difference RMS: 1.62461
[15:52:44.153] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.60325, thr difference RMS: 1.41192
[15:52:44.153] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.82384, thr difference RMS: 1.69055
[15:52:44.153] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.80027, thr difference RMS: 1.45338
[15:52:44.154] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.268, thr difference RMS: 1.64716
[15:52:44.154] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.98471, thr difference RMS: 1.80512
[15:52:44.154] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.91184, thr difference RMS: 1.53123
[15:52:44.154] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.52155, thr difference RMS: 1.71489
[15:52:44.154] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.67414, thr difference RMS: 1.64947
[15:52:44.155] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.4337, thr difference RMS: 1.75281
[15:52:44.155] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.013, thr difference RMS: 1.67012
[15:52:44.155] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.77572, thr difference RMS: 1.79007
[15:52:44.155] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.98141, thr difference RMS: 1.77085
[15:52:44.155] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.83147, thr difference RMS: 1.29296
[15:52:44.156] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.27711, thr difference RMS: 1.16525
[15:52:44.156] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.90351, thr difference RMS: 1.56222
[15:52:44.156] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.01412, thr difference RMS: 1.63722
[15:52:44.156] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.72798, thr difference RMS: 1.42008
[15:52:44.271] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[15:52:44.274] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2419 seconds
[15:52:44.274] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:52:44.988] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:52:44.988] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:52:44.990] <TB3>     INFO: ######################################################################
[15:52:44.990] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[15:52:44.990] <TB3>     INFO: ######################################################################
[15:52:44.991] <TB3>     INFO:    ----------------------------------------------------------------------
[15:52:44.991] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:52:44.991] <TB3>     INFO:    ----------------------------------------------------------------------
[15:52:44.991] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:52:44.002] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:52:44.003] <TB3>     INFO:     run 1 of 1
[15:52:44.003] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:52:45.349] <TB3>     INFO: Expecting 59072000 events.
[15:53:14.951] <TB3>     INFO: 1073200 events read in total (28888ms).
[15:53:43.641] <TB3>     INFO: 2141800 events read in total (57578ms).
[15:54:12.438] <TB3>     INFO: 3210200 events read in total (86375ms).
[15:54:41.285] <TB3>     INFO: 4282000 events read in total (115222ms).
[15:55:10.081] <TB3>     INFO: 5351000 events read in total (144018ms).
[15:55:38.873] <TB3>     INFO: 6421600 events read in total (172810ms).
[15:56:07.620] <TB3>     INFO: 7492000 events read in total (201557ms).
[15:56:36.382] <TB3>     INFO: 8560200 events read in total (230319ms).
[15:57:05.223] <TB3>     INFO: 9629800 events read in total (259160ms).
[15:57:34.164] <TB3>     INFO: 10702000 events read in total (288101ms).
[15:58:03.043] <TB3>     INFO: 11770600 events read in total (316980ms).
[15:58:31.939] <TB3>     INFO: 12841600 events read in total (345876ms).
[15:59:00.953] <TB3>     INFO: 13911200 events read in total (374890ms).
[15:59:29.913] <TB3>     INFO: 14979800 events read in total (403850ms).
[15:59:58.974] <TB3>     INFO: 16051200 events read in total (432911ms).
[16:00:27.852] <TB3>     INFO: 17120800 events read in total (461789ms).
[16:00:56.572] <TB3>     INFO: 18189000 events read in total (490509ms).
[16:01:25.583] <TB3>     INFO: 19260600 events read in total (519520ms).
[16:01:54.488] <TB3>     INFO: 20330400 events read in total (548425ms).
[16:02:23.420] <TB3>     INFO: 21398800 events read in total (577357ms).
[16:02:52.306] <TB3>     INFO: 22470400 events read in total (606243ms).
[16:03:21.150] <TB3>     INFO: 23539000 events read in total (635087ms).
[16:03:50.018] <TB3>     INFO: 24607600 events read in total (663955ms).
[16:04:18.916] <TB3>     INFO: 25678600 events read in total (692853ms).
[16:04:47.702] <TB3>     INFO: 26748400 events read in total (721639ms).
[16:05:16.473] <TB3>     INFO: 27816800 events read in total (750410ms).
[16:05:45.396] <TB3>     INFO: 28889200 events read in total (779333ms).
[16:06:14.201] <TB3>     INFO: 29958400 events read in total (808138ms).
[16:06:42.943] <TB3>     INFO: 31026800 events read in total (836880ms).
[16:07:11.786] <TB3>     INFO: 32098800 events read in total (865723ms).
[16:07:40.602] <TB3>     INFO: 33167200 events read in total (894539ms).
[16:08:09.292] <TB3>     INFO: 34235600 events read in total (923229ms).
[16:08:38.191] <TB3>     INFO: 35307800 events read in total (952128ms).
[16:09:07.005] <TB3>     INFO: 36376200 events read in total (980942ms).
[16:09:35.882] <TB3>     INFO: 37444600 events read in total (1009819ms).
[16:10:04.746] <TB3>     INFO: 38515200 events read in total (1038683ms).
[16:10:33.643] <TB3>     INFO: 39585200 events read in total (1067580ms).
[16:11:02.512] <TB3>     INFO: 40653400 events read in total (1096449ms).
[16:11:31.400] <TB3>     INFO: 41724800 events read in total (1125337ms).
[16:12:00.169] <TB3>     INFO: 42794400 events read in total (1154106ms).
[16:12:29.323] <TB3>     INFO: 43862200 events read in total (1183260ms).
[16:12:57.642] <TB3>     INFO: 44933000 events read in total (1211579ms).
[16:13:26.036] <TB3>     INFO: 46002800 events read in total (1239973ms).
[16:13:54.505] <TB3>     INFO: 47070800 events read in total (1268442ms).
[16:14:22.999] <TB3>     INFO: 48138800 events read in total (1296936ms).
[16:14:51.469] <TB3>     INFO: 49210000 events read in total (1325406ms).
[16:15:19.424] <TB3>     INFO: 50278000 events read in total (1353361ms).
[16:15:47.658] <TB3>     INFO: 51345200 events read in total (1381595ms).
[16:16:16.061] <TB3>     INFO: 52414400 events read in total (1409998ms).
[16:16:44.351] <TB3>     INFO: 53484600 events read in total (1438288ms).
[16:17:12.646] <TB3>     INFO: 54552200 events read in total (1466583ms).
[16:17:40.956] <TB3>     INFO: 55620200 events read in total (1494893ms).
[16:18:09.212] <TB3>     INFO: 56689800 events read in total (1523149ms).
[16:18:37.570] <TB3>     INFO: 57759600 events read in total (1551507ms).
[16:19:05.890] <TB3>     INFO: 58828200 events read in total (1579827ms).
[16:19:12.625] <TB3>     INFO: 59072000 events read in total (1586563ms).
[16:19:12.646] <TB3>     INFO: Test took 1587644ms.
[16:19:12.708] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:19:12.834] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:19:12.834] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:19:13.000] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:19:13.000] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:19:15.158] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:19:15.158] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:19:16.339] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:19:16.339] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:19:17.505] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:19:17.505] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:19:18.683] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:19:18.683] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:19:19.858] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:19:19.858] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:19:21.089] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:19:21.089] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:19:22.268] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:19:22.269] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:19:23.464] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:19:23.464] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:19:24.662] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:19:24.662] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:19:25.843] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:19:25.843] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:19:27.015] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:19:27.015] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:19:28.178] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:19:28.178] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:19:29.332] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:19:29.332] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:19:30.508] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:19:30.508] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:19:31.685] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 464089088
[16:19:31.716] <TB3>     INFO: PixTestScurves::scurves() done 
[16:19:31.716] <TB3>     INFO: Vcal mean:  35.10  35.11  35.04  35.07  35.02  35.12  34.96  35.09  35.29  35.20  35.27  35.04  35.08  35.04  35.08  35.07 
[16:19:31.716] <TB3>     INFO: Vcal RMS:    0.67   0.69   0.75   0.73   0.76   0.66   0.71   0.76   1.24   1.01   0.82   0.68   0.61   0.67   0.64   0.82 
[16:19:31.716] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:19:31.793] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:19:31.793] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:19:31.793] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:19:31.793] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:19:31.793] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:19:31.794] <TB3>     INFO: ######################################################################
[16:19:31.794] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:19:31.794] <TB3>     INFO: ######################################################################
[16:19:31.800] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:19:32.150] <TB3>     INFO: Expecting 41600 events.
[16:19:36.212] <TB3>     INFO: 41600 events read in total (3347ms).
[16:19:36.213] <TB3>     INFO: Test took 4413ms.
[16:19:36.221] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:19:36.221] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[16:19:36.221] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:19:36.226] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 41, 0] has eff 9/10
[16:19:36.226] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 41, 0]
[16:19:36.230] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[16:19:36.230] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:19:36.230] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:19:36.230] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:19:36.571] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:19:36.916] <TB3>     INFO: Expecting 41600 events.
[16:19:41.058] <TB3>     INFO: 41600 events read in total (3427ms).
[16:19:41.059] <TB3>     INFO: Test took 4488ms.
[16:19:41.067] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:19:41.067] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[16:19:41.067] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:19:41.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.231
[16:19:41.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[16:19:41.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.288
[16:19:41.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 178
[16:19:41.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.501
[16:19:41.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 181
[16:19:41.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.087
[16:19:41.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[16:19:41.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.524
[16:19:41.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 182
[16:19:41.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.687
[16:19:41.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 182
[16:19:41.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.089
[16:19:41.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 193
[16:19:41.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.673
[16:19:41.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[16:19:41.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.188
[16:19:41.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[16:19:41.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.505
[16:19:41.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 167
[16:19:41.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.596
[16:19:41.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 172
[16:19:41.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.262
[16:19:41.073] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[16:19:41.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.265
[16:19:41.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[16:19:41.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.025
[16:19:41.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 175
[16:19:41.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.162
[16:19:41.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 178
[16:19:41.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.916
[16:19:41.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 175
[16:19:41.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:19:41.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:19:41.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:19:41.158] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:19:41.511] <TB3>     INFO: Expecting 41600 events.
[16:19:45.671] <TB3>     INFO: 41600 events read in total (3444ms).
[16:19:45.671] <TB3>     INFO: Test took 4513ms.
[16:19:45.679] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:19:45.679] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[16:19:45.679] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:19:45.683] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:19:45.684] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 1
[16:19:45.684] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.0811
[16:19:45.684] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 86
[16:19:45.684] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.548
[16:19:45.684] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,44] phvalue 58
[16:19:45.684] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.5684
[16:19:45.684] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,42] phvalue 79
[16:19:45.685] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.0856
[16:19:45.685] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 69
[16:19:45.685] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.456
[16:19:45.685] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,20] phvalue 75
[16:19:45.685] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.9617
[16:19:45.685] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,50] phvalue 83
[16:19:45.685] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.0385
[16:19:45.685] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 92
[16:19:45.685] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.78
[16:19:45.685] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [34 ,8] phvalue 66
[16:19:45.685] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.3889
[16:19:45.686] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 78
[16:19:45.686] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.6779
[16:19:45.686] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 64
[16:19:45.686] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.7833
[16:19:45.686] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 64
[16:19:45.686] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.9541
[16:19:45.686] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 88
[16:19:45.686] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.7523
[16:19:45.686] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,8] phvalue 84
[16:19:45.686] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.7272
[16:19:45.686] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 70
[16:19:45.687] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.9608
[16:19:45.687] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 79
[16:19:45.687] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.9579
[16:19:45.687] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,68] phvalue 59
[16:19:45.689] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 0 0
[16:19:46.093] <TB3>     INFO: Expecting 2560 events.
[16:19:47.054] <TB3>     INFO: 2560 events read in total (246ms).
[16:19:47.054] <TB3>     INFO: Test took 1365ms.
[16:19:47.054] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:19:47.054] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 44, 1 1
[16:19:47.563] <TB3>     INFO: Expecting 2560 events.
[16:19:48.521] <TB3>     INFO: 2560 events read in total (243ms).
[16:19:48.521] <TB3>     INFO: Test took 1466ms.
[16:19:48.522] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:19:48.522] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 42, 2 2
[16:19:49.030] <TB3>     INFO: Expecting 2560 events.
[16:19:49.988] <TB3>     INFO: 2560 events read in total (244ms).
[16:19:49.988] <TB3>     INFO: Test took 1466ms.
[16:19:49.988] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:19:49.989] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[16:19:50.497] <TB3>     INFO: Expecting 2560 events.
[16:19:51.456] <TB3>     INFO: 2560 events read in total (243ms).
[16:19:51.456] <TB3>     INFO: Test took 1467ms.
[16:19:51.457] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:19:51.457] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 20, 4 4
[16:19:51.964] <TB3>     INFO: Expecting 2560 events.
[16:19:52.922] <TB3>     INFO: 2560 events read in total (243ms).
[16:19:52.922] <TB3>     INFO: Test took 1465ms.
[16:19:52.923] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:19:52.923] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 50, 5 5
[16:19:53.430] <TB3>     INFO: Expecting 2560 events.
[16:19:54.388] <TB3>     INFO: 2560 events read in total (243ms).
[16:19:54.388] <TB3>     INFO: Test took 1465ms.
[16:19:54.388] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:19:54.389] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 6 6
[16:19:54.896] <TB3>     INFO: Expecting 2560 events.
[16:19:55.853] <TB3>     INFO: 2560 events read in total (242ms).
[16:19:55.854] <TB3>     INFO: Test took 1465ms.
[16:19:55.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:19:55.854] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 34, 8, 7 7
[16:19:56.361] <TB3>     INFO: Expecting 2560 events.
[16:19:57.319] <TB3>     INFO: 2560 events read in total (243ms).
[16:19:57.319] <TB3>     INFO: Test took 1465ms.
[16:19:57.319] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:19:57.320] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 8 8
[16:19:57.827] <TB3>     INFO: Expecting 2560 events.
[16:19:58.785] <TB3>     INFO: 2560 events read in total (243ms).
[16:19:58.785] <TB3>     INFO: Test took 1465ms.
[16:19:58.786] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:19:58.786] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 9 9
[16:19:59.294] <TB3>     INFO: Expecting 2560 events.
[16:20:00.251] <TB3>     INFO: 2560 events read in total (243ms).
[16:20:00.251] <TB3>     INFO: Test took 1465ms.
[16:20:00.251] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:20:00.252] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 10 10
[16:20:00.759] <TB3>     INFO: Expecting 2560 events.
[16:20:01.717] <TB3>     INFO: 2560 events read in total (243ms).
[16:20:01.717] <TB3>     INFO: Test took 1465ms.
[16:20:01.717] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:20:01.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 11 11
[16:20:02.225] <TB3>     INFO: Expecting 2560 events.
[16:20:03.182] <TB3>     INFO: 2560 events read in total (242ms).
[16:20:03.183] <TB3>     INFO: Test took 1465ms.
[16:20:03.183] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:20:03.183] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 8, 12 12
[16:20:03.691] <TB3>     INFO: Expecting 2560 events.
[16:20:04.648] <TB3>     INFO: 2560 events read in total (242ms).
[16:20:04.648] <TB3>     INFO: Test took 1465ms.
[16:20:04.648] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:20:04.648] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 13 13
[16:20:05.156] <TB3>     INFO: Expecting 2560 events.
[16:20:06.113] <TB3>     INFO: 2560 events read in total (243ms).
[16:20:06.114] <TB3>     INFO: Test took 1466ms.
[16:20:06.114] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:20:06.114] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 14 14
[16:20:06.621] <TB3>     INFO: Expecting 2560 events.
[16:20:07.580] <TB3>     INFO: 2560 events read in total (244ms).
[16:20:07.580] <TB3>     INFO: Test took 1466ms.
[16:20:07.580] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:20:07.580] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 68, 15 15
[16:20:08.087] <TB3>     INFO: Expecting 2560 events.
[16:20:09.045] <TB3>     INFO: 2560 events read in total (243ms).
[16:20:09.046] <TB3>     INFO: Test took 1466ms.
[16:20:09.046] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:20:09.046] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[16:20:09.046] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[16:20:09.046] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[16:20:09.046] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[16:20:09.046] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[16:20:09.046] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[16:20:09.046] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[16:20:09.046] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[16:20:09.046] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[16:20:09.046] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[16:20:09.046] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[16:20:09.046] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC11
[16:20:09.046] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[16:20:09.046] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[16:20:09.046] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[16:20:09.046] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[16:20:09.053] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:20:09.556] <TB3>     INFO: Expecting 655360 events.
[16:20:21.434] <TB3>     INFO: 655360 events read in total (11163ms).
[16:20:21.445] <TB3>     INFO: Expecting 655360 events.
[16:20:33.097] <TB3>     INFO: 655360 events read in total (11090ms).
[16:20:33.112] <TB3>     INFO: Expecting 655360 events.
[16:20:44.824] <TB3>     INFO: 655360 events read in total (11154ms).
[16:20:44.844] <TB3>     INFO: Expecting 655360 events.
[16:20:56.455] <TB3>     INFO: 655360 events read in total (11060ms).
[16:20:56.478] <TB3>     INFO: Expecting 655360 events.
[16:21:08.056] <TB3>     INFO: 655360 events read in total (11025ms).
[16:21:08.088] <TB3>     INFO: Expecting 655360 events.
[16:21:19.737] <TB3>     INFO: 655360 events read in total (11110ms).
[16:21:19.769] <TB3>     INFO: Expecting 655360 events.
[16:21:31.390] <TB3>     INFO: 655360 events read in total (11079ms).
[16:21:31.427] <TB3>     INFO: Expecting 655360 events.
[16:21:43.123] <TB3>     INFO: 655360 events read in total (11160ms).
[16:21:43.164] <TB3>     INFO: Expecting 655360 events.
[16:21:54.828] <TB3>     INFO: 655360 events read in total (11134ms).
[16:21:54.874] <TB3>     INFO: Expecting 655360 events.
[16:22:06.552] <TB3>     INFO: 655360 events read in total (11151ms).
[16:22:06.606] <TB3>     INFO: Expecting 655360 events.
[16:22:18.254] <TB3>     INFO: 655360 events read in total (11121ms).
[16:22:18.307] <TB3>     INFO: Expecting 655360 events.
[16:22:29.957] <TB3>     INFO: 655360 events read in total (11124ms).
[16:22:30.014] <TB3>     INFO: Expecting 655360 events.
[16:22:41.808] <TB3>     INFO: 655360 events read in total (11267ms).
[16:22:41.869] <TB3>     INFO: Expecting 655360 events.
[16:22:53.498] <TB3>     INFO: 655360 events read in total (11102ms).
[16:22:53.563] <TB3>     INFO: Expecting 655360 events.
[16:23:05.021] <TB3>     INFO: 655360 events read in total (10931ms).
[16:23:05.091] <TB3>     INFO: Expecting 655360 events.
[16:23:16.642] <TB3>     INFO: 655360 events read in total (11024ms).
[16:23:16.729] <TB3>     INFO: Test took 187676ms.
[16:23:16.826] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:23:17.135] <TB3>     INFO: Expecting 655360 events.
[16:23:28.862] <TB3>     INFO: 655360 events read in total (11012ms).
[16:23:28.874] <TB3>     INFO: Expecting 655360 events.
[16:23:40.513] <TB3>     INFO: 655360 events read in total (11089ms).
[16:23:40.529] <TB3>     INFO: Expecting 655360 events.
[16:23:52.139] <TB3>     INFO: 655360 events read in total (11048ms).
[16:23:52.158] <TB3>     INFO: Expecting 655360 events.
[16:24:03.888] <TB3>     INFO: 655360 events read in total (11177ms).
[16:24:03.911] <TB3>     INFO: Expecting 655360 events.
[16:24:15.627] <TB3>     INFO: 655360 events read in total (11162ms).
[16:24:15.655] <TB3>     INFO: Expecting 655360 events.
[16:24:27.344] <TB3>     INFO: 655360 events read in total (11143ms).
[16:24:27.376] <TB3>     INFO: Expecting 655360 events.
[16:24:38.985] <TB3>     INFO: 655360 events read in total (11069ms).
[16:24:39.021] <TB3>     INFO: Expecting 655360 events.
[16:24:50.650] <TB3>     INFO: 655360 events read in total (11098ms).
[16:24:50.695] <TB3>     INFO: Expecting 655360 events.
[16:25:02.234] <TB3>     INFO: 655360 events read in total (11012ms).
[16:25:02.278] <TB3>     INFO: Expecting 655360 events.
[16:25:13.987] <TB3>     INFO: 655360 events read in total (11176ms).
[16:25:14.036] <TB3>     INFO: Expecting 655360 events.
[16:25:25.807] <TB3>     INFO: 655360 events read in total (11245ms).
[16:25:25.860] <TB3>     INFO: Expecting 655360 events.
[16:25:37.638] <TB3>     INFO: 655360 events read in total (11252ms).
[16:25:37.698] <TB3>     INFO: Expecting 655360 events.
[16:25:49.533] <TB3>     INFO: 655360 events read in total (11308ms).
[16:25:49.600] <TB3>     INFO: Expecting 655360 events.
[16:26:01.310] <TB3>     INFO: 655360 events read in total (11182ms).
[16:26:01.385] <TB3>     INFO: Expecting 655360 events.
[16:26:12.897] <TB3>     INFO: 655360 events read in total (10985ms).
[16:26:12.967] <TB3>     INFO: Expecting 655360 events.
[16:26:24.763] <TB3>     INFO: 655360 events read in total (11269ms).
[16:26:24.837] <TB3>     INFO: Test took 188011ms.
[16:26:25.012] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:26:25.013] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:26:25.013] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:26:25.013] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:26:25.013] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:26:25.014] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:26:25.014] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:26:25.014] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:26:25.014] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:26:25.014] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:26:25.015] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:26:25.015] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:26:25.015] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:26:25.015] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:26:25.015] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:26:25.016] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:26:25.016] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:26:25.016] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:26:25.016] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:26:25.017] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:26:25.017] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:26:25.017] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:26:25.017] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:26:25.017] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:26:25.017] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:26:25.018] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:26:25.018] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:26:25.018] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:26:25.018] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:26:25.019] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:26:25.019] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:26:25.019] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:26:25.019] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:26:25.027] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:26:25.034] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:26:25.042] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:26:25.049] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:26:25.057] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:26:25.064] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[16:26:25.071] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[16:26:25.078] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:26:25.086] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:26:25.093] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:26:25.100] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:26:25.108] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:26:25.115] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:26:25.122] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:26:25.129] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:26:25.136] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:26:25.144] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:26:25.151] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:26:25.158] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:26:25.165] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:26:25.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:26:25.205] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C0.dat
[16:26:25.205] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C1.dat
[16:26:25.205] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C2.dat
[16:26:25.205] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C3.dat
[16:26:25.206] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C4.dat
[16:26:25.206] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C5.dat
[16:26:25.220] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C6.dat
[16:26:25.220] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C7.dat
[16:26:25.221] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C8.dat
[16:26:25.221] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C9.dat
[16:26:25.221] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C10.dat
[16:26:25.221] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C11.dat
[16:26:25.221] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C12.dat
[16:26:25.221] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C13.dat
[16:26:25.221] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C14.dat
[16:26:25.221] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C15.dat
[16:26:25.574] <TB3>     INFO: Expecting 41600 events.
[16:26:29.410] <TB3>     INFO: 41600 events read in total (3122ms).
[16:26:29.411] <TB3>     INFO: Test took 4181ms.
[16:26:30.056] <TB3>     INFO: Expecting 41600 events.
[16:26:33.888] <TB3>     INFO: 41600 events read in total (3117ms).
[16:26:33.889] <TB3>     INFO: Test took 4175ms.
[16:26:34.537] <TB3>     INFO: Expecting 41600 events.
[16:26:38.376] <TB3>     INFO: 41600 events read in total (3124ms).
[16:26:38.377] <TB3>     INFO: Test took 4184ms.
[16:26:38.679] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:38.813] <TB3>     INFO: Expecting 2560 events.
[16:26:39.771] <TB3>     INFO: 2560 events read in total (243ms).
[16:26:39.772] <TB3>     INFO: Test took 1093ms.
[16:26:39.776] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:40.280] <TB3>     INFO: Expecting 2560 events.
[16:26:41.239] <TB3>     INFO: 2560 events read in total (244ms).
[16:26:41.239] <TB3>     INFO: Test took 1463ms.
[16:26:41.241] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:41.748] <TB3>     INFO: Expecting 2560 events.
[16:26:42.707] <TB3>     INFO: 2560 events read in total (244ms).
[16:26:42.708] <TB3>     INFO: Test took 1467ms.
[16:26:42.710] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:43.216] <TB3>     INFO: Expecting 2560 events.
[16:26:44.175] <TB3>     INFO: 2560 events read in total (244ms).
[16:26:44.176] <TB3>     INFO: Test took 1466ms.
[16:26:44.178] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:44.684] <TB3>     INFO: Expecting 2560 events.
[16:26:45.642] <TB3>     INFO: 2560 events read in total (243ms).
[16:26:45.642] <TB3>     INFO: Test took 1464ms.
[16:26:45.646] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:46.151] <TB3>     INFO: Expecting 2560 events.
[16:26:47.108] <TB3>     INFO: 2560 events read in total (242ms).
[16:26:47.108] <TB3>     INFO: Test took 1464ms.
[16:26:47.110] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:47.616] <TB3>     INFO: Expecting 2560 events.
[16:26:48.573] <TB3>     INFO: 2560 events read in total (242ms).
[16:26:48.573] <TB3>     INFO: Test took 1463ms.
[16:26:48.576] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:49.084] <TB3>     INFO: Expecting 2560 events.
[16:26:50.042] <TB3>     INFO: 2560 events read in total (243ms).
[16:26:50.042] <TB3>     INFO: Test took 1467ms.
[16:26:50.046] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:50.551] <TB3>     INFO: Expecting 2560 events.
[16:26:51.509] <TB3>     INFO: 2560 events read in total (243ms).
[16:26:51.509] <TB3>     INFO: Test took 1463ms.
[16:26:51.511] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:52.017] <TB3>     INFO: Expecting 2560 events.
[16:26:52.977] <TB3>     INFO: 2560 events read in total (245ms).
[16:26:52.977] <TB3>     INFO: Test took 1466ms.
[16:26:52.979] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:53.485] <TB3>     INFO: Expecting 2560 events.
[16:26:54.444] <TB3>     INFO: 2560 events read in total (244ms).
[16:26:54.445] <TB3>     INFO: Test took 1466ms.
[16:26:54.449] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:54.953] <TB3>     INFO: Expecting 2560 events.
[16:26:55.911] <TB3>     INFO: 2560 events read in total (243ms).
[16:26:55.912] <TB3>     INFO: Test took 1463ms.
[16:26:55.914] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:56.422] <TB3>     INFO: Expecting 2560 events.
[16:26:57.378] <TB3>     INFO: 2560 events read in total (242ms).
[16:26:57.378] <TB3>     INFO: Test took 1464ms.
[16:26:57.380] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:57.887] <TB3>     INFO: Expecting 2560 events.
[16:26:58.845] <TB3>     INFO: 2560 events read in total (243ms).
[16:26:58.845] <TB3>     INFO: Test took 1465ms.
[16:26:58.850] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:59.353] <TB3>     INFO: Expecting 2560 events.
[16:27:00.311] <TB3>     INFO: 2560 events read in total (243ms).
[16:27:00.311] <TB3>     INFO: Test took 1461ms.
[16:27:00.313] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:27:00.821] <TB3>     INFO: Expecting 2560 events.
[16:27:01.779] <TB3>     INFO: 2560 events read in total (243ms).
[16:27:01.779] <TB3>     INFO: Test took 1466ms.
[16:27:01.783] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:27:02.289] <TB3>     INFO: Expecting 2560 events.
[16:27:03.246] <TB3>     INFO: 2560 events read in total (243ms).
[16:27:03.247] <TB3>     INFO: Test took 1464ms.
[16:27:03.249] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:27:03.756] <TB3>     INFO: Expecting 2560 events.
[16:27:04.717] <TB3>     INFO: 2560 events read in total (247ms).
[16:27:04.717] <TB3>     INFO: Test took 1468ms.
[16:27:04.719] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:27:05.226] <TB3>     INFO: Expecting 2560 events.
[16:27:06.183] <TB3>     INFO: 2560 events read in total (242ms).
[16:27:06.184] <TB3>     INFO: Test took 1465ms.
[16:27:06.186] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:27:06.692] <TB3>     INFO: Expecting 2560 events.
[16:27:07.651] <TB3>     INFO: 2560 events read in total (244ms).
[16:27:07.651] <TB3>     INFO: Test took 1465ms.
[16:27:07.655] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:27:08.160] <TB3>     INFO: Expecting 2560 events.
[16:27:09.118] <TB3>     INFO: 2560 events read in total (244ms).
[16:27:09.118] <TB3>     INFO: Test took 1463ms.
[16:27:09.120] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:27:09.627] <TB3>     INFO: Expecting 2560 events.
[16:27:10.588] <TB3>     INFO: 2560 events read in total (246ms).
[16:27:10.588] <TB3>     INFO: Test took 1468ms.
[16:27:10.590] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:27:11.097] <TB3>     INFO: Expecting 2560 events.
[16:27:12.055] <TB3>     INFO: 2560 events read in total (244ms).
[16:27:12.055] <TB3>     INFO: Test took 1465ms.
[16:27:12.057] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:27:12.564] <TB3>     INFO: Expecting 2560 events.
[16:27:13.524] <TB3>     INFO: 2560 events read in total (245ms).
[16:27:13.524] <TB3>     INFO: Test took 1467ms.
[16:27:13.527] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:27:14.034] <TB3>     INFO: Expecting 2560 events.
[16:27:14.995] <TB3>     INFO: 2560 events read in total (245ms).
[16:27:14.995] <TB3>     INFO: Test took 1468ms.
[16:27:14.997] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:27:15.506] <TB3>     INFO: Expecting 2560 events.
[16:27:16.465] <TB3>     INFO: 2560 events read in total (244ms).
[16:27:16.465] <TB3>     INFO: Test took 1468ms.
[16:27:16.467] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:27:16.973] <TB3>     INFO: Expecting 2560 events.
[16:27:17.933] <TB3>     INFO: 2560 events read in total (245ms).
[16:27:17.933] <TB3>     INFO: Test took 1466ms.
[16:27:17.937] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:27:18.443] <TB3>     INFO: Expecting 2560 events.
[16:27:19.402] <TB3>     INFO: 2560 events read in total (243ms).
[16:27:19.402] <TB3>     INFO: Test took 1466ms.
[16:27:19.404] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:27:19.911] <TB3>     INFO: Expecting 2560 events.
[16:27:20.872] <TB3>     INFO: 2560 events read in total (246ms).
[16:27:20.872] <TB3>     INFO: Test took 1468ms.
[16:27:20.874] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:27:21.381] <TB3>     INFO: Expecting 2560 events.
[16:27:22.340] <TB3>     INFO: 2560 events read in total (245ms).
[16:27:22.340] <TB3>     INFO: Test took 1466ms.
[16:27:22.343] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:27:22.849] <TB3>     INFO: Expecting 2560 events.
[16:27:23.807] <TB3>     INFO: 2560 events read in total (243ms).
[16:27:23.807] <TB3>     INFO: Test took 1464ms.
[16:27:23.810] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:27:24.316] <TB3>     INFO: Expecting 2560 events.
[16:27:25.274] <TB3>     INFO: 2560 events read in total (244ms).
[16:27:25.275] <TB3>     INFO: Test took 1466ms.
[16:27:26.292] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[16:27:26.292] <TB3>     INFO: PH scale (per ROC):    71  80  70  78  73  76  77  79  72  70  75  81  84  76  73  75
[16:27:26.292] <TB3>     INFO: PH offset (per ROC):  167 187 176 177 175 167 160 180 175 187 186 159 161 176 174 189
[16:27:26.464] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:27:26.469] <TB3>     INFO: ######################################################################
[16:27:26.469] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:27:26.469] <TB3>     INFO: ######################################################################
[16:27:26.469] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:27:26.481] <TB3>     INFO: scanning low vcal = 10
[16:27:26.829] <TB3>     INFO: Expecting 41600 events.
[16:27:30.543] <TB3>     INFO: 41600 events read in total (2999ms).
[16:27:30.543] <TB3>     INFO: Test took 4062ms.
[16:27:30.545] <TB3>     INFO: scanning low vcal = 20
[16:27:31.054] <TB3>     INFO: Expecting 41600 events.
[16:27:34.772] <TB3>     INFO: 41600 events read in total (3003ms).
[16:27:34.772] <TB3>     INFO: Test took 4227ms.
[16:27:34.776] <TB3>     INFO: scanning low vcal = 30
[16:27:35.280] <TB3>     INFO: Expecting 41600 events.
[16:27:38.003] <TB3>     INFO: 41600 events read in total (3008ms).
[16:27:38.004] <TB3>     INFO: Test took 4228ms.
[16:27:39.008] <TB3>     INFO: scanning low vcal = 40
[16:27:39.511] <TB3>     INFO: Expecting 41600 events.
[16:27:43.768] <TB3>     INFO: 41600 events read in total (3542ms).
[16:27:43.770] <TB3>     INFO: Test took 4762ms.
[16:27:43.773] <TB3>     INFO: scanning low vcal = 50
[16:27:44.185] <TB3>     INFO: Expecting 41600 events.
[16:27:48.447] <TB3>     INFO: 41600 events read in total (3548ms).
[16:27:48.447] <TB3>     INFO: Test took 4674ms.
[16:27:48.457] <TB3>     INFO: scanning low vcal = 60
[16:27:48.868] <TB3>     INFO: Expecting 41600 events.
[16:27:53.124] <TB3>     INFO: 41600 events read in total (3541ms).
[16:27:53.125] <TB3>     INFO: Test took 4668ms.
[16:27:53.128] <TB3>     INFO: scanning low vcal = 70
[16:27:53.547] <TB3>     INFO: Expecting 41600 events.
[16:27:57.798] <TB3>     INFO: 41600 events read in total (3536ms).
[16:27:57.799] <TB3>     INFO: Test took 4671ms.
[16:27:57.802] <TB3>     INFO: scanning low vcal = 80
[16:27:58.219] <TB3>     INFO: Expecting 41600 events.
[16:28:02.481] <TB3>     INFO: 41600 events read in total (3547ms).
[16:28:02.482] <TB3>     INFO: Test took 4680ms.
[16:28:02.485] <TB3>     INFO: scanning low vcal = 90
[16:28:02.902] <TB3>     INFO: Expecting 41600 events.
[16:28:07.163] <TB3>     INFO: 41600 events read in total (3546ms).
[16:28:07.164] <TB3>     INFO: Test took 4679ms.
[16:28:07.168] <TB3>     INFO: scanning low vcal = 100
[16:28:07.583] <TB3>     INFO: Expecting 41600 events.
[16:28:11.987] <TB3>     INFO: 41600 events read in total (3689ms).
[16:28:11.988] <TB3>     INFO: Test took 4820ms.
[16:28:11.991] <TB3>     INFO: scanning low vcal = 110
[16:28:12.408] <TB3>     INFO: Expecting 41600 events.
[16:28:16.666] <TB3>     INFO: 41600 events read in total (3543ms).
[16:28:16.666] <TB3>     INFO: Test took 4675ms.
[16:28:16.669] <TB3>     INFO: scanning low vcal = 120
[16:28:17.085] <TB3>     INFO: Expecting 41600 events.
[16:28:21.318] <TB3>     INFO: 41600 events read in total (3518ms).
[16:28:21.320] <TB3>     INFO: Test took 4651ms.
[16:28:21.324] <TB3>     INFO: scanning low vcal = 130
[16:28:21.740] <TB3>     INFO: Expecting 41600 events.
[16:28:25.966] <TB3>     INFO: 41600 events read in total (3512ms).
[16:28:25.972] <TB3>     INFO: Test took 4648ms.
[16:28:25.975] <TB3>     INFO: scanning low vcal = 140
[16:28:26.393] <TB3>     INFO: Expecting 41600 events.
[16:28:30.622] <TB3>     INFO: 41600 events read in total (3515ms).
[16:28:30.623] <TB3>     INFO: Test took 4647ms.
[16:28:30.626] <TB3>     INFO: scanning low vcal = 150
[16:28:31.049] <TB3>     INFO: Expecting 41600 events.
[16:28:35.283] <TB3>     INFO: 41600 events read in total (3519ms).
[16:28:35.284] <TB3>     INFO: Test took 4658ms.
[16:28:35.289] <TB3>     INFO: scanning low vcal = 160
[16:28:35.707] <TB3>     INFO: Expecting 41600 events.
[16:28:39.941] <TB3>     INFO: 41600 events read in total (3518ms).
[16:28:39.942] <TB3>     INFO: Test took 4653ms.
[16:28:39.945] <TB3>     INFO: scanning low vcal = 170
[16:28:40.363] <TB3>     INFO: Expecting 41600 events.
[16:28:44.651] <TB3>     INFO: 41600 events read in total (3573ms).
[16:28:44.651] <TB3>     INFO: Test took 4706ms.
[16:28:44.656] <TB3>     INFO: scanning low vcal = 180
[16:28:45.073] <TB3>     INFO: Expecting 41600 events.
[16:28:49.339] <TB3>     INFO: 41600 events read in total (3551ms).
[16:28:49.339] <TB3>     INFO: Test took 4683ms.
[16:28:49.342] <TB3>     INFO: scanning low vcal = 190
[16:28:49.758] <TB3>     INFO: Expecting 41600 events.
[16:28:54.034] <TB3>     INFO: 41600 events read in total (3561ms).
[16:28:54.035] <TB3>     INFO: Test took 4693ms.
[16:28:54.038] <TB3>     INFO: scanning low vcal = 200
[16:28:54.456] <TB3>     INFO: Expecting 41600 events.
[16:28:58.739] <TB3>     INFO: 41600 events read in total (3569ms).
[16:28:58.740] <TB3>     INFO: Test took 4702ms.
[16:28:58.743] <TB3>     INFO: scanning low vcal = 210
[16:28:59.161] <TB3>     INFO: Expecting 41600 events.
[16:29:03.439] <TB3>     INFO: 41600 events read in total (3563ms).
[16:29:03.440] <TB3>     INFO: Test took 4697ms.
[16:29:03.443] <TB3>     INFO: scanning low vcal = 220
[16:29:03.860] <TB3>     INFO: Expecting 41600 events.
[16:29:08.124] <TB3>     INFO: 41600 events read in total (3549ms).
[16:29:08.125] <TB3>     INFO: Test took 4682ms.
[16:29:08.128] <TB3>     INFO: scanning low vcal = 230
[16:29:08.548] <TB3>     INFO: Expecting 41600 events.
[16:29:12.846] <TB3>     INFO: 41600 events read in total (3584ms).
[16:29:12.847] <TB3>     INFO: Test took 4719ms.
[16:29:12.851] <TB3>     INFO: scanning low vcal = 240
[16:29:13.266] <TB3>     INFO: Expecting 41600 events.
[16:29:17.542] <TB3>     INFO: 41600 events read in total (3561ms).
[16:29:17.543] <TB3>     INFO: Test took 4692ms.
[16:29:17.546] <TB3>     INFO: scanning low vcal = 250
[16:29:17.962] <TB3>     INFO: Expecting 41600 events.
[16:29:22.234] <TB3>     INFO: 41600 events read in total (3557ms).
[16:29:22.235] <TB3>     INFO: Test took 4689ms.
[16:29:22.241] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:29:22.658] <TB3>     INFO: Expecting 41600 events.
[16:29:26.926] <TB3>     INFO: 41600 events read in total (3553ms).
[16:29:26.927] <TB3>     INFO: Test took 4686ms.
[16:29:26.930] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:29:27.345] <TB3>     INFO: Expecting 41600 events.
[16:29:31.610] <TB3>     INFO: 41600 events read in total (3550ms).
[16:29:31.611] <TB3>     INFO: Test took 4681ms.
[16:29:31.614] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:29:32.030] <TB3>     INFO: Expecting 41600 events.
[16:29:36.303] <TB3>     INFO: 41600 events read in total (3558ms).
[16:29:36.304] <TB3>     INFO: Test took 4690ms.
[16:29:36.307] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:29:36.725] <TB3>     INFO: Expecting 41600 events.
[16:29:40.002] <TB3>     INFO: 41600 events read in total (3562ms).
[16:29:40.002] <TB3>     INFO: Test took 4695ms.
[16:29:41.006] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:29:41.423] <TB3>     INFO: Expecting 41600 events.
[16:29:45.699] <TB3>     INFO: 41600 events read in total (3561ms).
[16:29:45.700] <TB3>     INFO: Test took 4694ms.
[16:29:46.237] <TB3>     INFO: PixTestGainPedestal::measure() done 
[16:29:46.242] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:29:46.242] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:29:46.242] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:29:46.242] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:29:46.242] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:29:46.243] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:29:46.243] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:29:46.243] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:29:46.243] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:29:46.244] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:29:46.244] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:29:46.244] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:29:46.244] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:29:46.244] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:29:46.244] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:29:46.244] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:30:23.968] <TB3>     INFO: PixTestGainPedestal::fit() done
[16:30:23.968] <TB3>     INFO: non-linearity mean:  0.956 0.963 0.966 0.952 0.955 0.959 0.956 0.964 0.949 0.950 0.951 0.956 0.954 0.944 0.957 0.955
[16:30:23.968] <TB3>     INFO: non-linearity RMS:   0.006 0.006 0.004 0.006 0.007 0.007 0.006 0.005 0.010 0.009 0.008 0.006 0.006 0.007 0.005 0.006
[16:30:23.968] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:30:23.991] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:30:24.014] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:30:24.036] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:30:24.059] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:30:24.082] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:30:24.104] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:30:24.127] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:30:24.149] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:30:24.172] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:30:24.194] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:30:24.217] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:30:24.240] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:30:24.262] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:30:24.285] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:30:24.308] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-18_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:30:24.330] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[16:30:24.330] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:30:24.338] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:30:24.338] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:30:24.341] <TB3>     INFO: ######################################################################
[16:30:24.341] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:30:24.341] <TB3>     INFO: ######################################################################
[16:30:24.343] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:30:24.354] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:30:24.354] <TB3>     INFO:     run 1 of 1
[16:30:24.354] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:30:24.696] <TB3>     INFO: Expecting 3120000 events.
[16:31:15.769] <TB3>     INFO: 1306305 events read in total (50358ms).
[16:32:06.209] <TB3>     INFO: 2614345 events read in total (100798ms).
[16:32:25.815] <TB3>     INFO: 3120000 events read in total (120404ms).
[16:32:25.852] <TB3>     INFO: Test took 121499ms.
[16:32:25.920] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:32:26.046] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:32:27.449] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:32:28.871] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:32:30.283] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:32:31.703] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:32:33.031] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:32:34.428] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:32:35.824] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:32:37.193] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:32:38.712] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:32:40.145] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:32:41.574] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:32:42.989] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:32:44.398] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:32:45.878] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:32:47.309] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:32:48.731] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 406503424
[16:32:48.765] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:32:48.765] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.7538, RMS = 1.34544
[16:32:48.765] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[16:32:48.765] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:32:48.765] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.6146, RMS = 1.49206
[16:32:48.765] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[16:32:48.766] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:32:48.766] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0842, RMS = 1.48587
[16:32:48.766] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[16:32:48.766] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:32:48.766] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.105, RMS = 1.28091
[16:32:48.766] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[16:32:48.767] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:32:48.767] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.3105, RMS = 1.89833
[16:32:48.767] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[16:32:48.767] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:32:48.767] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.2349, RMS = 1.88069
[16:32:48.767] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[16:32:48.768] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:32:48.768] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.5337, RMS = 1.30709
[16:32:48.768] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[16:32:48.768] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:32:48.768] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.1017, RMS = 1.32846
[16:32:48.768] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[16:32:48.770] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:32:48.770] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0473, RMS = 1.08534
[16:32:48.770] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:32:48.770] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:32:48.770] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3571, RMS = 1.14732
[16:32:48.770] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:32:48.771] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:32:48.771] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.5076, RMS = 0.991527
[16:32:48.771] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:32:48.771] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:32:48.771] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.2825, RMS = 1.09347
[16:32:48.771] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:32:48.772] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:32:48.772] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1451, RMS = 1.01688
[16:32:48.772] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:32:48.772] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:32:48.772] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1941, RMS = 1.14371
[16:32:48.772] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:32:48.773] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:32:48.773] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7524, RMS = 0.999475
[16:32:48.773] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:32:48.773] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:32:48.773] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3678, RMS = 1.04744
[16:32:48.773] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:32:48.775] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:32:48.775] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.9366, RMS = 2.01916
[16:32:48.775] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[16:32:48.775] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:32:48.775] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.8805, RMS = 1.90705
[16:32:48.775] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[16:32:48.776] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:32:48.776] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6401, RMS = 1.29288
[16:32:48.776] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:32:48.776] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:32:48.776] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7104, RMS = 1.8365
[16:32:48.776] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:32:48.777] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:32:48.777] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2269, RMS = 1.16515
[16:32:48.777] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:32:48.777] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:32:48.777] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6002, RMS = 1.41165
[16:32:48.777] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:32:48.779] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:32:48.779] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.7404, RMS = 2.16834
[16:32:48.779] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:32:48.779] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:32:48.779] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.904, RMS = 2.09737
[16:32:48.779] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[16:32:48.780] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:32:48.780] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.8757, RMS = 1.19495
[16:32:48.780] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:32:48.780] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:32:48.780] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.3576, RMS = 1.804
[16:32:48.780] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:32:48.781] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:32:48.781] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.2716, RMS = 1.32848
[16:32:48.781] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[16:32:48.781] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:32:48.781] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9484, RMS = 0.867177
[16:32:48.781] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:32:48.783] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:32:48.783] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.8479, RMS = 1.52826
[16:32:48.783] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[16:32:48.783] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:32:48.783] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.2342, RMS = 1.31705
[16:32:48.783] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[16:32:48.784] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:32:48.784] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.5265, RMS = 1.71633
[16:32:48.784] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[16:32:48.784] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:32:48.784] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.0184, RMS = 1.3334
[16:32:48.784] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[16:32:48.787] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[16:32:48.787] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    1    0    1   15   10    3    0    0    0    0    0
[16:32:48.787] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:32:48.883] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:32:48.883] <TB3>     INFO: enter test to run
[16:32:48.883] <TB3>     INFO:   test:  no parameter change
[16:32:48.884] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.1mA
[16:32:48.886] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 466.3mA
[16:32:48.886] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.3 C
[16:32:48.886] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:32:49.261] <TB3>    QUIET: Connection to board 24 closed.
[16:32:49.262] <TB3>     INFO: pXar: this is the end, my friend
[16:32:49.262] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
