
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//od_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015e8 <.init>:
  4015e8:	stp	x29, x30, [sp, #-16]!
  4015ec:	mov	x29, sp
  4015f0:	bl	401a50 <ferror@plt+0x60>
  4015f4:	ldp	x29, x30, [sp], #16
  4015f8:	ret

Disassembly of section .plt:

0000000000401600 <mbrtowc@plt-0x20>:
  401600:	stp	x16, x30, [sp, #-16]!
  401604:	adrp	x16, 41a000 <ferror@plt+0x18610>
  401608:	ldr	x17, [x16, #4088]
  40160c:	add	x16, x16, #0xff8
  401610:	br	x17
  401614:	nop
  401618:	nop
  40161c:	nop

0000000000401620 <mbrtowc@plt>:
  401620:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401624:	ldr	x17, [x16]
  401628:	add	x16, x16, #0x0
  40162c:	br	x17

0000000000401630 <memcpy@plt>:
  401630:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401634:	ldr	x17, [x16, #8]
  401638:	add	x16, x16, #0x8
  40163c:	br	x17

0000000000401640 <_exit@plt>:
  401640:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401644:	ldr	x17, [x16, #16]
  401648:	add	x16, x16, #0x10
  40164c:	br	x17

0000000000401650 <strlen@plt>:
  401650:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401654:	ldr	x17, [x16, #24]
  401658:	add	x16, x16, #0x18
  40165c:	br	x17

0000000000401660 <fputs@plt>:
  401660:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401664:	ldr	x17, [x16, #32]
  401668:	add	x16, x16, #0x20
  40166c:	br	x17

0000000000401670 <__sprintf_chk@plt>:
  401670:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401674:	ldr	x17, [x16, #40]
  401678:	add	x16, x16, #0x28
  40167c:	br	x17

0000000000401680 <exit@plt>:
  401680:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401684:	ldr	x17, [x16, #48]
  401688:	add	x16, x16, #0x30
  40168c:	br	x17

0000000000401690 <error@plt>:
  401690:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401694:	ldr	x17, [x16, #56]
  401698:	add	x16, x16, #0x38
  40169c:	br	x17

00000000004016a0 <strtod@plt>:
  4016a0:	adrp	x16, 41b000 <ferror@plt+0x19610>
  4016a4:	ldr	x17, [x16, #64]
  4016a8:	add	x16, x16, #0x40
  4016ac:	br	x17

00000000004016b0 <ferror_unlocked@plt>:
  4016b0:	adrp	x16, 41b000 <ferror@plt+0x19610>
  4016b4:	ldr	x17, [x16, #72]
  4016b8:	add	x16, x16, #0x48
  4016bc:	br	x17

00000000004016c0 <__cxa_atexit@plt>:
  4016c0:	adrp	x16, 41b000 <ferror@plt+0x19610>
  4016c4:	ldr	x17, [x16, #80]
  4016c8:	add	x16, x16, #0x50
  4016cc:	br	x17

00000000004016d0 <setvbuf@plt>:
  4016d0:	adrp	x16, 41b000 <ferror@plt+0x19610>
  4016d4:	ldr	x17, [x16, #88]
  4016d8:	add	x16, x16, #0x58
  4016dc:	br	x17

00000000004016e0 <lseek@plt>:
  4016e0:	adrp	x16, 41b000 <ferror@plt+0x19610>
  4016e4:	ldr	x17, [x16, #96]
  4016e8:	add	x16, x16, #0x60
  4016ec:	br	x17

00000000004016f0 <__fpending@plt>:
  4016f0:	adrp	x16, 41b000 <ferror@plt+0x19610>
  4016f4:	ldr	x17, [x16, #104]
  4016f8:	add	x16, x16, #0x68
  4016fc:	br	x17

0000000000401700 <localeconv@plt>:
  401700:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401704:	ldr	x17, [x16, #112]
  401708:	add	x16, x16, #0x70
  40170c:	br	x17

0000000000401710 <fileno@plt>:
  401710:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401714:	ldr	x17, [x16, #120]
  401718:	add	x16, x16, #0x78
  40171c:	br	x17

0000000000401720 <putc_unlocked@plt>:
  401720:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401724:	ldr	x17, [x16, #128]
  401728:	add	x16, x16, #0x80
  40172c:	br	x17

0000000000401730 <__snprintf_chk@plt>:
  401730:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401734:	ldr	x17, [x16, #136]
  401738:	add	x16, x16, #0x88
  40173c:	br	x17

0000000000401740 <fclose@plt>:
  401740:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401744:	ldr	x17, [x16, #144]
  401748:	add	x16, x16, #0x90
  40174c:	br	x17

0000000000401750 <nl_langinfo@plt>:
  401750:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401754:	ldr	x17, [x16, #152]
  401758:	add	x16, x16, #0x98
  40175c:	br	x17

0000000000401760 <fopen@plt>:
  401760:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401764:	ldr	x17, [x16, #160]
  401768:	add	x16, x16, #0xa0
  40176c:	br	x17

0000000000401770 <malloc@plt>:
  401770:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401774:	ldr	x17, [x16, #168]
  401778:	add	x16, x16, #0xa8
  40177c:	br	x17

0000000000401780 <strncmp@plt>:
  401780:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401784:	ldr	x17, [x16, #176]
  401788:	add	x16, x16, #0xb0
  40178c:	br	x17

0000000000401790 <bindtextdomain@plt>:
  401790:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401794:	ldr	x17, [x16, #184]
  401798:	add	x16, x16, #0xb8
  40179c:	br	x17

00000000004017a0 <__libc_start_main@plt>:
  4017a0:	adrp	x16, 41b000 <ferror@plt+0x19610>
  4017a4:	ldr	x17, [x16, #192]
  4017a8:	add	x16, x16, #0xc0
  4017ac:	br	x17

00000000004017b0 <fgetc@plt>:
  4017b0:	adrp	x16, 41b000 <ferror@plt+0x19610>
  4017b4:	ldr	x17, [x16, #200]
  4017b8:	add	x16, x16, #0xc8
  4017bc:	br	x17

00000000004017c0 <__printf_chk@plt>:
  4017c0:	adrp	x16, 41b000 <ferror@plt+0x19610>
  4017c4:	ldr	x17, [x16, #208]
  4017c8:	add	x16, x16, #0xd0
  4017cc:	br	x17

00000000004017d0 <memset@plt>:
  4017d0:	adrp	x16, 41b000 <ferror@plt+0x19610>
  4017d4:	ldr	x17, [x16, #216]
  4017d8:	add	x16, x16, #0xd8
  4017dc:	br	x17

00000000004017e0 <putchar_unlocked@plt>:
  4017e0:	adrp	x16, 41b000 <ferror@plt+0x19610>
  4017e4:	ldr	x17, [x16, #224]
  4017e8:	add	x16, x16, #0xe0
  4017ec:	br	x17

00000000004017f0 <__vfprintf_chk@plt>:
  4017f0:	adrp	x16, 41b000 <ferror@plt+0x19610>
  4017f4:	ldr	x17, [x16, #232]
  4017f8:	add	x16, x16, #0xe8
  4017fc:	br	x17

0000000000401800 <calloc@plt>:
  401800:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401804:	ldr	x17, [x16, #240]
  401808:	add	x16, x16, #0xf0
  40180c:	br	x17

0000000000401810 <bcmp@plt>:
  401810:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401814:	ldr	x17, [x16, #248]
  401818:	add	x16, x16, #0xf8
  40181c:	br	x17

0000000000401820 <__vprintf_chk@plt>:
  401820:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401824:	ldr	x17, [x16, #256]
  401828:	add	x16, x16, #0x100
  40182c:	br	x17

0000000000401830 <realloc@plt>:
  401830:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401834:	ldr	x17, [x16, #264]
  401838:	add	x16, x16, #0x108
  40183c:	br	x17

0000000000401840 <strrchr@plt>:
  401840:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401844:	ldr	x17, [x16, #272]
  401848:	add	x16, x16, #0x110
  40184c:	br	x17

0000000000401850 <__gmon_start__@plt>:
  401850:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401854:	ldr	x17, [x16, #280]
  401858:	add	x16, x16, #0x118
  40185c:	br	x17

0000000000401860 <strtoumax@plt>:
  401860:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401864:	ldr	x17, [x16, #288]
  401868:	add	x16, x16, #0x120
  40186c:	br	x17

0000000000401870 <abort@plt>:
  401870:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401874:	ldr	x17, [x16, #296]
  401878:	add	x16, x16, #0x128
  40187c:	br	x17

0000000000401880 <mbsinit@plt>:
  401880:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401884:	ldr	x17, [x16, #304]
  401888:	add	x16, x16, #0x130
  40188c:	br	x17

0000000000401890 <fread_unlocked@plt>:
  401890:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401894:	ldr	x17, [x16, #312]
  401898:	add	x16, x16, #0x138
  40189c:	br	x17

00000000004018a0 <textdomain@plt>:
  4018a0:	adrp	x16, 41b000 <ferror@plt+0x19610>
  4018a4:	ldr	x17, [x16, #320]
  4018a8:	add	x16, x16, #0x140
  4018ac:	br	x17

00000000004018b0 <getopt_long@plt>:
  4018b0:	adrp	x16, 41b000 <ferror@plt+0x19610>
  4018b4:	ldr	x17, [x16, #328]
  4018b8:	add	x16, x16, #0x148
  4018bc:	br	x17

00000000004018c0 <__fprintf_chk@plt>:
  4018c0:	adrp	x16, 41b000 <ferror@plt+0x19610>
  4018c4:	ldr	x17, [x16, #336]
  4018c8:	add	x16, x16, #0x150
  4018cc:	br	x17

00000000004018d0 <strcmp@plt>:
  4018d0:	adrp	x16, 41b000 <ferror@plt+0x19610>
  4018d4:	ldr	x17, [x16, #344]
  4018d8:	add	x16, x16, #0x158
  4018dc:	br	x17

00000000004018e0 <__ctype_b_loc@plt>:
  4018e0:	adrp	x16, 41b000 <ferror@plt+0x19610>
  4018e4:	ldr	x17, [x16, #352]
  4018e8:	add	x16, x16, #0x160
  4018ec:	br	x17

00000000004018f0 <fseeko@plt>:
  4018f0:	adrp	x16, 41b000 <ferror@plt+0x19610>
  4018f4:	ldr	x17, [x16, #360]
  4018f8:	add	x16, x16, #0x168
  4018fc:	br	x17

0000000000401900 <strtof@plt>:
  401900:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401904:	ldr	x17, [x16, #368]
  401908:	add	x16, x16, #0x170
  40190c:	br	x17

0000000000401910 <strtold@plt>:
  401910:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401914:	ldr	x17, [x16, #376]
  401918:	add	x16, x16, #0x178
  40191c:	br	x17

0000000000401920 <free@plt>:
  401920:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401924:	ldr	x17, [x16, #384]
  401928:	add	x16, x16, #0x180
  40192c:	br	x17

0000000000401930 <__ctype_get_mb_cur_max@plt>:
  401930:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401934:	ldr	x17, [x16, #392]
  401938:	add	x16, x16, #0x188
  40193c:	br	x17

0000000000401940 <strchr@plt>:
  401940:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401944:	ldr	x17, [x16, #400]
  401948:	add	x16, x16, #0x190
  40194c:	br	x17

0000000000401950 <feof_unlocked@plt>:
  401950:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401954:	ldr	x17, [x16, #408]
  401958:	add	x16, x16, #0x198
  40195c:	br	x17

0000000000401960 <fflush@plt>:
  401960:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401964:	ldr	x17, [x16, #416]
  401968:	add	x16, x16, #0x1a0
  40196c:	br	x17

0000000000401970 <__fxstat@plt>:
  401970:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401974:	ldr	x17, [x16, #424]
  401978:	add	x16, x16, #0x1a8
  40197c:	br	x17

0000000000401980 <dcgettext@plt>:
  401980:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401984:	ldr	x17, [x16, #432]
  401988:	add	x16, x16, #0x1b0
  40198c:	br	x17

0000000000401990 <fputs_unlocked@plt>:
  401990:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401994:	ldr	x17, [x16, #440]
  401998:	add	x16, x16, #0x1b8
  40199c:	br	x17

00000000004019a0 <__freading@plt>:
  4019a0:	adrp	x16, 41b000 <ferror@plt+0x19610>
  4019a4:	ldr	x17, [x16, #448]
  4019a8:	add	x16, x16, #0x1c0
  4019ac:	br	x17

00000000004019b0 <iswprint@plt>:
  4019b0:	adrp	x16, 41b000 <ferror@plt+0x19610>
  4019b4:	ldr	x17, [x16, #456]
  4019b8:	add	x16, x16, #0x1c8
  4019bc:	br	x17

00000000004019c0 <__assert_fail@plt>:
  4019c0:	adrp	x16, 41b000 <ferror@plt+0x19610>
  4019c4:	ldr	x17, [x16, #464]
  4019c8:	add	x16, x16, #0x1d0
  4019cc:	br	x17

00000000004019d0 <__errno_location@plt>:
  4019d0:	adrp	x16, 41b000 <ferror@plt+0x19610>
  4019d4:	ldr	x17, [x16, #472]
  4019d8:	add	x16, x16, #0x1d8
  4019dc:	br	x17

00000000004019e0 <setlocale@plt>:
  4019e0:	adrp	x16, 41b000 <ferror@plt+0x19610>
  4019e4:	ldr	x17, [x16, #480]
  4019e8:	add	x16, x16, #0x1e0
  4019ec:	br	x17

00000000004019f0 <ferror@plt>:
  4019f0:	adrp	x16, 41b000 <ferror@plt+0x19610>
  4019f4:	ldr	x17, [x16, #488]
  4019f8:	add	x16, x16, #0x1e8
  4019fc:	br	x17

Disassembly of section .text:

0000000000401a00 <.text>:
  401a00:	mov	x29, #0x0                   	// #0
  401a04:	mov	x30, #0x0                   	// #0
  401a08:	mov	x5, x0
  401a0c:	ldr	x1, [sp]
  401a10:	add	x2, sp, #0x8
  401a14:	mov	x6, sp
  401a18:	movz	x0, #0x0, lsl #48
  401a1c:	movk	x0, #0x0, lsl #32
  401a20:	movk	x0, #0x40, lsl #16
  401a24:	movk	x0, #0x1e60
  401a28:	movz	x3, #0x0, lsl #48
  401a2c:	movk	x3, #0x0, lsl #32
  401a30:	movk	x3, #0x40, lsl #16
  401a34:	movk	x3, #0x8690
  401a38:	movz	x4, #0x0, lsl #48
  401a3c:	movk	x4, #0x0, lsl #32
  401a40:	movk	x4, #0x40, lsl #16
  401a44:	movk	x4, #0x8710
  401a48:	bl	4017a0 <__libc_start_main@plt>
  401a4c:	bl	401870 <abort@plt>
  401a50:	adrp	x0, 41a000 <ferror@plt+0x18610>
  401a54:	ldr	x0, [x0, #4064]
  401a58:	cbz	x0, 401a60 <ferror@plt+0x70>
  401a5c:	b	401850 <__gmon_start__@plt>
  401a60:	ret
  401a64:	nop
  401a68:	adrp	x0, 41b000 <ferror@plt+0x19610>
  401a6c:	add	x0, x0, #0x270
  401a70:	adrp	x1, 41b000 <ferror@plt+0x19610>
  401a74:	add	x1, x1, #0x270
  401a78:	cmp	x1, x0
  401a7c:	b.eq	401a94 <ferror@plt+0xa4>  // b.none
  401a80:	adrp	x1, 408000 <ferror@plt+0x6610>
  401a84:	ldr	x1, [x1, #1880]
  401a88:	cbz	x1, 401a94 <ferror@plt+0xa4>
  401a8c:	mov	x16, x1
  401a90:	br	x16
  401a94:	ret
  401a98:	adrp	x0, 41b000 <ferror@plt+0x19610>
  401a9c:	add	x0, x0, #0x270
  401aa0:	adrp	x1, 41b000 <ferror@plt+0x19610>
  401aa4:	add	x1, x1, #0x270
  401aa8:	sub	x1, x1, x0
  401aac:	lsr	x2, x1, #63
  401ab0:	add	x1, x2, x1, asr #3
  401ab4:	cmp	xzr, x1, asr #1
  401ab8:	asr	x1, x1, #1
  401abc:	b.eq	401ad4 <ferror@plt+0xe4>  // b.none
  401ac0:	adrp	x2, 408000 <ferror@plt+0x6610>
  401ac4:	ldr	x2, [x2, #1888]
  401ac8:	cbz	x2, 401ad4 <ferror@plt+0xe4>
  401acc:	mov	x16, x2
  401ad0:	br	x16
  401ad4:	ret
  401ad8:	stp	x29, x30, [sp, #-32]!
  401adc:	mov	x29, sp
  401ae0:	str	x19, [sp, #16]
  401ae4:	adrp	x19, 41b000 <ferror@plt+0x19610>
  401ae8:	ldrb	w0, [x19, #680]
  401aec:	cbnz	w0, 401afc <ferror@plt+0x10c>
  401af0:	bl	401a68 <ferror@plt+0x78>
  401af4:	mov	w0, #0x1                   	// #1
  401af8:	strb	w0, [x19, #680]
  401afc:	ldr	x19, [sp, #16]
  401b00:	ldp	x29, x30, [sp], #32
  401b04:	ret
  401b08:	b	401a98 <ferror@plt+0xa8>
  401b0c:	sub	sp, sp, #0xa0
  401b10:	stp	x20, x19, [sp, #144]
  401b14:	mov	w19, w0
  401b18:	stp	x29, x30, [sp, #112]
  401b1c:	stp	x22, x21, [sp, #128]
  401b20:	add	x29, sp, #0x70
  401b24:	cbnz	w0, 401e24 <ferror@plt+0x434>
  401b28:	adrp	x1, 408000 <ferror@plt+0x6610>
  401b2c:	add	x1, x1, #0xca7
  401b30:	mov	w2, #0x5                   	// #5
  401b34:	mov	x0, xzr
  401b38:	bl	401980 <dcgettext@plt>
  401b3c:	adrp	x8, 41b000 <ferror@plt+0x19610>
  401b40:	ldr	x2, [x8, #960]
  401b44:	mov	x1, x0
  401b48:	mov	w0, #0x1                   	// #1
  401b4c:	mov	x3, x2
  401b50:	mov	x4, x2
  401b54:	bl	4017c0 <__printf_chk@plt>
  401b58:	adrp	x1, 408000 <ferror@plt+0x6610>
  401b5c:	add	x1, x1, #0xd4a
  401b60:	mov	w2, #0x5                   	// #5
  401b64:	mov	x0, xzr
  401b68:	bl	401980 <dcgettext@plt>
  401b6c:	adrp	x22, 41b000 <ferror@plt+0x19610>
  401b70:	ldr	x1, [x22, #656]
  401b74:	bl	401990 <fputs_unlocked@plt>
  401b78:	adrp	x1, 409000 <ferror@plt+0x7610>
  401b7c:	add	x1, x1, #0xacc
  401b80:	mov	w2, #0x5                   	// #5
  401b84:	mov	x0, xzr
  401b88:	bl	401980 <dcgettext@plt>
  401b8c:	ldr	x1, [x22, #656]
  401b90:	bl	401990 <fputs_unlocked@plt>
  401b94:	adrp	x1, 408000 <ferror@plt+0x6610>
  401b98:	add	x1, x1, #0xe00
  401b9c:	mov	w2, #0x5                   	// #5
  401ba0:	mov	x0, xzr
  401ba4:	bl	401980 <dcgettext@plt>
  401ba8:	ldr	x1, [x22, #656]
  401bac:	bl	401990 <fputs_unlocked@plt>
  401bb0:	adrp	x1, 409000 <ferror@plt+0x7610>
  401bb4:	add	x1, x1, #0xb04
  401bb8:	mov	w2, #0x5                   	// #5
  401bbc:	mov	x0, xzr
  401bc0:	bl	401980 <dcgettext@plt>
  401bc4:	ldr	x1, [x22, #656]
  401bc8:	bl	401990 <fputs_unlocked@plt>
  401bcc:	adrp	x1, 408000 <ferror@plt+0x6610>
  401bd0:	add	x1, x1, #0xf87
  401bd4:	mov	w2, #0x5                   	// #5
  401bd8:	mov	x0, xzr
  401bdc:	bl	401980 <dcgettext@plt>
  401be0:	ldr	x1, [x22, #656]
  401be4:	bl	401990 <fputs_unlocked@plt>
  401be8:	adrp	x1, 409000 <ferror@plt+0x7610>
  401bec:	add	x1, x1, #0xa6
  401bf0:	mov	w2, #0x5                   	// #5
  401bf4:	mov	x0, xzr
  401bf8:	bl	401980 <dcgettext@plt>
  401bfc:	ldr	x1, [x22, #656]
  401c00:	bl	401990 <fputs_unlocked@plt>
  401c04:	adrp	x1, 409000 <ferror@plt+0x7610>
  401c08:	add	x1, x1, #0x2ce
  401c0c:	mov	w2, #0x5                   	// #5
  401c10:	mov	x0, xzr
  401c14:	bl	401980 <dcgettext@plt>
  401c18:	ldr	x1, [x22, #656]
  401c1c:	bl	401990 <fputs_unlocked@plt>
  401c20:	adrp	x1, 409000 <ferror@plt+0x7610>
  401c24:	add	x1, x1, #0x2fb
  401c28:	mov	w2, #0x5                   	// #5
  401c2c:	mov	x0, xzr
  401c30:	bl	401980 <dcgettext@plt>
  401c34:	ldr	x1, [x22, #656]
  401c38:	bl	401990 <fputs_unlocked@plt>
  401c3c:	adrp	x1, 409000 <ferror@plt+0x7610>
  401c40:	add	x1, x1, #0x331
  401c44:	mov	w2, #0x5                   	// #5
  401c48:	mov	x0, xzr
  401c4c:	bl	401980 <dcgettext@plt>
  401c50:	ldr	x1, [x22, #656]
  401c54:	bl	401990 <fputs_unlocked@plt>
  401c58:	adrp	x1, 409000 <ferror@plt+0x7610>
  401c5c:	add	x1, x1, #0x46c
  401c60:	mov	w2, #0x5                   	// #5
  401c64:	mov	x0, xzr
  401c68:	bl	401980 <dcgettext@plt>
  401c6c:	ldr	x1, [x22, #656]
  401c70:	bl	401990 <fputs_unlocked@plt>
  401c74:	adrp	x1, 409000 <ferror@plt+0x7610>
  401c78:	add	x1, x1, #0x57e
  401c7c:	mov	w2, #0x5                   	// #5
  401c80:	mov	x0, xzr
  401c84:	bl	401980 <dcgettext@plt>
  401c88:	ldr	x1, [x22, #656]
  401c8c:	bl	401990 <fputs_unlocked@plt>
  401c90:	adrp	x1, 409000 <ferror@plt+0x7610>
  401c94:	add	x1, x1, #0x624
  401c98:	mov	w2, #0x5                   	// #5
  401c9c:	mov	x0, xzr
  401ca0:	bl	401980 <dcgettext@plt>
  401ca4:	ldr	x1, [x22, #656]
  401ca8:	bl	401990 <fputs_unlocked@plt>
  401cac:	adrp	x1, 409000 <ferror@plt+0x7610>
  401cb0:	add	x1, x1, #0x71d
  401cb4:	mov	w2, #0x5                   	// #5
  401cb8:	mov	x0, xzr
  401cbc:	bl	401980 <dcgettext@plt>
  401cc0:	ldr	x1, [x22, #656]
  401cc4:	bl	401990 <fputs_unlocked@plt>
  401cc8:	adrp	x1, 409000 <ferror@plt+0x7610>
  401ccc:	add	x1, x1, #0x811
  401cd0:	mov	w2, #0x5                   	// #5
  401cd4:	mov	x0, xzr
  401cd8:	bl	401980 <dcgettext@plt>
  401cdc:	ldr	x1, [x22, #656]
  401ce0:	bl	401990 <fputs_unlocked@plt>
  401ce4:	adrp	x1, 409000 <ferror@plt+0x7610>
  401ce8:	add	x1, x1, #0x86f
  401cec:	mov	w2, #0x5                   	// #5
  401cf0:	mov	x0, xzr
  401cf4:	bl	401980 <dcgettext@plt>
  401cf8:	ldr	x1, [x22, #656]
  401cfc:	bl	401990 <fputs_unlocked@plt>
  401d00:	adrp	x1, 408000 <ferror@plt+0x6610>
  401d04:	add	x1, x1, #0xa08
  401d08:	mov	x0, sp
  401d0c:	mov	w2, #0x70                  	// #112
  401d10:	mov	x21, sp
  401d14:	bl	401630 <memcpy@plt>
  401d18:	adrp	x1, 409000 <ferror@plt+0x7610>
  401d1c:	adrp	x20, 409000 <ferror@plt+0x7610>
  401d20:	add	x1, x1, #0xb4f
  401d24:	add	x20, x20, #0x957
  401d28:	mov	x0, x20
  401d2c:	bl	4018d0 <strcmp@plt>
  401d30:	cbz	w0, 401d3c <ferror@plt+0x34c>
  401d34:	ldr	x1, [x21, #16]!
  401d38:	cbnz	x1, 401d28 <ferror@plt+0x338>
  401d3c:	ldr	x8, [x21, #8]
  401d40:	adrp	x1, 409000 <ferror@plt+0x7610>
  401d44:	add	x1, x1, #0xbae
  401d48:	mov	w2, #0x5                   	// #5
  401d4c:	cmp	x8, #0x0
  401d50:	mov	x0, xzr
  401d54:	csel	x21, x20, x8, eq  // eq = none
  401d58:	bl	401980 <dcgettext@plt>
  401d5c:	adrp	x2, 409000 <ferror@plt+0x7610>
  401d60:	adrp	x3, 409000 <ferror@plt+0x7610>
  401d64:	mov	x1, x0
  401d68:	add	x2, x2, #0x9e1
  401d6c:	add	x3, x3, #0xbc5
  401d70:	mov	w0, #0x1                   	// #1
  401d74:	bl	4017c0 <__printf_chk@plt>
  401d78:	mov	w0, #0x5                   	// #5
  401d7c:	mov	x1, xzr
  401d80:	bl	4019e0 <setlocale@plt>
  401d84:	cbz	x0, 401db8 <ferror@plt+0x3c8>
  401d88:	adrp	x1, 409000 <ferror@plt+0x7610>
  401d8c:	add	x1, x1, #0xbed
  401d90:	mov	w2, #0x3                   	// #3
  401d94:	bl	401780 <strncmp@plt>
  401d98:	cbz	w0, 401db8 <ferror@plt+0x3c8>
  401d9c:	adrp	x1, 409000 <ferror@plt+0x7610>
  401da0:	add	x1, x1, #0xbf1
  401da4:	mov	w2, #0x5                   	// #5
  401da8:	mov	x0, xzr
  401dac:	bl	401980 <dcgettext@plt>
  401db0:	ldr	x1, [x22, #656]
  401db4:	bl	401990 <fputs_unlocked@plt>
  401db8:	adrp	x1, 409000 <ferror@plt+0x7610>
  401dbc:	add	x1, x1, #0xc38
  401dc0:	mov	w2, #0x5                   	// #5
  401dc4:	mov	x0, xzr
  401dc8:	bl	401980 <dcgettext@plt>
  401dcc:	adrp	x2, 409000 <ferror@plt+0x7610>
  401dd0:	mov	x1, x0
  401dd4:	add	x2, x2, #0xbc5
  401dd8:	mov	w0, #0x1                   	// #1
  401ddc:	mov	x3, x20
  401de0:	bl	4017c0 <__printf_chk@plt>
  401de4:	adrp	x1, 409000 <ferror@plt+0x7610>
  401de8:	add	x1, x1, #0xc53
  401dec:	mov	w2, #0x5                   	// #5
  401df0:	mov	x0, xzr
  401df4:	bl	401980 <dcgettext@plt>
  401df8:	adrp	x8, 40a000 <ferror@plt+0x8610>
  401dfc:	adrp	x9, 409000 <ferror@plt+0x7610>
  401e00:	add	x8, x8, #0x303
  401e04:	add	x9, x9, #0xb6b
  401e08:	cmp	x21, x20
  401e0c:	mov	x1, x0
  401e10:	csel	x3, x9, x8, eq  // eq = none
  401e14:	mov	w0, #0x1                   	// #1
  401e18:	mov	x2, x21
  401e1c:	bl	4017c0 <__printf_chk@plt>
  401e20:	b	401e58 <ferror@plt+0x468>
  401e24:	adrp	x8, 41b000 <ferror@plt+0x19610>
  401e28:	ldr	x20, [x8, #632]
  401e2c:	adrp	x1, 408000 <ferror@plt+0x6610>
  401e30:	add	x1, x1, #0xc80
  401e34:	mov	w2, #0x5                   	// #5
  401e38:	mov	x0, xzr
  401e3c:	bl	401980 <dcgettext@plt>
  401e40:	adrp	x8, 41b000 <ferror@plt+0x19610>
  401e44:	ldr	x3, [x8, #960]
  401e48:	mov	x2, x0
  401e4c:	mov	w1, #0x1                   	// #1
  401e50:	mov	x0, x20
  401e54:	bl	4018c0 <__fprintf_chk@plt>
  401e58:	mov	w0, w19
  401e5c:	bl	401680 <exit@plt>
  401e60:	stp	x29, x30, [sp, #-96]!
  401e64:	stp	x28, x27, [sp, #16]
  401e68:	stp	x26, x25, [sp, #32]
  401e6c:	stp	x24, x23, [sp, #48]
  401e70:	stp	x22, x21, [sp, #64]
  401e74:	stp	x20, x19, [sp, #80]
  401e78:	mov	x29, sp
  401e7c:	sub	sp, sp, #0x2, lsl #12
  401e80:	sub	sp, sp, #0xa0
  401e84:	mov	w21, w0
  401e88:	ldr	x0, [x1]
  401e8c:	mov	x19, x1
  401e90:	bl	405154 <ferror@plt+0x3764>
  401e94:	adrp	x1, 40a000 <ferror@plt+0x8610>
  401e98:	add	x1, x1, #0x303
  401e9c:	mov	w0, #0x6                   	// #6
  401ea0:	mov	w22, #0x6                   	// #6
  401ea4:	bl	4019e0 <setlocale@plt>
  401ea8:	adrp	x20, 409000 <ferror@plt+0x7610>
  401eac:	add	x20, x20, #0x9e5
  401eb0:	adrp	x1, 409000 <ferror@plt+0x7610>
  401eb4:	add	x1, x1, #0x95a
  401eb8:	mov	x0, x20
  401ebc:	bl	401790 <bindtextdomain@plt>
  401ec0:	mov	x0, x20
  401ec4:	bl	4018a0 <textdomain@plt>
  401ec8:	adrp	x0, 404000 <ferror@plt+0x2610>
  401ecc:	add	x0, x0, #0xc38
  401ed0:	bl	408718 <ferror@plt+0x6d28>
  401ed4:	adrp	x9, 408000 <ferror@plt+0x6610>
  401ed8:	ldr	d1, [x9, #1896]
  401edc:	adrp	x12, 41b000 <ferror@plt+0x19610>
  401ee0:	adrp	x8, 41b000 <ferror@plt+0x19610>
  401ee4:	movi	v0.2d, #0x0
  401ee8:	add	x12, x12, #0x2d4
  401eec:	adrp	x1, 402000 <ferror@plt+0x610>
  401ef0:	adrp	x23, 408000 <ferror@plt+0x6610>
  401ef4:	adrp	x24, 408000 <ferror@plt+0x6610>
  401ef8:	mov	w28, wzr
  401efc:	add	x8, x8, #0x2b0
  401f00:	mov	w10, #0x3                   	// #3
  401f04:	mov	w11, #0x5                   	// #5
  401f08:	mov	w26, #0x8                   	// #8
  401f0c:	mov	w25, #0x7                   	// #7
  401f10:	adrp	x17, 41b000 <ferror@plt+0x19610>
  401f14:	adrp	x13, 41b000 <ferror@plt+0x19610>
  401f18:	adrp	x16, 41b000 <ferror@plt+0x19610>
  401f1c:	adrp	x14, 41b000 <ferror@plt+0x19610>
  401f20:	add	x1, x1, #0xf28
  401f24:	adrp	x18, 41b000 <ferror@plt+0x19610>
  401f28:	adrp	x0, 41b000 <ferror@plt+0x19610>
  401f2c:	adrp	x15, 41b000 <ferror@plt+0x19610>
  401f30:	mov	w27, #0xffffffff            	// #-1
  401f34:	add	x23, x23, #0x80c
  401f38:	add	x24, x24, #0x830
  401f3c:	stp	q0, q0, [x12]
  401f40:	str	w22, [x12, #16]
  401f44:	mov	w22, #0x1                   	// #1
  401f48:	str	wzr, [sp, #16]
  401f4c:	stp	q0, q0, [x8]
  401f50:	str	w10, [x8, #16]
  401f54:	str	w11, [x8, #32]
  401f58:	stp	q0, q0, [x12, #32]
  401f5c:	str	w26, [x12, #64]
  401f60:	str	w25, [x12, #32]
  401f64:	str	xzr, [x13, #800]
  401f68:	stur	d1, [x8, #4]
  401f6c:	str	xzr, [x17, #792]
  401f70:	str	xzr, [x16, #808]
  401f74:	str	x1, [x14, #816]
  401f78:	str	w26, [x18, #824]
  401f7c:	str	w25, [x0, #828]
  401f80:	strb	wzr, [x15, #832]
  401f84:	add	x4, sp, #0x14
  401f88:	mov	w0, w21
  401f8c:	mov	x1, x19
  401f90:	mov	x2, x23
  401f94:	mov	x3, x24
  401f98:	str	w27, [sp, #20]
  401f9c:	bl	4018b0 <getopt_long@plt>
  401fa0:	cmp	w0, #0x40
  401fa4:	b.le	4022e8 <ferror@plt+0x8f8>
  401fa8:	sub	w8, w0, #0x41
  401fac:	cmp	w8, #0x37
  401fb0:	b.hi	401fe4 <ferror@plt+0x5f4>  // b.pmore
  401fb4:	adrp	x11, 408000 <ferror@plt+0x6610>
  401fb8:	add	x11, x11, #0x770
  401fbc:	adr	x9, 401fcc <ferror@plt+0x5dc>
  401fc0:	ldrh	w10, [x11, x8, lsl #1]
  401fc4:	add	x9, x9, x10, lsl #2
  401fc8:	br	x9
  401fcc:	adrp	x0, 409000 <ferror@plt+0x7610>
  401fd0:	add	x0, x0, #0x9d2
  401fd4:	b	402218 <ferror@plt+0x828>
  401fd8:	adrp	x0, 409000 <ferror@plt+0x7610>
  401fdc:	add	x0, x0, #0x9de
  401fe0:	b	402218 <ferror@plt+0x828>
  401fe4:	cmp	w0, #0x100
  401fe8:	b.ne	402020 <ferror@plt+0x630>  // b.any
  401fec:	adrp	x8, 41b000 <ferror@plt+0x19610>
  401ff0:	mov	w9, #0x1                   	// #1
  401ff4:	strb	w9, [x8, #873]
  401ff8:	b	401f84 <ferror@plt+0x594>
  401ffc:	adrp	x0, 409000 <ferror@plt+0x7610>
  402000:	add	x0, x0, #0x9c6
  402004:	b	402218 <ferror@plt+0x828>
  402008:	adrp	x0, 409000 <ferror@plt+0x7610>
  40200c:	add	x0, x0, #0x9cc
  402010:	b	402218 <ferror@plt+0x828>
  402014:	adrp	x0, 409000 <ferror@plt+0x7610>
  402018:	add	x0, x0, #0x9d8
  40201c:	b	402218 <ferror@plt+0x828>
  402020:	cmp	w0, #0x101
  402024:	b.ne	402514 <ferror@plt+0xb24>  // b.any
  402028:	adrp	x8, 41b000 <ferror@plt+0x19610>
  40202c:	ldr	x1, [x8, #640]
  402030:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402034:	ldr	x5, [x8, #520]
  402038:	adrp	x0, 409000 <ferror@plt+0x7610>
  40203c:	adrp	x2, 408000 <ferror@plt+0x6610>
  402040:	adrp	x3, 408000 <ferror@plt+0x6610>
  402044:	mov	w4, #0x4                   	// #4
  402048:	add	x0, x0, #0x9b4
  40204c:	add	x2, x2, #0x9b8
  402050:	add	x3, x3, #0x9b0
  402054:	bl	404b18 <ferror@plt+0x3128>
  402058:	adrp	x8, 408000 <ferror@plt+0x6610>
  40205c:	add	x8, x8, #0x9b0
  402060:	ldr	w8, [x8, x0, lsl #2]
  402064:	cbz	w8, 402280 <ferror@plt+0x890>
  402068:	cmp	w8, #0x1
  40206c:	b.ne	401f84 <ferror@plt+0x594>  // b.any
  402070:	adrp	x9, 41b000 <ferror@plt+0x19610>
  402074:	strb	w8, [x9, #874]
  402078:	b	401f84 <ferror@plt+0x594>
  40207c:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402080:	ldr	x0, [x8, #640]
  402084:	bl	403030 <ferror@plt+0x1640>
  402088:	and	w22, w22, w0
  40208c:	b	4022e0 <ferror@plt+0x8f0>
  402090:	mov	w28, #0x1                   	// #1
  402094:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402098:	strb	w28, [x8, #872]
  40209c:	b	401f84 <ferror@plt+0x594>
  4020a0:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4020a4:	ldr	x0, [x8, #640]
  4020a8:	adrp	x3, 41b000 <ferror@plt+0x19610>
  4020ac:	adrp	x4, 408000 <ferror@plt+0x6610>
  4020b0:	mov	w28, #0x1                   	// #1
  4020b4:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4020b8:	mov	x1, xzr
  4020bc:	mov	w2, wzr
  4020c0:	add	x3, x3, #0x358
  4020c4:	add	x4, x4, #0x7ff
  4020c8:	strb	w28, [x8, #848]
  4020cc:	bl	4071e8 <ferror@plt+0x57f8>
  4020d0:	cbz	w0, 401f84 <ferror@plt+0x594>
  4020d4:	b	402ddc <ferror@plt+0x13ec>
  4020d8:	adrp	x0, 409000 <ferror@plt+0x7610>
  4020dc:	add	x0, x0, #0x9c3
  4020e0:	b	402218 <ferror@plt+0x828>
  4020e4:	adrp	x0, 409000 <ferror@plt+0x7610>
  4020e8:	add	x0, x0, #0x9c9
  4020ec:	b	402218 <ferror@plt+0x828>
  4020f0:	adrp	x0, 409000 <ferror@plt+0x7610>
  4020f4:	add	x0, x0, #0x9cf
  4020f8:	b	402218 <ferror@plt+0x828>
  4020fc:	adrp	x0, 409000 <ferror@plt+0x7610>
  402100:	add	x0, x0, #0x9d5
  402104:	b	402218 <ferror@plt+0x828>
  402108:	adrp	x0, 409000 <ferror@plt+0x7610>
  40210c:	add	x0, x0, #0xed2
  402110:	b	402218 <ferror@plt+0x828>
  402114:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402118:	ldr	x0, [x8, #640]
  40211c:	adrp	x3, 41b000 <ferror@plt+0x19610>
  402120:	adrp	x4, 408000 <ferror@plt+0x6610>
  402124:	mov	x1, xzr
  402128:	mov	w2, wzr
  40212c:	add	x3, x3, #0x348
  402130:	add	x4, x4, #0x7ff
  402134:	bl	4071e8 <ferror@plt+0x57f8>
  402138:	cbz	w0, 4022e0 <ferror@plt+0x8f0>
  40213c:	b	402df8 <ferror@plt+0x1408>
  402140:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402144:	ldr	x8, [x8, #640]
  402148:	ldrb	w8, [x8]
  40214c:	cmp	w8, #0x6e
  402150:	b.gt	402224 <ferror@plt+0x834>
  402154:	cmp	w8, #0x64
  402158:	b.ne	40228c <ferror@plt+0x89c>  // b.any
  40215c:	adrp	x9, 402000 <ferror@plt+0x610>
  402160:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402164:	add	x9, x9, #0xf28
  402168:	str	x9, [x8, #816]
  40216c:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402170:	mov	w9, #0xa                   	// #10
  402174:	str	w9, [x8, #824]
  402178:	b	402244 <ferror@plt+0x854>
  40217c:	adrp	x0, 409000 <ferror@plt+0x7610>
  402180:	add	x0, x0, #0x9c0
  402184:	b	402218 <ferror@plt+0x828>
  402188:	adrp	x0, 409000 <ferror@plt+0x7610>
  40218c:	add	x0, x0, #0xee7
  402190:	b	402218 <ferror@plt+0x828>
  402194:	adrp	x0, 409000 <ferror@plt+0x7610>
  402198:	add	x0, x0, #0x9db
  40219c:	b	402218 <ferror@plt+0x828>
  4021a0:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4021a4:	ldr	x0, [x8, #640]
  4021a8:	cbz	x0, 402250 <ferror@plt+0x860>
  4021ac:	adrp	x4, 40a000 <ferror@plt+0x8610>
  4021b0:	sub	x3, x29, #0x88
  4021b4:	mov	w2, #0xa                   	// #10
  4021b8:	mov	x1, xzr
  4021bc:	add	x4, x4, #0x303
  4021c0:	bl	4071e8 <ferror@plt+0x57f8>
  4021c4:	cbnz	w0, 402e14 <ferror@plt+0x1424>
  4021c8:	sub	x8, x29, #0x88
  4021cc:	ldr	x20, [x8]
  4021d0:	mov	w8, #0x1                   	// #1
  4021d4:	mov	w28, #0x1                   	// #1
  4021d8:	str	w8, [sp, #16]
  4021dc:	b	401f84 <ferror@plt+0x594>
  4021e0:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4021e4:	ldr	x0, [x8, #640]
  4021e8:	cbz	x0, 402264 <ferror@plt+0x874>
  4021ec:	adrp	x4, 408000 <ferror@plt+0x6610>
  4021f0:	add	x3, sp, #0x18
  4021f4:	mov	x1, xzr
  4021f8:	mov	w2, wzr
  4021fc:	add	x4, x4, #0x7ff
  402200:	bl	4071e8 <ferror@plt+0x57f8>
  402204:	cbnz	w0, 402e30 <ferror@plt+0x1440>
  402208:	ldr	x8, [sp, #24]
  40220c:	b	402268 <ferror@plt+0x878>
  402210:	adrp	x0, 409000 <ferror@plt+0x7610>
  402214:	add	x0, x0, #0x9bd
  402218:	bl	403030 <ferror@plt+0x1640>
  40221c:	and	w22, w22, w0
  402220:	b	401f84 <ferror@plt+0x594>
  402224:	cmp	w8, #0x6f
  402228:	b.ne	4022b0 <ferror@plt+0x8c0>  // b.any
  40222c:	adrp	x9, 402000 <ferror@plt+0x610>
  402230:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402234:	add	x9, x9, #0xf28
  402238:	str	x9, [x8, #816]
  40223c:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402240:	str	w26, [x8, #824]
  402244:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402248:	str	w25, [x8, #828]
  40224c:	b	4022e0 <ferror@plt+0x8f0>
  402250:	mov	w8, #0x1                   	// #1
  402254:	mov	w28, #0x1                   	// #1
  402258:	str	w8, [sp, #16]
  40225c:	mov	w20, #0x20                  	// #32
  402260:	b	401f84 <ferror@plt+0x594>
  402264:	mov	w8, #0x3                   	// #3
  402268:	adrp	x9, 41b000 <ferror@plt+0x19610>
  40226c:	str	x8, [x9, #864]
  402270:	mov	w28, #0x1                   	// #1
  402274:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402278:	strb	w28, [x8, #832]
  40227c:	b	401f84 <ferror@plt+0x594>
  402280:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402284:	strb	wzr, [x8, #874]
  402288:	b	401f84 <ferror@plt+0x594>
  40228c:	cmp	w8, #0x6e
  402290:	b.ne	402e4c <ferror@plt+0x145c>  // b.any
  402294:	adrp	x9, 403000 <ferror@plt+0x1610>
  402298:	adrp	x8, 41b000 <ferror@plt+0x19610>
  40229c:	add	x9, x9, #0x2c
  4022a0:	str	x9, [x8, #816]
  4022a4:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4022a8:	str	wzr, [x8, #828]
  4022ac:	b	4022e0 <ferror@plt+0x8f0>
  4022b0:	cmp	w8, #0x78
  4022b4:	b.ne	402e4c <ferror@plt+0x145c>  // b.any
  4022b8:	adrp	x9, 402000 <ferror@plt+0x610>
  4022bc:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4022c0:	add	x9, x9, #0xf28
  4022c4:	str	x9, [x8, #816]
  4022c8:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4022cc:	mov	w9, #0x10                  	// #16
  4022d0:	str	w9, [x8, #824]
  4022d4:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4022d8:	mov	w9, #0x6                   	// #6
  4022dc:	str	w9, [x8, #828]
  4022e0:	mov	w28, #0x1                   	// #1
  4022e4:	b	401f84 <ferror@plt+0x594>
  4022e8:	cmn	w0, #0x1
  4022ec:	b.ne	402d8c <ferror@plt+0x139c>  // b.any
  4022f0:	tbz	w22, #0, 40238c <ferror@plt+0x99c>
  4022f4:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4022f8:	ldrb	w8, [x8, #832]
  4022fc:	cmp	w8, #0x1
  402300:	b.ne	402310 <ferror@plt+0x920>  // b.any
  402304:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402308:	ldr	x8, [x8, #792]
  40230c:	cbnz	x8, 402e9c <ferror@plt+0x14ac>
  402310:	adrp	x22, 41b000 <ferror@plt+0x19610>
  402314:	ldrsw	x8, [x22, #648]
  402318:	adrp	x23, 41b000 <ferror@plt+0x19610>
  40231c:	adrp	x24, 41b000 <ferror@plt+0x19610>
  402320:	sub	w21, w21, w8
  402324:	tbz	w28, #0, 402338 <ferror@plt+0x948>
  402328:	adrp	x9, 41b000 <ferror@plt+0x19610>
  40232c:	ldrb	w9, [x9, #873]
  402330:	cmp	w9, #0x1
  402334:	b.ne	402540 <ferror@plt+0xb50>  // b.any
  402338:	cmp	w21, #0x3
  40233c:	b.eq	402420 <ferror@plt+0xa30>  // b.none
  402340:	cmp	w21, #0x2
  402344:	b.eq	402394 <ferror@plt+0x9a4>  // b.none
  402348:	cmp	w21, #0x1
  40234c:	b.ne	402490 <ferror@plt+0xaa0>  // b.any
  402350:	adrp	x9, 41b000 <ferror@plt+0x19610>
  402354:	ldrb	w9, [x9, #873]
  402358:	ldr	x0, [x19, x8, lsl #3]
  40235c:	tbnz	w9, #0, 40236c <ferror@plt+0x97c>
  402360:	ldrb	w8, [x0]
  402364:	cmp	w8, #0x2b
  402368:	b.ne	40253c <ferror@plt+0xb4c>  // b.any
  40236c:	add	x1, sp, #0x18
  402370:	bl	403734 <ferror@plt+0x1d44>
  402374:	tbz	w0, #0, 40253c <ferror@plt+0xb4c>
  402378:	ldr	x8, [sp, #24]
  40237c:	mov	w21, wzr
  402380:	add	x19, x19, #0x8
  402384:	str	x8, [x23, #840]
  402388:	b	402540 <ferror@plt+0xb50>
  40238c:	mov	w0, #0x1                   	// #1
  402390:	b	402d50 <ferror@plt+0x1360>
  402394:	adrp	x9, 41b000 <ferror@plt+0x19610>
  402398:	ldrb	w9, [x9, #873]
  40239c:	add	w8, w8, #0x1
  4023a0:	sxtw	x8, w8
  4023a4:	tbnz	w9, #0, 4023c4 <ferror@plt+0x9d4>
  4023a8:	ldr	x9, [x19, x8, lsl #3]
  4023ac:	ldrb	w9, [x9]
  4023b0:	cmp	w9, #0x2b
  4023b4:	b.eq	4023c4 <ferror@plt+0x9d4>  // b.none
  4023b8:	sub	w9, w9, #0x30
  4023bc:	cmp	w9, #0x9
  4023c0:	b.hi	402490 <ferror@plt+0xaa0>  // b.pmore
  4023c4:	ldr	x0, [x19, x8, lsl #3]
  4023c8:	sub	x1, x29, #0x88
  4023cc:	bl	403734 <ferror@plt+0x1d44>
  4023d0:	tbz	w0, #0, 402490 <ferror@plt+0xaa0>
  4023d4:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4023d8:	ldrb	w8, [x8, #873]
  4023dc:	cmp	w8, #0x1
  4023e0:	b.ne	40251c <ferror@plt+0xb2c>  // b.any
  4023e4:	ldrsw	x8, [x22, #648]
  4023e8:	add	x1, sp, #0x18
  4023ec:	ldr	x0, [x19, x8, lsl #3]
  4023f0:	bl	403734 <ferror@plt+0x1d44>
  4023f4:	tbz	w0, #0, 40251c <ferror@plt+0xb2c>
  4023f8:	sub	x10, x29, #0x88
  4023fc:	ldr	x8, [sp, #24]
  402400:	ldr	x10, [x10]
  402404:	mov	w9, #0x1                   	// #1
  402408:	mov	w21, wzr
  40240c:	strb	w9, [x24, #875]
  402410:	str	x10, [sp, #8]
  402414:	str	x8, [x23, #840]
  402418:	add	x19, x19, #0x10
  40241c:	b	402540 <ferror@plt+0xb50>
  402420:	adrp	x9, 41b000 <ferror@plt+0x19610>
  402424:	ldrb	w9, [x9, #873]
  402428:	cmp	w9, #0x1
  40242c:	b.ne	402490 <ferror@plt+0xaa0>  // b.any
  402430:	add	w8, w8, #0x1
  402434:	ldr	x0, [x19, w8, sxtw #3]
  402438:	add	x1, sp, #0x18
  40243c:	bl	403734 <ferror@plt+0x1d44>
  402440:	tbz	w0, #0, 402490 <ferror@plt+0xaa0>
  402444:	ldrsw	x8, [x22, #648]
  402448:	sub	x1, x29, #0x88
  40244c:	add	x8, x19, x8, lsl #3
  402450:	ldr	x0, [x8, #16]
  402454:	bl	403734 <ferror@plt+0x1d44>
  402458:	tbz	w0, #0, 402490 <ferror@plt+0xaa0>
  40245c:	ldr	x8, [sp, #24]
  402460:	ldrsw	x9, [x22, #648]
  402464:	mov	w21, #0x1                   	// #1
  402468:	strb	w21, [x24, #875]
  40246c:	str	x8, [x23, #840]
  402470:	add	x8, x19, x9, lsl #3
  402474:	sub	x10, x29, #0x88
  402478:	ldr	x9, [x8]
  40247c:	ldr	x10, [x10]
  402480:	add	x19, x19, #0x10
  402484:	str	x9, [x8, #16]
  402488:	str	x10, [sp, #8]
  40248c:	b	402540 <ferror@plt+0xb50>
  402490:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402494:	ldrb	w8, [x8, #873]
  402498:	cmp	w8, #0x1
  40249c:	b.ne	402540 <ferror@plt+0xb50>  // b.any
  4024a0:	cmp	w21, #0x2
  4024a4:	b.lt	402540 <ferror@plt+0xb50>  // b.tstop
  4024a8:	adrp	x1, 409000 <ferror@plt+0x7610>
  4024ac:	add	x1, x1, #0xa2a
  4024b0:	mov	w2, #0x5                   	// #5
  4024b4:	mov	x0, xzr
  4024b8:	bl	401980 <dcgettext@plt>
  4024bc:	ldrsw	x8, [x22, #648]
  4024c0:	add	x8, x19, x8, lsl #3
  4024c4:	ldr	x8, [x8, #8]
  4024c8:	mov	x19, x0
  4024cc:	mov	x0, x8
  4024d0:	bl	4066c4 <ferror@plt+0x4cd4>
  4024d4:	mov	x3, x0
  4024d8:	mov	w0, wzr
  4024dc:	mov	w1, wzr
  4024e0:	mov	x2, x19
  4024e4:	bl	401690 <error@plt>
  4024e8:	adrp	x1, 409000 <ferror@plt+0x7610>
  4024ec:	add	x1, x1, #0xa3b
  4024f0:	mov	w2, #0x5                   	// #5
  4024f4:	mov	x0, xzr
  4024f8:	bl	401980 <dcgettext@plt>
  4024fc:	adrp	x2, 40a000 <ferror@plt+0x8610>
  402500:	mov	x3, x0
  402504:	add	x2, x2, #0x1b
  402508:	mov	w0, wzr
  40250c:	mov	w1, wzr
  402510:	bl	401690 <error@plt>
  402514:	mov	w0, #0x1                   	// #1
  402518:	bl	401b0c <ferror@plt+0x11c>
  40251c:	sub	x8, x29, #0x88
  402520:	ldr	x8, [x8]
  402524:	ldrsw	x9, [x22, #648]
  402528:	str	x8, [x23, #840]
  40252c:	add	x8, x19, x9, lsl #3
  402530:	ldr	x9, [x8]
  402534:	add	x19, x19, #0x8
  402538:	str	x9, [x8, #8]
  40253c:	mov	w21, #0x1                   	// #1
  402540:	ldrb	w8, [x24, #875]
  402544:	cmp	w8, #0x1
  402548:	b.ne	402598 <ferror@plt+0xba8>  // b.any
  40254c:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402550:	ldr	x8, [x8, #816]
  402554:	adrp	x9, 403000 <ferror@plt+0x1610>
  402558:	add	x9, x9, #0x2c
  40255c:	cmp	x8, x9
  402560:	b.eq	402570 <ferror@plt+0xb80>  // b.none
  402564:	adrp	x8, 403000 <ferror@plt+0x1610>
  402568:	add	x8, x8, #0x818
  40256c:	b	402590 <ferror@plt+0xba0>
  402570:	mov	w8, #0x8                   	// #8
  402574:	adrp	x10, 41b000 <ferror@plt+0x19610>
  402578:	mov	w9, #0x7                   	// #7
  40257c:	str	w8, [x10, #824]
  402580:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402584:	str	w9, [x8, #828]
  402588:	adrp	x8, 403000 <ferror@plt+0x1610>
  40258c:	add	x8, x8, #0x7d0
  402590:	adrp	x9, 41b000 <ferror@plt+0x19610>
  402594:	str	x8, [x9, #816]
  402598:	adrp	x8, 41b000 <ferror@plt+0x19610>
  40259c:	ldrb	w8, [x8, #848]
  4025a0:	cmp	w8, #0x1
  4025a4:	b.ne	4025c4 <ferror@plt+0xbd4>  // b.any
  4025a8:	adrp	x9, 41b000 <ferror@plt+0x19610>
  4025ac:	ldr	x8, [x23, #840]
  4025b0:	ldr	x9, [x9, #856]
  4025b4:	adds	x8, x9, x8
  4025b8:	adrp	x9, 41b000 <ferror@plt+0x19610>
  4025bc:	str	x8, [x9, #880]
  4025c0:	b.cs	402ea8 <ferror@plt+0x14b8>  // b.hs, b.nlast
  4025c4:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4025c8:	ldr	x8, [x8, #792]
  4025cc:	cbnz	x8, 4025dc <ferror@plt+0xbec>
  4025d0:	adrp	x0, 409000 <ferror@plt+0x7610>
  4025d4:	add	x0, x0, #0xa8d
  4025d8:	bl	403030 <ferror@plt+0x1640>
  4025dc:	ldrsw	x8, [x22, #648]
  4025e0:	adrp	x9, 408000 <ferror@plt+0x6610>
  4025e4:	add	x9, x9, #0x9d0
  4025e8:	cmp	w21, #0x0
  4025ec:	add	x8, x19, x8, lsl #3
  4025f0:	csel	x8, x8, x9, gt
  4025f4:	adrp	x9, 41b000 <ferror@plt+0x19610>
  4025f8:	str	x8, [x9, #888]
  4025fc:	bl	403850 <ferror@plt+0x1e60>
  402600:	adrp	x27, 41b000 <ferror@plt+0x19610>
  402604:	ldr	x8, [x27, #896]
  402608:	mov	w19, w0
  40260c:	cbz	x8, 402d24 <ferror@plt+0x1334>
  402610:	ldr	x21, [x23, #840]
  402614:	cbz	x21, 402750 <ferror@plt+0xd60>
  402618:	adrp	x23, 40a000 <ferror@plt+0x8610>
  40261c:	mov	w22, wzr
  402620:	mov	w25, #0x1                   	// #1
  402624:	mov	w28, #0x200                 	// #512
  402628:	adrp	x26, 41b000 <ferror@plt+0x19610>
  40262c:	add	x23, x23, #0x1b
  402630:	mov	x0, x8
  402634:	bl	401710 <fileno@plt>
  402638:	sub	x1, x29, #0x88
  40263c:	bl	408728 <ferror@plt+0x6d38>
  402640:	cbz	w0, 402678 <ferror@plt+0xc88>
  402644:	bl	4019d0 <__errno_location@plt>
  402648:	ldr	x2, [x26, #928]
  40264c:	ldr	w24, [x0]
  402650:	mov	w1, #0x3                   	// #3
  402654:	mov	w0, wzr
  402658:	bl	406580 <ferror@plt+0x4b90>
  40265c:	mov	x3, x0
  402660:	mov	w0, wzr
  402664:	mov	w1, w24
  402668:	mov	x2, x23
  40266c:	bl	401690 <error@plt>
  402670:	mov	w25, wzr
  402674:	b	40270c <ferror@plt+0xd1c>
  402678:	ldur	w8, [x29, #-120]
  40267c:	and	w8, w8, #0xf000
  402680:	orr	w8, w8, #0x2000
  402684:	cmp	w8, #0xa, lsl #12
  402688:	b.ne	4026bc <ferror@plt+0xccc>  // b.any
  40268c:	ldur	w9, [x29, #-80]
  402690:	sub	x8, x29, #0x88
  402694:	ldr	x8, [x8, #48]
  402698:	cmp	w9, #0x0
  40269c:	csel	w9, w9, w28, gt
  4026a0:	cmp	x8, w9, sxtw
  4026a4:	b.le	4026bc <ferror@plt+0xccc>
  4026a8:	subs	x8, x21, x8
  4026ac:	b.ls	402758 <ferror@plt+0xd68>  // b.plast
  4026b0:	mov	x21, x8
  4026b4:	cbnz	x21, 40270c <ferror@plt+0xd1c>
  4026b8:	b	402774 <ferror@plt+0xd84>
  4026bc:	cbz	x21, 402708 <ferror@plt+0xd18>
  4026c0:	mov	w24, #0x2000                	// #8192
  4026c4:	ldr	x3, [x27, #896]
  4026c8:	cmp	x21, x24
  4026cc:	csel	x24, x21, x24, cc  // cc = lo, ul, last
  4026d0:	add	x0, sp, #0x18
  4026d4:	mov	w1, #0x1                   	// #1
  4026d8:	mov	x2, x24
  4026dc:	bl	401890 <fread_unlocked@plt>
  4026e0:	cmp	x0, x24
  4026e4:	sub	x21, x21, x0
  4026e8:	b.eq	402704 <ferror@plt+0xd14>  // b.none
  4026ec:	ldr	x0, [x27, #896]
  4026f0:	bl	4016b0 <ferror_unlocked@plt>
  4026f4:	cbnz	w0, 40272c <ferror@plt+0xd3c>
  4026f8:	ldr	x0, [x27, #896]
  4026fc:	bl	401950 <feof_unlocked@plt>
  402700:	cbnz	w0, 402708 <ferror@plt+0xd18>
  402704:	cbnz	x21, 4026c4 <ferror@plt+0xcd4>
  402708:	cbz	x21, 402774 <ferror@plt+0xd84>
  40270c:	mov	w0, w22
  402710:	bl	4043ac <ferror@plt+0x29bc>
  402714:	and	w24, w25, w0
  402718:	bl	403850 <ferror@plt+0x1e60>
  40271c:	ldr	x8, [x27, #896]
  402720:	and	w25, w24, w0
  402724:	cbnz	x8, 402630 <ferror@plt+0xc40>
  402728:	b	402744 <ferror@plt+0xd54>
  40272c:	bl	4019d0 <__errno_location@plt>
  402730:	ldr	w22, [x0]
  402734:	mov	x21, xzr
  402738:	mov	w25, wzr
  40273c:	cbnz	x21, 40270c <ferror@plt+0xd1c>
  402740:	b	402774 <ferror@plt+0xd84>
  402744:	cbnz	x21, 402f00 <ferror@plt+0x1510>
  402748:	and	w19, w19, w25
  40274c:	b	402d24 <ferror@plt+0x1334>
  402750:	mov	x8, xzr
  402754:	b	40278c <ferror@plt+0xd9c>
  402758:	ldr	x0, [x27, #896]
  40275c:	mov	w2, #0x1                   	// #1
  402760:	mov	x1, x21
  402764:	bl	4076dc <ferror@plt+0x5cec>
  402768:	cmp	w0, #0x0
  40276c:	cset	w8, eq  // eq = none
  402770:	and	w25, w25, w8
  402774:	ldr	x8, [x27, #896]
  402778:	and	w19, w19, w25
  40277c:	cbz	x8, 402d24 <ferror@plt+0x1334>
  402780:	adrp	x23, 41b000 <ferror@plt+0x19610>
  402784:	ldr	x8, [x23, #840]
  402788:	adrp	x24, 41b000 <ferror@plt+0x19610>
  40278c:	ldrb	w9, [x24, #875]
  402790:	ldr	x10, [sp, #8]
  402794:	cmp	w9, #0x0
  402798:	sub	x8, x10, x8
  40279c:	csel	x8, x8, xzr, ne  // ne = any
  4027a0:	adrp	x9, 41b000 <ferror@plt+0x19610>
  4027a4:	str	x8, [x9, #904]
  4027a8:	bl	403990 <ferror@plt+0x1fa0>
  4027ac:	ldr	w8, [sp, #16]
  4027b0:	mov	w21, w0
  4027b4:	tbz	w8, #0, 402800 <ferror@plt+0xe10>
  4027b8:	sxtw	x22, w21
  4027bc:	cbz	x20, 4027cc <ferror@plt+0xddc>
  4027c0:	udiv	x8, x20, x22
  4027c4:	msub	x8, x8, x22, x20
  4027c8:	cbz	x8, 402820 <ferror@plt+0xe30>
  4027cc:	adrp	x1, 409000 <ferror@plt+0x7610>
  4027d0:	add	x1, x1, #0xa90
  4027d4:	mov	w2, #0x5                   	// #5
  4027d8:	mov	x0, xzr
  4027dc:	bl	401980 <dcgettext@plt>
  4027e0:	mov	x2, x0
  4027e4:	mov	w0, wzr
  4027e8:	mov	w1, wzr
  4027ec:	mov	x3, x20
  4027f0:	mov	w4, w21
  4027f4:	bl	401690 <error@plt>
  4027f8:	mov	x20, x22
  4027fc:	b	402820 <ferror@plt+0xe30>
  402800:	cmp	w21, #0xf
  402804:	b.gt	40281c <ferror@plt+0xe2c>
  402808:	mov	w8, #0x10                  	// #16
  40280c:	sdiv	w8, w8, w21
  402810:	mul	w8, w8, w21
  402814:	sxtw	x20, w8
  402818:	b	402820 <ferror@plt+0xe30>
  40281c:	mov	w20, w21
  402820:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402824:	ldr	x8, [x8, #792]
  402828:	adrp	x15, 41b000 <ferror@plt+0x19610>
  40282c:	adrp	x27, 41b000 <ferror@plt+0x19610>
  402830:	str	x20, [x27, #912]
  402834:	cbz	x8, 4028ac <ferror@plt+0xebc>
  402838:	ldr	x10, [x15, #808]
  40283c:	mov	x11, xzr
  402840:	mov	x9, xzr
  402844:	add	x12, x10, #0x1c
  402848:	adrp	x10, 408000 <ferror@plt+0x6610>
  40284c:	add	x10, x10, #0x9e0
  402850:	ldur	w13, [x12, #-24]
  402854:	ldrsw	x14, [x12]
  402858:	add	x11, x11, #0x1
  40285c:	add	x12, x12, #0x28
  402860:	ldrsw	x13, [x10, x13, lsl #2]
  402864:	add	x14, x14, #0x1
  402868:	udiv	x13, x20, x13
  40286c:	sxtw	x13, w13
  402870:	mul	x13, x14, x13
  402874:	cmp	x9, x13
  402878:	csel	x9, x13, x9, cc  // cc = lo, ul, last
  40287c:	cmp	x11, x8
  402880:	b.cc	402850 <ferror@plt+0xe60>  // b.lo, b.ul, b.last
  402884:	ldr	x11, [x15, #808]
  402888:	add	x11, x11, #0x20
  40288c:	ldur	w12, [x11, #-28]
  402890:	ldur	w13, [x11, #-4]
  402894:	subs	x8, x8, #0x1
  402898:	ldrsw	x12, [x10, x12, lsl #2]
  40289c:	udiv	x12, x20, x12
  4028a0:	msub	w12, w13, w12, w9
  4028a4:	str	w12, [x11], #40
  4028a8:	b.ne	40288c <ferror@plt+0xe9c>  // b.any
  4028ac:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4028b0:	ldrb	w8, [x8, #832]
  4028b4:	cmp	w8, #0x1
  4028b8:	b.ne	402ae8 <ferror@plt+0x10f8>  // b.any
  4028bc:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4028c0:	ldr	x8, [x8, #864]
  4028c4:	mov	w9, #0x64                  	// #100
  4028c8:	cmp	x8, #0x64
  4028cc:	csel	x0, x8, x9, hi  // hi = pmore
  4028d0:	str	x0, [sp, #24]
  4028d4:	bl	406c9c <ferror@plt+0x52ac>
  4028d8:	ldr	x25, [x23, #840]
  4028dc:	adrp	x24, 408000 <ferror@plt+0x6610>
  4028e0:	adrp	x22, 409000 <ferror@plt+0x7610>
  4028e4:	mov	x21, x0
  4028e8:	mov	w20, #0x1                   	// #1
  4028ec:	adrp	x28, 41b000 <ferror@plt+0x19610>
  4028f0:	adrp	x23, 41b000 <ferror@plt+0x19610>
  4028f4:	add	x24, x24, #0x7e0
  4028f8:	add	x22, x22, #0xedd
  4028fc:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402900:	ldrb	w8, [x8, #848]
  402904:	tbz	w8, #0, 402928 <ferror@plt+0xf38>
  402908:	adrp	x9, 41b000 <ferror@plt+0x19610>
  40290c:	ldr	x10, [x28, #880]
  402910:	ldr	x9, [x9, #864]
  402914:	subs	x10, x10, x9
  402918:	b.cc	402d74 <ferror@plt+0x1384>  // b.lo, b.ul, b.last
  40291c:	cmp	x10, x25
  402920:	b.hi	402930 <ferror@plt+0xf40>  // b.pmore
  402924:	b	402d74 <ferror@plt+0x1384>
  402928:	adrp	x9, 41b000 <ferror@plt+0x19610>
  40292c:	ldr	x9, [x9, #864]
  402930:	mov	x26, xzr
  402934:	cbz	x9, 402980 <ferror@plt+0xf90>
  402938:	sub	x0, x29, #0x88
  40293c:	bl	404500 <ferror@plt+0x2b10>
  402940:	ldur	w27, [x29, #-136]
  402944:	and	w20, w20, w0
  402948:	tbnz	w27, #31, 402d18 <ferror@plt+0x1328>
  40294c:	bl	4018e0 <__ctype_b_loc@plt>
  402950:	ldr	x8, [x0]
  402954:	ldrh	w8, [x8, x27, lsl #1]
  402958:	tbz	w8, #14, 402a0c <ferror@plt+0x101c>
  40295c:	strb	w27, [x21, x26]
  402960:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402964:	ldr	x8, [x8, #864]
  402968:	add	x26, x26, #0x1
  40296c:	cmp	x26, x8
  402970:	b.cc	402938 <ferror@plt+0xf48>  // b.lo, b.ul, b.last
  402974:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402978:	ldrb	w8, [x8, #848]
  40297c:	add	x25, x25, x26
  402980:	ldr	x9, [x28, #880]
  402984:	cmp	x25, x9
  402988:	b.cc	402990 <ferror@plt+0xfa0>  // b.lo, b.ul, b.last
  40298c:	cbnz	w8, 402a18 <ferror@plt+0x1028>
  402990:	add	x9, x25, #0x1
  402994:	ldr	x8, [sp, #24]
  402998:	mov	x25, x9
  40299c:	cmp	x26, x8
  4029a0:	b.ne	4029b4 <ferror@plt+0xfc4>  // b.any
  4029a4:	add	x1, sp, #0x18
  4029a8:	mov	x0, x21
  4029ac:	bl	406da0 <ferror@plt+0x53b0>
  4029b0:	mov	x21, x0
  4029b4:	sub	x0, x29, #0x88
  4029b8:	bl	404500 <ferror@plt+0x2b10>
  4029bc:	ldur	w27, [x29, #-136]
  4029c0:	and	w20, w20, w0
  4029c4:	tbnz	w27, #31, 402d18 <ferror@plt+0x1328>
  4029c8:	cbz	w27, 402a18 <ferror@plt+0x1028>
  4029cc:	bl	4018e0 <__ctype_b_loc@plt>
  4029d0:	ldr	x8, [x0]
  4029d4:	ldrh	w8, [x8, x27, lsl #1]
  4029d8:	tbz	w8, #14, 4028fc <ferror@plt+0xf0c>
  4029dc:	strb	w27, [x21, x26]
  4029e0:	ldr	x9, [x28, #880]
  4029e4:	add	x8, x26, #0x1
  4029e8:	mov	x26, x8
  4029ec:	cmp	x25, x9
  4029f0:	add	x9, x25, #0x1
  4029f4:	b.cc	402994 <ferror@plt+0xfa4>  // b.lo, b.ul, b.last
  4029f8:	adrp	x10, 41b000 <ferror@plt+0x19610>
  4029fc:	ldrb	w10, [x10, #848]
  402a00:	mov	x26, x8
  402a04:	cbz	w10, 402994 <ferror@plt+0xfa4>
  402a08:	b	402a1c <ferror@plt+0x102c>
  402a0c:	add	x8, x25, x26
  402a10:	add	x25, x8, #0x1
  402a14:	b	4028fc <ferror@plt+0xf0c>
  402a18:	mov	x8, x26
  402a1c:	strb	wzr, [x21, x8]
  402a20:	adrp	x9, 41b000 <ferror@plt+0x19610>
  402a24:	ldr	x9, [x9, #816]
  402a28:	mvn	x8, x8
  402a2c:	add	x0, x25, x8
  402a30:	mov	w1, #0x20                  	// #32
  402a34:	blr	x9
  402a38:	mov	x26, x21
  402a3c:	ldrb	w0, [x26]
  402a40:	cmp	w0, #0xd
  402a44:	stur	w0, [x29, #-136]
  402a48:	b.hi	402aa8 <ferror@plt+0x10b8>  // b.pmore
  402a4c:	adr	x8, 402a5c <ferror@plt+0x106c>
  402a50:	ldrb	w9, [x24, x0]
  402a54:	add	x8, x8, x9, lsl #2
  402a58:	br	x8
  402a5c:	ldr	x1, [x23, #656]
  402a60:	adrp	x0, 409000 <ferror@plt+0x7610>
  402a64:	add	x0, x0, #0xed1
  402a68:	b	402ad0 <ferror@plt+0x10e0>
  402a6c:	ldr	x1, [x23, #656]
  402a70:	adrp	x0, 409000 <ferror@plt+0x7610>
  402a74:	add	x0, x0, #0xed7
  402a78:	b	402ad0 <ferror@plt+0x10e0>
  402a7c:	ldr	x1, [x23, #656]
  402a80:	adrp	x0, 409000 <ferror@plt+0x7610>
  402a84:	add	x0, x0, #0xee0
  402a88:	b	402ad0 <ferror@plt+0x10e0>
  402a8c:	ldr	x1, [x23, #656]
  402a90:	adrp	x0, 409000 <ferror@plt+0x7610>
  402a94:	add	x0, x0, #0xed4
  402a98:	b	402ad0 <ferror@plt+0x10e0>
  402a9c:	ldr	x1, [x23, #656]
  402aa0:	mov	x0, x22
  402aa4:	b	402ad0 <ferror@plt+0x10e0>
  402aa8:	ldr	x1, [x23, #656]
  402aac:	bl	401720 <putc_unlocked@plt>
  402ab0:	b	402ad4 <ferror@plt+0x10e4>
  402ab4:	ldr	x1, [x23, #656]
  402ab8:	adrp	x0, 409000 <ferror@plt+0x7610>
  402abc:	add	x0, x0, #0xee3
  402ac0:	b	402ad0 <ferror@plt+0x10e0>
  402ac4:	ldr	x1, [x23, #656]
  402ac8:	adrp	x0, 409000 <ferror@plt+0x7610>
  402acc:	add	x0, x0, #0xeda
  402ad0:	bl	401990 <fputs_unlocked@plt>
  402ad4:	add	x26, x26, #0x1
  402ad8:	b	402a3c <ferror@plt+0x104c>
  402adc:	mov	w0, #0xa                   	// #10
  402ae0:	bl	4017e0 <putchar_unlocked@plt>
  402ae4:	b	4028fc <ferror@plt+0xf0c>
  402ae8:	lsr	x8, x20, #62
  402aec:	cbnz	x8, 402f24 <ferror@plt+0x1534>
  402af0:	lsl	x0, x20, #1
  402af4:	bl	406c9c <ferror@plt+0x52ac>
  402af8:	mov	x21, x0
  402afc:	ldr	x0, [x27, #912]
  402b00:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402b04:	ldr	x22, [x23, #840]
  402b08:	ldrb	w8, [x8, #848]
  402b0c:	add	x9, x21, x0
  402b10:	stp	x21, x9, [sp, #24]
  402b14:	adrp	x9, 41b000 <ferror@plt+0x19610>
  402b18:	tbz	w8, #0, 402bd4 <ferror@plt+0x11e4>
  402b1c:	ldr	x8, [x9, #880]
  402b20:	subs	x8, x8, x22
  402b24:	b.ls	402c5c <ferror@plt+0x126c>  // b.plast
  402b28:	cmp	x8, x0
  402b2c:	csel	x0, x8, x0, cc  // cc = lo, ul, last
  402b30:	sub	x2, x29, #0x88
  402b34:	mov	x1, x21
  402b38:	bl	40457c <ferror@plt+0x2b8c>
  402b3c:	sub	x8, x29, #0x88
  402b40:	ldr	x23, [x8]
  402b44:	ldr	x20, [x27, #912]
  402b48:	and	w25, w0, #0x1
  402b4c:	mov	w28, wzr
  402b50:	cmp	x23, x20
  402b54:	b.cc	402c70 <ferror@plt+0x1280>  // b.lo, b.ul, b.last
  402b58:	add	x26, sp, #0x18
  402b5c:	mov	x3, x21
  402b60:	cmp	x23, x20
  402b64:	b.ne	402ee0 <ferror@plt+0x14f0>  // b.any
  402b68:	eor	w28, w28, #0x1
  402b6c:	and	x8, x28, #0xff
  402b70:	ldr	x24, [x26, x8, lsl #3]
  402b74:	mov	x0, x22
  402b78:	mov	x1, x20
  402b7c:	mov	x2, x24
  402b80:	bl	404684 <ferror@plt+0x2c94>
  402b84:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402b88:	ldr	x8, [x8, #880]
  402b8c:	add	x22, x20, x22
  402b90:	subs	x8, x8, x22
  402b94:	b.ls	402c64 <ferror@plt+0x1274>  // b.plast
  402b98:	ldr	x9, [x27, #912]
  402b9c:	sub	x2, x29, #0x88
  402ba0:	mov	x1, x24
  402ba4:	cmp	x8, x9
  402ba8:	csel	x0, x8, x9, cc  // cc = lo, ul, last
  402bac:	bl	40457c <ferror@plt+0x2b8c>
  402bb0:	sub	x8, x29, #0x88
  402bb4:	ldr	x23, [x8]
  402bb8:	ldr	x20, [x27, #912]
  402bbc:	and	w8, w0, w25
  402bc0:	and	w25, w8, #0x1
  402bc4:	mov	x3, x24
  402bc8:	cmp	x23, x20
  402bcc:	b.cs	402b60 <ferror@plt+0x1170>  // b.hs, b.nlast
  402bd0:	b	402c70 <ferror@plt+0x1280>
  402bd4:	sub	x2, x29, #0x88
  402bd8:	mov	x1, x21
  402bdc:	bl	40457c <ferror@plt+0x2b8c>
  402be0:	sub	x8, x29, #0x88
  402be4:	ldr	x23, [x8]
  402be8:	ldr	x24, [x27, #912]
  402bec:	mov	w20, w0
  402bf0:	mov	w28, wzr
  402bf4:	cmp	x23, x24
  402bf8:	b.cc	402c80 <ferror@plt+0x1290>  // b.lo, b.ul, b.last
  402bfc:	add	x26, sp, #0x18
  402c00:	mov	x3, x21
  402c04:	cmp	x23, x24
  402c08:	b.ne	402e7c <ferror@plt+0x148c>  // b.any
  402c0c:	eor	w28, w28, #0x1
  402c10:	and	x8, x28, #0x1
  402c14:	ldr	x25, [x26, x8, lsl #3]
  402c18:	mov	x0, x22
  402c1c:	mov	x1, x24
  402c20:	mov	x2, x25
  402c24:	bl	404684 <ferror@plt+0x2c94>
  402c28:	ldr	x0, [x27, #912]
  402c2c:	sub	x2, x29, #0x88
  402c30:	mov	x1, x25
  402c34:	add	x22, x22, x24
  402c38:	bl	40457c <ferror@plt+0x2b8c>
  402c3c:	sub	x8, x29, #0x88
  402c40:	ldr	x23, [x8]
  402c44:	ldr	x24, [x27, #912]
  402c48:	and	w20, w20, w0
  402c4c:	mov	x3, x25
  402c50:	cmp	x23, x24
  402c54:	b.cs	402c04 <ferror@plt+0x1214>  // b.hs, b.nlast
  402c58:	b	402c80 <ferror@plt+0x1290>
  402c5c:	mov	w28, wzr
  402c60:	mov	w25, #0x1                   	// #1
  402c64:	mov	x23, xzr
  402c68:	sub	x8, x29, #0x88
  402c6c:	str	xzr, [x8]
  402c70:	tst	w28, #0xff
  402c74:	cset	w28, ne  // ne = any
  402c78:	tst	w25, #0xff
  402c7c:	cset	w20, ne  // ne = any
  402c80:	cbz	x23, 402cdc <ferror@plt+0x12ec>
  402c84:	bl	403990 <ferror@plt+0x1fa0>
  402c88:	add	x9, x23, w0, sxtw
  402c8c:	and	x10, x28, #0x1
  402c90:	add	x25, sp, #0x18
  402c94:	sxtw	x8, w0
  402c98:	sub	x9, x9, #0x1
  402c9c:	ldr	x24, [x25, x10, lsl #3]
  402ca0:	udiv	x10, x9, x8
  402ca4:	msub	x8, x10, x8, x9
  402ca8:	add	x8, x8, x23
  402cac:	add	x0, x24, x23
  402cb0:	sub	x2, x9, x8
  402cb4:	mov	w1, wzr
  402cb8:	bl	4017d0 <memset@plt>
  402cbc:	mvn	w8, w28
  402cc0:	and	x8, x8, #0x1
  402cc4:	ldr	x2, [x25, x8, lsl #3]
  402cc8:	mov	x0, x22
  402ccc:	mov	x1, x23
  402cd0:	mov	x3, x24
  402cd4:	bl	404684 <ferror@plt+0x2c94>
  402cd8:	add	x22, x22, x23
  402cdc:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402ce0:	ldr	x8, [x8, #816]
  402ce4:	mov	w1, #0xa                   	// #10
  402ce8:	mov	x0, x22
  402cec:	blr	x8
  402cf0:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402cf4:	ldr	x8, [x8, #880]
  402cf8:	cmp	x22, x8
  402cfc:	b.cc	402d18 <ferror@plt+0x1328>  // b.lo, b.ul, b.last
  402d00:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402d04:	ldrb	w8, [x8, #848]
  402d08:	cbz	w8, 402d18 <ferror@plt+0x1328>
  402d0c:	mov	w0, wzr
  402d10:	bl	4043ac <ferror@plt+0x29bc>
  402d14:	and	w20, w20, w0
  402d18:	mov	x0, x21
  402d1c:	bl	401920 <free@plt>
  402d20:	and	w19, w19, w20
  402d24:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402d28:	ldrb	w8, [x8, #920]
  402d2c:	cmp	w8, #0x1
  402d30:	b.ne	402d48 <ferror@plt+0x1358>  // b.any
  402d34:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402d38:	ldr	x0, [x8, #664]
  402d3c:	bl	407600 <ferror@plt+0x5c10>
  402d40:	cmn	w0, #0x1
  402d44:	b.eq	402eb4 <ferror@plt+0x14c4>  // b.none
  402d48:	mvn	w8, w19
  402d4c:	and	w0, w8, #0x1
  402d50:	add	sp, sp, #0x2, lsl #12
  402d54:	add	sp, sp, #0xa0
  402d58:	ldp	x20, x19, [sp, #80]
  402d5c:	ldp	x22, x21, [sp, #64]
  402d60:	ldp	x24, x23, [sp, #48]
  402d64:	ldp	x26, x25, [sp, #32]
  402d68:	ldp	x28, x27, [sp, #16]
  402d6c:	ldp	x29, x30, [sp], #96
  402d70:	ret
  402d74:	mov	x0, x21
  402d78:	bl	401920 <free@plt>
  402d7c:	mov	w0, wzr
  402d80:	bl	4043ac <ferror@plt+0x29bc>
  402d84:	and	w20, w20, w0
  402d88:	b	402d20 <ferror@plt+0x1330>
  402d8c:	cmn	w0, #0x3
  402d90:	b.ne	402dcc <ferror@plt+0x13dc>  // b.any
  402d94:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402d98:	adrp	x9, 41b000 <ferror@plt+0x19610>
  402d9c:	ldr	x0, [x8, #656]
  402da0:	ldr	x3, [x9, #512]
  402da4:	adrp	x1, 409000 <ferror@plt+0x7610>
  402da8:	adrp	x2, 409000 <ferror@plt+0x7610>
  402dac:	adrp	x4, 409000 <ferror@plt+0x7610>
  402db0:	add	x1, x1, #0x957
  402db4:	add	x2, x2, #0x9e1
  402db8:	add	x4, x4, #0x9ef
  402dbc:	mov	x5, xzr
  402dc0:	bl	406b90 <ferror@plt+0x51a0>
  402dc4:	mov	w0, wzr
  402dc8:	bl	401680 <exit@plt>
  402dcc:	cmn	w0, #0x2
  402dd0:	b.ne	402514 <ferror@plt+0xb24>  // b.any
  402dd4:	mov	w0, wzr
  402dd8:	bl	401b0c <ferror@plt+0x11c>
  402ddc:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402de0:	ldr	w1, [sp, #20]
  402de4:	ldr	x4, [x8, #640]
  402de8:	adrp	x3, 408000 <ferror@plt+0x6610>
  402dec:	add	x3, x3, #0x830
  402df0:	mov	w2, #0x4e                  	// #78
  402df4:	bl	407124 <ferror@plt+0x5734>
  402df8:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402dfc:	ldr	w1, [sp, #20]
  402e00:	ldr	x4, [x8, #640]
  402e04:	adrp	x3, 408000 <ferror@plt+0x6610>
  402e08:	add	x3, x3, #0x830
  402e0c:	mov	w2, #0x6a                  	// #106
  402e10:	bl	407124 <ferror@plt+0x5734>
  402e14:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402e18:	ldr	w1, [sp, #20]
  402e1c:	ldr	x4, [x8, #640]
  402e20:	adrp	x3, 408000 <ferror@plt+0x6610>
  402e24:	add	x3, x3, #0x830
  402e28:	mov	w2, #0x77                  	// #119
  402e2c:	bl	407124 <ferror@plt+0x5734>
  402e30:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402e34:	ldr	w1, [sp, #20]
  402e38:	ldr	x4, [x8, #640]
  402e3c:	adrp	x3, 408000 <ferror@plt+0x6610>
  402e40:	add	x3, x3, #0x830
  402e44:	mov	w2, #0x53                  	// #83
  402e48:	bl	407124 <ferror@plt+0x5734>
  402e4c:	adrp	x1, 409000 <ferror@plt+0x7610>
  402e50:	add	x1, x1, #0x96c
  402e54:	mov	w2, #0x5                   	// #5
  402e58:	mov	x0, xzr
  402e5c:	bl	401980 <dcgettext@plt>
  402e60:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402e64:	ldr	x8, [x8, #640]
  402e68:	mov	x2, x0
  402e6c:	mov	w0, #0x1                   	// #1
  402e70:	mov	w1, wzr
  402e74:	ldrb	w3, [x8]
  402e78:	bl	401690 <error@plt>
  402e7c:	adrp	x0, 409000 <ferror@plt+0x7610>
  402e80:	adrp	x1, 409000 <ferror@plt+0x7610>
  402e84:	adrp	x3, 409000 <ferror@plt+0x7610>
  402e88:	add	x0, x0, #0xf3e
  402e8c:	add	x1, x1, #0xcfd
  402e90:	add	x3, x3, #0xf5e
  402e94:	mov	w2, #0x584                 	// #1412
  402e98:	bl	4019c0 <__assert_fail@plt>
  402e9c:	adrp	x1, 409000 <ferror@plt+0x7610>
  402ea0:	add	x1, x1, #0x9fc
  402ea4:	b	402f08 <ferror@plt+0x1518>
  402ea8:	adrp	x1, 409000 <ferror@plt+0x7610>
  402eac:	add	x1, x1, #0xa68
  402eb0:	b	402f08 <ferror@plt+0x1518>
  402eb4:	bl	4019d0 <__errno_location@plt>
  402eb8:	ldr	w19, [x0]
  402ebc:	adrp	x1, 409000 <ferror@plt+0x7610>
  402ec0:	add	x1, x1, #0xabd
  402ec4:	mov	w2, #0x5                   	// #5
  402ec8:	mov	x0, xzr
  402ecc:	bl	401980 <dcgettext@plt>
  402ed0:	mov	x2, x0
  402ed4:	mov	w0, #0x1                   	// #1
  402ed8:	mov	w1, w19
  402edc:	bl	401690 <error@plt>
  402ee0:	adrp	x0, 409000 <ferror@plt+0x7610>
  402ee4:	adrp	x1, 409000 <ferror@plt+0x7610>
  402ee8:	adrp	x3, 409000 <ferror@plt+0x7610>
  402eec:	add	x0, x0, #0xf3e
  402ef0:	add	x1, x1, #0xcfd
  402ef4:	add	x3, x3, #0xf5e
  402ef8:	mov	w2, #0x576                 	// #1398
  402efc:	bl	4019c0 <__assert_fail@plt>
  402f00:	adrp	x1, 409000 <ferror@plt+0x7610>
  402f04:	add	x1, x1, #0xefc
  402f08:	mov	w2, #0x5                   	// #5
  402f0c:	mov	x0, xzr
  402f10:	bl	401980 <dcgettext@plt>
  402f14:	mov	x2, x0
  402f18:	mov	w0, #0x1                   	// #1
  402f1c:	mov	w1, wzr
  402f20:	bl	401690 <error@plt>
  402f24:	bl	406ed8 <ferror@plt+0x54e8>
  402f28:	sub	sp, sp, #0x40
  402f2c:	adrp	x8, 41b000 <ferror@plt+0x19610>
  402f30:	adrp	x9, 41b000 <ferror@plt+0x19610>
  402f34:	ldr	w9, [x9, #824]
  402f38:	ldrsw	x8, [x8, #828]
  402f3c:	add	x10, sp, #0x4
  402f40:	stp	x20, x19, [sp, #48]
  402f44:	add	x19, x10, #0x17
  402f48:	cmp	w9, #0x8
  402f4c:	sub	x20, x19, x8
  402f50:	stp	x29, x30, [sp, #32]
  402f54:	add	x29, sp, #0x20
  402f58:	strb	wzr, [sp, #28]
  402f5c:	strb	w1, [sp, #27]
  402f60:	b.eq	402f94 <ferror@plt+0x15a4>  // b.none
  402f64:	cmp	w9, #0xa
  402f68:	b.eq	402fac <ferror@plt+0x15bc>  // b.none
  402f6c:	cmp	w9, #0x10
  402f70:	b.ne	402fd8 <ferror@plt+0x15e8>  // b.any
  402f74:	adrp	x9, 409000 <ferror@plt+0x7610>
  402f78:	add	x9, x9, #0xc86
  402f7c:	and	x10, x0, #0xf
  402f80:	ldrb	w10, [x9, x10]
  402f84:	lsr	x0, x0, #4
  402f88:	strb	w10, [x19, #-1]!
  402f8c:	cbnz	x0, 402f7c <ferror@plt+0x158c>
  402f90:	b	402fd8 <ferror@plt+0x15e8>
  402f94:	mov	w9, #0x30                  	// #48
  402f98:	bfxil	w9, w0, #0, #3
  402f9c:	lsr	x0, x0, #3
  402fa0:	strb	w9, [x19, #-1]!
  402fa4:	cbnz	x0, 402f94 <ferror@plt+0x15a4>
  402fa8:	b	402fd8 <ferror@plt+0x15e8>
  402fac:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  402fb0:	movk	x9, #0xcccd
  402fb4:	mov	w10, #0xa                   	// #10
  402fb8:	umulh	x11, x0, x9
  402fbc:	lsr	x11, x11, #3
  402fc0:	msub	w12, w11, w10, w0
  402fc4:	orr	w12, w12, #0x30
  402fc8:	cmp	x0, #0x9
  402fcc:	strb	w12, [x19, #-1]!
  402fd0:	mov	x0, x11
  402fd4:	b.hi	402fb8 <ferror@plt+0x15c8>  // b.pmore
  402fd8:	cmp	x20, x19
  402fdc:	b.cs	40300c <ferror@plt+0x161c>  // b.hs, b.nlast
  402fe0:	add	x9, sp, #0x4
  402fe4:	sub	x10, x9, x8
  402fe8:	sub	x8, x8, x9
  402fec:	add	x8, x8, x19
  402ff0:	add	x0, x10, #0x17
  402ff4:	sub	x2, x8, #0x17
  402ff8:	mov	w1, #0x30                  	// #48
  402ffc:	bl	4017d0 <memset@plt>
  403000:	sub	x19, x19, #0x1
  403004:	cmp	x20, x19
  403008:	b.cc	403000 <ferror@plt+0x1610>  // b.lo, b.ul, b.last
  40300c:	adrp	x8, 41b000 <ferror@plt+0x19610>
  403010:	ldr	x1, [x8, #656]
  403014:	mov	x0, x19
  403018:	bl	401990 <fputs_unlocked@plt>
  40301c:	ldp	x20, x19, [sp, #48]
  403020:	ldp	x29, x30, [sp, #32]
  403024:	add	sp, sp, #0x40
  403028:	ret
  40302c:	ret
  403030:	sub	sp, sp, #0x70
  403034:	stp	x29, x30, [sp, #16]
  403038:	stp	x28, x27, [sp, #32]
  40303c:	stp	x26, x25, [sp, #48]
  403040:	stp	x24, x23, [sp, #64]
  403044:	stp	x22, x21, [sp, #80]
  403048:	stp	x20, x19, [sp, #96]
  40304c:	add	x29, sp, #0x10
  403050:	cbz	x0, 403714 <ferror@plt+0x1d24>
  403054:	ldrb	w8, [x0]
  403058:	mov	w20, #0x1                   	// #1
  40305c:	cbz	w8, 403640 <ferror@plt+0x1c50>
  403060:	adrp	x25, 41b000 <ferror@plt+0x19610>
  403064:	ldr	x21, [x25, #792]
  403068:	mov	w22, #0x28                  	// #40
  40306c:	mov	x28, x0
  403070:	str	x0, [sp, #8]
  403074:	adrp	x8, 41b000 <ferror@plt+0x19610>
  403078:	ldr	x8, [x8, #800]
  40307c:	cmp	x8, x21
  403080:	b.ls	403090 <ferror@plt+0x16a0>  // b.plast
  403084:	adrp	x8, 41b000 <ferror@plt+0x19610>
  403088:	ldr	x23, [x8, #808]
  40308c:	b	4030fc <ferror@plt+0x170c>
  403090:	adrp	x9, 41b000 <ferror@plt+0x19610>
  403094:	ldr	x0, [x9, #808]
  403098:	cbz	x0, 4030b8 <ferror@plt+0x16c8>
  40309c:	mov	x9, #0x2222222222222222    	// #2459565876494606882
  4030a0:	movk	x9, #0x222, lsl #48
  4030a4:	cmp	x8, x9
  4030a8:	b.cs	403710 <ferror@plt+0x1d20>  // b.hs, b.nlast
  4030ac:	add	x8, x8, x8, lsr #1
  4030b0:	add	x8, x8, #0x1
  4030b4:	b	4030d8 <ferror@plt+0x16e8>
  4030b8:	cbz	x8, 4030d4 <ferror@plt+0x16e4>
  4030bc:	mov	x9, #0x3333333333333333    	// #3689348814741910323
  4030c0:	movk	x9, #0x3334
  4030c4:	movk	x9, #0x333, lsl #48
  4030c8:	cmp	x8, x9
  4030cc:	b.cc	4030d8 <ferror@plt+0x16e8>  // b.lo, b.ul, b.last
  4030d0:	b	403710 <ferror@plt+0x1d20>
  4030d4:	mov	w8, #0x3                   	// #3
  4030d8:	adrp	x9, 41b000 <ferror@plt+0x19610>
  4030dc:	str	x8, [x9, #800]
  4030e0:	add	x8, x8, x8, lsl #2
  4030e4:	lsl	x1, x8, #3
  4030e8:	bl	406cec <ferror@plt+0x52fc>
  4030ec:	ldr	x21, [x25, #792]
  4030f0:	mov	x23, x0
  4030f4:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4030f8:	str	x0, [x8, #808]
  4030fc:	cbz	x23, 4036ac <ferror@plt+0x1cbc>
  403100:	ldrb	w8, [x28]
  403104:	sub	w9, w8, #0x61
  403108:	cmp	w9, #0x5
  40310c:	b.hi	403144 <ferror@plt+0x1754>  // b.pmore
  403110:	adrp	x12, 408000 <ferror@plt+0x6610>
  403114:	add	x12, x12, #0x7ee
  403118:	adr	x10, 403128 <ferror@plt+0x1738>
  40311c:	ldrh	w11, [x12, x9, lsl #1]
  403120:	add	x10, x10, x11, lsl #2
  403124:	br	x10
  403128:	adrp	x8, 404000 <ferror@plt+0x2610>
  40312c:	add	x19, x28, #0x1
  403130:	mov	w24, #0x3                   	// #3
  403134:	mov	w26, #0x1                   	// #1
  403138:	mov	w27, #0x5                   	// #5
  40313c:	add	x8, x8, #0x1c8
  403140:	b	403578 <ferror@plt+0x1b88>
  403144:	sub	w9, w8, #0x6f
  403148:	cmp	w9, #0x9
  40314c:	b.hi	4035c8 <ferror@plt+0x1bd8>  // b.pmore
  403150:	lsl	w9, w20, w9
  403154:	mov	w10, #0x241                 	// #577
  403158:	tst	w9, w10
  40315c:	b.eq	4035c8 <ferror@plt+0x1bd8>  // b.none
  403160:	mov	x19, x28
  403164:	ldrb	w9, [x19, #1]!
  403168:	cmp	w9, #0x4b
  40316c:	b.gt	403194 <ferror@plt+0x17a4>
  403170:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  403174:	cmp	w9, #0x43
  403178:	movk	x11, #0xcccd
  40317c:	mov	w12, #0xa                   	// #10
  403180:	b.eq	403264 <ferror@plt+0x1874>  // b.none
  403184:	cmp	w9, #0x49
  403188:	b.ne	403204 <ferror@plt+0x1814>  // b.any
  40318c:	add	x19, x28, #0x2
  403190:	b	40325c <ferror@plt+0x186c>
  403194:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  403198:	cmp	w9, #0x4c
  40319c:	movk	x11, #0xcccd
  4031a0:	mov	w12, #0xa                   	// #10
  4031a4:	b.eq	403270 <ferror@plt+0x1880>  // b.none
  4031a8:	cmp	w9, #0x53
  4031ac:	b.ne	403204 <ferror@plt+0x1814>  // b.any
  4031b0:	add	x19, x28, #0x2
  4031b4:	mov	w24, #0x2                   	// #2
  4031b8:	b	403278 <ferror@plt+0x1888>
  4031bc:	adrp	x8, 404000 <ferror@plt+0x2610>
  4031c0:	add	x19, x28, #0x1
  4031c4:	mov	w24, #0x3                   	// #3
  4031c8:	mov	w26, #0x1                   	// #1
  4031cc:	mov	w27, #0x6                   	// #6
  4031d0:	add	x8, x8, #0x2a4
  4031d4:	b	403578 <ferror@plt+0x1b88>
  4031d8:	mov	x19, x28
  4031dc:	ldrb	w8, [x19, #1]!
  4031e0:	cmp	w8, #0x44
  4031e4:	b.eq	403484 <ferror@plt+0x1a94>  // b.none
  4031e8:	cmp	w8, #0x46
  4031ec:	b.eq	403478 <ferror@plt+0x1a88>  // b.none
  4031f0:	cmp	w8, #0x4c
  4031f4:	b.ne	40348c <ferror@plt+0x1a9c>  // b.any
  4031f8:	add	x19, x28, #0x2
  4031fc:	mov	w24, #0x10                  	// #16
  403200:	b	4034f4 <ferror@plt+0x1b04>
  403204:	sub	w9, w9, #0x30
  403208:	cmp	w9, #0x9
  40320c:	b.hi	40325c <ferror@plt+0x186c>  // b.pmore
  403210:	mov	x24, xzr
  403214:	add	x19, x28, #0x1
  403218:	mov	w10, w9
  40321c:	eor	x9, x10, #0xfffffffffffffffe
  403220:	umulh	x9, x9, x11
  403224:	cmp	x24, x9, lsr #3
  403228:	b.hi	403608 <ferror@plt+0x1c18>  // b.pmore
  40322c:	ldrb	w9, [x19, #1]!
  403230:	madd	x24, x24, x12, x10
  403234:	sub	w9, w9, #0x30
  403238:	cmp	w9, #0xa
  40323c:	b.cc	403218 <ferror@plt+0x1828>  // b.lo, b.ul, b.last
  403240:	cmp	x24, #0x8
  403244:	b.hi	403664 <ferror@plt+0x1c74>  // b.pmore
  403248:	adrp	x9, 41b000 <ferror@plt+0x19610>
  40324c:	add	x9, x9, #0x2b0
  403250:	ldr	w9, [x9, x24, lsl #2]
  403254:	cbnz	w9, 403278 <ferror@plt+0x1888>
  403258:	b	403664 <ferror@plt+0x1c74>
  40325c:	mov	w24, #0x4                   	// #4
  403260:	b	403278 <ferror@plt+0x1888>
  403264:	add	x19, x28, #0x2
  403268:	mov	w24, #0x1                   	// #1
  40326c:	b	403278 <ferror@plt+0x1888>
  403270:	add	x19, x28, #0x2
  403274:	mov	w24, #0x8                   	// #8
  403278:	adrp	x9, 41b000 <ferror@plt+0x19610>
  40327c:	add	x9, x9, #0x2b0
  403280:	ldr	w26, [x9, x24, lsl #2]
  403284:	cmp	w8, #0x74
  403288:	b.gt	4032e0 <ferror@plt+0x18f0>
  40328c:	cmp	w8, #0x64
  403290:	b.ne	403334 <ferror@plt+0x1944>  // b.any
  403294:	adrp	x8, 408000 <ferror@plt+0x6610>
  403298:	add	x8, x8, #0xa78
  40329c:	ldr	w24, [x8, x24, lsl #2]
  4032a0:	madd	x8, x21, x22, x23
  4032a4:	add	x0, x8, #0x10
  4032a8:	orr	w8, w26, #0x1
  4032ac:	cmp	w8, #0x5
  4032b0:	adrp	x8, 409000 <ferror@plt+0x7610>
  4032b4:	adrp	x9, 409000 <ferror@plt+0x7610>
  4032b8:	add	x8, x8, #0xabb
  4032bc:	add	x9, x9, #0xe04
  4032c0:	adrp	x3, 409000 <ferror@plt+0x7610>
  4032c4:	csel	x4, x9, x8, eq  // eq = none
  4032c8:	mov	w1, #0x1                   	// #1
  4032cc:	mov	w2, #0x8                   	// #8
  4032d0:	add	x3, x3, #0xdfe
  4032d4:	bl	401670 <__sprintf_chk@plt>
  4032d8:	mov	w27, wzr
  4032dc:	b	4033e0 <ferror@plt+0x19f0>
  4032e0:	cmp	w8, #0x75
  4032e4:	b.ne	40338c <ferror@plt+0x199c>  // b.any
  4032e8:	adrp	x8, 408000 <ferror@plt+0x6610>
  4032ec:	add	x8, x8, #0xb00
  4032f0:	ldr	w24, [x8, x24, lsl #2]
  4032f4:	madd	x8, x21, x22, x23
  4032f8:	add	x0, x8, #0x10
  4032fc:	orr	w8, w26, #0x1
  403300:	cmp	w8, #0x5
  403304:	adrp	x8, 409000 <ferror@plt+0x7610>
  403308:	adrp	x9, 409000 <ferror@plt+0x7610>
  40330c:	add	x8, x8, #0xe14
  403310:	add	x9, x9, #0xe13
  403314:	adrp	x3, 409000 <ferror@plt+0x7610>
  403318:	csel	x4, x9, x8, eq  // eq = none
  40331c:	mov	w1, #0x1                   	// #1
  403320:	mov	w2, #0x8                   	// #8
  403324:	add	x3, x3, #0xdfe
  403328:	mov	w27, #0x1                   	// #1
  40332c:	bl	401670 <__sprintf_chk@plt>
  403330:	b	4033e0 <ferror@plt+0x19f0>
  403334:	cmp	w8, #0x6f
  403338:	b.ne	4036cc <ferror@plt+0x1cdc>  // b.any
  40333c:	adrp	x9, 408000 <ferror@plt+0x6610>
  403340:	add	x9, x9, #0xabc
  403344:	madd	x8, x21, x22, x23
  403348:	ldr	w24, [x9, x24, lsl #2]
  40334c:	add	x0, x8, #0x10
  403350:	orr	w8, w26, #0x1
  403354:	cmp	w8, #0x5
  403358:	adrp	x8, 409000 <ferror@plt+0x7610>
  40335c:	adrp	x9, 409000 <ferror@plt+0x7610>
  403360:	add	x8, x8, #0xeec
  403364:	add	x9, x9, #0xe10
  403368:	adrp	x3, 409000 <ferror@plt+0x7610>
  40336c:	csel	x5, x9, x8, eq  // eq = none
  403370:	mov	w1, #0x1                   	// #1
  403374:	mov	w2, #0x8                   	// #8
  403378:	add	x3, x3, #0xe07
  40337c:	mov	w4, w24
  403380:	bl	401670 <__sprintf_chk@plt>
  403384:	mov	w27, #0x2                   	// #2
  403388:	b	4033e0 <ferror@plt+0x19f0>
  40338c:	cmp	w8, #0x78
  403390:	b.ne	4036cc <ferror@plt+0x1cdc>  // b.any
  403394:	adrp	x9, 408000 <ferror@plt+0x6610>
  403398:	add	x9, x9, #0xb44
  40339c:	madd	x8, x21, x22, x23
  4033a0:	ldr	w24, [x9, x24, lsl #2]
  4033a4:	add	x0, x8, #0x10
  4033a8:	orr	w8, w26, #0x1
  4033ac:	cmp	w8, #0x5
  4033b0:	adrp	x8, 409000 <ferror@plt+0x7610>
  4033b4:	adrp	x9, 409000 <ferror@plt+0x7610>
  4033b8:	add	x8, x8, #0xcae
  4033bc:	add	x9, x9, #0xe16
  4033c0:	adrp	x3, 409000 <ferror@plt+0x7610>
  4033c4:	csel	x5, x9, x8, eq  // eq = none
  4033c8:	mov	w1, #0x1                   	// #1
  4033cc:	mov	w2, #0x8                   	// #8
  4033d0:	add	x3, x3, #0xe07
  4033d4:	mov	w4, w24
  4033d8:	bl	401670 <__sprintf_chk@plt>
  4033dc:	mov	w27, #0x3                   	// #3
  4033e0:	madd	x8, x21, x22, x23
  4033e4:	add	x0, x8, #0x10
  4033e8:	bl	401650 <strlen@plt>
  4033ec:	cmp	x0, #0x8
  4033f0:	b.cs	4036f0 <ferror@plt+0x1d00>  // b.hs, b.nlast
  4033f4:	sub	w8, w26, #0x1
  4033f8:	cmp	w8, #0x4
  4033fc:	b.hi	4036cc <ferror@plt+0x1cdc>  // b.pmore
  403400:	adrp	x11, 408000 <ferror@plt+0x6610>
  403404:	add	x11, x11, #0x7fa
  403408:	adr	x9, 403420 <ferror@plt+0x1a30>
  40340c:	ldrb	w10, [x11, x8]
  403410:	add	x9, x9, x10, lsl #2
  403414:	adrp	x8, 403000 <ferror@plt+0x1610>
  403418:	add	x8, x8, #0xcb8
  40341c:	br	x9
  403420:	adrp	x8, 403000 <ferror@plt+0x1610>
  403424:	adrp	x9, 403000 <ferror@plt+0x1610>
  403428:	cmp	w27, #0x0
  40342c:	add	x8, x8, #0xa94
  403430:	add	x9, x9, #0xa04
  403434:	csel	x8, x9, x8, eq  // eq = none
  403438:	mov	w26, #0x1                   	// #1
  40343c:	b	403578 <ferror@plt+0x1b88>
  403440:	adrp	x8, 403000 <ferror@plt+0x1610>
  403444:	add	x8, x8, #0xe40
  403448:	b	403578 <ferror@plt+0x1b88>
  40344c:	adrp	x8, 403000 <ferror@plt+0x1610>
  403450:	adrp	x9, 403000 <ferror@plt+0x1610>
  403454:	cmp	w27, #0x0
  403458:	add	x8, x8, #0xbf0
  40345c:	add	x9, x9, #0xb24
  403460:	csel	x8, x9, x8, eq  // eq = none
  403464:	mov	w26, #0x2                   	// #2
  403468:	b	403578 <ferror@plt+0x1b88>
  40346c:	adrp	x8, 403000 <ferror@plt+0x1610>
  403470:	add	x8, x8, #0xd7c
  403474:	b	403578 <ferror@plt+0x1b88>
  403478:	add	x19, x28, #0x2
  40347c:	mov	w24, #0x4                   	// #4
  403480:	b	4034f4 <ferror@plt+0x1b04>
  403484:	add	x19, x28, #0x2
  403488:	b	4034f0 <ferror@plt+0x1b00>
  40348c:	sub	w8, w8, #0x30
  403490:	cmp	w8, #0x9
  403494:	b.hi	4034f0 <ferror@plt+0x1b00>  // b.pmore
  403498:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  40349c:	mov	x24, xzr
  4034a0:	add	x19, x28, #0x1
  4034a4:	movk	x10, #0xcccd
  4034a8:	mov	w11, #0xa                   	// #10
  4034ac:	mov	w9, w8
  4034b0:	eor	x8, x9, #0xfffffffffffffffe
  4034b4:	umulh	x8, x8, x10
  4034b8:	cmp	x24, x8, lsr #3
  4034bc:	b.hi	403608 <ferror@plt+0x1c18>  // b.pmore
  4034c0:	ldrb	w8, [x19, #1]!
  4034c4:	madd	x24, x24, x11, x9
  4034c8:	sub	w8, w8, #0x30
  4034cc:	cmp	w8, #0xa
  4034d0:	b.cc	4034ac <ferror@plt+0x1abc>  // b.lo, b.ul, b.last
  4034d4:	cmp	x24, #0x10
  4034d8:	b.hi	403670 <ferror@plt+0x1c80>  // b.pmore
  4034dc:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4034e0:	add	x8, x8, #0x2d4
  4034e4:	ldr	w8, [x8, x24, lsl #2]
  4034e8:	cbnz	w8, 4034f4 <ferror@plt+0x1b04>
  4034ec:	b	403670 <ferror@plt+0x1c80>
  4034f0:	mov	w24, #0x8                   	// #8
  4034f4:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4034f8:	add	x8, x8, #0x2d4
  4034fc:	ldr	w24, [x8, x24, lsl #2]
  403500:	bl	401700 <localeconv@plt>
  403504:	ldr	x0, [x0]
  403508:	ldrb	w8, [x0]
  40350c:	cbz	w8, 403518 <ferror@plt+0x1b28>
  403510:	bl	401650 <strlen@plt>
  403514:	b	40351c <ferror@plt+0x1b2c>
  403518:	mov	w0, #0x1                   	// #1
  40351c:	cmp	w24, #0x8
  403520:	b.eq	403564 <ferror@plt+0x1b74>  // b.none
  403524:	cmp	w24, #0x7
  403528:	b.eq	40354c <ferror@plt+0x1b5c>  // b.none
  40352c:	cmp	w24, #0x6
  403530:	b.ne	4036cc <ferror@plt+0x1cdc>  // b.any
  403534:	adrp	x8, 403000 <ferror@plt+0x1610>
  403538:	add	w24, w0, #0xe
  40353c:	mov	w26, #0x6                   	// #6
  403540:	mov	w27, #0x4                   	// #4
  403544:	add	x8, x8, #0xf04
  403548:	b	403578 <ferror@plt+0x1b88>
  40354c:	adrp	x8, 403000 <ferror@plt+0x1610>
  403550:	add	w24, w0, #0x17
  403554:	mov	w26, #0x7                   	// #7
  403558:	mov	w27, #0x4                   	// #4
  40355c:	add	x8, x8, #0xff0
  403560:	b	403578 <ferror@plt+0x1b88>
  403564:	adrp	x8, 404000 <ferror@plt+0x2610>
  403568:	add	w24, w0, #0x2b
  40356c:	mov	w26, #0x8                   	// #8
  403570:	mov	w27, #0x4                   	// #4
  403574:	add	x8, x8, #0xdc
  403578:	madd	x9, x21, x22, x23
  40357c:	mov	x10, x19
  403580:	stp	w27, w26, [x9]
  403584:	str	x8, [x9, #8]
  403588:	str	w24, [x9, #28]
  40358c:	ldrb	w8, [x10], #1
  403590:	cmp	w8, #0x7a
  403594:	csel	x8, x10, x19, eq  // eq = none
  403598:	cset	w11, eq  // eq = none
  40359c:	cmp	x28, x8
  4035a0:	strb	w11, [x9, #24]
  4035a4:	b.eq	4036d0 <ferror@plt+0x1ce0>  // b.none
  4035a8:	ldr	x9, [x25, #792]
  4035ac:	mov	x28, x8
  4035b0:	add	x21, x9, #0x1
  4035b4:	str	x21, [x25, #792]
  4035b8:	ldrb	w9, [x8]
  4035bc:	cbnz	w9, 403074 <ferror@plt+0x1684>
  4035c0:	mov	w20, #0x1                   	// #1
  4035c4:	b	403640 <ferror@plt+0x1c50>
  4035c8:	adrp	x1, 409000 <ferror@plt+0x7610>
  4035cc:	add	x1, x1, #0xe9d
  4035d0:	mov	w2, #0x5                   	// #5
  4035d4:	mov	x0, xzr
  4035d8:	bl	401980 <dcgettext@plt>
  4035dc:	mov	x21, x0
  4035e0:	ldr	x0, [sp, #8]
  4035e4:	ldrb	w20, [x28]
  4035e8:	bl	4066c4 <ferror@plt+0x4cd4>
  4035ec:	mov	x4, x0
  4035f0:	mov	w0, wzr
  4035f4:	mov	w1, wzr
  4035f8:	mov	x2, x21
  4035fc:	mov	w3, w20
  403600:	bl	401690 <error@plt>
  403604:	b	40363c <ferror@plt+0x1c4c>
  403608:	adrp	x1, 409000 <ferror@plt+0x7610>
  40360c:	add	x1, x1, #0xd9a
  403610:	mov	w2, #0x5                   	// #5
  403614:	mov	x0, xzr
  403618:	bl	401980 <dcgettext@plt>
  40361c:	mov	x20, x0
  403620:	ldr	x0, [sp, #8]
  403624:	bl	4066c4 <ferror@plt+0x4cd4>
  403628:	mov	x3, x0
  40362c:	mov	w0, wzr
  403630:	mov	w1, wzr
  403634:	mov	x2, x20
  403638:	bl	401690 <error@plt>
  40363c:	mov	w20, wzr
  403640:	mov	w0, w20
  403644:	ldp	x20, x19, [sp, #96]
  403648:	ldp	x22, x21, [sp, #80]
  40364c:	ldp	x24, x23, [sp, #64]
  403650:	ldp	x26, x25, [sp, #48]
  403654:	ldp	x28, x27, [sp, #32]
  403658:	ldp	x29, x30, [sp, #16]
  40365c:	add	sp, sp, #0x70
  403660:	ret
  403664:	adrp	x1, 409000 <ferror@plt+0x7610>
  403668:	add	x1, x1, #0xdb1
  40366c:	b	403678 <ferror@plt+0x1c88>
  403670:	adrp	x1, 409000 <ferror@plt+0x7610>
  403674:	add	x1, x1, #0xe4a
  403678:	mov	w2, #0x5                   	// #5
  40367c:	mov	x0, xzr
  403680:	bl	401980 <dcgettext@plt>
  403684:	mov	x20, x0
  403688:	ldr	x0, [sp, #8]
  40368c:	bl	4066c4 <ferror@plt+0x4cd4>
  403690:	mov	x3, x0
  403694:	mov	w0, wzr
  403698:	mov	w1, wzr
  40369c:	mov	x2, x20
  4036a0:	mov	x4, x24
  4036a4:	bl	401690 <error@plt>
  4036a8:	b	40363c <ferror@plt+0x1c4c>
  4036ac:	adrp	x0, 409000 <ferror@plt+0x7610>
  4036b0:	adrp	x1, 409000 <ferror@plt+0x7610>
  4036b4:	adrp	x3, 409000 <ferror@plt+0x7610>
  4036b8:	add	x0, x0, #0xd39
  4036bc:	add	x1, x1, #0xcfd
  4036c0:	add	x3, x3, #0xd47
  4036c4:	mov	w2, #0x286                 	// #646
  4036c8:	bl	4019c0 <__assert_fail@plt>
  4036cc:	bl	401870 <abort@plt>
  4036d0:	adrp	x0, 409000 <ferror@plt+0x7610>
  4036d4:	adrp	x1, 409000 <ferror@plt+0x7610>
  4036d8:	adrp	x3, 409000 <ferror@plt+0x7610>
  4036dc:	add	x0, x0, #0xd2f
  4036e0:	add	x1, x1, #0xcfd
  4036e4:	add	x3, x3, #0xd06
  4036e8:	mov	w2, #0x3e4                 	// #996
  4036ec:	bl	4019c0 <__assert_fail@plt>
  4036f0:	adrp	x0, 409000 <ferror@plt+0x7610>
  4036f4:	adrp	x1, 409000 <ferror@plt+0x7610>
  4036f8:	adrp	x3, 409000 <ferror@plt+0x7610>
  4036fc:	add	x0, x0, #0xe19
  403700:	add	x1, x1, #0xcfd
  403704:	add	x3, x3, #0xd47
  403708:	mov	w2, #0x2e9                 	// #745
  40370c:	bl	4019c0 <__assert_fail@plt>
  403710:	bl	406ed8 <ferror@plt+0x54e8>
  403714:	adrp	x0, 409000 <ferror@plt+0x7610>
  403718:	adrp	x1, 409000 <ferror@plt+0x7610>
  40371c:	adrp	x3, 409000 <ferror@plt+0x7610>
  403720:	add	x0, x0, #0xcf3
  403724:	add	x1, x1, #0xcfd
  403728:	add	x3, x3, #0xd06
  40372c:	mov	w2, #0x3d8                 	// #984
  403730:	bl	4019c0 <__assert_fail@plt>
  403734:	stp	x29, x30, [sp, #-32]!
  403738:	stp	x20, x19, [sp, #16]
  40373c:	ldrb	w8, [x0]
  403740:	mov	x29, sp
  403744:	cbz	w8, 403774 <ferror@plt+0x1d84>
  403748:	mov	x20, x0
  40374c:	mov	x19, x1
  403750:	cmp	w8, #0x2b
  403754:	b.ne	40375c <ferror@plt+0x1d6c>  // b.any
  403758:	add	x20, x20, #0x1
  40375c:	mov	w1, #0x2e                  	// #46
  403760:	mov	x0, x20
  403764:	bl	401940 <strchr@plt>
  403768:	cbz	x0, 40377c <ferror@plt+0x1d8c>
  40376c:	mov	w2, #0xa                   	// #10
  403770:	b	4037a4 <ferror@plt+0x1db4>
  403774:	mov	w0, wzr
  403778:	b	4037c4 <ferror@plt+0x1dd4>
  40377c:	ldrb	w8, [x20]
  403780:	cmp	w8, #0x30
  403784:	b.ne	4037a0 <ferror@plt+0x1db0>  // b.any
  403788:	ldrb	w8, [x20, #1]
  40378c:	orr	w8, w8, #0x20
  403790:	cmp	w8, #0x78
  403794:	b.ne	4037a0 <ferror@plt+0x1db0>  // b.any
  403798:	mov	w2, #0x10                  	// #16
  40379c:	b	4037a4 <ferror@plt+0x1db4>
  4037a0:	mov	w2, #0x8                   	// #8
  4037a4:	adrp	x4, 409000 <ferror@plt+0x7610>
  4037a8:	add	x4, x4, #0xef9
  4037ac:	mov	x0, x20
  4037b0:	mov	x1, xzr
  4037b4:	mov	x3, x19
  4037b8:	bl	4071e8 <ferror@plt+0x57f8>
  4037bc:	cmp	w0, #0x0
  4037c0:	cset	w0, eq  // eq = none
  4037c4:	ldp	x20, x19, [sp, #16]
  4037c8:	ldp	x29, x30, [sp], #32
  4037cc:	ret
  4037d0:	stp	x29, x30, [sp, #-32]!
  4037d4:	stp	x20, x19, [sp, #16]
  4037d8:	mov	x20, x0
  4037dc:	mov	w0, #0x28                  	// #40
  4037e0:	mov	x29, sp
  4037e4:	and	w19, w1, #0xff
  4037e8:	bl	4017e0 <putchar_unlocked@plt>
  4037ec:	mov	w1, #0x29                  	// #41
  4037f0:	mov	x0, x20
  4037f4:	bl	402f28 <ferror@plt+0x1538>
  4037f8:	cbz	w19, 40380c <ferror@plt+0x1e1c>
  4037fc:	mov	w0, w19
  403800:	ldp	x20, x19, [sp, #16]
  403804:	ldp	x29, x30, [sp], #32
  403808:	b	4017e0 <putchar_unlocked@plt>
  40380c:	ldp	x20, x19, [sp, #16]
  403810:	ldp	x29, x30, [sp], #32
  403814:	ret
  403818:	stp	x29, x30, [sp, #-32]!
  40381c:	stp	x20, x19, [sp, #16]
  403820:	mov	w19, w1
  403824:	mov	w1, #0x20                  	// #32
  403828:	mov	x29, sp
  40382c:	mov	x20, x0
  403830:	bl	402f28 <ferror@plt+0x1538>
  403834:	adrp	x8, 41b000 <ferror@plt+0x19610>
  403838:	ldr	x8, [x8, #904]
  40383c:	mov	w1, w19
  403840:	add	x0, x8, x20
  403844:	ldp	x20, x19, [sp, #16]
  403848:	ldp	x29, x30, [sp], #32
  40384c:	b	4037d0 <ferror@plt+0x1de0>
  403850:	stp	x29, x30, [sp, #-96]!
  403854:	stp	x22, x21, [sp, #64]
  403858:	stp	x20, x19, [sp, #80]
  40385c:	adrp	x19, 40a000 <ferror@plt+0x8610>
  403860:	adrp	x21, 409000 <ferror@plt+0x7610>
  403864:	adrp	x22, 40a000 <ferror@plt+0x8610>
  403868:	stp	x28, x27, [sp, #16]
  40386c:	stp	x26, x25, [sp, #32]
  403870:	stp	x24, x23, [sp, #48]
  403874:	adrp	x26, 41b000 <ferror@plt+0x19610>
  403878:	adrp	x27, 41b000 <ferror@plt+0x19610>
  40387c:	add	x19, x19, #0x560
  403880:	adrp	x28, 41b000 <ferror@plt+0x19610>
  403884:	adrp	x24, 41b000 <ferror@plt+0x19610>
  403888:	adrp	x20, 41b000 <ferror@plt+0x19610>
  40388c:	add	x21, x21, #0xede
  403890:	add	x22, x22, #0x1b
  403894:	mov	w25, #0x1                   	// #1
  403898:	mov	x29, sp
  40389c:	ldr	x8, [x26, #888]
  4038a0:	ldr	x23, [x8]
  4038a4:	str	x23, [x27, #928]
  4038a8:	cbz	x23, 403970 <ferror@plt+0x1f80>
  4038ac:	add	x8, x8, #0x8
  4038b0:	mov	x0, x23
  4038b4:	mov	x1, x19
  4038b8:	str	x8, [x26, #888]
  4038bc:	bl	4018d0 <strcmp@plt>
  4038c0:	cbz	w0, 403914 <ferror@plt+0x1f24>
  4038c4:	mov	x0, x23
  4038c8:	mov	x1, x21
  4038cc:	bl	401760 <fopen@plt>
  4038d0:	str	x0, [x24, #896]
  4038d4:	cbnz	x0, 403944 <ferror@plt+0x1f54>
  4038d8:	bl	4019d0 <__errno_location@plt>
  4038dc:	ldr	x2, [x27, #928]
  4038e0:	ldr	w23, [x0]
  4038e4:	mov	w1, #0x3                   	// #3
  4038e8:	mov	w0, wzr
  4038ec:	bl	406580 <ferror@plt+0x4b90>
  4038f0:	mov	x3, x0
  4038f4:	mov	w0, wzr
  4038f8:	mov	w1, w23
  4038fc:	mov	x2, x22
  403900:	bl	401690 <error@plt>
  403904:	ldr	x0, [x24, #896]
  403908:	mov	w25, wzr
  40390c:	cbz	x0, 40389c <ferror@plt+0x1eac>
  403910:	b	403944 <ferror@plt+0x1f54>
  403914:	adrp	x1, 409000 <ferror@plt+0x7610>
  403918:	mov	w2, #0x5                   	// #5
  40391c:	mov	x0, xzr
  403920:	add	x1, x1, #0xabd
  403924:	bl	401980 <dcgettext@plt>
  403928:	mov	x8, x0
  40392c:	ldr	x0, [x28, #664]
  403930:	str	x8, [x27, #928]
  403934:	mov	w8, #0x1                   	// #1
  403938:	strb	w8, [x20, #920]
  40393c:	str	x0, [x24, #896]
  403940:	cbz	x0, 40389c <ferror@plt+0x1eac>
  403944:	adrp	x8, 41b000 <ferror@plt+0x19610>
  403948:	ldrb	w8, [x8, #848]
  40394c:	cmp	w8, #0x1
  403950:	b.ne	403970 <ferror@plt+0x1f80>  // b.any
  403954:	adrp	x8, 41b000 <ferror@plt+0x19610>
  403958:	ldrb	w8, [x8, #832]
  40395c:	tbnz	w8, #0, 403970 <ferror@plt+0x1f80>
  403960:	mov	w2, #0x2                   	// #2
  403964:	mov	x1, xzr
  403968:	mov	x3, xzr
  40396c:	bl	4016d0 <setvbuf@plt>
  403970:	and	w0, w25, #0x1
  403974:	ldp	x20, x19, [sp, #80]
  403978:	ldp	x22, x21, [sp, #64]
  40397c:	ldp	x24, x23, [sp, #48]
  403980:	ldp	x26, x25, [sp, #32]
  403984:	ldp	x28, x27, [sp, #16]
  403988:	ldp	x29, x30, [sp], #96
  40398c:	ret
  403990:	adrp	x8, 41b000 <ferror@plt+0x19610>
  403994:	ldr	x8, [x8, #792]
  403998:	cbz	x8, 4039fc <ferror@plt+0x200c>
  40399c:	adrp	x10, 41b000 <ferror@plt+0x19610>
  4039a0:	ldr	x10, [x10, #808]
  4039a4:	adrp	x12, 408000 <ferror@plt+0x6610>
  4039a8:	mov	x9, xzr
  4039ac:	mov	w0, #0x1                   	// #1
  4039b0:	mov	w11, #0x28                  	// #40
  4039b4:	add	x12, x12, #0x9e0
  4039b8:	madd	x13, x9, x11, x10
  4039bc:	ldr	w13, [x13, #4]
  4039c0:	ldrsw	x14, [x12, x13, lsl #2]
  4039c4:	sxtw	x13, w0
  4039c8:	mov	x15, x13
  4039cc:	mov	x16, x14
  4039d0:	mov	x17, x15
  4039d4:	mov	x15, x16
  4039d8:	udiv	x16, x17, x16
  4039dc:	msub	x16, x16, x15, x17
  4039e0:	cbnz	x16, 4039d0 <ferror@plt+0x1fe0>
  4039e4:	udiv	x14, x14, x15
  4039e8:	add	x9, x9, #0x1
  4039ec:	cmp	x9, x8
  4039f0:	mul	w0, w13, w14
  4039f4:	b.cc	4039b8 <ferror@plt+0x1fc8>  // b.lo, b.ul, b.last
  4039f8:	ret
  4039fc:	mov	w0, #0x1                   	// #1
  403a00:	ret
  403a04:	stp	x29, x30, [sp, #-96]!
  403a08:	cmp	x0, x1
  403a0c:	str	x27, [sp, #16]
  403a10:	stp	x26, x25, [sp, #32]
  403a14:	stp	x24, x23, [sp, #48]
  403a18:	stp	x22, x21, [sp, #64]
  403a1c:	stp	x20, x19, [sp, #80]
  403a20:	mov	x29, sp
  403a24:	b.ls	403a78 <ferror@plt+0x2088>  // b.plast
  403a28:	sxtw	x24, w5
  403a2c:	sub	x8, x0, #0x1
  403a30:	mov	w19, w4
  403a34:	mov	x20, x3
  403a38:	mov	x21, x1
  403a3c:	mov	x22, x0
  403a40:	mov	x23, x2
  403a44:	mul	x25, x8, x24
  403a48:	mov	x26, x0
  403a4c:	ldrsb	w2, [x23], #1
  403a50:	udiv	x27, x25, x22
  403a54:	add	w8, w5, w19
  403a58:	sub	w1, w8, w27
  403a5c:	mov	x0, x20
  403a60:	sub	x26, x26, #0x1
  403a64:	bl	406f1c <ferror@plt+0x552c>
  403a68:	cmp	x26, x21
  403a6c:	sub	x25, x25, x24
  403a70:	mov	w5, w27
  403a74:	b.hi	403a4c <ferror@plt+0x205c>  // b.pmore
  403a78:	ldp	x20, x19, [sp, #80]
  403a7c:	ldp	x22, x21, [sp, #64]
  403a80:	ldp	x24, x23, [sp, #48]
  403a84:	ldp	x26, x25, [sp, #32]
  403a88:	ldr	x27, [sp, #16]
  403a8c:	ldp	x29, x30, [sp], #96
  403a90:	ret
  403a94:	stp	x29, x30, [sp, #-96]!
  403a98:	cmp	x0, x1
  403a9c:	str	x27, [sp, #16]
  403aa0:	stp	x26, x25, [sp, #32]
  403aa4:	stp	x24, x23, [sp, #48]
  403aa8:	stp	x22, x21, [sp, #64]
  403aac:	stp	x20, x19, [sp, #80]
  403ab0:	mov	x29, sp
  403ab4:	b.ls	403b08 <ferror@plt+0x2118>  // b.plast
  403ab8:	sxtw	x24, w5
  403abc:	sub	x8, x0, #0x1
  403ac0:	mov	w19, w4
  403ac4:	mov	x20, x3
  403ac8:	mov	x21, x1
  403acc:	mov	x22, x0
  403ad0:	mov	x23, x2
  403ad4:	mul	x25, x8, x24
  403ad8:	mov	x26, x0
  403adc:	ldrb	w2, [x23], #1
  403ae0:	udiv	x27, x25, x22
  403ae4:	add	w8, w5, w19
  403ae8:	sub	w1, w8, w27
  403aec:	mov	x0, x20
  403af0:	sub	x26, x26, #0x1
  403af4:	bl	406f1c <ferror@plt+0x552c>
  403af8:	cmp	x26, x21
  403afc:	sub	x25, x25, x24
  403b00:	mov	w5, w27
  403b04:	b.hi	403adc <ferror@plt+0x20ec>  // b.pmore
  403b08:	ldp	x20, x19, [sp, #80]
  403b0c:	ldp	x22, x21, [sp, #64]
  403b10:	ldp	x24, x23, [sp, #48]
  403b14:	ldp	x26, x25, [sp, #32]
  403b18:	ldr	x27, [sp, #16]
  403b1c:	ldp	x29, x30, [sp], #96
  403b20:	ret
  403b24:	sub	sp, sp, #0x70
  403b28:	cmp	x0, x1
  403b2c:	stp	x29, x30, [sp, #16]
  403b30:	stp	x28, x27, [sp, #32]
  403b34:	stp	x26, x25, [sp, #48]
  403b38:	stp	x24, x23, [sp, #64]
  403b3c:	stp	x22, x21, [sp, #80]
  403b40:	stp	x20, x19, [sp, #96]
  403b44:	add	x29, sp, #0x10
  403b48:	b.ls	403bd0 <ferror@plt+0x21e0>  // b.plast
  403b4c:	mov	w24, w5
  403b50:	sxtw	x25, w24
  403b54:	sub	x8, x0, #0x1
  403b58:	mov	w19, w4
  403b5c:	mov	x20, x3
  403b60:	mov	x21, x1
  403b64:	mov	x22, x0
  403b68:	mov	x23, x2
  403b6c:	mul	x26, x8, x25
  403b70:	adrp	x27, 41b000 <ferror@plt+0x19610>
  403b74:	mov	x28, x0
  403b78:	ldrb	w9, [x27, #874]
  403b7c:	mov	w8, w24
  403b80:	add	w8, w24, w19
  403b84:	udiv	x24, x26, x22
  403b88:	sub	x28, x28, #0x1
  403b8c:	cmp	w9, #0x1
  403b90:	sub	w1, w8, w24
  403b94:	b.ne	403bb0 <ferror@plt+0x21c0>  // b.any
  403b98:	ldrb	w8, [x23, #1]
  403b9c:	strb	w8, [sp, #8]
  403ba0:	ldrb	w8, [x23]
  403ba4:	strb	w8, [sp, #9]
  403ba8:	ldrh	w8, [sp, #8]
  403bac:	b	403bb4 <ferror@plt+0x21c4>
  403bb0:	ldrh	w8, [x23]
  403bb4:	sxth	w2, w8
  403bb8:	mov	x0, x20
  403bbc:	add	x23, x23, #0x2
  403bc0:	bl	406f1c <ferror@plt+0x552c>
  403bc4:	cmp	x28, x21
  403bc8:	sub	x26, x26, x25
  403bcc:	b.hi	403b78 <ferror@plt+0x2188>  // b.pmore
  403bd0:	ldp	x20, x19, [sp, #96]
  403bd4:	ldp	x22, x21, [sp, #80]
  403bd8:	ldp	x24, x23, [sp, #64]
  403bdc:	ldp	x26, x25, [sp, #48]
  403be0:	ldp	x28, x27, [sp, #32]
  403be4:	ldp	x29, x30, [sp, #16]
  403be8:	add	sp, sp, #0x70
  403bec:	ret
  403bf0:	sub	sp, sp, #0x70
  403bf4:	cmp	x0, x1
  403bf8:	stp	x29, x30, [sp, #16]
  403bfc:	stp	x28, x27, [sp, #32]
  403c00:	stp	x26, x25, [sp, #48]
  403c04:	stp	x24, x23, [sp, #64]
  403c08:	stp	x22, x21, [sp, #80]
  403c0c:	stp	x20, x19, [sp, #96]
  403c10:	add	x29, sp, #0x10
  403c14:	b.ls	403c98 <ferror@plt+0x22a8>  // b.plast
  403c18:	mov	w24, w5
  403c1c:	sxtw	x25, w24
  403c20:	sub	x8, x0, #0x1
  403c24:	mov	w19, w4
  403c28:	mov	x20, x3
  403c2c:	mov	x21, x1
  403c30:	mov	x22, x0
  403c34:	mov	x23, x2
  403c38:	mul	x26, x8, x25
  403c3c:	adrp	x27, 41b000 <ferror@plt+0x19610>
  403c40:	mov	x28, x0
  403c44:	ldrb	w9, [x27, #874]
  403c48:	mov	w8, w24
  403c4c:	add	w8, w24, w19
  403c50:	udiv	x24, x26, x22
  403c54:	sub	x28, x28, #0x1
  403c58:	cmp	w9, #0x1
  403c5c:	sub	w1, w8, w24
  403c60:	b.ne	403c7c <ferror@plt+0x228c>  // b.any
  403c64:	ldrb	w8, [x23, #1]
  403c68:	strb	w8, [sp, #8]
  403c6c:	ldrb	w8, [x23]
  403c70:	strb	w8, [sp, #9]
  403c74:	ldrh	w2, [sp, #8]
  403c78:	b	403c80 <ferror@plt+0x2290>
  403c7c:	ldrh	w2, [x23]
  403c80:	mov	x0, x20
  403c84:	add	x23, x23, #0x2
  403c88:	bl	406f1c <ferror@plt+0x552c>
  403c8c:	cmp	x28, x21
  403c90:	sub	x26, x26, x25
  403c94:	b.hi	403c44 <ferror@plt+0x2254>  // b.pmore
  403c98:	ldp	x20, x19, [sp, #96]
  403c9c:	ldp	x22, x21, [sp, #80]
  403ca0:	ldp	x24, x23, [sp, #64]
  403ca4:	ldp	x26, x25, [sp, #48]
  403ca8:	ldp	x28, x27, [sp, #32]
  403cac:	ldp	x29, x30, [sp, #16]
  403cb0:	add	sp, sp, #0x70
  403cb4:	ret
  403cb8:	stp	x29, x30, [sp, #-96]!
  403cbc:	cmp	x0, x1
  403cc0:	str	x27, [sp, #16]
  403cc4:	stp	x26, x25, [sp, #32]
  403cc8:	stp	x24, x23, [sp, #48]
  403ccc:	stp	x22, x21, [sp, #64]
  403cd0:	stp	x20, x19, [sp, #80]
  403cd4:	mov	x29, sp
  403cd8:	b.ls	403d60 <ferror@plt+0x2370>  // b.plast
  403cdc:	mov	w24, w5
  403ce0:	mov	w19, w4
  403ce4:	mov	x20, x3
  403ce8:	mov	x21, x1
  403cec:	mov	x22, x0
  403cf0:	mov	x23, x2
  403cf4:	sxtw	x25, w24
  403cf8:	adrp	x26, 41b000 <ferror@plt+0x19610>
  403cfc:	mov	x27, x0
  403d00:	ldrb	w9, [x26, #874]
  403d04:	sub	x27, x27, #0x1
  403d08:	mov	w8, w24
  403d0c:	mul	x10, x27, x25
  403d10:	add	w8, w24, w19
  403d14:	udiv	x24, x10, x22
  403d18:	cmp	w9, #0x1
  403d1c:	sub	w1, w8, w24
  403d20:	b.ne	403d48 <ferror@plt+0x2358>  // b.any
  403d24:	add	x8, x29, #0x18
  403d28:	mov	w9, #0x3                   	// #3
  403d2c:	ldrb	w10, [x23, x9]
  403d30:	sub	x9, x9, #0x1
  403d34:	cmn	x9, #0x1
  403d38:	strb	w10, [x8], #1
  403d3c:	b.ne	403d2c <ferror@plt+0x233c>  // b.any
  403d40:	ldr	w2, [x29, #24]
  403d44:	b	403d4c <ferror@plt+0x235c>
  403d48:	ldr	w2, [x23]
  403d4c:	mov	x0, x20
  403d50:	add	x23, x23, #0x4
  403d54:	bl	406f1c <ferror@plt+0x552c>
  403d58:	cmp	x27, x21
  403d5c:	b.hi	403d00 <ferror@plt+0x2310>  // b.pmore
  403d60:	ldp	x20, x19, [sp, #80]
  403d64:	ldp	x22, x21, [sp, #64]
  403d68:	ldp	x24, x23, [sp, #48]
  403d6c:	ldp	x26, x25, [sp, #32]
  403d70:	ldr	x27, [sp, #16]
  403d74:	ldp	x29, x30, [sp], #96
  403d78:	ret
  403d7c:	stp	x29, x30, [sp, #-96]!
  403d80:	cmp	x0, x1
  403d84:	str	x27, [sp, #16]
  403d88:	stp	x26, x25, [sp, #32]
  403d8c:	stp	x24, x23, [sp, #48]
  403d90:	stp	x22, x21, [sp, #64]
  403d94:	stp	x20, x19, [sp, #80]
  403d98:	mov	x29, sp
  403d9c:	b.ls	403e24 <ferror@plt+0x2434>  // b.plast
  403da0:	mov	w24, w5
  403da4:	mov	w19, w4
  403da8:	mov	x20, x3
  403dac:	mov	x21, x1
  403db0:	mov	x22, x0
  403db4:	mov	x23, x2
  403db8:	sxtw	x25, w24
  403dbc:	adrp	x26, 41b000 <ferror@plt+0x19610>
  403dc0:	mov	x27, x0
  403dc4:	ldrb	w9, [x26, #874]
  403dc8:	sub	x27, x27, #0x1
  403dcc:	mov	w8, w24
  403dd0:	mul	x10, x27, x25
  403dd4:	add	w8, w24, w19
  403dd8:	udiv	x24, x10, x22
  403ddc:	cmp	w9, #0x1
  403de0:	sub	w1, w8, w24
  403de4:	b.ne	403e0c <ferror@plt+0x241c>  // b.any
  403de8:	add	x8, x29, #0x18
  403dec:	mov	w9, #0x7                   	// #7
  403df0:	ldrb	w10, [x23, x9]
  403df4:	sub	x9, x9, #0x1
  403df8:	cmn	x9, #0x1
  403dfc:	strb	w10, [x8], #1
  403e00:	b.ne	403df0 <ferror@plt+0x2400>  // b.any
  403e04:	ldr	x2, [x29, #24]
  403e08:	b	403e10 <ferror@plt+0x2420>
  403e0c:	ldr	x2, [x23]
  403e10:	mov	x0, x20
  403e14:	add	x23, x23, #0x8
  403e18:	bl	406f1c <ferror@plt+0x552c>
  403e1c:	cmp	x27, x21
  403e20:	b.hi	403dc4 <ferror@plt+0x23d4>  // b.pmore
  403e24:	ldp	x20, x19, [sp, #80]
  403e28:	ldp	x22, x21, [sp, #64]
  403e2c:	ldp	x24, x23, [sp, #48]
  403e30:	ldp	x26, x25, [sp, #32]
  403e34:	ldr	x27, [sp, #16]
  403e38:	ldp	x29, x30, [sp], #96
  403e3c:	ret
  403e40:	stp	x29, x30, [sp, #-96]!
  403e44:	cmp	x0, x1
  403e48:	str	x27, [sp, #16]
  403e4c:	stp	x26, x25, [sp, #32]
  403e50:	stp	x24, x23, [sp, #48]
  403e54:	stp	x22, x21, [sp, #64]
  403e58:	stp	x20, x19, [sp, #80]
  403e5c:	mov	x29, sp
  403e60:	b.ls	403ee8 <ferror@plt+0x24f8>  // b.plast
  403e64:	mov	w24, w5
  403e68:	mov	w19, w4
  403e6c:	mov	x20, x3
  403e70:	mov	x21, x1
  403e74:	mov	x22, x0
  403e78:	mov	x23, x2
  403e7c:	sxtw	x25, w24
  403e80:	adrp	x26, 41b000 <ferror@plt+0x19610>
  403e84:	mov	x27, x0
  403e88:	ldrb	w9, [x26, #874]
  403e8c:	sub	x27, x27, #0x1
  403e90:	mov	w8, w24
  403e94:	mul	x10, x27, x25
  403e98:	add	w8, w24, w19
  403e9c:	udiv	x24, x10, x22
  403ea0:	cmp	w9, #0x1
  403ea4:	sub	w1, w8, w24
  403ea8:	b.ne	403ed0 <ferror@plt+0x24e0>  // b.any
  403eac:	add	x8, x29, #0x18
  403eb0:	mov	w9, #0x7                   	// #7
  403eb4:	ldrb	w10, [x23, x9]
  403eb8:	sub	x9, x9, #0x1
  403ebc:	cmn	x9, #0x1
  403ec0:	strb	w10, [x8], #1
  403ec4:	b.ne	403eb4 <ferror@plt+0x24c4>  // b.any
  403ec8:	ldr	x2, [x29, #24]
  403ecc:	b	403ed4 <ferror@plt+0x24e4>
  403ed0:	ldr	x2, [x23]
  403ed4:	mov	x0, x20
  403ed8:	add	x23, x23, #0x8
  403edc:	bl	406f1c <ferror@plt+0x552c>
  403ee0:	cmp	x27, x21
  403ee4:	b.hi	403e88 <ferror@plt+0x2498>  // b.pmore
  403ee8:	ldp	x20, x19, [sp, #80]
  403eec:	ldp	x22, x21, [sp, #64]
  403ef0:	ldp	x24, x23, [sp, #48]
  403ef4:	ldp	x26, x25, [sp, #32]
  403ef8:	ldr	x27, [sp, #16]
  403efc:	ldp	x29, x30, [sp], #96
  403f00:	ret
  403f04:	sub	sp, sp, #0x80
  403f08:	cmp	x0, x1
  403f0c:	stp	x29, x30, [sp, #32]
  403f10:	stp	x28, x27, [sp, #48]
  403f14:	stp	x26, x25, [sp, #64]
  403f18:	stp	x24, x23, [sp, #80]
  403f1c:	stp	x22, x21, [sp, #96]
  403f20:	stp	x20, x19, [sp, #112]
  403f24:	add	x29, sp, #0x20
  403f28:	b.ls	403fd0 <ferror@plt+0x25e0>  // b.plast
  403f2c:	mov	w23, w5
  403f30:	adrp	x24, 409000 <ferror@plt+0x7610>
  403f34:	mov	w19, w4
  403f38:	mov	x20, x1
  403f3c:	mov	x21, x0
  403f40:	mov	x22, x2
  403f44:	sxtw	x26, w23
  403f48:	adrp	x27, 41b000 <ferror@plt+0x19610>
  403f4c:	add	x24, x24, #0xec6
  403f50:	mov	x28, x0
  403f54:	ldrb	w9, [x27, #874]
  403f58:	sub	x28, x28, #0x1
  403f5c:	mov	w8, w23
  403f60:	mul	x10, x28, x26
  403f64:	add	w8, w23, w19
  403f68:	udiv	x23, x10, x21
  403f6c:	cmp	w9, #0x1
  403f70:	sub	w25, w8, w23
  403f74:	b.ne	403f9c <ferror@plt+0x25ac>  // b.any
  403f78:	mov	x8, sp
  403f7c:	mov	w9, #0x3                   	// #3
  403f80:	ldrb	w10, [x22, x9]
  403f84:	sub	x9, x9, #0x1
  403f88:	cmn	x9, #0x1
  403f8c:	strb	w10, [x8], #1
  403f90:	b.ne	403f80 <ferror@plt+0x2590>  // b.any
  403f94:	ldr	s0, [sp]
  403f98:	b	403fa0 <ferror@plt+0x25b0>
  403f9c:	ldr	s0, [x22]
  403fa0:	mov	x0, sp
  403fa4:	mov	w1, #0x1f                  	// #31
  403fa8:	mov	w2, wzr
  403fac:	mov	w3, wzr
  403fb0:	add	x22, x22, #0x4
  403fb4:	bl	404e68 <ferror@plt+0x3478>
  403fb8:	mov	x2, sp
  403fbc:	mov	x0, x24
  403fc0:	mov	w1, w25
  403fc4:	bl	406f1c <ferror@plt+0x552c>
  403fc8:	cmp	x28, x20
  403fcc:	b.hi	403f54 <ferror@plt+0x2564>  // b.pmore
  403fd0:	ldp	x20, x19, [sp, #112]
  403fd4:	ldp	x22, x21, [sp, #96]
  403fd8:	ldp	x24, x23, [sp, #80]
  403fdc:	ldp	x26, x25, [sp, #64]
  403fe0:	ldp	x28, x27, [sp, #48]
  403fe4:	ldp	x29, x30, [sp, #32]
  403fe8:	add	sp, sp, #0x80
  403fec:	ret
  403ff0:	sub	sp, sp, #0x90
  403ff4:	cmp	x0, x1
  403ff8:	stp	x29, x30, [sp, #48]
  403ffc:	stp	x28, x27, [sp, #64]
  404000:	stp	x26, x25, [sp, #80]
  404004:	stp	x24, x23, [sp, #96]
  404008:	stp	x22, x21, [sp, #112]
  40400c:	stp	x20, x19, [sp, #128]
  404010:	add	x29, sp, #0x30
  404014:	b.ls	4040bc <ferror@plt+0x26cc>  // b.plast
  404018:	mov	w23, w5
  40401c:	adrp	x24, 409000 <ferror@plt+0x7610>
  404020:	mov	w19, w4
  404024:	mov	x20, x1
  404028:	mov	x21, x0
  40402c:	mov	x22, x2
  404030:	sxtw	x26, w23
  404034:	adrp	x27, 41b000 <ferror@plt+0x19610>
  404038:	add	x24, x24, #0xec6
  40403c:	mov	x28, x0
  404040:	ldrb	w9, [x27, #874]
  404044:	sub	x28, x28, #0x1
  404048:	mov	w8, w23
  40404c:	mul	x10, x28, x26
  404050:	add	w8, w23, w19
  404054:	udiv	x23, x10, x21
  404058:	cmp	w9, #0x1
  40405c:	sub	w25, w8, w23
  404060:	b.ne	404088 <ferror@plt+0x2698>  // b.any
  404064:	add	x8, sp, #0x8
  404068:	mov	w9, #0x7                   	// #7
  40406c:	ldrb	w10, [x22, x9]
  404070:	sub	x9, x9, #0x1
  404074:	cmn	x9, #0x1
  404078:	strb	w10, [x8], #1
  40407c:	b.ne	40406c <ferror@plt+0x267c>  // b.any
  404080:	ldr	d0, [sp, #8]
  404084:	b	40408c <ferror@plt+0x269c>
  404088:	ldr	d0, [x22]
  40408c:	add	x0, sp, #0x8
  404090:	mov	w1, #0x28                  	// #40
  404094:	mov	w2, wzr
  404098:	mov	w3, wzr
  40409c:	add	x22, x22, #0x8
  4040a0:	bl	404d0c <ferror@plt+0x331c>
  4040a4:	add	x2, sp, #0x8
  4040a8:	mov	x0, x24
  4040ac:	mov	w1, w25
  4040b0:	bl	406f1c <ferror@plt+0x552c>
  4040b4:	cmp	x28, x20
  4040b8:	b.hi	404040 <ferror@plt+0x2650>  // b.pmore
  4040bc:	ldp	x20, x19, [sp, #128]
  4040c0:	ldp	x22, x21, [sp, #112]
  4040c4:	ldp	x24, x23, [sp, #96]
  4040c8:	ldp	x26, x25, [sp, #80]
  4040cc:	ldp	x28, x27, [sp, #64]
  4040d0:	ldp	x29, x30, [sp, #48]
  4040d4:	add	sp, sp, #0x90
  4040d8:	ret
  4040dc:	sub	sp, sp, #0xa0
  4040e0:	cmp	x0, x1
  4040e4:	stp	x29, x30, [sp, #64]
  4040e8:	stp	x28, x27, [sp, #80]
  4040ec:	stp	x26, x25, [sp, #96]
  4040f0:	stp	x24, x23, [sp, #112]
  4040f4:	stp	x22, x21, [sp, #128]
  4040f8:	stp	x20, x19, [sp, #144]
  4040fc:	add	x29, sp, #0x40
  404100:	b.ls	4041a8 <ferror@plt+0x27b8>  // b.plast
  404104:	mov	w23, w5
  404108:	adrp	x24, 409000 <ferror@plt+0x7610>
  40410c:	mov	w19, w4
  404110:	mov	x20, x1
  404114:	mov	x21, x0
  404118:	mov	x22, x2
  40411c:	sxtw	x26, w23
  404120:	adrp	x27, 41b000 <ferror@plt+0x19610>
  404124:	add	x24, x24, #0xec6
  404128:	mov	x28, x0
  40412c:	ldrb	w9, [x27, #874]
  404130:	sub	x28, x28, #0x1
  404134:	mov	w8, w23
  404138:	mul	x10, x28, x26
  40413c:	add	w8, w23, w19
  404140:	udiv	x23, x10, x21
  404144:	cmp	w9, #0x1
  404148:	sub	w25, w8, w23
  40414c:	b.ne	404174 <ferror@plt+0x2784>  // b.any
  404150:	mov	x8, sp
  404154:	mov	w9, #0xf                   	// #15
  404158:	ldrb	w10, [x22, x9]
  40415c:	sub	x9, x9, #0x1
  404160:	cmn	x9, #0x1
  404164:	strb	w10, [x8], #1
  404168:	b.ne	404158 <ferror@plt+0x2768>  // b.any
  40416c:	ldr	q0, [sp]
  404170:	b	404178 <ferror@plt+0x2788>
  404174:	ldr	q0, [x22]
  404178:	mov	x0, sp
  40417c:	mov	w1, #0x3c                  	// #60
  404180:	mov	w2, wzr
  404184:	mov	w3, wzr
  404188:	add	x22, x22, #0x10
  40418c:	bl	404fc8 <ferror@plt+0x35d8>
  404190:	mov	x2, sp
  404194:	mov	x0, x24
  404198:	mov	w1, w25
  40419c:	bl	406f1c <ferror@plt+0x552c>
  4041a0:	cmp	x28, x20
  4041a4:	b.hi	40412c <ferror@plt+0x273c>  // b.pmore
  4041a8:	ldp	x20, x19, [sp, #144]
  4041ac:	ldp	x22, x21, [sp, #128]
  4041b0:	ldp	x24, x23, [sp, #112]
  4041b4:	ldp	x26, x25, [sp, #96]
  4041b8:	ldp	x28, x27, [sp, #80]
  4041bc:	ldp	x29, x30, [sp, #64]
  4041c0:	add	sp, sp, #0xa0
  4041c4:	ret
  4041c8:	sub	sp, sp, #0x70
  4041cc:	cmp	x0, x1
  4041d0:	stp	x29, x30, [sp, #16]
  4041d4:	stp	x28, x27, [sp, #32]
  4041d8:	stp	x26, x25, [sp, #48]
  4041dc:	stp	x24, x23, [sp, #64]
  4041e0:	stp	x22, x21, [sp, #80]
  4041e4:	stp	x20, x19, [sp, #96]
  4041e8:	add	x29, sp, #0x10
  4041ec:	b.ls	404284 <ferror@plt+0x2894>  // b.plast
  4041f0:	mov	w22, w5
  4041f4:	sxtw	x25, w22
  4041f8:	sub	x8, x0, #0x1
  4041fc:	adrp	x26, 409000 <ferror@plt+0x7610>
  404200:	adrp	x24, 409000 <ferror@plt+0x7610>
  404204:	mov	w19, w4
  404208:	mov	x20, x1
  40420c:	mov	x28, x0
  404210:	mov	x23, x2
  404214:	add	x26, x26, #0xeca
  404218:	add	x24, x24, #0xec6
  40421c:	mul	x27, x8, x25
  404220:	mov	x21, x0
  404224:	ldrb	w9, [x23], #1
  404228:	mov	w8, w22
  40422c:	sub	x21, x21, #0x1
  404230:	udiv	x22, x27, x28
  404234:	and	x9, x9, #0x7f
  404238:	cmp	w9, #0x7f
  40423c:	mov	x2, x26
  404240:	b.eq	404268 <ferror@plt+0x2878>  // b.none
  404244:	cmp	w9, #0x20
  404248:	b.hi	40425c <ferror@plt+0x286c>  // b.pmore
  40424c:	adrp	x10, 408000 <ferror@plt+0x6610>
  404250:	add	x10, x10, #0xb88
  404254:	add	x2, x10, x9, lsl #2
  404258:	b	404268 <ferror@plt+0x2878>
  40425c:	sub	x2, x29, #0x4
  404260:	sturb	w9, [x29, #-4]
  404264:	sturb	wzr, [x29, #-3]
  404268:	add	w8, w8, w19
  40426c:	sub	w1, w8, w22
  404270:	mov	x0, x24
  404274:	bl	406f1c <ferror@plt+0x552c>
  404278:	cmp	x21, x20
  40427c:	sub	x27, x27, x25
  404280:	b.hi	404224 <ferror@plt+0x2834>  // b.pmore
  404284:	ldp	x20, x19, [sp, #96]
  404288:	ldp	x22, x21, [sp, #80]
  40428c:	ldp	x24, x23, [sp, #64]
  404290:	ldp	x26, x25, [sp, #48]
  404294:	ldp	x28, x27, [sp, #32]
  404298:	ldp	x29, x30, [sp, #16]
  40429c:	add	sp, sp, #0x70
  4042a0:	ret
  4042a4:	sub	sp, sp, #0x70
  4042a8:	cmp	x0, x1
  4042ac:	stp	x29, x30, [sp, #16]
  4042b0:	stp	x28, x27, [sp, #32]
  4042b4:	stp	x26, x25, [sp, #48]
  4042b8:	stp	x24, x23, [sp, #64]
  4042bc:	stp	x22, x21, [sp, #80]
  4042c0:	stp	x20, x19, [sp, #96]
  4042c4:	add	x29, sp, #0x10
  4042c8:	str	w4, [sp, #8]
  4042cc:	b.ls	40438c <ferror@plt+0x299c>  // b.plast
  4042d0:	mov	w23, w5
  4042d4:	sxtw	x27, w23
  4042d8:	sub	x8, x0, #0x1
  4042dc:	mov	x20, x1
  4042e0:	mov	x24, x0
  4042e4:	mov	x22, x2
  4042e8:	mul	x28, x8, x27
  4042ec:	mov	x21, x0
  4042f0:	ldrb	w26, [x22], #1
  4042f4:	sub	x21, x21, #0x1
  4042f8:	udiv	x19, x28, x24
  4042fc:	cmp	w26, #0xe
  404300:	b.cs	404310 <ferror@plt+0x2920>  // b.hs, b.nlast
  404304:	mov	w8, #0x3f81                	// #16257
  404308:	lsr	w8, w8, w26
  40430c:	tbnz	w8, #0, 404350 <ferror@plt+0x2960>
  404310:	sub	x25, x29, #0x4
  404314:	bl	4018e0 <__ctype_b_loc@plt>
  404318:	ldr	x8, [x0]
  40431c:	adrp	x9, 409000 <ferror@plt+0x7610>
  404320:	add	x9, x9, #0xee9
  404324:	sub	x0, x29, #0x4
  404328:	ldrh	w8, [x8, x26, lsl #1]
  40432c:	mov	w1, #0x1                   	// #1
  404330:	mov	w2, #0x4                   	// #4
  404334:	mov	w4, w26
  404338:	tst	w8, #0x4000
  40433c:	adrp	x8, 409000 <ferror@plt+0x7610>
  404340:	add	x8, x8, #0xee6
  404344:	csel	x3, x9, x8, eq  // eq = none
  404348:	bl	401670 <__sprintf_chk@plt>
  40434c:	b	404360 <ferror@plt+0x2970>
  404350:	adrp	x9, 408000 <ferror@plt+0x6610>
  404354:	sxtb	x8, w26
  404358:	add	x9, x9, #0xc10
  40435c:	ldr	x25, [x9, x8, lsl #3]
  404360:	ldr	w8, [sp, #8]
  404364:	adrp	x0, 409000 <ferror@plt+0x7610>
  404368:	add	x0, x0, #0xec6
  40436c:	mov	x2, x25
  404370:	add	w8, w23, w8
  404374:	sub	w1, w8, w19
  404378:	bl	406f1c <ferror@plt+0x552c>
  40437c:	cmp	x21, x20
  404380:	sub	x28, x28, x27
  404384:	mov	w23, w19
  404388:	b.hi	4042f0 <ferror@plt+0x2900>  // b.pmore
  40438c:	ldp	x20, x19, [sp, #96]
  404390:	ldp	x22, x21, [sp, #80]
  404394:	ldp	x24, x23, [sp, #64]
  404398:	ldp	x26, x25, [sp, #48]
  40439c:	ldp	x28, x27, [sp, #32]
  4043a0:	ldp	x29, x30, [sp, #16]
  4043a4:	add	sp, sp, #0x70
  4043a8:	ret
  4043ac:	stp	x29, x30, [sp, #-48]!
  4043b0:	str	x21, [sp, #16]
  4043b4:	adrp	x21, 41b000 <ferror@plt+0x19610>
  4043b8:	ldr	x8, [x21, #896]
  4043bc:	stp	x20, x19, [sp, #32]
  4043c0:	mov	x29, sp
  4043c4:	cbz	x8, 404440 <ferror@plt+0x2a50>
  4043c8:	mov	w19, w0
  4043cc:	mov	x0, x8
  4043d0:	bl	4016b0 <ferror_unlocked@plt>
  4043d4:	cbz	w0, 404448 <ferror@plt+0x2a58>
  4043d8:	adrp	x1, 409000 <ferror@plt+0x7610>
  4043dc:	add	x1, x1, #0xf23
  4043e0:	mov	w2, #0x5                   	// #5
  4043e4:	mov	x0, xzr
  4043e8:	bl	401980 <dcgettext@plt>
  4043ec:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4043f0:	ldr	x2, [x8, #928]
  4043f4:	mov	x20, x0
  4043f8:	mov	w1, #0x3                   	// #3
  4043fc:	mov	w0, wzr
  404400:	bl	406580 <ferror@plt+0x4b90>
  404404:	mov	x3, x0
  404408:	mov	w0, wzr
  40440c:	mov	w1, w19
  404410:	mov	x2, x20
  404414:	bl	401690 <error@plt>
  404418:	adrp	x8, 41b000 <ferror@plt+0x19610>
  40441c:	ldr	x8, [x8, #888]
  404420:	adrp	x1, 40a000 <ferror@plt+0x8610>
  404424:	add	x1, x1, #0x560
  404428:	ldur	x0, [x8, #-8]
  40442c:	bl	4018d0 <strcmp@plt>
  404430:	cbz	w0, 4044a4 <ferror@plt+0x2ab4>
  404434:	ldr	x0, [x21, #896]
  404438:	bl	407600 <ferror@plt+0x5c10>
  40443c:	b	4044a4 <ferror@plt+0x2ab4>
  404440:	mov	w19, #0x1                   	// #1
  404444:	b	4044b4 <ferror@plt+0x2ac4>
  404448:	adrp	x8, 41b000 <ferror@plt+0x19610>
  40444c:	ldr	x8, [x8, #888]
  404450:	adrp	x1, 40a000 <ferror@plt+0x8610>
  404454:	add	x1, x1, #0x560
  404458:	ldur	x0, [x8, #-8]
  40445c:	bl	4018d0 <strcmp@plt>
  404460:	cbz	w0, 4044ac <ferror@plt+0x2abc>
  404464:	ldr	x0, [x21, #896]
  404468:	bl	407600 <ferror@plt+0x5c10>
  40446c:	cbz	w0, 4044ac <ferror@plt+0x2abc>
  404470:	bl	4019d0 <__errno_location@plt>
  404474:	adrp	x8, 41b000 <ferror@plt+0x19610>
  404478:	ldr	x2, [x8, #928]
  40447c:	ldr	w19, [x0]
  404480:	mov	w1, #0x3                   	// #3
  404484:	mov	w0, wzr
  404488:	bl	406580 <ferror@plt+0x4b90>
  40448c:	adrp	x2, 40a000 <ferror@plt+0x8610>
  404490:	mov	x3, x0
  404494:	add	x2, x2, #0x1b
  404498:	mov	w0, wzr
  40449c:	mov	w1, w19
  4044a0:	bl	401690 <error@plt>
  4044a4:	mov	w19, wzr
  4044a8:	b	4044b0 <ferror@plt+0x2ac0>
  4044ac:	mov	w19, #0x1                   	// #1
  4044b0:	str	xzr, [x21, #896]
  4044b4:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4044b8:	ldr	x0, [x8, #656]
  4044bc:	bl	4016b0 <ferror_unlocked@plt>
  4044c0:	cbz	w0, 4044ec <ferror@plt+0x2afc>
  4044c4:	adrp	x1, 409000 <ferror@plt+0x7610>
  4044c8:	add	x1, x1, #0xf32
  4044cc:	mov	w2, #0x5                   	// #5
  4044d0:	mov	x0, xzr
  4044d4:	bl	401980 <dcgettext@plt>
  4044d8:	mov	x2, x0
  4044dc:	mov	w0, wzr
  4044e0:	mov	w1, wzr
  4044e4:	bl	401690 <error@plt>
  4044e8:	mov	w19, wzr
  4044ec:	mov	w0, w19
  4044f0:	ldp	x20, x19, [sp, #32]
  4044f4:	ldr	x21, [sp, #16]
  4044f8:	ldp	x29, x30, [sp], #48
  4044fc:	ret
  404500:	stp	x29, x30, [sp, #-48]!
  404504:	mov	w8, #0xffffffff            	// #-1
  404508:	stp	x20, x19, [sp, #32]
  40450c:	str	w8, [x0]
  404510:	adrp	x20, 41b000 <ferror@plt+0x19610>
  404514:	ldr	x8, [x20, #896]
  404518:	str	x21, [sp, #16]
  40451c:	mov	x29, sp
  404520:	cbz	x8, 404564 <ferror@plt+0x2b74>
  404524:	mov	x19, x0
  404528:	mov	w21, #0x1                   	// #1
  40452c:	mov	x0, x8
  404530:	bl	4017b0 <fgetc@plt>
  404534:	cmn	w0, #0x1
  404538:	str	w0, [x19]
  40453c:	b.ne	404568 <ferror@plt+0x2b78>  // b.any
  404540:	bl	4019d0 <__errno_location@plt>
  404544:	ldr	w0, [x0]
  404548:	bl	4043ac <ferror@plt+0x29bc>
  40454c:	and	w21, w21, w0
  404550:	bl	403850 <ferror@plt+0x1e60>
  404554:	ldr	x8, [x20, #896]
  404558:	and	w21, w21, w0
  40455c:	cbnz	x8, 40452c <ferror@plt+0x2b3c>
  404560:	b	404568 <ferror@plt+0x2b78>
  404564:	mov	w21, #0x1                   	// #1
  404568:	and	w0, w21, #0x1
  40456c:	ldp	x20, x19, [sp, #32]
  404570:	ldr	x21, [sp, #16]
  404574:	ldp	x29, x30, [sp], #48
  404578:	ret
  40457c:	stp	x29, x30, [sp, #-80]!
  404580:	adrp	x8, 41b000 <ferror@plt+0x19610>
  404584:	ldr	x8, [x8, #912]
  404588:	sub	x9, x0, #0x1
  40458c:	str	x25, [sp, #16]
  404590:	stp	x24, x23, [sp, #32]
  404594:	cmp	x9, x8
  404598:	stp	x22, x21, [sp, #48]
  40459c:	stp	x20, x19, [sp, #64]
  4045a0:	mov	x29, sp
  4045a4:	b.cs	404664 <ferror@plt+0x2c74>  // b.hs, b.nlast
  4045a8:	str	xzr, [x2]
  4045ac:	adrp	x24, 41b000 <ferror@plt+0x19610>
  4045b0:	ldr	x3, [x24, #896]
  4045b4:	mov	x19, x2
  4045b8:	cbz	x3, 404644 <ferror@plt+0x2c54>
  4045bc:	mov	x20, x0
  4045c0:	mov	x21, x1
  4045c4:	mov	w1, #0x1                   	// #1
  4045c8:	mov	x0, x21
  4045cc:	mov	x2, x20
  4045d0:	mov	w25, #0x1                   	// #1
  4045d4:	bl	401890 <fread_unlocked@plt>
  4045d8:	ldr	x8, [x19]
  4045dc:	cmp	x0, x20
  4045e0:	add	x8, x8, x0
  4045e4:	str	x8, [x19]
  4045e8:	b.eq	404648 <ferror@plt+0x2c58>  // b.none
  4045ec:	mov	w25, #0x1                   	// #1
  4045f0:	bl	4019d0 <__errno_location@plt>
  4045f4:	mov	x22, x0
  4045f8:	ldr	w0, [x22]
  4045fc:	bl	4043ac <ferror@plt+0x29bc>
  404600:	and	w23, w25, w0
  404604:	bl	403850 <ferror@plt+0x1e60>
  404608:	ldr	x3, [x24, #896]
  40460c:	and	w25, w23, w0
  404610:	cbz	x3, 404648 <ferror@plt+0x2c58>
  404614:	ldr	x8, [x19]
  404618:	mov	w1, #0x1                   	// #1
  40461c:	sub	x23, x20, x8
  404620:	add	x0, x21, x8
  404624:	mov	x2, x23
  404628:	bl	401890 <fread_unlocked@plt>
  40462c:	ldr	x8, [x19]
  404630:	cmp	x0, x23
  404634:	add	x8, x8, x0
  404638:	str	x8, [x19]
  40463c:	b.ne	4045f8 <ferror@plt+0x2c08>  // b.any
  404640:	b	404648 <ferror@plt+0x2c58>
  404644:	mov	w25, #0x1                   	// #1
  404648:	and	w0, w25, #0x1
  40464c:	ldp	x20, x19, [sp, #64]
  404650:	ldp	x22, x21, [sp, #48]
  404654:	ldp	x24, x23, [sp, #32]
  404658:	ldr	x25, [sp, #16]
  40465c:	ldp	x29, x30, [sp], #80
  404660:	ret
  404664:	adrp	x0, 409000 <ferror@plt+0x7610>
  404668:	adrp	x1, 409000 <ferror@plt+0x7610>
  40466c:	adrp	x3, 409000 <ferror@plt+0x7610>
  404670:	add	x0, x0, #0xf6f
  404674:	add	x1, x1, #0xcfd
  404678:	add	x3, x3, #0xf8d
  40467c:	mov	w2, #0x508                 	// #1288
  404680:	bl	4019c0 <__assert_fail@plt>
  404684:	sub	sp, sp, #0x70
  404688:	adrp	x8, 41b000 <ferror@plt+0x19610>
  40468c:	ldrb	w8, [x8, #872]
  404690:	stp	x22, x21, [sp, #80]
  404694:	stp	x20, x19, [sp, #96]
  404698:	mov	x19, x3
  40469c:	mov	x22, x1
  4046a0:	adrp	x9, 41b000 <ferror@plt+0x19610>
  4046a4:	stp	x29, x30, [sp, #16]
  4046a8:	stp	x28, x27, [sp, #32]
  4046ac:	stp	x26, x25, [sp, #48]
  4046b0:	stp	x24, x23, [sp, #64]
  4046b4:	add	x29, sp, #0x10
  4046b8:	str	x0, [sp, #8]
  4046bc:	tbnz	w8, #0, 4046f0 <ferror@plt+0x2d00>
  4046c0:	ldrb	w8, [x9, #936]
  4046c4:	cmp	w8, #0x1
  4046c8:	b.ne	4046f0 <ferror@plt+0x2d00>  // b.any
  4046cc:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4046d0:	ldr	x8, [x8, #912]
  4046d4:	cmp	x8, x22
  4046d8:	b.ne	4046f0 <ferror@plt+0x2d00>  // b.any
  4046dc:	mov	x0, x2
  4046e0:	mov	x1, x19
  4046e4:	mov	x2, x22
  4046e8:	bl	401810 <bcmp@plt>
  4046ec:	cbz	w0, 404878 <ferror@plt+0x2e88>
  4046f0:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4046f4:	ldr	x8, [x8, #792]
  4046f8:	adrp	x9, 41b000 <ferror@plt+0x19610>
  4046fc:	strb	wzr, [x9, #937]
  404700:	cbz	x8, 40484c <ferror@plt+0x2e5c>
  404704:	adrp	x23, 40a000 <ferror@plt+0x8610>
  404708:	mov	x26, xzr
  40470c:	adrp	x24, 41b000 <ferror@plt+0x19610>
  404710:	mov	w21, #0x28                  	// #40
  404714:	add	x23, x23, #0x303
  404718:	mov	w27, #0x2e                  	// #46
  40471c:	ldr	x8, [x24, #808]
  404720:	adrp	x9, 41b000 <ferror@plt+0x19610>
  404724:	adrp	x10, 408000 <ferror@plt+0x6610>
  404728:	ldr	x9, [x9, #912]
  40472c:	madd	x8, x26, x21, x8
  404730:	ldr	w8, [x8, #4]
  404734:	add	x10, x10, #0x9e0
  404738:	ldrsw	x8, [x10, x8, lsl #2]
  40473c:	sub	x10, x9, x22
  404740:	udiv	x28, x9, x8
  404744:	udiv	x25, x10, x8
  404748:	cbz	x26, 40476c <ferror@plt+0x2d7c>
  40474c:	adrp	x8, 41b000 <ferror@plt+0x19610>
  404750:	ldr	w2, [x8, #828]
  404754:	adrp	x1, 409000 <ferror@plt+0x7610>
  404758:	mov	w0, #0x1                   	// #1
  40475c:	add	x1, x1, #0xec6
  404760:	mov	x3, x23
  404764:	bl	4017c0 <__printf_chk@plt>
  404768:	b	404780 <ferror@plt+0x2d90>
  40476c:	adrp	x8, 41b000 <ferror@plt+0x19610>
  404770:	ldr	x8, [x8, #816]
  404774:	ldr	x0, [sp, #8]
  404778:	mov	w1, wzr
  40477c:	blr	x8
  404780:	ldr	x8, [x24, #808]
  404784:	add	x20, x26, x26, lsl #2
  404788:	sxtw	x0, w28
  40478c:	sxtw	x1, w25
  404790:	add	x8, x8, x20, lsl #3
  404794:	ldr	x9, [x8, #8]
  404798:	ldp	w4, w5, [x8, #28]
  40479c:	add	x3, x8, #0x10
  4047a0:	mov	x2, x19
  4047a4:	blr	x9
  4047a8:	ldr	x8, [x24, #808]
  4047ac:	add	x9, x8, x20, lsl #3
  4047b0:	ldrb	w9, [x9, #24]
  4047b4:	cbz	w9, 404830 <ferror@plt+0x2e40>
  4047b8:	madd	x8, x26, x21, x8
  4047bc:	ldp	w8, w9, [x8, #28]
  4047c0:	adrp	x1, 409000 <ferror@plt+0x7610>
  4047c4:	mov	w0, #0x1                   	// #1
  4047c8:	add	x1, x1, #0xec6
  4047cc:	mul	w9, w9, w25
  4047d0:	sdiv	w9, w9, w28
  4047d4:	madd	w2, w8, w25, w9
  4047d8:	mov	x3, x23
  4047dc:	bl	4017c0 <__printf_chk@plt>
  4047e0:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4047e4:	ldr	x1, [x8, #656]
  4047e8:	adrp	x0, 409000 <ferror@plt+0x7610>
  4047ec:	add	x0, x0, #0xfbb
  4047f0:	bl	401990 <fputs_unlocked@plt>
  4047f4:	cbz	x22, 404828 <ferror@plt+0x2e38>
  4047f8:	bl	4018e0 <__ctype_b_loc@plt>
  4047fc:	mov	x25, x0
  404800:	mov	x28, x19
  404804:	mov	x20, x22
  404808:	ldrb	w8, [x28], #1
  40480c:	ldr	x9, [x25]
  404810:	ldrh	w9, [x9, w8, uxtw #1]
  404814:	tst	w9, #0x4000
  404818:	csel	w0, w27, w8, eq  // eq = none
  40481c:	bl	4017e0 <putchar_unlocked@plt>
  404820:	subs	x20, x20, #0x1
  404824:	b.ne	404808 <ferror@plt+0x2e18>  // b.any
  404828:	mov	w0, #0x3c                  	// #60
  40482c:	bl	4017e0 <putchar_unlocked@plt>
  404830:	mov	w0, #0xa                   	// #10
  404834:	bl	4017e0 <putchar_unlocked@plt>
  404838:	adrp	x8, 41b000 <ferror@plt+0x19610>
  40483c:	ldr	x8, [x8, #792]
  404840:	add	x26, x26, #0x1
  404844:	cmp	x26, x8
  404848:	b.cc	40471c <ferror@plt+0x2d2c>  // b.lo, b.ul, b.last
  40484c:	ldp	x20, x19, [sp, #96]
  404850:	ldp	x22, x21, [sp, #80]
  404854:	ldp	x24, x23, [sp, #64]
  404858:	ldp	x26, x25, [sp, #48]
  40485c:	ldp	x28, x27, [sp, #32]
  404860:	ldp	x29, x30, [sp, #16]
  404864:	mov	w8, #0x1                   	// #1
  404868:	adrp	x9, 41b000 <ferror@plt+0x19610>
  40486c:	strb	w8, [x9, #936]
  404870:	add	sp, sp, #0x70
  404874:	ret
  404878:	adrp	x19, 41b000 <ferror@plt+0x19610>
  40487c:	ldrb	w8, [x19, #937]
  404880:	tbnz	w8, #0, 40484c <ferror@plt+0x2e5c>
  404884:	adrp	x1, 409000 <ferror@plt+0x7610>
  404888:	add	x1, x1, #0xfb8
  40488c:	mov	w0, #0x1                   	// #1
  404890:	mov	w20, #0x1                   	// #1
  404894:	bl	4017c0 <__printf_chk@plt>
  404898:	strb	w20, [x19, #937]
  40489c:	b	40484c <ferror@plt+0x2e5c>
  4048a0:	mov	w0, #0x1                   	// #1
  4048a4:	b	401b0c <ferror@plt+0x11c>
  4048a8:	stp	x29, x30, [sp, #-96]!
  4048ac:	stp	x28, x27, [sp, #16]
  4048b0:	stp	x26, x25, [sp, #32]
  4048b4:	stp	x24, x23, [sp, #48]
  4048b8:	stp	x22, x21, [sp, #64]
  4048bc:	stp	x20, x19, [sp, #80]
  4048c0:	mov	x29, sp
  4048c4:	mov	x19, x3
  4048c8:	mov	x20, x2
  4048cc:	mov	x24, x1
  4048d0:	mov	x21, x0
  4048d4:	bl	401650 <strlen@plt>
  4048d8:	ldr	x25, [x24]
  4048dc:	cbz	x25, 404968 <ferror@plt+0x2f78>
  4048e0:	mov	x22, x0
  4048e4:	mov	w26, wzr
  4048e8:	mov	x23, xzr
  4048ec:	add	x27, x24, #0x8
  4048f0:	mov	x28, #0xffffffffffffffff    	// #-1
  4048f4:	mov	x24, x20
  4048f8:	mov	x0, x25
  4048fc:	mov	x1, x21
  404900:	mov	x2, x22
  404904:	bl	401780 <strncmp@plt>
  404908:	cbnz	w0, 404948 <ferror@plt+0x2f58>
  40490c:	mov	x0, x25
  404910:	bl	401650 <strlen@plt>
  404914:	cmp	x0, x22
  404918:	b.eq	40496c <ferror@plt+0x2f7c>  // b.none
  40491c:	cmn	x28, #0x1
  404920:	b.eq	404944 <ferror@plt+0x2f54>  // b.none
  404924:	cbz	x20, 40493c <ferror@plt+0x2f4c>
  404928:	madd	x0, x28, x19, x20
  40492c:	mov	x1, x24
  404930:	mov	x2, x19
  404934:	bl	401810 <bcmp@plt>
  404938:	cbz	w0, 404948 <ferror@plt+0x2f58>
  40493c:	mov	w26, #0x1                   	// #1
  404940:	b	404948 <ferror@plt+0x2f58>
  404944:	mov	x28, x23
  404948:	ldr	x25, [x27, x23, lsl #3]
  40494c:	add	x23, x23, #0x1
  404950:	add	x24, x24, x19
  404954:	cbnz	x25, 4048f8 <ferror@plt+0x2f08>
  404958:	tst	w26, #0x1
  40495c:	mov	x8, #0xfffffffffffffffe    	// #-2
  404960:	csel	x0, x8, x28, ne  // ne = any
  404964:	b	404970 <ferror@plt+0x2f80>
  404968:	mov	x23, #0xffffffffffffffff    	// #-1
  40496c:	mov	x0, x23
  404970:	ldp	x20, x19, [sp, #80]
  404974:	ldp	x22, x21, [sp, #64]
  404978:	ldp	x24, x23, [sp, #48]
  40497c:	ldp	x26, x25, [sp, #32]
  404980:	ldp	x28, x27, [sp, #16]
  404984:	ldp	x29, x30, [sp], #96
  404988:	ret
  40498c:	stp	x29, x30, [sp, #-48]!
  404990:	adrp	x8, 409000 <ferror@plt+0x7610>
  404994:	adrp	x9, 409000 <ferror@plt+0x7610>
  404998:	add	x8, x8, #0xfdf
  40499c:	add	x9, x9, #0xfc4
  4049a0:	cmn	x2, #0x1
  4049a4:	stp	x20, x19, [sp, #32]
  4049a8:	mov	x19, x1
  4049ac:	mov	x20, x0
  4049b0:	csel	x1, x9, x8, eq  // eq = none
  4049b4:	mov	w2, #0x5                   	// #5
  4049b8:	mov	x0, xzr
  4049bc:	str	x21, [sp, #16]
  4049c0:	mov	x29, sp
  4049c4:	bl	401980 <dcgettext@plt>
  4049c8:	mov	x21, x0
  4049cc:	mov	w1, #0x8                   	// #8
  4049d0:	mov	w0, wzr
  4049d4:	mov	x2, x19
  4049d8:	bl	406324 <ferror@plt+0x4934>
  4049dc:	mov	x19, x0
  4049e0:	mov	w0, #0x1                   	// #1
  4049e4:	mov	x1, x20
  4049e8:	bl	4066b4 <ferror@plt+0x4cc4>
  4049ec:	mov	x2, x21
  4049f0:	mov	x3, x19
  4049f4:	ldp	x20, x19, [sp, #32]
  4049f8:	ldr	x21, [sp, #16]
  4049fc:	mov	x4, x0
  404a00:	mov	w0, wzr
  404a04:	mov	w1, wzr
  404a08:	ldp	x29, x30, [sp], #48
  404a0c:	b	401690 <error@plt>
  404a10:	stp	x29, x30, [sp, #-96]!
  404a14:	stp	x20, x19, [sp, #80]
  404a18:	mov	x20, x1
  404a1c:	adrp	x1, 409000 <ferror@plt+0x7610>
  404a20:	stp	x22, x21, [sp, #64]
  404a24:	mov	x19, x2
  404a28:	mov	x21, x0
  404a2c:	add	x1, x1, #0xffc
  404a30:	mov	w2, #0x5                   	// #5
  404a34:	mov	x0, xzr
  404a38:	stp	x28, x27, [sp, #16]
  404a3c:	stp	x26, x25, [sp, #32]
  404a40:	stp	x24, x23, [sp, #48]
  404a44:	mov	x29, sp
  404a48:	bl	401980 <dcgettext@plt>
  404a4c:	adrp	x26, 41b000 <ferror@plt+0x19610>
  404a50:	ldr	x1, [x26, #632]
  404a54:	bl	401990 <fputs_unlocked@plt>
  404a58:	ldr	x24, [x21]
  404a5c:	cbz	x24, 404af4 <ferror@plt+0x3104>
  404a60:	add	x28, x21, #0x8
  404a64:	adrp	x21, 40a000 <ferror@plt+0x8610>
  404a68:	mov	x27, xzr
  404a6c:	mov	x23, xzr
  404a70:	mov	x22, xzr
  404a74:	add	x21, x21, #0x11
  404a78:	cbz	x22, 404abc <ferror@plt+0x30cc>
  404a7c:	add	x1, x20, x27
  404a80:	mov	x0, x23
  404a84:	mov	x2, x19
  404a88:	bl	401810 <bcmp@plt>
  404a8c:	mov	x25, x27
  404a90:	cbnz	w0, 404ac0 <ferror@plt+0x30d0>
  404a94:	ldr	x25, [x26, #632]
  404a98:	mov	x0, x24
  404a9c:	bl	4066c4 <ferror@plt+0x4cd4>
  404aa0:	adrp	x2, 40a000 <ferror@plt+0x8610>
  404aa4:	mov	x3, x0
  404aa8:	mov	w1, #0x1                   	// #1
  404aac:	mov	x0, x25
  404ab0:	add	x2, x2, #0x19
  404ab4:	bl	4018c0 <__fprintf_chk@plt>
  404ab8:	b	404ae4 <ferror@plt+0x30f4>
  404abc:	mov	x25, xzr
  404ac0:	ldr	x23, [x26, #632]
  404ac4:	mov	x0, x24
  404ac8:	bl	4066c4 <ferror@plt+0x4cd4>
  404acc:	mov	x3, x0
  404ad0:	mov	w1, #0x1                   	// #1
  404ad4:	mov	x0, x23
  404ad8:	mov	x2, x21
  404adc:	bl	4018c0 <__fprintf_chk@plt>
  404ae0:	add	x23, x20, x25
  404ae4:	ldr	x24, [x28, x22, lsl #3]
  404ae8:	add	x22, x22, #0x1
  404aec:	add	x27, x27, x19
  404af0:	cbnz	x24, 404a78 <ferror@plt+0x3088>
  404af4:	ldr	x1, [x26, #632]
  404af8:	ldp	x20, x19, [sp, #80]
  404afc:	ldp	x22, x21, [sp, #64]
  404b00:	ldp	x24, x23, [sp, #48]
  404b04:	ldp	x26, x25, [sp, #32]
  404b08:	ldp	x28, x27, [sp, #16]
  404b0c:	mov	w0, #0xa                   	// #10
  404b10:	ldp	x29, x30, [sp], #96
  404b14:	b	401720 <putc_unlocked@plt>
  404b18:	stp	x29, x30, [sp, #-64]!
  404b1c:	stp	x24, x23, [sp, #16]
  404b20:	stp	x22, x21, [sp, #32]
  404b24:	mov	x21, x3
  404b28:	mov	x22, x2
  404b2c:	mov	x23, x1
  404b30:	mov	x24, x0
  404b34:	mov	x0, x1
  404b38:	mov	x1, x2
  404b3c:	mov	x2, x3
  404b40:	mov	x3, x4
  404b44:	stp	x20, x19, [sp, #48]
  404b48:	mov	x29, sp
  404b4c:	mov	x19, x5
  404b50:	mov	x20, x4
  404b54:	bl	4048a8 <ferror@plt+0x2eb8>
  404b58:	mov	x2, x0
  404b5c:	tbz	x0, #63, 404b84 <ferror@plt+0x3194>
  404b60:	mov	x0, x24
  404b64:	mov	x1, x23
  404b68:	bl	40498c <ferror@plt+0x2f9c>
  404b6c:	mov	x0, x22
  404b70:	mov	x1, x21
  404b74:	mov	x2, x20
  404b78:	bl	404a10 <ferror@plt+0x3020>
  404b7c:	blr	x19
  404b80:	mov	x2, #0xffffffffffffffff    	// #-1
  404b84:	ldp	x20, x19, [sp, #48]
  404b88:	ldp	x22, x21, [sp, #32]
  404b8c:	ldp	x24, x23, [sp, #16]
  404b90:	mov	x0, x2
  404b94:	ldp	x29, x30, [sp], #64
  404b98:	ret
  404b9c:	stp	x29, x30, [sp, #-64]!
  404ba0:	stp	x22, x21, [sp, #32]
  404ba4:	stp	x20, x19, [sp, #48]
  404ba8:	ldr	x20, [x1]
  404bac:	str	x23, [sp, #16]
  404bb0:	mov	x29, sp
  404bb4:	cbz	x20, 404c04 <ferror@plt+0x3214>
  404bb8:	mov	x22, x2
  404bbc:	mov	x23, x1
  404bc0:	mov	x1, x2
  404bc4:	mov	x2, x3
  404bc8:	mov	x19, x3
  404bcc:	mov	x21, x0
  404bd0:	bl	401810 <bcmp@plt>
  404bd4:	cbz	w0, 404c04 <ferror@plt+0x3214>
  404bd8:	add	x22, x22, x19
  404bdc:	add	x23, x23, #0x8
  404be0:	ldr	x20, [x23]
  404be4:	cbz	x20, 404c04 <ferror@plt+0x3214>
  404be8:	mov	x0, x21
  404bec:	mov	x1, x22
  404bf0:	mov	x2, x19
  404bf4:	bl	401810 <bcmp@plt>
  404bf8:	add	x22, x22, x19
  404bfc:	add	x23, x23, #0x8
  404c00:	cbnz	w0, 404be0 <ferror@plt+0x31f0>
  404c04:	mov	x0, x20
  404c08:	ldp	x20, x19, [sp, #48]
  404c0c:	ldp	x22, x21, [sp, #32]
  404c10:	ldr	x23, [sp, #16]
  404c14:	ldp	x29, x30, [sp], #64
  404c18:	ret
  404c1c:	adrp	x8, 41b000 <ferror@plt+0x19610>
  404c20:	str	x0, [x8, #944]
  404c24:	ret
  404c28:	and	w8, w0, #0x1
  404c2c:	adrp	x9, 41b000 <ferror@plt+0x19610>
  404c30:	strb	w8, [x9, #952]
  404c34:	ret
  404c38:	stp	x29, x30, [sp, #-48]!
  404c3c:	adrp	x8, 41b000 <ferror@plt+0x19610>
  404c40:	ldr	x0, [x8, #656]
  404c44:	str	x21, [sp, #16]
  404c48:	stp	x20, x19, [sp, #32]
  404c4c:	mov	x29, sp
  404c50:	bl	4077e8 <ferror@plt+0x5df8>
  404c54:	cbz	w0, 404c74 <ferror@plt+0x3284>
  404c58:	adrp	x8, 41b000 <ferror@plt+0x19610>
  404c5c:	ldrb	w8, [x8, #952]
  404c60:	cbz	w8, 404c94 <ferror@plt+0x32a4>
  404c64:	bl	4019d0 <__errno_location@plt>
  404c68:	ldr	w8, [x0]
  404c6c:	cmp	w8, #0x20
  404c70:	b.ne	404c94 <ferror@plt+0x32a4>  // b.any
  404c74:	adrp	x8, 41b000 <ferror@plt+0x19610>
  404c78:	ldr	x0, [x8, #632]
  404c7c:	bl	4077e8 <ferror@plt+0x5df8>
  404c80:	cbnz	w0, 404d00 <ferror@plt+0x3310>
  404c84:	ldp	x20, x19, [sp, #32]
  404c88:	ldr	x21, [sp, #16]
  404c8c:	ldp	x29, x30, [sp], #48
  404c90:	ret
  404c94:	adrp	x1, 409000 <ferror@plt+0x7610>
  404c98:	add	x1, x1, #0xf32
  404c9c:	mov	w2, #0x5                   	// #5
  404ca0:	mov	x0, xzr
  404ca4:	bl	401980 <dcgettext@plt>
  404ca8:	adrp	x8, 41b000 <ferror@plt+0x19610>
  404cac:	ldr	x21, [x8, #944]
  404cb0:	mov	x19, x0
  404cb4:	bl	4019d0 <__errno_location@plt>
  404cb8:	ldr	w20, [x0]
  404cbc:	cbnz	x21, 404cdc <ferror@plt+0x32ec>
  404cc0:	adrp	x2, 40a000 <ferror@plt+0x8610>
  404cc4:	add	x2, x2, #0x1b
  404cc8:	mov	w0, wzr
  404ccc:	mov	w1, w20
  404cd0:	mov	x3, x19
  404cd4:	bl	401690 <error@plt>
  404cd8:	b	404d00 <ferror@plt+0x3310>
  404cdc:	mov	x0, x21
  404ce0:	bl	4064d0 <ferror@plt+0x4ae0>
  404ce4:	adrp	x2, 40a000 <ferror@plt+0x8610>
  404ce8:	mov	x3, x0
  404cec:	add	x2, x2, #0x1e
  404cf0:	mov	w0, wzr
  404cf4:	mov	w1, w20
  404cf8:	mov	x4, x19
  404cfc:	bl	401690 <error@plt>
  404d00:	adrp	x8, 41b000 <ferror@plt+0x19610>
  404d04:	ldr	w0, [x8, #528]
  404d08:	bl	401640 <_exit@plt>
  404d0c:	sub	sp, sp, #0x60
  404d10:	str	d8, [sp, #16]
  404d14:	mov	v8.16b, v0.16b
  404d18:	add	x8, sp, #0x4
  404d1c:	mov	w9, #0x2d25                	// #11557
  404d20:	fneg	d0, d0
  404d24:	fcmp	d8, #0.0
  404d28:	mov	x10, #0x10000000000000      	// #4503599627370496
  404d2c:	strh	w9, [sp, #4]
  404d30:	and	x9, x2, #0x1
  404d34:	orr	x8, x8, #0x1
  404d38:	fmov	d1, x10
  404d3c:	mov	w10, #0x47                  	// #71
  404d40:	add	x8, x8, x9
  404d44:	mov	w9, #0x67                  	// #103
  404d48:	fcsel	d0, d0, d8, mi  // mi = first
  404d4c:	tst	w2, #0x10
  404d50:	csel	w9, w9, w10, eq  // eq = none
  404d54:	mov	w10, #0x2b                  	// #43
  404d58:	strb	w10, [x8]
  404d5c:	ubfx	x10, x2, #1, #1
  404d60:	add	x8, x8, x10
  404d64:	mov	w10, #0x20                  	// #32
  404d68:	strb	w10, [x8]
  404d6c:	ubfx	x10, x2, #2, #1
  404d70:	add	x8, x8, x10
  404d74:	mov	w10, #0x30                  	// #48
  404d78:	strb	w10, [x8]
  404d7c:	ubfx	x10, x2, #3, #1
  404d80:	add	x8, x8, x10
  404d84:	mov	w10, #0x2e2a                	// #11818
  404d88:	strh	w10, [x8]
  404d8c:	mov	w10, #0x2a                  	// #42
  404d90:	stp	x29, x30, [sp, #32]
  404d94:	stp	x24, x23, [sp, #48]
  404d98:	stp	x22, x21, [sp, #64]
  404d9c:	stp	x20, x19, [sp, #80]
  404da0:	strb	w10, [x8, #2]
  404da4:	mov	w10, #0xf                   	// #15
  404da8:	fcmp	d0, d1
  404dac:	mov	w19, w3
  404db0:	csinc	w22, w10, wzr, pl  // pl = nfrst
  404db4:	add	x4, sp, #0x4
  404db8:	mov	w2, #0x1                   	// #1
  404dbc:	mov	x3, #0xffffffffffffffff    	// #-1
  404dc0:	mov	w5, w19
  404dc4:	mov	w6, w22
  404dc8:	mov	v0.16b, v8.16b
  404dcc:	add	x29, sp, #0x10
  404dd0:	mov	x20, x1
  404dd4:	mov	x21, x0
  404dd8:	strb	w9, [x8, #3]
  404ddc:	strb	wzr, [x8, #4]
  404de0:	bl	401730 <__snprintf_chk@plt>
  404de4:	mov	w23, w0
  404de8:	tbnz	w0, #31, 404e48 <ferror@plt+0x3458>
  404dec:	mov	w8, w23
  404df0:	cmp	x8, x20
  404df4:	b.cs	404e0c <ferror@plt+0x341c>  // b.hs, b.nlast
  404df8:	mov	x0, x21
  404dfc:	mov	x1, xzr
  404e00:	bl	4016a0 <strtod@plt>
  404e04:	fcmp	d0, d8
  404e08:	b.eq	404e48 <ferror@plt+0x3458>  // b.none
  404e0c:	add	w24, w22, #0x1
  404e10:	add	x4, sp, #0x4
  404e14:	mov	w2, #0x1                   	// #1
  404e18:	mov	x3, #0xffffffffffffffff    	// #-1
  404e1c:	mov	x0, x21
  404e20:	mov	x1, x20
  404e24:	mov	w5, w19
  404e28:	mov	w6, w24
  404e2c:	mov	v0.16b, v8.16b
  404e30:	bl	401730 <__snprintf_chk@plt>
  404e34:	cmp	w22, #0xf
  404e38:	mov	w23, w0
  404e3c:	b.hi	404e48 <ferror@plt+0x3458>  // b.pmore
  404e40:	mov	w22, w24
  404e44:	tbz	w23, #31, 404dec <ferror@plt+0x33fc>
  404e48:	mov	w0, w23
  404e4c:	ldp	x20, x19, [sp, #80]
  404e50:	ldp	x22, x21, [sp, #64]
  404e54:	ldp	x24, x23, [sp, #48]
  404e58:	ldp	x29, x30, [sp, #32]
  404e5c:	ldr	d8, [sp, #16]
  404e60:	add	sp, sp, #0x60
  404e64:	ret
  404e68:	sub	sp, sp, #0x60
  404e6c:	stp	d9, d8, [sp, #16]
  404e70:	mov	v8.16b, v0.16b
  404e74:	add	x8, sp, #0x4
  404e78:	mov	w9, #0x2d25                	// #11557
  404e7c:	fneg	s0, s0
  404e80:	fcmp	s8, #0.0
  404e84:	mov	w10, #0x800000              	// #8388608
  404e88:	strh	w9, [sp, #4]
  404e8c:	and	x9, x2, #0x1
  404e90:	orr	x8, x8, #0x1
  404e94:	fmov	s1, w10
  404e98:	mov	w10, #0x47                  	// #71
  404e9c:	add	x8, x8, x9
  404ea0:	mov	w9, #0x67                  	// #103
  404ea4:	fcsel	s0, s0, s8, mi  // mi = first
  404ea8:	tst	w2, #0x10
  404eac:	csel	w9, w9, w10, eq  // eq = none
  404eb0:	mov	w10, #0x2b                  	// #43
  404eb4:	strb	w10, [x8]
  404eb8:	ubfx	x10, x2, #1, #1
  404ebc:	add	x8, x8, x10
  404ec0:	mov	w10, #0x20                  	// #32
  404ec4:	strb	w10, [x8]
  404ec8:	ubfx	x10, x2, #2, #1
  404ecc:	add	x8, x8, x10
  404ed0:	mov	w10, #0x30                  	// #48
  404ed4:	strb	w10, [x8]
  404ed8:	ubfx	x10, x2, #3, #1
  404edc:	add	x8, x8, x10
  404ee0:	mov	w10, #0x2e2a                	// #11818
  404ee4:	strh	w10, [x8]
  404ee8:	mov	w10, #0x2a                  	// #42
  404eec:	stp	x29, x30, [sp, #32]
  404ef0:	stp	x24, x23, [sp, #48]
  404ef4:	stp	x22, x21, [sp, #64]
  404ef8:	stp	x20, x19, [sp, #80]
  404efc:	strb	w10, [x8, #2]
  404f00:	mov	w10, #0x6                   	// #6
  404f04:	fcmp	s0, s1
  404f08:	mov	w19, w3
  404f0c:	fcvt	d9, s8
  404f10:	csinc	w22, w10, wzr, pl  // pl = nfrst
  404f14:	add	x4, sp, #0x4
  404f18:	mov	w2, #0x1                   	// #1
  404f1c:	mov	x3, #0xffffffffffffffff    	// #-1
  404f20:	mov	w5, w19
  404f24:	mov	w6, w22
  404f28:	mov	v0.16b, v9.16b
  404f2c:	add	x29, sp, #0x10
  404f30:	mov	x20, x1
  404f34:	mov	x21, x0
  404f38:	strb	w9, [x8, #3]
  404f3c:	strb	wzr, [x8, #4]
  404f40:	bl	401730 <__snprintf_chk@plt>
  404f44:	mov	w23, w0
  404f48:	tbnz	w0, #31, 404fa8 <ferror@plt+0x35b8>
  404f4c:	mov	w8, w23
  404f50:	cmp	x8, x20
  404f54:	b.cs	404f6c <ferror@plt+0x357c>  // b.hs, b.nlast
  404f58:	mov	x0, x21
  404f5c:	mov	x1, xzr
  404f60:	bl	401900 <strtof@plt>
  404f64:	fcmp	s0, s8
  404f68:	b.eq	404fa8 <ferror@plt+0x35b8>  // b.none
  404f6c:	add	w24, w22, #0x1
  404f70:	add	x4, sp, #0x4
  404f74:	mov	w2, #0x1                   	// #1
  404f78:	mov	x3, #0xffffffffffffffff    	// #-1
  404f7c:	mov	x0, x21
  404f80:	mov	x1, x20
  404f84:	mov	w5, w19
  404f88:	mov	w6, w24
  404f8c:	mov	v0.16b, v9.16b
  404f90:	bl	401730 <__snprintf_chk@plt>
  404f94:	cmp	w22, #0x7
  404f98:	mov	w23, w0
  404f9c:	b.hi	404fa8 <ferror@plt+0x35b8>  // b.pmore
  404fa0:	mov	w22, w24
  404fa4:	tbz	w23, #31, 404f4c <ferror@plt+0x355c>
  404fa8:	mov	w0, w23
  404fac:	ldp	x20, x19, [sp, #80]
  404fb0:	ldp	x22, x21, [sp, #64]
  404fb4:	ldp	x24, x23, [sp, #48]
  404fb8:	ldp	x29, x30, [sp, #32]
  404fbc:	ldp	d9, d8, [sp, #16]
  404fc0:	add	sp, sp, #0x60
  404fc4:	ret
  404fc8:	sub	sp, sp, #0x70
  404fcc:	adrp	x8, 40a000 <ferror@plt+0x8610>
  404fd0:	mov	v1.16b, v0.16b
  404fd4:	str	q0, [sp, #16]
  404fd8:	ldr	q0, [x8, #48]
  404fdc:	stp	x29, x30, [sp, #48]
  404fe0:	stp	x24, x23, [sp, #64]
  404fe4:	stp	x22, x21, [sp, #80]
  404fe8:	stp	x20, x19, [sp, #96]
  404fec:	add	x29, sp, #0x30
  404ff0:	mov	w19, w3
  404ff4:	mov	w22, w2
  404ff8:	mov	x20, x1
  404ffc:	mov	x21, x0
  405000:	bl	407b40 <ferror@plt+0x6150>
  405004:	adrp	x8, 40a000 <ferror@plt+0x8610>
  405008:	str	q0, [sp]
  40500c:	ldr	q1, [x8, #64]
  405010:	ldr	q0, [sp, #16]
  405014:	bl	407a00 <ferror@plt+0x6010>
  405018:	ldr	q0, [sp, #16]
  40501c:	cmp	w0, #0x0
  405020:	b.ge	405028 <ferror@plt+0x3638>  // b.tcont
  405024:	ldr	q0, [sp]
  405028:	mov	w9, #0x2d25                	// #11557
  40502c:	sub	x8, x29, #0xc
  405030:	tst	w22, #0x10
  405034:	mov	w10, #0x47                  	// #71
  405038:	sturh	w9, [x29, #-12]
  40503c:	mov	w9, #0x67                  	// #103
  405040:	csel	w9, w9, w10, eq  // eq = none
  405044:	and	x10, x22, #0x1
  405048:	orr	x8, x8, #0x1
  40504c:	add	x8, x8, x10
  405050:	mov	w10, #0x2b                  	// #43
  405054:	strb	w10, [x8]
  405058:	ubfx	x10, x22, #1, #1
  40505c:	add	x8, x8, x10
  405060:	mov	w10, #0x20                  	// #32
  405064:	strb	w10, [x8]
  405068:	ubfx	x10, x22, #2, #1
  40506c:	add	x8, x8, x10
  405070:	mov	w10, #0x30                  	// #48
  405074:	strb	w10, [x8]
  405078:	ubfx	x10, x22, #3, #1
  40507c:	add	x8, x8, x10
  405080:	mov	w10, #0x2e2a                	// #11818
  405084:	movk	w10, #0x4c2a, lsl #16
  405088:	str	w10, [x8]
  40508c:	strb	w9, [x8, #4]
  405090:	strb	wzr, [x8, #5]
  405094:	adrp	x8, 40a000 <ferror@plt+0x8610>
  405098:	ldr	q1, [x8, #80]
  40509c:	bl	407a00 <ferror@plt+0x6010>
  4050a0:	ldr	q0, [sp, #16]
  4050a4:	cmp	w0, #0x0
  4050a8:	mov	w8, #0x21                  	// #33
  4050ac:	csinc	w22, w8, wzr, ge  // ge = tcont
  4050b0:	sub	x4, x29, #0xc
  4050b4:	mov	w2, #0x1                   	// #1
  4050b8:	mov	x3, #0xffffffffffffffff    	// #-1
  4050bc:	mov	x0, x21
  4050c0:	mov	x1, x20
  4050c4:	mov	w5, w19
  4050c8:	mov	w6, w22
  4050cc:	bl	401730 <__snprintf_chk@plt>
  4050d0:	mov	w23, w0
  4050d4:	tbnz	w0, #31, 405138 <ferror@plt+0x3748>
  4050d8:	mov	w8, w23
  4050dc:	cmp	x8, x20
  4050e0:	b.cs	4050fc <ferror@plt+0x370c>  // b.hs, b.nlast
  4050e4:	mov	x0, x21
  4050e8:	mov	x1, xzr
  4050ec:	bl	401910 <strtold@plt>
  4050f0:	ldr	q1, [sp, #16]
  4050f4:	bl	4078f8 <ferror@plt+0x5f08>
  4050f8:	cbz	w0, 405138 <ferror@plt+0x3748>
  4050fc:	ldr	q0, [sp, #16]
  405100:	add	w24, w22, #0x1
  405104:	sub	x4, x29, #0xc
  405108:	mov	w2, #0x1                   	// #1
  40510c:	mov	x3, #0xffffffffffffffff    	// #-1
  405110:	mov	x0, x21
  405114:	mov	x1, x20
  405118:	mov	w5, w19
  40511c:	mov	w6, w24
  405120:	bl	401730 <__snprintf_chk@plt>
  405124:	cmp	w22, #0x22
  405128:	mov	w23, w0
  40512c:	b.hi	405138 <ferror@plt+0x3748>  // b.pmore
  405130:	mov	w22, w24
  405134:	tbz	w23, #31, 4050d8 <ferror@plt+0x36e8>
  405138:	mov	w0, w23
  40513c:	ldp	x20, x19, [sp, #96]
  405140:	ldp	x22, x21, [sp, #80]
  405144:	ldp	x24, x23, [sp, #64]
  405148:	ldp	x29, x30, [sp, #48]
  40514c:	add	sp, sp, #0x70
  405150:	ret
  405154:	stp	x29, x30, [sp, #-32]!
  405158:	stp	x20, x19, [sp, #16]
  40515c:	mov	x29, sp
  405160:	cbz	x0, 4051e0 <ferror@plt+0x37f0>
  405164:	mov	w1, #0x2f                  	// #47
  405168:	mov	x19, x0
  40516c:	bl	401840 <strrchr@plt>
  405170:	cmp	x0, #0x0
  405174:	csinc	x20, x19, x0, eq  // eq = none
  405178:	sub	x8, x20, x19
  40517c:	cmp	x8, #0x7
  405180:	b.lt	4051c4 <ferror@plt+0x37d4>  // b.tstop
  405184:	adrp	x1, 40a000 <ferror@plt+0x8610>
  405188:	sub	x0, x20, #0x7
  40518c:	add	x1, x1, #0x98
  405190:	mov	w2, #0x7                   	// #7
  405194:	bl	401780 <strncmp@plt>
  405198:	cbnz	w0, 4051c4 <ferror@plt+0x37d4>
  40519c:	adrp	x1, 40a000 <ferror@plt+0x8610>
  4051a0:	add	x1, x1, #0xa0
  4051a4:	mov	w2, #0x3                   	// #3
  4051a8:	mov	x0, x20
  4051ac:	bl	401780 <strncmp@plt>
  4051b0:	mov	x19, x20
  4051b4:	cbnz	w0, 4051c4 <ferror@plt+0x37d4>
  4051b8:	add	x19, x20, #0x3
  4051bc:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4051c0:	str	x19, [x8, #672]
  4051c4:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4051c8:	adrp	x9, 41b000 <ferror@plt+0x19610>
  4051cc:	str	x19, [x8, #960]
  4051d0:	str	x19, [x9, #624]
  4051d4:	ldp	x20, x19, [sp, #16]
  4051d8:	ldp	x29, x30, [sp], #32
  4051dc:	ret
  4051e0:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4051e4:	ldr	x1, [x8, #632]
  4051e8:	adrp	x0, 40a000 <ferror@plt+0x8610>
  4051ec:	add	x0, x0, #0x60
  4051f0:	bl	401660 <fputs@plt>
  4051f4:	bl	401870 <abort@plt>
  4051f8:	stp	x29, x30, [sp, #-48]!
  4051fc:	str	x21, [sp, #16]
  405200:	stp	x20, x19, [sp, #32]
  405204:	mov	x29, sp
  405208:	mov	x19, x0
  40520c:	bl	4019d0 <__errno_location@plt>
  405210:	ldr	w21, [x0]
  405214:	adrp	x8, 41b000 <ferror@plt+0x19610>
  405218:	add	x8, x8, #0x3c8
  40521c:	cmp	x19, #0x0
  405220:	mov	x20, x0
  405224:	csel	x0, x8, x19, eq  // eq = none
  405228:	mov	w1, #0x38                  	// #56
  40522c:	bl	406e4c <ferror@plt+0x545c>
  405230:	str	w21, [x20]
  405234:	ldp	x20, x19, [sp, #32]
  405238:	ldr	x21, [sp, #16]
  40523c:	ldp	x29, x30, [sp], #48
  405240:	ret
  405244:	adrp	x8, 41b000 <ferror@plt+0x19610>
  405248:	add	x8, x8, #0x3c8
  40524c:	cmp	x0, #0x0
  405250:	csel	x8, x8, x0, eq  // eq = none
  405254:	ldr	w0, [x8]
  405258:	ret
  40525c:	adrp	x8, 41b000 <ferror@plt+0x19610>
  405260:	add	x8, x8, #0x3c8
  405264:	cmp	x0, #0x0
  405268:	csel	x8, x8, x0, eq  // eq = none
  40526c:	str	w1, [x8]
  405270:	ret
  405274:	adrp	x8, 41b000 <ferror@plt+0x19610>
  405278:	add	x8, x8, #0x3c8
  40527c:	cmp	x0, #0x0
  405280:	ubfx	w9, w1, #5, #3
  405284:	csel	x8, x8, x0, eq  // eq = none
  405288:	add	x8, x8, w9, uxtw #2
  40528c:	ldr	w9, [x8, #8]
  405290:	lsr	w10, w9, w1
  405294:	and	w0, w10, #0x1
  405298:	and	w10, w2, #0x1
  40529c:	eor	w10, w0, w10
  4052a0:	lsl	w10, w10, w1
  4052a4:	eor	w9, w10, w9
  4052a8:	str	w9, [x8, #8]
  4052ac:	ret
  4052b0:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4052b4:	add	x8, x8, #0x3c8
  4052b8:	cmp	x0, #0x0
  4052bc:	csel	x8, x8, x0, eq  // eq = none
  4052c0:	ldr	w0, [x8, #4]
  4052c4:	str	w1, [x8, #4]
  4052c8:	ret
  4052cc:	stp	x29, x30, [sp, #-16]!
  4052d0:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4052d4:	add	x8, x8, #0x3c8
  4052d8:	cmp	x0, #0x0
  4052dc:	csel	x8, x8, x0, eq  // eq = none
  4052e0:	mov	w9, #0xa                   	// #10
  4052e4:	mov	x29, sp
  4052e8:	str	w9, [x8]
  4052ec:	cbz	x1, 405300 <ferror@plt+0x3910>
  4052f0:	cbz	x2, 405300 <ferror@plt+0x3910>
  4052f4:	stp	x1, x2, [x8, #40]
  4052f8:	ldp	x29, x30, [sp], #16
  4052fc:	ret
  405300:	bl	401870 <abort@plt>
  405304:	sub	sp, sp, #0x60
  405308:	adrp	x8, 41b000 <ferror@plt+0x19610>
  40530c:	add	x8, x8, #0x3c8
  405310:	cmp	x4, #0x0
  405314:	stp	x29, x30, [sp, #16]
  405318:	str	x25, [sp, #32]
  40531c:	stp	x24, x23, [sp, #48]
  405320:	stp	x22, x21, [sp, #64]
  405324:	stp	x20, x19, [sp, #80]
  405328:	add	x29, sp, #0x10
  40532c:	mov	x19, x3
  405330:	mov	x20, x2
  405334:	mov	x21, x1
  405338:	mov	x22, x0
  40533c:	csel	x24, x8, x4, eq  // eq = none
  405340:	bl	4019d0 <__errno_location@plt>
  405344:	ldp	w4, w5, [x24]
  405348:	ldp	x7, x8, [x24, #40]
  40534c:	ldr	w25, [x0]
  405350:	mov	x23, x0
  405354:	add	x6, x24, #0x8
  405358:	mov	x0, x22
  40535c:	mov	x1, x21
  405360:	mov	x2, x20
  405364:	mov	x3, x19
  405368:	str	x8, [sp]
  40536c:	bl	405390 <ferror@plt+0x39a0>
  405370:	str	w25, [x23]
  405374:	ldp	x20, x19, [sp, #80]
  405378:	ldp	x22, x21, [sp, #64]
  40537c:	ldp	x24, x23, [sp, #48]
  405380:	ldr	x25, [sp, #32]
  405384:	ldp	x29, x30, [sp, #16]
  405388:	add	sp, sp, #0x60
  40538c:	ret
  405390:	sub	sp, sp, #0x120
  405394:	stp	x29, x30, [sp, #192]
  405398:	add	x29, sp, #0xc0
  40539c:	ldr	x8, [x29, #96]
  4053a0:	stp	x28, x27, [sp, #208]
  4053a4:	stp	x26, x25, [sp, #224]
  4053a8:	stp	x24, x23, [sp, #240]
  4053ac:	stp	x22, x21, [sp, #256]
  4053b0:	stp	x20, x19, [sp, #272]
  4053b4:	str	x7, [sp, #88]
  4053b8:	stur	x6, [x29, #-40]
  4053bc:	mov	w19, w5
  4053c0:	mov	w22, w4
  4053c4:	mov	x28, x3
  4053c8:	mov	x20, x2
  4053cc:	mov	x24, x1
  4053d0:	stur	x8, [x29, #-88]
  4053d4:	mov	x21, x0
  4053d8:	bl	401930 <__ctype_get_mb_cur_max@plt>
  4053dc:	mov	w4, w22
  4053e0:	mov	w8, wzr
  4053e4:	mov	w14, wzr
  4053e8:	str	w19, [sp, #80]
  4053ec:	ubfx	w19, w19, #1, #1
  4053f0:	add	x9, x20, #0x1
  4053f4:	mov	w25, #0x1                   	// #1
  4053f8:	str	x0, [sp, #48]
  4053fc:	str	xzr, [sp, #64]
  405400:	stur	xzr, [x29, #-64]
  405404:	stur	xzr, [x29, #-32]
  405408:	str	wzr, [sp, #72]
  40540c:	stur	x20, [x29, #-80]
  405410:	str	x9, [sp, #96]
  405414:	cmp	w4, #0xa
  405418:	b.hi	405fb0 <ferror@plt+0x45c0>  // b.pmore
  40541c:	adrp	x12, 40a000 <ferror@plt+0x8610>
  405420:	mov	w9, w4
  405424:	add	x12, x12, #0xa8
  405428:	mov	x22, x24
  40542c:	adr	x10, 40544c <ferror@plt+0x3a5c>
  405430:	ldrb	w11, [x12, x9]
  405434:	add	x10, x10, x11, lsl #2
  405438:	ldur	x24, [x29, #-80]
  40543c:	mov	x20, xzr
  405440:	mov	w16, wzr
  405444:	mov	w9, #0x1                   	// #1
  405448:	br	x10
  40544c:	adrp	x0, 40a000 <ferror@plt+0x8610>
  405450:	add	x0, x0, #0x206
  405454:	mov	w1, w4
  405458:	mov	w20, w4
  40545c:	mov	w23, w14
  405460:	bl	4066dc <ferror@plt+0x4cec>
  405464:	str	x0, [sp, #88]
  405468:	adrp	x0, 40a000 <ferror@plt+0x8610>
  40546c:	add	x0, x0, #0x57b
  405470:	mov	w1, w20
  405474:	bl	4066dc <ferror@plt+0x4cec>
  405478:	mov	w14, w23
  40547c:	mov	w4, w20
  405480:	stur	x0, [x29, #-88]
  405484:	tbnz	w19, #0, 4054c4 <ferror@plt+0x3ad4>
  405488:	ldr	x8, [sp, #88]
  40548c:	ldrb	w9, [x8]
  405490:	cbz	w9, 4054c4 <ferror@plt+0x3ad4>
  405494:	mov	w27, w14
  405498:	mov	w26, w4
  40549c:	mov	x10, xzr
  4054a0:	add	x8, x8, #0x1
  4054a4:	cmp	x10, x22
  4054a8:	b.cs	4054b0 <ferror@plt+0x3ac0>  // b.hs, b.nlast
  4054ac:	strb	w9, [x21, x10]
  4054b0:	ldrb	w9, [x8, x10]
  4054b4:	add	x20, x10, #0x1
  4054b8:	mov	x10, x20
  4054bc:	cbnz	w9, 4054a4 <ferror@plt+0x3ab4>
  4054c0:	b	4054d0 <ferror@plt+0x3ae0>
  4054c4:	mov	w27, w14
  4054c8:	mov	w26, w4
  4054cc:	mov	x20, xzr
  4054d0:	ldur	x23, [x29, #-88]
  4054d4:	mov	x0, x23
  4054d8:	bl	401650 <strlen@plt>
  4054dc:	stur	x0, [x29, #-32]
  4054e0:	stur	x23, [x29, #-64]
  4054e4:	mov	w9, #0x1                   	// #1
  4054e8:	mov	w16, w19
  4054ec:	mov	w4, w26
  4054f0:	mov	w14, w27
  4054f4:	b	405570 <ferror@plt+0x3b80>
  4054f8:	mov	w8, #0x1                   	// #1
  4054fc:	b	40554c <ferror@plt+0x3b5c>
  405500:	mov	w4, wzr
  405504:	mov	x20, xzr
  405508:	mov	w16, wzr
  40550c:	mov	w9, w8
  405510:	b	405570 <ferror@plt+0x3b80>
  405514:	tbnz	w19, #0, 40554c <ferror@plt+0x3b5c>
  405518:	mov	w9, w8
  40551c:	b	405e64 <ferror@plt+0x4474>
  405520:	tbz	w19, #0, 405e2c <ferror@plt+0x443c>
  405524:	mov	w8, #0x1                   	// #1
  405528:	stur	x8, [x29, #-32]
  40552c:	adrp	x8, 40a000 <ferror@plt+0x8610>
  405530:	add	x8, x8, #0x204
  405534:	mov	x20, xzr
  405538:	mov	w4, #0x5                   	// #5
  40553c:	stur	x8, [x29, #-64]
  405540:	mov	w9, #0x1                   	// #1
  405544:	b	40556c <ferror@plt+0x3b7c>
  405548:	tbz	w19, #0, 405e60 <ferror@plt+0x4470>
  40554c:	mov	w9, #0x1                   	// #1
  405550:	stur	x9, [x29, #-32]
  405554:	adrp	x9, 40a000 <ferror@plt+0x8610>
  405558:	add	x9, x9, #0x57b
  40555c:	mov	x20, xzr
  405560:	mov	w4, #0x2                   	// #2
  405564:	stur	x9, [x29, #-64]
  405568:	mov	w9, w8
  40556c:	mov	w16, #0x1                   	// #1
  405570:	mov	w15, w9
  405574:	ldp	x8, x9, [x29, #-40]
  405578:	eor	w17, w16, #0x1
  40557c:	stur	w17, [x29, #-68]
  405580:	mov	x23, xzr
  405584:	cmp	x8, #0x0
  405588:	cset	w8, eq  // eq = none
  40558c:	cmp	x9, #0x0
  405590:	cset	w9, ne  // ne = any
  405594:	cmp	w4, #0x2
  405598:	cset	w10, ne  // ne = any
  40559c:	and	w13, w10, w15
  4055a0:	and	w12, w9, w16
  4055a4:	orr	w10, w10, w17
  4055a8:	and	w17, w9, w13
  4055ac:	orr	w9, w13, w16
  4055b0:	eor	w9, w9, #0x1
  4055b4:	cset	w11, eq  // eq = none
  4055b8:	orr	w8, w8, w9
  4055bc:	and	w12, w15, w12
  4055c0:	str	w10, [sp, #84]
  4055c4:	and	w10, w11, w16
  4055c8:	stur	w8, [x29, #-24]
  4055cc:	eor	w8, w15, #0x1
  4055d0:	str	w12, [sp, #56]
  4055d4:	str	w10, [sp, #76]
  4055d8:	stur	w15, [x29, #-72]
  4055dc:	str	w8, [sp, #60]
  4055e0:	stp	w16, w4, [x29, #-48]
  4055e4:	stur	w17, [x29, #-52]
  4055e8:	cmn	x28, #0x1
  4055ec:	b.eq	4055fc <ferror@plt+0x3c0c>  // b.none
  4055f0:	cmp	x23, x28
  4055f4:	b.ne	405604 <ferror@plt+0x3c14>  // b.any
  4055f8:	b	405dbc <ferror@plt+0x43cc>
  4055fc:	ldrb	w8, [x24, x23]
  405600:	cbz	w8, 405dc4 <ferror@plt+0x43d4>
  405604:	cbz	w17, 405644 <ferror@plt+0x3c54>
  405608:	ldur	x8, [x29, #-32]
  40560c:	cmp	x8, #0x2
  405610:	add	x19, x23, x8
  405614:	b.cc	40563c <ferror@plt+0x3c4c>  // b.lo, b.ul, b.last
  405618:	cmn	x28, #0x1
  40561c:	b.ne	40563c <ferror@plt+0x3c4c>  // b.any
  405620:	mov	x0, x24
  405624:	mov	w26, w14
  405628:	bl	401650 <strlen@plt>
  40562c:	ldp	w17, w16, [x29, #-52]
  405630:	ldur	w4, [x29, #-44]
  405634:	mov	w14, w26
  405638:	mov	x28, x0
  40563c:	cmp	x19, x28
  405640:	b.ls	40564c <ferror@plt+0x3c5c>  // b.plast
  405644:	mov	w27, wzr
  405648:	b	405684 <ferror@plt+0x3c94>
  40564c:	ldur	x1, [x29, #-64]
  405650:	ldur	x2, [x29, #-32]
  405654:	add	x0, x24, x23
  405658:	mov	w19, w14
  40565c:	bl	401810 <bcmp@plt>
  405660:	ldur	w9, [x29, #-68]
  405664:	cmp	w0, #0x0
  405668:	cset	w8, ne  // ne = any
  40566c:	cset	w27, eq  // eq = none
  405670:	orr	w8, w8, w9
  405674:	tbz	w8, #0, 405ebc <ferror@plt+0x44cc>
  405678:	ldp	w16, w4, [x29, #-48]
  40567c:	ldur	w17, [x29, #-52]
  405680:	mov	w14, w19
  405684:	ldrb	w19, [x24, x23]
  405688:	cmp	w19, #0x7e
  40568c:	b.hi	4058a4 <ferror@plt+0x3eb4>  // b.pmore
  405690:	adrp	x13, 40a000 <ferror@plt+0x8610>
  405694:	add	x13, x13, #0xb3
  405698:	adr	x12, 4056bc <ferror@plt+0x3ccc>
  40569c:	ldrb	w9, [x13, x19]
  4056a0:	add	x12, x12, x9, lsl #2
  4056a4:	mov	w10, wzr
  4056a8:	mov	w8, wzr
  4056ac:	mov	w26, #0x1                   	// #1
  4056b0:	mov	w11, #0x6e                  	// #110
  4056b4:	mov	w9, #0x61                  	// #97
  4056b8:	br	x12
  4056bc:	ldur	w9, [x29, #-24]
  4056c0:	tbnz	w9, #0, 4056e0 <ferror@plt+0x3cf0>
  4056c4:	ldur	x10, [x29, #-40]
  4056c8:	lsr	w9, w19, #5
  4056cc:	ldr	w9, [x10, w9, uxtw #2]
  4056d0:	lsr	w9, w9, w19
  4056d4:	tbz	w9, #0, 4056e0 <ferror@plt+0x3cf0>
  4056d8:	mov	w9, w19
  4056dc:	b	4056e8 <ferror@plt+0x3cf8>
  4056e0:	mov	w9, w19
  4056e4:	cbz	w27, 405908 <ferror@plt+0x3f18>
  4056e8:	tbnz	w16, #0, 405e94 <ferror@plt+0x44a4>
  4056ec:	cmp	w4, #0x2
  4056f0:	cset	w8, ne  // ne = any
  4056f4:	orr	w8, w8, w14
  4056f8:	tbnz	w8, #0, 40573c <ferror@plt+0x3d4c>
  4056fc:	cmp	x20, x22
  405700:	b.cs	40570c <ferror@plt+0x3d1c>  // b.hs, b.nlast
  405704:	mov	w8, #0x27                  	// #39
  405708:	strb	w8, [x21, x20]
  40570c:	add	x8, x20, #0x1
  405710:	cmp	x8, x22
  405714:	b.cs	405720 <ferror@plt+0x3d30>  // b.hs, b.nlast
  405718:	mov	w10, #0x24                  	// #36
  40571c:	strb	w10, [x21, x8]
  405720:	add	x8, x20, #0x2
  405724:	cmp	x8, x22
  405728:	b.cs	405734 <ferror@plt+0x3d44>  // b.hs, b.nlast
  40572c:	mov	w10, #0x27                  	// #39
  405730:	strb	w10, [x21, x8]
  405734:	add	x20, x20, #0x3
  405738:	mov	w14, #0x1                   	// #1
  40573c:	cmp	x20, x22
  405740:	b.cs	40574c <ferror@plt+0x3d5c>  // b.hs, b.nlast
  405744:	mov	w8, #0x5c                  	// #92
  405748:	strb	w8, [x21, x20]
  40574c:	add	x20, x20, #0x1
  405750:	b	405940 <ferror@plt+0x3f50>
  405754:	cmp	x28, #0x1
  405758:	b.eq	40577c <ferror@plt+0x3d8c>  // b.none
  40575c:	cmn	x28, #0x1
  405760:	b.ne	405780 <ferror@plt+0x3d90>  // b.any
  405764:	ldrb	w8, [x24, #1]
  405768:	cbz	w8, 40577c <ferror@plt+0x3d8c>
  40576c:	mov	w8, wzr
  405770:	mov	w26, wzr
  405774:	mov	x28, #0xffffffffffffffff    	// #-1
  405778:	b	4056bc <ferror@plt+0x3ccc>
  40577c:	cbz	x23, 40578c <ferror@plt+0x3d9c>
  405780:	mov	w8, wzr
  405784:	mov	w26, wzr
  405788:	b	4056bc <ferror@plt+0x3ccc>
  40578c:	mov	w10, #0x1                   	// #1
  405790:	cmp	w4, #0x2
  405794:	b.ne	40579c <ferror@plt+0x3dac>  // b.any
  405798:	tbnz	w16, #0, 405e94 <ferror@plt+0x44a4>
  40579c:	mov	w8, wzr
  4057a0:	mov	w26, w10
  4057a4:	b	4056bc <ferror@plt+0x3ccc>
  4057a8:	cmp	w4, #0x2
  4057ac:	b.ne	4058f0 <ferror@plt+0x3f00>  // b.any
  4057b0:	tbz	w16, #0, 4058fc <ferror@plt+0x3f0c>
  4057b4:	b	405e94 <ferror@plt+0x44a4>
  4057b8:	mov	w9, #0x66                  	// #102
  4057bc:	b	40595c <ferror@plt+0x3f6c>
  4057c0:	mov	w11, #0x74                  	// #116
  4057c4:	b	4057d4 <ferror@plt+0x3de4>
  4057c8:	mov	w9, #0x62                  	// #98
  4057cc:	b	40595c <ferror@plt+0x3f6c>
  4057d0:	mov	w11, #0x72                  	// #114
  4057d4:	ldr	w8, [sp, #84]
  4057d8:	mov	w9, w11
  4057dc:	tbnz	w8, #0, 40595c <ferror@plt+0x3f6c>
  4057e0:	b	405e94 <ferror@plt+0x44a4>
  4057e4:	ldur	w8, [x29, #-72]
  4057e8:	tbz	w8, #0, 405970 <ferror@plt+0x3f80>
  4057ec:	cmp	w4, #0x2
  4057f0:	tbnz	w16, #0, 405fa4 <ferror@plt+0x45b4>
  4057f4:	cset	w8, ne  // ne = any
  4057f8:	orr	w8, w8, w14
  4057fc:	tbz	w8, #0, 405ca4 <ferror@plt+0x42b4>
  405800:	mov	x8, x20
  405804:	b	405ce4 <ferror@plt+0x42f4>
  405808:	cmp	w4, #0x5
  40580c:	b.eq	405a94 <ferror@plt+0x40a4>  // b.none
  405810:	cmp	w4, #0x2
  405814:	b.ne	405b44 <ferror@plt+0x4154>  // b.any
  405818:	tbz	w16, #0, 405b44 <ferror@plt+0x4154>
  40581c:	b	405e94 <ferror@plt+0x44a4>
  405820:	mov	w9, #0x76                  	// #118
  405824:	b	40595c <ferror@plt+0x3f6c>
  405828:	cmp	w4, #0x2
  40582c:	b.ne	405980 <ferror@plt+0x3f90>  // b.any
  405830:	tbnz	w16, #0, 405e94 <ferror@plt+0x44a4>
  405834:	ldr	x10, [sp, #64]
  405838:	cmp	x22, #0x0
  40583c:	cset	w8, eq  // eq = none
  405840:	cmp	x10, #0x0
  405844:	cset	w9, ne  // ne = any
  405848:	orr	w8, w9, w8
  40584c:	cmp	w8, #0x0
  405850:	csel	x10, x10, x22, ne  // ne = any
  405854:	csel	x22, x22, xzr, ne  // ne = any
  405858:	cmp	x20, x22
  40585c:	str	x10, [sp, #64]
  405860:	b.cs	40586c <ferror@plt+0x3e7c>  // b.hs, b.nlast
  405864:	mov	w8, #0x27                  	// #39
  405868:	strb	w8, [x21, x20]
  40586c:	add	x8, x20, #0x1
  405870:	cmp	x8, x22
  405874:	b.cs	405880 <ferror@plt+0x3e90>  // b.hs, b.nlast
  405878:	mov	w9, #0x5c                  	// #92
  40587c:	strb	w9, [x21, x8]
  405880:	add	x8, x20, #0x2
  405884:	cmp	x8, x22
  405888:	b.cs	405894 <ferror@plt+0x3ea4>  // b.hs, b.nlast
  40588c:	mov	w9, #0x27                  	// #39
  405890:	strb	w9, [x21, x8]
  405894:	mov	w14, wzr
  405898:	mov	w8, wzr
  40589c:	add	x20, x20, #0x3
  4058a0:	b	405984 <ferror@plt+0x3f94>
  4058a4:	ldr	x8, [sp, #48]
  4058a8:	str	w14, [sp, #28]
  4058ac:	cmp	x8, #0x1
  4058b0:	b.ne	405998 <ferror@plt+0x3fa8>  // b.any
  4058b4:	bl	4018e0 <__ctype_b_loc@plt>
  4058b8:	ldr	x8, [x0]
  4058bc:	mov	w11, #0x1                   	// #1
  4058c0:	ldrh	w8, [x8, x19, lsl #1]
  4058c4:	ubfx	w26, w8, #14, #1
  4058c8:	ldr	w8, [sp, #60]
  4058cc:	ldp	w16, w4, [x29, #-48]
  4058d0:	ldr	w14, [sp, #28]
  4058d4:	ldur	w17, [x29, #-52]
  4058d8:	cmp	x11, #0x1
  4058dc:	orr	w8, w26, w8
  4058e0:	b.hi	405b54 <ferror@plt+0x4164>  // b.pmore
  4058e4:	tbz	w8, #0, 405b54 <ferror@plt+0x4164>
  4058e8:	mov	w8, wzr
  4058ec:	b	4056bc <ferror@plt+0x3ccc>
  4058f0:	ldr	w8, [sp, #56]
  4058f4:	mov	w9, #0x5c                  	// #92
  4058f8:	tbz	w8, #0, 40595c <ferror@plt+0x3f6c>
  4058fc:	mov	w8, wzr
  405900:	mov	w26, wzr
  405904:	mov	w19, #0x5c                  	// #92
  405908:	tbnz	w8, #0, 40593c <ferror@plt+0x3f4c>
  40590c:	tbz	w14, #0, 40593c <ferror@plt+0x3f4c>
  405910:	cmp	x20, x22
  405914:	b.cs	405920 <ferror@plt+0x3f30>  // b.hs, b.nlast
  405918:	mov	w8, #0x27                  	// #39
  40591c:	strb	w8, [x21, x20]
  405920:	add	x8, x20, #0x1
  405924:	cmp	x8, x22
  405928:	b.cs	405934 <ferror@plt+0x3f44>  // b.hs, b.nlast
  40592c:	mov	w9, #0x27                  	// #39
  405930:	strb	w9, [x21, x8]
  405934:	mov	w14, wzr
  405938:	add	x20, x20, #0x2
  40593c:	mov	w9, w19
  405940:	cmp	x20, x22
  405944:	b.cs	40594c <ferror@plt+0x3f5c>  // b.hs, b.nlast
  405948:	strb	w9, [x21, x20]
  40594c:	add	x20, x20, #0x1
  405950:	and	w25, w25, w26
  405954:	add	x23, x23, #0x1
  405958:	b	4055e8 <ferror@plt+0x3bf8>
  40595c:	ldur	w10, [x29, #-72]
  405960:	mov	w8, wzr
  405964:	mov	w26, wzr
  405968:	tbz	w10, #0, 4056bc <ferror@plt+0x3ccc>
  40596c:	b	4056e8 <ferror@plt+0x3cf8>
  405970:	ldr	w8, [sp, #80]
  405974:	tbnz	w8, #0, 405954 <ferror@plt+0x3f64>
  405978:	mov	w19, wzr
  40597c:	b	405780 <ferror@plt+0x3d90>
  405980:	mov	w8, wzr
  405984:	mov	w9, #0x1                   	// #1
  405988:	mov	w19, #0x27                  	// #39
  40598c:	str	w9, [sp, #72]
  405990:	mov	w26, #0x1                   	// #1
  405994:	b	4056bc <ferror@plt+0x3ccc>
  405998:	cmn	x28, #0x1
  40599c:	stur	xzr, [x29, #-16]
  4059a0:	b.ne	4059b0 <ferror@plt+0x3fc0>  // b.any
  4059a4:	mov	x0, x24
  4059a8:	bl	401650 <strlen@plt>
  4059ac:	mov	x28, x0
  4059b0:	ldr	x8, [sp, #96]
  4059b4:	mov	x11, xzr
  4059b8:	mov	w26, #0x1                   	// #1
  4059bc:	str	x21, [sp, #32]
  4059c0:	add	x8, x8, x23
  4059c4:	str	x8, [sp, #16]
  4059c8:	add	x21, x11, x23
  4059cc:	add	x1, x24, x21
  4059d0:	sub	x2, x28, x21
  4059d4:	sub	x0, x29, #0x14
  4059d8:	sub	x3, x29, #0x10
  4059dc:	str	x11, [sp, #40]
  4059e0:	bl	407778 <ferror@plt+0x5d88>
  4059e4:	cbz	x0, 405d9c <ferror@plt+0x43ac>
  4059e8:	mov	x24, x0
  4059ec:	cmn	x0, #0x1
  4059f0:	b.eq	405d98 <ferror@plt+0x43a8>  // b.none
  4059f4:	cmn	x24, #0x2
  4059f8:	b.eq	405d5c <ferror@plt+0x436c>  // b.none
  4059fc:	ldr	w9, [sp, #76]
  405a00:	ldr	x21, [sp, #32]
  405a04:	cmp	x24, #0x2
  405a08:	cset	w8, cc  // cc = lo, ul, last
  405a0c:	eor	w9, w9, #0x1
  405a10:	mov	x12, #0x2b                  	// #43
  405a14:	orr	w8, w9, w8
  405a18:	mov	w11, #0x1                   	// #1
  405a1c:	movk	x12, #0x2, lsl #32
  405a20:	tbnz	w8, #0, 405a5c <ferror@plt+0x406c>
  405a24:	ldr	x9, [sp, #40]
  405a28:	ldr	x10, [sp, #16]
  405a2c:	sub	x8, x24, #0x1
  405a30:	add	x9, x10, x9
  405a34:	ldrb	w10, [x9]
  405a38:	sub	w10, w10, #0x5b
  405a3c:	cmp	w10, #0x21
  405a40:	b.hi	405a50 <ferror@plt+0x4060>  // b.pmore
  405a44:	lsl	x10, x11, x10
  405a48:	tst	x10, x12
  405a4c:	b.ne	405ec8 <ferror@plt+0x44d8>  // b.any
  405a50:	subs	x8, x8, #0x1
  405a54:	add	x9, x9, #0x1
  405a58:	b.ne	405a34 <ferror@plt+0x4044>  // b.any
  405a5c:	ldur	w0, [x29, #-20]
  405a60:	bl	4019b0 <iswprint@plt>
  405a64:	ldr	x21, [sp, #40]
  405a68:	cmp	w0, #0x0
  405a6c:	cset	w8, ne  // ne = any
  405a70:	sub	x0, x29, #0x10
  405a74:	and	w26, w26, w8
  405a78:	add	x21, x24, x21
  405a7c:	bl	401880 <mbsinit@plt>
  405a80:	mov	x11, x21
  405a84:	ldr	x21, [sp, #32]
  405a88:	ldur	x24, [x29, #-80]
  405a8c:	cbz	w0, 4059c8 <ferror@plt+0x3fd8>
  405a90:	b	4058c8 <ferror@plt+0x3ed8>
  405a94:	ldr	w8, [sp, #80]
  405a98:	tbz	w8, #2, 405b44 <ferror@plt+0x4154>
  405a9c:	add	x9, x23, #0x2
  405aa0:	cmp	x9, x28
  405aa4:	b.cs	405b44 <ferror@plt+0x4154>  // b.hs, b.nlast
  405aa8:	add	x8, x23, x24
  405aac:	ldrb	w8, [x8, #1]
  405ab0:	cmp	w8, #0x3f
  405ab4:	b.ne	405b44 <ferror@plt+0x4154>  // b.any
  405ab8:	ldrb	w19, [x24, x9]
  405abc:	mov	w8, wzr
  405ac0:	cmp	w19, #0x3e
  405ac4:	b.hi	405db0 <ferror@plt+0x43c0>  // b.pmore
  405ac8:	mov	w10, #0x1                   	// #1
  405acc:	mov	x11, #0xa38200000000        	// #179778741075968
  405ad0:	lsl	x10, x10, x19
  405ad4:	movk	x11, #0x7000, lsl #48
  405ad8:	tst	x10, x11
  405adc:	b.eq	405db0 <ferror@plt+0x43c0>  // b.none
  405ae0:	tbnz	w16, #0, 405e94 <ferror@plt+0x44a4>
  405ae4:	cmp	x20, x22
  405ae8:	b.cs	405af4 <ferror@plt+0x4104>  // b.hs, b.nlast
  405aec:	mov	w8, #0x3f                  	// #63
  405af0:	strb	w8, [x21, x20]
  405af4:	add	x8, x20, #0x1
  405af8:	cmp	x8, x22
  405afc:	b.cs	405b08 <ferror@plt+0x4118>  // b.hs, b.nlast
  405b00:	mov	w10, #0x22                  	// #34
  405b04:	strb	w10, [x21, x8]
  405b08:	add	x8, x20, #0x2
  405b0c:	cmp	x8, x22
  405b10:	b.cs	405b1c <ferror@plt+0x412c>  // b.hs, b.nlast
  405b14:	mov	w10, #0x22                  	// #34
  405b18:	strb	w10, [x21, x8]
  405b1c:	add	x8, x20, #0x3
  405b20:	cmp	x8, x22
  405b24:	b.cs	405b30 <ferror@plt+0x4140>  // b.hs, b.nlast
  405b28:	mov	w10, #0x3f                  	// #63
  405b2c:	strb	w10, [x21, x8]
  405b30:	mov	w8, wzr
  405b34:	mov	w26, wzr
  405b38:	add	x20, x20, #0x4
  405b3c:	mov	x23, x9
  405b40:	b	4056bc <ferror@plt+0x3ccc>
  405b44:	mov	w8, wzr
  405b48:	mov	w26, wzr
  405b4c:	mov	w19, #0x3f                  	// #63
  405b50:	b	4056bc <ferror@plt+0x3ccc>
  405b54:	mov	w10, wzr
  405b58:	add	x9, x11, x23
  405b5c:	tbz	w8, #0, 405bbc <ferror@plt+0x41cc>
  405b60:	b	405c68 <ferror@plt+0x4278>
  405b64:	and	w12, w10, #0x1
  405b68:	orn	w12, w12, w14
  405b6c:	tbnz	w12, #0, 405b9c <ferror@plt+0x41ac>
  405b70:	cmp	x20, x22
  405b74:	b.cs	405b80 <ferror@plt+0x4190>  // b.hs, b.nlast
  405b78:	mov	w12, #0x27                  	// #39
  405b7c:	strb	w12, [x21, x20]
  405b80:	add	x12, x20, #0x1
  405b84:	cmp	x12, x22
  405b88:	b.cs	405b94 <ferror@plt+0x41a4>  // b.hs, b.nlast
  405b8c:	mov	w13, #0x27                  	// #39
  405b90:	strb	w13, [x21, x12]
  405b94:	mov	w14, wzr
  405b98:	add	x20, x20, #0x2
  405b9c:	cmp	x20, x22
  405ba0:	b.cs	405ba8 <ferror@plt+0x41b8>  // b.hs, b.nlast
  405ba4:	strb	w19, [x21, x20]
  405ba8:	ldr	x12, [sp, #96]
  405bac:	add	x20, x20, #0x1
  405bb0:	ldrb	w19, [x12, x23]
  405bb4:	mov	x23, x11
  405bb8:	tbnz	w8, #0, 405c68 <ferror@plt+0x4278>
  405bbc:	tbnz	w16, #0, 405e94 <ferror@plt+0x44a4>
  405bc0:	cmp	w4, #0x2
  405bc4:	cset	w10, ne  // ne = any
  405bc8:	orr	w10, w10, w14
  405bcc:	tbnz	w10, #0, 405c10 <ferror@plt+0x4220>
  405bd0:	cmp	x20, x22
  405bd4:	b.cs	405be0 <ferror@plt+0x41f0>  // b.hs, b.nlast
  405bd8:	mov	w10, #0x27                  	// #39
  405bdc:	strb	w10, [x21, x20]
  405be0:	add	x10, x20, #0x1
  405be4:	cmp	x10, x22
  405be8:	b.cs	405bf4 <ferror@plt+0x4204>  // b.hs, b.nlast
  405bec:	mov	w11, #0x24                  	// #36
  405bf0:	strb	w11, [x21, x10]
  405bf4:	add	x10, x20, #0x2
  405bf8:	cmp	x10, x22
  405bfc:	b.cs	405c08 <ferror@plt+0x4218>  // b.hs, b.nlast
  405c00:	mov	w11, #0x27                  	// #39
  405c04:	strb	w11, [x21, x10]
  405c08:	add	x20, x20, #0x3
  405c0c:	mov	w14, #0x1                   	// #1
  405c10:	cmp	x20, x22
  405c14:	b.cs	405c20 <ferror@plt+0x4230>  // b.hs, b.nlast
  405c18:	mov	w10, #0x5c                  	// #92
  405c1c:	strb	w10, [x21, x20]
  405c20:	add	x10, x20, #0x1
  405c24:	cmp	x10, x22
  405c28:	b.cs	405c38 <ferror@plt+0x4248>  // b.hs, b.nlast
  405c2c:	mov	w11, #0x30                  	// #48
  405c30:	bfxil	w11, w19, #6, #2
  405c34:	strb	w11, [x21, x10]
  405c38:	add	x10, x20, #0x2
  405c3c:	cmp	x10, x22
  405c40:	b.cs	405c50 <ferror@plt+0x4260>  // b.hs, b.nlast
  405c44:	mov	w11, #0x30                  	// #48
  405c48:	bfxil	w11, w19, #3, #3
  405c4c:	strb	w11, [x21, x10]
  405c50:	mov	w11, #0x30                  	// #48
  405c54:	bfxil	w11, w19, #0, #3
  405c58:	add	x20, x20, #0x3
  405c5c:	mov	w10, #0x1                   	// #1
  405c60:	mov	w19, w11
  405c64:	b	405c8c <ferror@plt+0x429c>
  405c68:	tbz	w27, #0, 405c88 <ferror@plt+0x4298>
  405c6c:	cmp	x20, x22
  405c70:	b.cs	405c7c <ferror@plt+0x428c>  // b.hs, b.nlast
  405c74:	mov	w11, #0x5c                  	// #92
  405c78:	strb	w11, [x21, x20]
  405c7c:	mov	w27, wzr
  405c80:	add	x20, x20, #0x1
  405c84:	b	405c8c <ferror@plt+0x429c>
  405c88:	mov	w27, wzr
  405c8c:	add	x11, x23, #0x1
  405c90:	cmp	x9, x11
  405c94:	b.hi	405b64 <ferror@plt+0x4174>  // b.pmore
  405c98:	and	w8, w10, #0x1
  405c9c:	tbz	w8, #0, 40590c <ferror@plt+0x3f1c>
  405ca0:	b	40593c <ferror@plt+0x3f4c>
  405ca4:	cmp	x20, x22
  405ca8:	b.cs	405cb4 <ferror@plt+0x42c4>  // b.hs, b.nlast
  405cac:	mov	w8, #0x27                  	// #39
  405cb0:	strb	w8, [x21, x20]
  405cb4:	add	x8, x20, #0x1
  405cb8:	cmp	x8, x22
  405cbc:	b.cs	405cc8 <ferror@plt+0x42d8>  // b.hs, b.nlast
  405cc0:	mov	w9, #0x24                  	// #36
  405cc4:	strb	w9, [x21, x8]
  405cc8:	add	x8, x20, #0x2
  405ccc:	cmp	x8, x22
  405cd0:	b.cs	405cdc <ferror@plt+0x42ec>  // b.hs, b.nlast
  405cd4:	mov	w9, #0x27                  	// #39
  405cd8:	strb	w9, [x21, x8]
  405cdc:	add	x8, x20, #0x3
  405ce0:	mov	w14, #0x1                   	// #1
  405ce4:	cmp	x8, x22
  405ce8:	b.cs	405cf4 <ferror@plt+0x4304>  // b.hs, b.nlast
  405cec:	mov	w9, #0x5c                  	// #92
  405cf0:	strb	w9, [x21, x8]
  405cf4:	cmp	w4, #0x2
  405cf8:	add	x20, x8, #0x1
  405cfc:	b.eq	405d4c <ferror@plt+0x435c>  // b.none
  405d00:	add	x9, x23, #0x1
  405d04:	cmp	x9, x28
  405d08:	b.cs	405d4c <ferror@plt+0x435c>  // b.hs, b.nlast
  405d0c:	ldrb	w9, [x24, x9]
  405d10:	sub	w9, w9, #0x30
  405d14:	cmp	w9, #0x9
  405d18:	b.hi	405d4c <ferror@plt+0x435c>  // b.pmore
  405d1c:	cmp	x20, x22
  405d20:	b.cs	405d2c <ferror@plt+0x433c>  // b.hs, b.nlast
  405d24:	mov	w9, #0x30                  	// #48
  405d28:	strb	w9, [x21, x20]
  405d2c:	add	x9, x8, #0x2
  405d30:	cmp	x9, x22
  405d34:	b.cs	405d40 <ferror@plt+0x4350>  // b.hs, b.nlast
  405d38:	mov	w10, #0x30                  	// #48
  405d3c:	strb	w10, [x21, x9]
  405d40:	mov	w26, wzr
  405d44:	add	x20, x8, #0x3
  405d48:	b	405d50 <ferror@plt+0x4360>
  405d4c:	mov	w26, wzr
  405d50:	mov	w8, #0x1                   	// #1
  405d54:	mov	w19, #0x30                  	// #48
  405d58:	b	4056bc <ferror@plt+0x3ccc>
  405d5c:	cmp	x28, x21
  405d60:	b.ls	405d98 <ferror@plt+0x43a8>  // b.plast
  405d64:	ldur	x24, [x29, #-80]
  405d68:	ldp	x21, x11, [sp, #32]
  405d6c:	sub	x8, x28, x23
  405d70:	add	x9, x24, x23
  405d74:	ldrb	w10, [x9, x11]
  405d78:	cbz	w10, 405da8 <ferror@plt+0x43b8>
  405d7c:	add	x11, x11, #0x1
  405d80:	add	x10, x23, x11
  405d84:	cmp	x10, x28
  405d88:	b.cc	405d74 <ferror@plt+0x4384>  // b.lo, b.ul, b.last
  405d8c:	mov	w26, wzr
  405d90:	mov	x11, x8
  405d94:	b	4058c8 <ferror@plt+0x3ed8>
  405d98:	mov	w26, wzr
  405d9c:	ldp	x21, x11, [sp, #32]
  405da0:	ldur	x24, [x29, #-80]
  405da4:	b	4058c8 <ferror@plt+0x3ed8>
  405da8:	mov	w26, wzr
  405dac:	b	4058c8 <ferror@plt+0x3ed8>
  405db0:	mov	w19, #0x3f                  	// #63
  405db4:	mov	w26, w8
  405db8:	b	4056bc <ferror@plt+0x3ccc>
  405dbc:	mov	x28, x23
  405dc0:	b	405dc8 <ferror@plt+0x43d8>
  405dc4:	mov	x28, #0xffffffffffffffff    	// #-1
  405dc8:	cmp	w4, #0x2
  405dcc:	ldur	w10, [x29, #-72]
  405dd0:	cset	w8, eq  // eq = none
  405dd4:	cmp	x20, #0x0
  405dd8:	cset	w9, eq  // eq = none
  405ddc:	and	w8, w8, w9
  405de0:	and	w8, w16, w8
  405de4:	tbnz	w8, #0, 405e98 <ferror@plt+0x44a8>
  405de8:	cmp	w4, #0x2
  405dec:	cset	w8, ne  // ne = any
  405df0:	orr	w8, w16, w8
  405df4:	tbnz	w8, #0, 405f64 <ferror@plt+0x4574>
  405df8:	ldr	w8, [sp, #72]
  405dfc:	eor	w8, w8, #0x1
  405e00:	tbnz	w8, #0, 405f64 <ferror@plt+0x4574>
  405e04:	tbnz	w25, #0, 405f34 <ferror@plt+0x4544>
  405e08:	ldr	x24, [sp, #64]
  405e0c:	mov	w19, wzr
  405e10:	cbz	x24, 405f60 <ferror@plt+0x4570>
  405e14:	mov	w4, #0x2                   	// #2
  405e18:	mov	w8, w10
  405e1c:	mov	w25, w19
  405e20:	mov	w16, w19
  405e24:	cbz	x22, 405414 <ferror@plt+0x3a24>
  405e28:	b	405f64 <ferror@plt+0x4574>
  405e2c:	mov	w16, wzr
  405e30:	cbz	x22, 405e3c <ferror@plt+0x444c>
  405e34:	mov	w8, #0x22                  	// #34
  405e38:	strb	w8, [x21]
  405e3c:	adrp	x8, 40a000 <ferror@plt+0x8610>
  405e40:	add	x8, x8, #0x204
  405e44:	stur	x8, [x29, #-64]
  405e48:	mov	w8, #0x1                   	// #1
  405e4c:	mov	w20, #0x1                   	// #1
  405e50:	mov	w4, #0x5                   	// #5
  405e54:	stur	x8, [x29, #-32]
  405e58:	mov	w9, #0x1                   	// #1
  405e5c:	b	405570 <ferror@plt+0x3b80>
  405e60:	mov	w9, #0x1                   	// #1
  405e64:	mov	w16, wzr
  405e68:	cbz	x22, 405e74 <ferror@plt+0x4484>
  405e6c:	mov	w8, #0x27                  	// #39
  405e70:	strb	w8, [x21]
  405e74:	adrp	x8, 40a000 <ferror@plt+0x8610>
  405e78:	add	x8, x8, #0x57b
  405e7c:	stur	x8, [x29, #-64]
  405e80:	mov	w8, #0x1                   	// #1
  405e84:	mov	w4, #0x2                   	// #2
  405e88:	mov	w20, #0x1                   	// #1
  405e8c:	stur	x8, [x29, #-32]
  405e90:	b	405570 <ferror@plt+0x3b80>
  405e94:	ldur	w10, [x29, #-72]
  405e98:	tst	w10, #0x1
  405e9c:	mov	w8, #0x2                   	// #2
  405ea0:	mov	w9, #0x4                   	// #4
  405ea4:	csel	w8, w9, w8, ne  // ne = any
  405ea8:	cmp	w4, #0x2
  405eac:	b.ne	405eb4 <ferror@plt+0x44c4>  // b.any
  405eb0:	mov	w4, w8
  405eb4:	ldr	x7, [sp, #88]
  405eb8:	b	405ee4 <ferror@plt+0x44f4>
  405ebc:	ldr	x7, [sp, #88]
  405ec0:	ldur	w4, [x29, #-44]
  405ec4:	b	405ee4 <ferror@plt+0x44f4>
  405ec8:	ldur	w8, [x29, #-72]
  405ecc:	ldr	x7, [sp, #88]
  405ed0:	ldur	x24, [x29, #-80]
  405ed4:	mov	w9, #0x4                   	// #4
  405ed8:	tst	w8, #0x1
  405edc:	mov	w8, #0x2                   	// #2
  405ee0:	csel	w4, w9, w8, ne  // ne = any
  405ee4:	ldr	w8, [sp, #80]
  405ee8:	mov	x0, x21
  405eec:	mov	x1, x22
  405ef0:	mov	x2, x24
  405ef4:	and	w5, w8, #0xfffffffd
  405ef8:	ldur	x8, [x29, #-88]
  405efc:	mov	x3, x28
  405f00:	mov	x6, xzr
  405f04:	str	x8, [sp]
  405f08:	bl	405390 <ferror@plt+0x39a0>
  405f0c:	mov	x20, x0
  405f10:	mov	x0, x20
  405f14:	ldp	x20, x19, [sp, #272]
  405f18:	ldp	x22, x21, [sp, #256]
  405f1c:	ldp	x24, x23, [sp, #240]
  405f20:	ldp	x26, x25, [sp, #224]
  405f24:	ldp	x28, x27, [sp, #208]
  405f28:	ldp	x29, x30, [sp, #192]
  405f2c:	add	sp, sp, #0x120
  405f30:	ret
  405f34:	ldur	x8, [x29, #-88]
  405f38:	ldr	x1, [sp, #64]
  405f3c:	ldur	x2, [x29, #-80]
  405f40:	ldr	w5, [sp, #80]
  405f44:	ldur	x6, [x29, #-40]
  405f48:	ldr	x7, [sp, #88]
  405f4c:	mov	w4, #0x5                   	// #5
  405f50:	str	x8, [sp]
  405f54:	mov	x0, x21
  405f58:	mov	x3, x28
  405f5c:	b	405f08 <ferror@plt+0x4518>
  405f60:	mov	w16, w19
  405f64:	ldur	x8, [x29, #-64]
  405f68:	cbz	x8, 405f94 <ferror@plt+0x45a4>
  405f6c:	tbnz	w16, #0, 405f94 <ferror@plt+0x45a4>
  405f70:	ldrb	w9, [x8]
  405f74:	cbz	w9, 405f94 <ferror@plt+0x45a4>
  405f78:	add	x8, x8, #0x1
  405f7c:	cmp	x20, x22
  405f80:	b.cs	405f88 <ferror@plt+0x4598>  // b.hs, b.nlast
  405f84:	strb	w9, [x21, x20]
  405f88:	ldrb	w9, [x8], #1
  405f8c:	add	x20, x20, #0x1
  405f90:	cbnz	w9, 405f7c <ferror@plt+0x458c>
  405f94:	cmp	x20, x22
  405f98:	b.cs	405f10 <ferror@plt+0x4520>  // b.hs, b.nlast
  405f9c:	strb	wzr, [x21, x20]
  405fa0:	b	405f10 <ferror@plt+0x4520>
  405fa4:	b.ne	405eb4 <ferror@plt+0x44c4>  // b.any
  405fa8:	mov	w4, #0x4                   	// #4
  405fac:	b	405eb4 <ferror@plt+0x44c4>
  405fb0:	bl	401870 <abort@plt>
  405fb4:	mov	x3, x2
  405fb8:	mov	x2, xzr
  405fbc:	b	405fc0 <ferror@plt+0x45d0>
  405fc0:	sub	sp, sp, #0x70
  405fc4:	adrp	x8, 41b000 <ferror@plt+0x19610>
  405fc8:	add	x8, x8, #0x3c8
  405fcc:	cmp	x3, #0x0
  405fd0:	stp	x29, x30, [sp, #16]
  405fd4:	stp	x28, x27, [sp, #32]
  405fd8:	stp	x26, x25, [sp, #48]
  405fdc:	stp	x24, x23, [sp, #64]
  405fe0:	stp	x22, x21, [sp, #80]
  405fe4:	stp	x20, x19, [sp, #96]
  405fe8:	add	x29, sp, #0x10
  405fec:	mov	x19, x2
  405ff0:	mov	x22, x1
  405ff4:	mov	x23, x0
  405ff8:	csel	x21, x8, x3, eq  // eq = none
  405ffc:	bl	4019d0 <__errno_location@plt>
  406000:	ldp	w4, w8, [x21]
  406004:	cmp	x19, #0x0
  406008:	ldp	x7, x9, [x21, #40]
  40600c:	ldr	w28, [x0]
  406010:	cset	w10, eq  // eq = none
  406014:	orr	w25, w8, w10
  406018:	add	x26, x21, #0x8
  40601c:	mov	x24, x0
  406020:	mov	x0, xzr
  406024:	mov	x1, xzr
  406028:	mov	x2, x23
  40602c:	mov	x3, x22
  406030:	mov	w5, w25
  406034:	mov	x6, x26
  406038:	str	x9, [sp]
  40603c:	bl	405390 <ferror@plt+0x39a0>
  406040:	add	x27, x0, #0x1
  406044:	mov	x20, x0
  406048:	mov	x0, x27
  40604c:	bl	406c9c <ferror@plt+0x52ac>
  406050:	ldr	w4, [x21]
  406054:	ldp	x7, x8, [x21, #40]
  406058:	mov	x1, x27
  40605c:	mov	x2, x23
  406060:	mov	x3, x22
  406064:	mov	w5, w25
  406068:	mov	x6, x26
  40606c:	mov	x21, x0
  406070:	str	x8, [sp]
  406074:	bl	405390 <ferror@plt+0x39a0>
  406078:	str	w28, [x24]
  40607c:	cbz	x19, 406084 <ferror@plt+0x4694>
  406080:	str	x20, [x19]
  406084:	mov	x0, x21
  406088:	ldp	x20, x19, [sp, #96]
  40608c:	ldp	x22, x21, [sp, #80]
  406090:	ldp	x24, x23, [sp, #64]
  406094:	ldp	x26, x25, [sp, #48]
  406098:	ldp	x28, x27, [sp, #32]
  40609c:	ldp	x29, x30, [sp, #16]
  4060a0:	add	sp, sp, #0x70
  4060a4:	ret
  4060a8:	stp	x29, x30, [sp, #-64]!
  4060ac:	stp	x20, x19, [sp, #48]
  4060b0:	adrp	x20, 41b000 <ferror@plt+0x19610>
  4060b4:	stp	x22, x21, [sp, #32]
  4060b8:	ldr	w8, [x20, #544]
  4060bc:	adrp	x21, 41b000 <ferror@plt+0x19610>
  4060c0:	ldr	x19, [x21, #536]
  4060c4:	str	x23, [sp, #16]
  4060c8:	cmp	w8, #0x2
  4060cc:	mov	x29, sp
  4060d0:	b.lt	4060f4 <ferror@plt+0x4704>  // b.tstop
  4060d4:	add	x22, x19, #0x18
  4060d8:	mov	w23, #0x1                   	// #1
  4060dc:	ldr	x0, [x22], #16
  4060e0:	bl	401920 <free@plt>
  4060e4:	ldrsw	x8, [x20, #544]
  4060e8:	add	x23, x23, #0x1
  4060ec:	cmp	x23, x8
  4060f0:	b.lt	4060dc <ferror@plt+0x46ec>  // b.tstop
  4060f4:	ldr	x0, [x19, #8]
  4060f8:	adrp	x23, 41b000 <ferror@plt+0x19610>
  4060fc:	add	x23, x23, #0x400
  406100:	adrp	x22, 41b000 <ferror@plt+0x19610>
  406104:	cmp	x0, x23
  406108:	add	x22, x22, #0x228
  40610c:	b.eq	40611c <ferror@plt+0x472c>  // b.none
  406110:	bl	401920 <free@plt>
  406114:	mov	w8, #0x100                 	// #256
  406118:	stp	x8, x23, [x22]
  40611c:	cmp	x19, x22
  406120:	b.eq	406130 <ferror@plt+0x4740>  // b.none
  406124:	mov	x0, x19
  406128:	bl	401920 <free@plt>
  40612c:	str	x22, [x21, #536]
  406130:	mov	w8, #0x1                   	// #1
  406134:	str	w8, [x20, #544]
  406138:	ldp	x20, x19, [sp, #48]
  40613c:	ldp	x22, x21, [sp, #32]
  406140:	ldr	x23, [sp, #16]
  406144:	ldp	x29, x30, [sp], #64
  406148:	ret
  40614c:	adrp	x3, 41b000 <ferror@plt+0x19610>
  406150:	add	x3, x3, #0x3c8
  406154:	mov	x2, #0xffffffffffffffff    	// #-1
  406158:	b	40615c <ferror@plt+0x476c>
  40615c:	sub	sp, sp, #0x80
  406160:	stp	x29, x30, [sp, #32]
  406164:	add	x29, sp, #0x20
  406168:	stp	x28, x27, [sp, #48]
  40616c:	stp	x26, x25, [sp, #64]
  406170:	stp	x24, x23, [sp, #80]
  406174:	stp	x22, x21, [sp, #96]
  406178:	stp	x20, x19, [sp, #112]
  40617c:	mov	x22, x3
  406180:	stur	x2, [x29, #-8]
  406184:	mov	x21, x1
  406188:	mov	w23, w0
  40618c:	bl	4019d0 <__errno_location@plt>
  406190:	tbnz	w23, #31, 4062e0 <ferror@plt+0x48f0>
  406194:	adrp	x25, 41b000 <ferror@plt+0x19610>
  406198:	ldr	w8, [x25, #544]
  40619c:	adrp	x28, 41b000 <ferror@plt+0x19610>
  4061a0:	ldr	w20, [x0]
  4061a4:	ldr	x27, [x28, #536]
  4061a8:	mov	x19, x0
  4061ac:	cmp	w8, w23
  4061b0:	b.gt	40621c <ferror@plt+0x482c>
  4061b4:	mov	w8, #0x7fffffff            	// #2147483647
  4061b8:	cmp	w23, w8
  4061bc:	stur	w20, [x29, #-12]
  4061c0:	b.eq	4062e4 <ferror@plt+0x48f4>  // b.none
  4061c4:	adrp	x20, 41b000 <ferror@plt+0x19610>
  4061c8:	add	x20, x20, #0x228
  4061cc:	add	w26, w23, #0x1
  4061d0:	cmp	x27, x20
  4061d4:	csel	x0, xzr, x27, eq  // eq = none
  4061d8:	sbfiz	x1, x26, #4, #32
  4061dc:	bl	406cec <ferror@plt+0x52fc>
  4061e0:	mov	x24, x0
  4061e4:	cmp	x27, x20
  4061e8:	str	x0, [x28, #536]
  4061ec:	b.ne	4061f8 <ferror@plt+0x4808>  // b.any
  4061f0:	ldr	q0, [x20]
  4061f4:	str	q0, [x24]
  4061f8:	ldrsw	x8, [x25, #544]
  4061fc:	mov	w1, wzr
  406200:	add	x0, x24, x8, lsl #4
  406204:	sub	w8, w26, w8
  406208:	sbfiz	x2, x8, #4, #32
  40620c:	bl	4017d0 <memset@plt>
  406210:	ldur	w20, [x29, #-12]
  406214:	mov	x27, x24
  406218:	str	w26, [x25, #544]
  40621c:	add	x28, x27, w23, uxtw #4
  406220:	mov	x27, x28
  406224:	ldr	x26, [x28]
  406228:	ldr	x23, [x27, #8]!
  40622c:	ldp	w4, w8, [x22]
  406230:	ldp	x7, x9, [x22, #40]
  406234:	ldur	x3, [x29, #-8]
  406238:	add	x24, x22, #0x8
  40623c:	orr	w25, w8, #0x1
  406240:	mov	x0, x23
  406244:	mov	x1, x26
  406248:	mov	x2, x21
  40624c:	mov	w5, w25
  406250:	mov	x6, x24
  406254:	str	x9, [sp]
  406258:	bl	405390 <ferror@plt+0x39a0>
  40625c:	cmp	x26, x0
  406260:	b.hi	4062b8 <ferror@plt+0x48c8>  // b.pmore
  406264:	adrp	x8, 41b000 <ferror@plt+0x19610>
  406268:	add	x8, x8, #0x400
  40626c:	add	x26, x0, #0x1
  406270:	cmp	x23, x8
  406274:	str	x26, [x28]
  406278:	b.eq	406284 <ferror@plt+0x4894>  // b.none
  40627c:	mov	x0, x23
  406280:	bl	401920 <free@plt>
  406284:	mov	x0, x26
  406288:	bl	406c9c <ferror@plt+0x52ac>
  40628c:	str	x0, [x27]
  406290:	ldr	w4, [x22]
  406294:	ldp	x7, x8, [x22, #40]
  406298:	ldur	x3, [x29, #-8]
  40629c:	mov	x1, x26
  4062a0:	mov	x2, x21
  4062a4:	mov	w5, w25
  4062a8:	mov	x6, x24
  4062ac:	mov	x23, x0
  4062b0:	str	x8, [sp]
  4062b4:	bl	405390 <ferror@plt+0x39a0>
  4062b8:	str	w20, [x19]
  4062bc:	mov	x0, x23
  4062c0:	ldp	x20, x19, [sp, #112]
  4062c4:	ldp	x22, x21, [sp, #96]
  4062c8:	ldp	x24, x23, [sp, #80]
  4062cc:	ldp	x26, x25, [sp, #64]
  4062d0:	ldp	x28, x27, [sp, #48]
  4062d4:	ldp	x29, x30, [sp, #32]
  4062d8:	add	sp, sp, #0x80
  4062dc:	ret
  4062e0:	bl	401870 <abort@plt>
  4062e4:	bl	406ed8 <ferror@plt+0x54e8>
  4062e8:	adrp	x3, 41b000 <ferror@plt+0x19610>
  4062ec:	add	x3, x3, #0x3c8
  4062f0:	b	40615c <ferror@plt+0x476c>
  4062f4:	adrp	x3, 41b000 <ferror@plt+0x19610>
  4062f8:	add	x3, x3, #0x3c8
  4062fc:	mov	x2, #0xffffffffffffffff    	// #-1
  406300:	mov	x1, x0
  406304:	mov	w0, wzr
  406308:	b	40615c <ferror@plt+0x476c>
  40630c:	adrp	x3, 41b000 <ferror@plt+0x19610>
  406310:	mov	x2, x1
  406314:	add	x3, x3, #0x3c8
  406318:	mov	x1, x0
  40631c:	mov	w0, wzr
  406320:	b	40615c <ferror@plt+0x476c>
  406324:	sub	sp, sp, #0x50
  406328:	movi	v0.2d, #0x0
  40632c:	cmp	w1, #0xa
  406330:	stp	x29, x30, [sp, #64]
  406334:	add	x29, sp, #0x40
  406338:	str	xzr, [sp, #48]
  40633c:	stp	q0, q0, [sp, #16]
  406340:	str	q0, [sp]
  406344:	b.eq	40636c <ferror@plt+0x497c>  // b.none
  406348:	mov	x8, x2
  40634c:	str	w1, [sp]
  406350:	mov	x3, sp
  406354:	mov	x2, #0xffffffffffffffff    	// #-1
  406358:	mov	x1, x8
  40635c:	bl	40615c <ferror@plt+0x476c>
  406360:	ldp	x29, x30, [sp, #64]
  406364:	add	sp, sp, #0x50
  406368:	ret
  40636c:	bl	401870 <abort@plt>
  406370:	sub	sp, sp, #0x50
  406374:	movi	v0.2d, #0x0
  406378:	cmp	w1, #0xa
  40637c:	stp	x29, x30, [sp, #64]
  406380:	add	x29, sp, #0x40
  406384:	str	xzr, [sp, #48]
  406388:	stp	q0, q0, [sp, #16]
  40638c:	str	q0, [sp]
  406390:	b.eq	4063b8 <ferror@plt+0x49c8>  // b.none
  406394:	mov	x8, x3
  406398:	str	w1, [sp]
  40639c:	mov	x3, sp
  4063a0:	mov	x1, x2
  4063a4:	mov	x2, x8
  4063a8:	bl	40615c <ferror@plt+0x476c>
  4063ac:	ldp	x29, x30, [sp, #64]
  4063b0:	add	sp, sp, #0x50
  4063b4:	ret
  4063b8:	bl	401870 <abort@plt>
  4063bc:	mov	x2, x1
  4063c0:	mov	w1, w0
  4063c4:	mov	w0, wzr
  4063c8:	b	406324 <ferror@plt+0x4934>
  4063cc:	mov	x3, x2
  4063d0:	mov	x2, x1
  4063d4:	mov	w1, w0
  4063d8:	mov	w0, wzr
  4063dc:	b	406370 <ferror@plt+0x4980>
  4063e0:	sub	sp, sp, #0x50
  4063e4:	adrp	x9, 41b000 <ferror@plt+0x19610>
  4063e8:	add	x9, x9, #0x3c8
  4063ec:	ldp	q0, q1, [x9]
  4063f0:	ubfx	w10, w2, #5, #3
  4063f4:	mov	x11, sp
  4063f8:	mov	x8, x1
  4063fc:	stp	q0, q1, [sp]
  406400:	ldr	q0, [x9, #32]
  406404:	ldr	x9, [x9, #48]
  406408:	mov	x1, x0
  40640c:	mov	x3, sp
  406410:	str	q0, [sp, #32]
  406414:	str	x9, [sp, #48]
  406418:	add	x9, x11, w10, uxtw #2
  40641c:	ldr	w10, [x9, #8]
  406420:	mov	w0, wzr
  406424:	stp	x29, x30, [sp, #64]
  406428:	add	x29, sp, #0x40
  40642c:	lsr	w11, w10, w2
  406430:	mvn	w11, w11
  406434:	and	w11, w11, #0x1
  406438:	lsl	w11, w11, w2
  40643c:	eor	w10, w11, w10
  406440:	mov	x2, x8
  406444:	str	w10, [x9, #8]
  406448:	bl	40615c <ferror@plt+0x476c>
  40644c:	ldp	x29, x30, [sp, #64]
  406450:	add	sp, sp, #0x50
  406454:	ret
  406458:	sub	sp, sp, #0x50
  40645c:	adrp	x9, 41b000 <ferror@plt+0x19610>
  406460:	add	x9, x9, #0x3c8
  406464:	ldp	q0, q1, [x9]
  406468:	ubfx	w10, w1, #5, #3
  40646c:	mov	x11, sp
  406470:	mov	x8, x0
  406474:	stp	q0, q1, [sp]
  406478:	ldr	q0, [x9, #32]
  40647c:	ldr	x9, [x9, #48]
  406480:	mov	x3, sp
  406484:	mov	x2, #0xffffffffffffffff    	// #-1
  406488:	str	q0, [sp, #32]
  40648c:	str	x9, [sp, #48]
  406490:	add	x9, x11, w10, uxtw #2
  406494:	ldr	w10, [x9, #8]
  406498:	mov	w0, wzr
  40649c:	stp	x29, x30, [sp, #64]
  4064a0:	add	x29, sp, #0x40
  4064a4:	lsr	w11, w10, w1
  4064a8:	mvn	w11, w11
  4064ac:	and	w11, w11, #0x1
  4064b0:	lsl	w11, w11, w1
  4064b4:	eor	w10, w11, w10
  4064b8:	mov	x1, x8
  4064bc:	str	w10, [x9, #8]
  4064c0:	bl	40615c <ferror@plt+0x476c>
  4064c4:	ldp	x29, x30, [sp, #64]
  4064c8:	add	sp, sp, #0x50
  4064cc:	ret
  4064d0:	sub	sp, sp, #0x50
  4064d4:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4064d8:	add	x8, x8, #0x3c8
  4064dc:	ldp	q0, q1, [x8]
  4064e0:	ldr	q2, [x8, #32]
  4064e4:	ldr	x8, [x8, #48]
  4064e8:	mov	x1, x0
  4064ec:	stp	q0, q1, [sp]
  4064f0:	ldr	w9, [sp, #12]
  4064f4:	str	x8, [sp, #48]
  4064f8:	mov	x3, sp
  4064fc:	mov	x2, #0xffffffffffffffff    	// #-1
  406500:	orr	w8, w9, #0x4000000
  406504:	mov	w0, wzr
  406508:	stp	x29, x30, [sp, #64]
  40650c:	add	x29, sp, #0x40
  406510:	str	q2, [sp, #32]
  406514:	str	w8, [sp, #12]
  406518:	bl	40615c <ferror@plt+0x476c>
  40651c:	ldp	x29, x30, [sp, #64]
  406520:	add	sp, sp, #0x50
  406524:	ret
  406528:	sub	sp, sp, #0x50
  40652c:	adrp	x8, 41b000 <ferror@plt+0x19610>
  406530:	add	x8, x8, #0x3c8
  406534:	ldp	q0, q1, [x8]
  406538:	ldr	q2, [x8, #32]
  40653c:	ldr	x8, [x8, #48]
  406540:	mov	x2, x1
  406544:	stp	q0, q1, [sp]
  406548:	ldr	w9, [sp, #12]
  40654c:	mov	x1, x0
  406550:	str	x8, [sp, #48]
  406554:	mov	x3, sp
  406558:	orr	w8, w9, #0x4000000
  40655c:	mov	w0, wzr
  406560:	stp	x29, x30, [sp, #64]
  406564:	add	x29, sp, #0x40
  406568:	str	q2, [sp, #32]
  40656c:	str	w8, [sp, #12]
  406570:	bl	40615c <ferror@plt+0x476c>
  406574:	ldp	x29, x30, [sp, #64]
  406578:	add	sp, sp, #0x50
  40657c:	ret
  406580:	sub	sp, sp, #0x80
  406584:	movi	v0.2d, #0x0
  406588:	cmp	w1, #0xa
  40658c:	stp	x29, x30, [sp, #112]
  406590:	add	x29, sp, #0x70
  406594:	str	wzr, [sp, #48]
  406598:	stp	q0, q0, [sp, #16]
  40659c:	str	q0, [sp]
  4065a0:	b.eq	4065f0 <ferror@plt+0x4c00>  // b.none
  4065a4:	ldp	q0, q1, [sp]
  4065a8:	ldr	w9, [sp, #48]
  4065ac:	ldr	q2, [sp, #32]
  4065b0:	mov	x8, x2
  4065b4:	stur	q0, [sp, #60]
  4065b8:	ldr	w10, [sp, #68]
  4065bc:	str	w1, [sp, #56]
  4065c0:	str	w9, [sp, #108]
  4065c4:	add	x3, sp, #0x38
  4065c8:	orr	w9, w10, #0x4000000
  4065cc:	mov	x2, #0xffffffffffffffff    	// #-1
  4065d0:	mov	x1, x8
  4065d4:	stur	q1, [sp, #76]
  4065d8:	stur	q2, [sp, #92]
  4065dc:	str	w9, [sp, #68]
  4065e0:	bl	40615c <ferror@plt+0x476c>
  4065e4:	ldp	x29, x30, [sp, #112]
  4065e8:	add	sp, sp, #0x80
  4065ec:	ret
  4065f0:	bl	401870 <abort@plt>
  4065f4:	mov	x4, #0xffffffffffffffff    	// #-1
  4065f8:	b	4065fc <ferror@plt+0x4c0c>
  4065fc:	sub	sp, sp, #0x50
  406600:	adrp	x9, 41b000 <ferror@plt+0x19610>
  406604:	add	x9, x9, #0x3c8
  406608:	ldp	q0, q1, [x9]
  40660c:	ldr	x10, [x9, #48]
  406610:	stp	x29, x30, [sp, #64]
  406614:	add	x29, sp, #0x40
  406618:	stp	q0, q1, [sp]
  40661c:	ldr	q0, [x9, #32]
  406620:	mov	w9, #0xa                   	// #10
  406624:	str	x10, [sp, #48]
  406628:	str	w9, [sp]
  40662c:	str	q0, [sp, #32]
  406630:	cbz	x1, 40665c <ferror@plt+0x4c6c>
  406634:	cbz	x2, 40665c <ferror@plt+0x4c6c>
  406638:	mov	x8, x3
  40663c:	stp	x1, x2, [sp, #40]
  406640:	mov	x3, sp
  406644:	mov	x1, x8
  406648:	mov	x2, x4
  40664c:	bl	40615c <ferror@plt+0x476c>
  406650:	ldp	x29, x30, [sp, #64]
  406654:	add	sp, sp, #0x50
  406658:	ret
  40665c:	bl	401870 <abort@plt>
  406660:	mov	x3, x2
  406664:	mov	x2, x1
  406668:	mov	x4, #0xffffffffffffffff    	// #-1
  40666c:	mov	x1, x0
  406670:	mov	w0, wzr
  406674:	b	4065fc <ferror@plt+0x4c0c>
  406678:	mov	x4, x3
  40667c:	mov	x3, x2
  406680:	mov	x2, x1
  406684:	mov	x1, x0
  406688:	mov	w0, wzr
  40668c:	b	4065fc <ferror@plt+0x4c0c>
  406690:	adrp	x3, 41b000 <ferror@plt+0x19610>
  406694:	add	x3, x3, #0x238
  406698:	b	40615c <ferror@plt+0x476c>
  40669c:	adrp	x3, 41b000 <ferror@plt+0x19610>
  4066a0:	mov	x2, x1
  4066a4:	add	x3, x3, #0x238
  4066a8:	mov	x1, x0
  4066ac:	mov	w0, wzr
  4066b0:	b	40615c <ferror@plt+0x476c>
  4066b4:	adrp	x3, 41b000 <ferror@plt+0x19610>
  4066b8:	add	x3, x3, #0x238
  4066bc:	mov	x2, #0xffffffffffffffff    	// #-1
  4066c0:	b	40615c <ferror@plt+0x476c>
  4066c4:	adrp	x3, 41b000 <ferror@plt+0x19610>
  4066c8:	add	x3, x3, #0x238
  4066cc:	mov	x2, #0xffffffffffffffff    	// #-1
  4066d0:	mov	x1, x0
  4066d4:	mov	w0, wzr
  4066d8:	b	40615c <ferror@plt+0x476c>
  4066dc:	stp	x29, x30, [sp, #-32]!
  4066e0:	stp	x20, x19, [sp, #16]
  4066e4:	mov	x20, x0
  4066e8:	mov	w19, w1
  4066ec:	mov	w2, #0x5                   	// #5
  4066f0:	mov	x0, xzr
  4066f4:	mov	x1, x20
  4066f8:	mov	x29, sp
  4066fc:	bl	401980 <dcgettext@plt>
  406700:	cmp	x0, x20
  406704:	b.ne	4067e8 <ferror@plt+0x4df8>  // b.any
  406708:	bl	4078bc <ferror@plt+0x5ecc>
  40670c:	ldrb	w8, [x0]
  406710:	and	w8, w8, #0xffffffdf
  406714:	cmp	w8, #0x47
  406718:	b.eq	40677c <ferror@plt+0x4d8c>  // b.none
  40671c:	cmp	w8, #0x55
  406720:	b.ne	4067d0 <ferror@plt+0x4de0>  // b.any
  406724:	ldrb	w8, [x0, #1]
  406728:	and	w8, w8, #0xffffffdf
  40672c:	cmp	w8, #0x54
  406730:	b.ne	4067d0 <ferror@plt+0x4de0>  // b.any
  406734:	ldrb	w8, [x0, #2]
  406738:	and	w8, w8, #0xffffffdf
  40673c:	cmp	w8, #0x46
  406740:	b.ne	4067d0 <ferror@plt+0x4de0>  // b.any
  406744:	ldrb	w8, [x0, #3]
  406748:	cmp	w8, #0x2d
  40674c:	b.ne	4067d0 <ferror@plt+0x4de0>  // b.any
  406750:	ldrb	w8, [x0, #4]
  406754:	cmp	w8, #0x38
  406758:	b.ne	4067d0 <ferror@plt+0x4de0>  // b.any
  40675c:	ldrb	w8, [x0, #5]
  406760:	cbnz	w8, 4067d0 <ferror@plt+0x4de0>
  406764:	ldrb	w8, [x20]
  406768:	adrp	x9, 40a000 <ferror@plt+0x8610>
  40676c:	adrp	x10, 40a000 <ferror@plt+0x8610>
  406770:	add	x9, x9, #0x20c
  406774:	add	x10, x10, #0x208
  406778:	b	406808 <ferror@plt+0x4e18>
  40677c:	ldrb	w8, [x0, #1]
  406780:	and	w8, w8, #0xffffffdf
  406784:	cmp	w8, #0x42
  406788:	b.ne	4067d0 <ferror@plt+0x4de0>  // b.any
  40678c:	ldrb	w8, [x0, #2]
  406790:	cmp	w8, #0x31
  406794:	b.ne	4067d0 <ferror@plt+0x4de0>  // b.any
  406798:	ldrb	w8, [x0, #3]
  40679c:	cmp	w8, #0x38
  4067a0:	b.ne	4067d0 <ferror@plt+0x4de0>  // b.any
  4067a4:	ldrb	w8, [x0, #4]
  4067a8:	cmp	w8, #0x30
  4067ac:	b.ne	4067d0 <ferror@plt+0x4de0>  // b.any
  4067b0:	ldrb	w8, [x0, #5]
  4067b4:	cmp	w8, #0x33
  4067b8:	b.ne	4067d0 <ferror@plt+0x4de0>  // b.any
  4067bc:	ldrb	w8, [x0, #6]
  4067c0:	cmp	w8, #0x30
  4067c4:	b.ne	4067d0 <ferror@plt+0x4de0>  // b.any
  4067c8:	ldrb	w8, [x0, #7]
  4067cc:	cbz	w8, 4067f4 <ferror@plt+0x4e04>
  4067d0:	adrp	x8, 40a000 <ferror@plt+0x8610>
  4067d4:	adrp	x9, 40a000 <ferror@plt+0x8610>
  4067d8:	add	x8, x8, #0x57b
  4067dc:	add	x9, x9, #0x204
  4067e0:	cmp	w19, #0x9
  4067e4:	csel	x0, x9, x8, eq  // eq = none
  4067e8:	ldp	x20, x19, [sp, #16]
  4067ec:	ldp	x29, x30, [sp], #32
  4067f0:	ret
  4067f4:	ldrb	w8, [x20]
  4067f8:	adrp	x9, 40a000 <ferror@plt+0x8610>
  4067fc:	adrp	x10, 40a000 <ferror@plt+0x8610>
  406800:	add	x9, x9, #0x214
  406804:	add	x10, x10, #0x210
  406808:	cmp	w8, #0x60
  40680c:	csel	x0, x10, x9, eq  // eq = none
  406810:	b	4067e8 <ferror@plt+0x4df8>
  406814:	sub	sp, sp, #0x50
  406818:	str	x21, [sp, #48]
  40681c:	stp	x20, x19, [sp, #64]
  406820:	mov	x21, x5
  406824:	mov	x20, x4
  406828:	mov	x5, x3
  40682c:	mov	x4, x2
  406830:	mov	x19, x0
  406834:	stp	x29, x30, [sp, #32]
  406838:	add	x29, sp, #0x20
  40683c:	cbz	x1, 40685c <ferror@plt+0x4e6c>
  406840:	adrp	x2, 40a000 <ferror@plt+0x8610>
  406844:	mov	x3, x1
  406848:	add	x2, x2, #0x221
  40684c:	mov	w1, #0x1                   	// #1
  406850:	mov	x0, x19
  406854:	bl	4018c0 <__fprintf_chk@plt>
  406858:	b	406878 <ferror@plt+0x4e88>
  40685c:	adrp	x2, 40a000 <ferror@plt+0x8610>
  406860:	add	x2, x2, #0x22d
  406864:	mov	w1, #0x1                   	// #1
  406868:	mov	x0, x19
  40686c:	mov	x3, x4
  406870:	mov	x4, x5
  406874:	bl	4018c0 <__fprintf_chk@plt>
  406878:	adrp	x1, 40a000 <ferror@plt+0x8610>
  40687c:	add	x1, x1, #0x234
  406880:	mov	w2, #0x5                   	// #5
  406884:	mov	x0, xzr
  406888:	bl	401980 <dcgettext@plt>
  40688c:	adrp	x2, 40a000 <ferror@plt+0x8610>
  406890:	mov	x3, x0
  406894:	add	x2, x2, #0x4ff
  406898:	mov	w1, #0x1                   	// #1
  40689c:	mov	w4, #0x7e3                 	// #2019
  4068a0:	mov	x0, x19
  4068a4:	bl	4018c0 <__fprintf_chk@plt>
  4068a8:	adrp	x1, 40a000 <ferror@plt+0x8610>
  4068ac:	add	x1, x1, #0x238
  4068b0:	mov	w2, #0x5                   	// #5
  4068b4:	mov	x0, xzr
  4068b8:	bl	401980 <dcgettext@plt>
  4068bc:	mov	x1, x19
  4068c0:	bl	401990 <fputs_unlocked@plt>
  4068c4:	cmp	x21, #0x9
  4068c8:	b.hi	40691c <ferror@plt+0x4f2c>  // b.pmore
  4068cc:	adrp	x8, 40a000 <ferror@plt+0x8610>
  4068d0:	add	x8, x8, #0x217
  4068d4:	adr	x9, 4068e4 <ferror@plt+0x4ef4>
  4068d8:	ldrb	w10, [x8, x21]
  4068dc:	add	x9, x9, x10, lsl #2
  4068e0:	br	x9
  4068e4:	adrp	x1, 40a000 <ferror@plt+0x8610>
  4068e8:	add	x1, x1, #0x304
  4068ec:	mov	w2, #0x5                   	// #5
  4068f0:	mov	x0, xzr
  4068f4:	bl	401980 <dcgettext@plt>
  4068f8:	ldr	x3, [x20]
  4068fc:	mov	x2, x0
  406900:	mov	x0, x19
  406904:	ldp	x20, x19, [sp, #64]
  406908:	ldr	x21, [sp, #48]
  40690c:	ldp	x29, x30, [sp, #32]
  406910:	mov	w1, #0x1                   	// #1
  406914:	add	sp, sp, #0x50
  406918:	b	4018c0 <__fprintf_chk@plt>
  40691c:	adrp	x1, 40a000 <ferror@plt+0x8610>
  406920:	add	x1, x1, #0x443
  406924:	b	406a80 <ferror@plt+0x5090>
  406928:	adrp	x1, 40a000 <ferror@plt+0x8610>
  40692c:	add	x1, x1, #0x314
  406930:	mov	w2, #0x5                   	// #5
  406934:	mov	x0, xzr
  406938:	bl	401980 <dcgettext@plt>
  40693c:	ldp	x3, x4, [x20]
  406940:	mov	x2, x0
  406944:	mov	x0, x19
  406948:	ldp	x20, x19, [sp, #64]
  40694c:	ldr	x21, [sp, #48]
  406950:	ldp	x29, x30, [sp, #32]
  406954:	mov	w1, #0x1                   	// #1
  406958:	add	sp, sp, #0x50
  40695c:	b	4018c0 <__fprintf_chk@plt>
  406960:	adrp	x1, 40a000 <ferror@plt+0x8610>
  406964:	add	x1, x1, #0x32b
  406968:	mov	w2, #0x5                   	// #5
  40696c:	mov	x0, xzr
  406970:	bl	401980 <dcgettext@plt>
  406974:	ldp	x3, x4, [x20]
  406978:	ldr	x5, [x20, #16]
  40697c:	mov	x2, x0
  406980:	mov	x0, x19
  406984:	ldp	x20, x19, [sp, #64]
  406988:	ldr	x21, [sp, #48]
  40698c:	ldp	x29, x30, [sp, #32]
  406990:	mov	w1, #0x1                   	// #1
  406994:	add	sp, sp, #0x50
  406998:	b	4018c0 <__fprintf_chk@plt>
  40699c:	adrp	x1, 40a000 <ferror@plt+0x8610>
  4069a0:	add	x1, x1, #0x347
  4069a4:	mov	w2, #0x5                   	// #5
  4069a8:	mov	x0, xzr
  4069ac:	bl	401980 <dcgettext@plt>
  4069b0:	ldp	x3, x4, [x20]
  4069b4:	ldp	x5, x6, [x20, #16]
  4069b8:	mov	x2, x0
  4069bc:	mov	x0, x19
  4069c0:	ldp	x20, x19, [sp, #64]
  4069c4:	ldr	x21, [sp, #48]
  4069c8:	ldp	x29, x30, [sp, #32]
  4069cc:	mov	w1, #0x1                   	// #1
  4069d0:	add	sp, sp, #0x50
  4069d4:	b	4018c0 <__fprintf_chk@plt>
  4069d8:	adrp	x1, 40a000 <ferror@plt+0x8610>
  4069dc:	add	x1, x1, #0x367
  4069e0:	mov	w2, #0x5                   	// #5
  4069e4:	mov	x0, xzr
  4069e8:	bl	401980 <dcgettext@plt>
  4069ec:	ldp	x3, x4, [x20]
  4069f0:	ldp	x5, x6, [x20, #16]
  4069f4:	ldr	x7, [x20, #32]
  4069f8:	mov	x2, x0
  4069fc:	mov	x0, x19
  406a00:	ldp	x20, x19, [sp, #64]
  406a04:	ldr	x21, [sp, #48]
  406a08:	ldp	x29, x30, [sp, #32]
  406a0c:	mov	w1, #0x1                   	// #1
  406a10:	add	sp, sp, #0x50
  406a14:	b	4018c0 <__fprintf_chk@plt>
  406a18:	adrp	x1, 40a000 <ferror@plt+0x8610>
  406a1c:	add	x1, x1, #0x38b
  406a20:	mov	w2, #0x5                   	// #5
  406a24:	mov	x0, xzr
  406a28:	bl	401980 <dcgettext@plt>
  406a2c:	ldp	x3, x4, [x20]
  406a30:	ldp	x5, x6, [x20, #16]
  406a34:	ldp	x7, x8, [x20, #32]
  406a38:	mov	x2, x0
  406a3c:	b	406a6c <ferror@plt+0x507c>
  406a40:	adrp	x1, 40a000 <ferror@plt+0x8610>
  406a44:	add	x1, x1, #0x3b3
  406a48:	mov	w2, #0x5                   	// #5
  406a4c:	mov	x0, xzr
  406a50:	bl	401980 <dcgettext@plt>
  406a54:	ldr	x9, [x20, #48]
  406a58:	ldp	x3, x4, [x20]
  406a5c:	ldp	x5, x6, [x20, #16]
  406a60:	ldp	x7, x8, [x20, #32]
  406a64:	mov	x2, x0
  406a68:	str	x9, [sp, #8]
  406a6c:	mov	w1, #0x1                   	// #1
  406a70:	str	x8, [sp]
  406a74:	b	406ae4 <ferror@plt+0x50f4>
  406a78:	adrp	x1, 40a000 <ferror@plt+0x8610>
  406a7c:	add	x1, x1, #0x40f
  406a80:	mov	w2, #0x5                   	// #5
  406a84:	mov	x0, xzr
  406a88:	bl	401980 <dcgettext@plt>
  406a8c:	ldp	x8, x9, [x20, #56]
  406a90:	ldp	x3, x4, [x20]
  406a94:	ldp	x5, x6, [x20, #16]
  406a98:	ldr	x7, [x20, #32]
  406a9c:	ldur	q0, [x20, #40]
  406aa0:	mov	x2, x0
  406aa4:	str	x9, [sp, #24]
  406aa8:	b	406ad8 <ferror@plt+0x50e8>
  406aac:	adrp	x1, 40a000 <ferror@plt+0x8610>
  406ab0:	add	x1, x1, #0x3df
  406ab4:	mov	w2, #0x5                   	// #5
  406ab8:	mov	x0, xzr
  406abc:	bl	401980 <dcgettext@plt>
  406ac0:	ldp	x3, x4, [x20]
  406ac4:	ldp	x5, x6, [x20, #16]
  406ac8:	ldr	x7, [x20, #32]
  406acc:	ldur	q0, [x20, #40]
  406ad0:	ldr	x8, [x20, #56]
  406ad4:	mov	x2, x0
  406ad8:	str	x8, [sp, #16]
  406adc:	mov	w1, #0x1                   	// #1
  406ae0:	str	q0, [sp]
  406ae4:	mov	x0, x19
  406ae8:	bl	4018c0 <__fprintf_chk@plt>
  406aec:	ldp	x20, x19, [sp, #64]
  406af0:	ldr	x21, [sp, #48]
  406af4:	ldp	x29, x30, [sp, #32]
  406af8:	add	sp, sp, #0x50
  406afc:	ret
  406b00:	mov	x8, xzr
  406b04:	ldr	x9, [x4, x8, lsl #3]
  406b08:	add	x8, x8, #0x1
  406b0c:	cbnz	x9, 406b04 <ferror@plt+0x5114>
  406b10:	sub	x5, x8, #0x1
  406b14:	b	406814 <ferror@plt+0x4e24>
  406b18:	sub	sp, sp, #0x60
  406b1c:	stp	x29, x30, [sp, #80]
  406b20:	ldr	w8, [x4, #24]
  406b24:	mov	x5, xzr
  406b28:	mov	x9, sp
  406b2c:	add	x29, sp, #0x50
  406b30:	tbz	w8, #31, 406b58 <ferror@plt+0x5168>
  406b34:	add	w11, w8, #0x8
  406b38:	cmn	w8, #0x8
  406b3c:	str	w11, [x4, #24]
  406b40:	b.gt	406b54 <ferror@plt+0x5164>
  406b44:	ldr	x10, [x4, #8]
  406b48:	add	x10, x10, w8, sxtw
  406b4c:	mov	w8, w11
  406b50:	b	406b64 <ferror@plt+0x5174>
  406b54:	mov	w8, w11
  406b58:	ldr	x10, [x4]
  406b5c:	add	x11, x10, #0x8
  406b60:	str	x11, [x4]
  406b64:	ldr	x10, [x10]
  406b68:	str	x10, [x9, x5, lsl #3]
  406b6c:	cbz	x10, 406b7c <ferror@plt+0x518c>
  406b70:	add	x5, x5, #0x1
  406b74:	cmp	x5, #0xa
  406b78:	b.ne	406b30 <ferror@plt+0x5140>  // b.any
  406b7c:	mov	x4, sp
  406b80:	bl	406814 <ferror@plt+0x4e24>
  406b84:	ldp	x29, x30, [sp, #80]
  406b88:	add	sp, sp, #0x60
  406b8c:	ret
  406b90:	sub	sp, sp, #0xf0
  406b94:	stp	x29, x30, [sp, #224]
  406b98:	add	x29, sp, #0xe0
  406b9c:	mov	x8, #0xffffffffffffffe0    	// #-32
  406ba0:	mov	x9, sp
  406ba4:	sub	x10, x29, #0x60
  406ba8:	movk	x8, #0xff80, lsl #32
  406bac:	add	x11, x29, #0x10
  406bb0:	add	x9, x9, #0x80
  406bb4:	add	x10, x10, #0x20
  406bb8:	stp	x9, x8, [x29, #-16]
  406bbc:	stp	x11, x10, [x29, #-32]
  406bc0:	stp	x4, x5, [x29, #-96]
  406bc4:	stp	x6, x7, [x29, #-80]
  406bc8:	stp	q0, q1, [sp]
  406bcc:	ldp	q0, q1, [x29, #-32]
  406bd0:	sub	x4, x29, #0x40
  406bd4:	stp	q2, q3, [sp, #32]
  406bd8:	stp	q4, q5, [sp, #64]
  406bdc:	stp	q6, q7, [sp, #96]
  406be0:	stp	q0, q1, [x29, #-64]
  406be4:	bl	406b18 <ferror@plt+0x5128>
  406be8:	ldp	x29, x30, [sp, #224]
  406bec:	add	sp, sp, #0xf0
  406bf0:	ret
  406bf4:	stp	x29, x30, [sp, #-16]!
  406bf8:	adrp	x1, 40a000 <ferror@plt+0x8610>
  406bfc:	add	x1, x1, #0x47f
  406c00:	mov	w2, #0x5                   	// #5
  406c04:	mov	x0, xzr
  406c08:	mov	x29, sp
  406c0c:	bl	401980 <dcgettext@plt>
  406c10:	adrp	x2, 40a000 <ferror@plt+0x8610>
  406c14:	mov	x1, x0
  406c18:	add	x2, x2, #0x494
  406c1c:	mov	w0, #0x1                   	// #1
  406c20:	bl	4017c0 <__printf_chk@plt>
  406c24:	adrp	x1, 40a000 <ferror@plt+0x8610>
  406c28:	add	x1, x1, #0x4aa
  406c2c:	mov	w2, #0x5                   	// #5
  406c30:	mov	x0, xzr
  406c34:	bl	401980 <dcgettext@plt>
  406c38:	adrp	x2, 409000 <ferror@plt+0x7610>
  406c3c:	adrp	x3, 409000 <ferror@plt+0x7610>
  406c40:	mov	x1, x0
  406c44:	add	x2, x2, #0x9e1
  406c48:	add	x3, x3, #0xbc5
  406c4c:	mov	w0, #0x1                   	// #1
  406c50:	bl	4017c0 <__printf_chk@plt>
  406c54:	adrp	x1, 40a000 <ferror@plt+0x8610>
  406c58:	add	x1, x1, #0x4be
  406c5c:	mov	w2, #0x5                   	// #5
  406c60:	mov	x0, xzr
  406c64:	bl	401980 <dcgettext@plt>
  406c68:	adrp	x8, 41b000 <ferror@plt+0x19610>
  406c6c:	ldr	x1, [x8, #656]
  406c70:	ldp	x29, x30, [sp], #16
  406c74:	b	401990 <fputs_unlocked@plt>
  406c78:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  406c7c:	udiv	x8, x8, x1
  406c80:	cmp	x8, x0
  406c84:	b.cc	406c90 <ferror@plt+0x52a0>  // b.lo, b.ul, b.last
  406c88:	mul	x0, x1, x0
  406c8c:	b	406c9c <ferror@plt+0x52ac>
  406c90:	stp	x29, x30, [sp, #-16]!
  406c94:	mov	x29, sp
  406c98:	bl	406ed8 <ferror@plt+0x54e8>
  406c9c:	stp	x29, x30, [sp, #-32]!
  406ca0:	str	x19, [sp, #16]
  406ca4:	mov	x29, sp
  406ca8:	mov	x19, x0
  406cac:	bl	401770 <malloc@plt>
  406cb0:	cbz	x19, 406cb8 <ferror@plt+0x52c8>
  406cb4:	cbz	x0, 406cc4 <ferror@plt+0x52d4>
  406cb8:	ldr	x19, [sp, #16]
  406cbc:	ldp	x29, x30, [sp], #32
  406cc0:	ret
  406cc4:	bl	406ed8 <ferror@plt+0x54e8>
  406cc8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  406ccc:	udiv	x8, x8, x2
  406cd0:	cmp	x8, x1
  406cd4:	b.cc	406ce0 <ferror@plt+0x52f0>  // b.lo, b.ul, b.last
  406cd8:	mul	x1, x2, x1
  406cdc:	b	406cec <ferror@plt+0x52fc>
  406ce0:	stp	x29, x30, [sp, #-16]!
  406ce4:	mov	x29, sp
  406ce8:	bl	406ed8 <ferror@plt+0x54e8>
  406cec:	stp	x29, x30, [sp, #-32]!
  406cf0:	str	x19, [sp, #16]
  406cf4:	mov	x19, x1
  406cf8:	mov	x29, sp
  406cfc:	cbz	x0, 406d10 <ferror@plt+0x5320>
  406d00:	cbnz	x19, 406d10 <ferror@plt+0x5320>
  406d04:	bl	401920 <free@plt>
  406d08:	mov	x0, xzr
  406d0c:	b	406d20 <ferror@plt+0x5330>
  406d10:	mov	x1, x19
  406d14:	bl	401830 <realloc@plt>
  406d18:	cbz	x19, 406d20 <ferror@plt+0x5330>
  406d1c:	cbz	x0, 406d2c <ferror@plt+0x533c>
  406d20:	ldr	x19, [sp, #16]
  406d24:	ldp	x29, x30, [sp], #32
  406d28:	ret
  406d2c:	bl	406ed8 <ferror@plt+0x54e8>
  406d30:	stp	x29, x30, [sp, #-16]!
  406d34:	ldr	x9, [x1]
  406d38:	mov	x29, sp
  406d3c:	cbz	x0, 406d60 <ferror@plt+0x5370>
  406d40:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  406d44:	movk	x8, #0x5554
  406d48:	udiv	x8, x8, x2
  406d4c:	cmp	x8, x9
  406d50:	b.ls	406d98 <ferror@plt+0x53a8>  // b.plast
  406d54:	add	x8, x9, x9, lsr #1
  406d58:	add	x9, x8, #0x1
  406d5c:	b	406d84 <ferror@plt+0x5394>
  406d60:	cbnz	x9, 406d74 <ferror@plt+0x5384>
  406d64:	mov	w8, #0x80                  	// #128
  406d68:	udiv	x8, x8, x2
  406d6c:	cmp	x2, #0x80
  406d70:	cinc	x9, x8, hi  // hi = pmore
  406d74:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  406d78:	udiv	x8, x8, x2
  406d7c:	cmp	x8, x9
  406d80:	b.cc	406d98 <ferror@plt+0x53a8>  // b.lo, b.ul, b.last
  406d84:	mul	x8, x9, x2
  406d88:	str	x9, [x1]
  406d8c:	mov	x1, x8
  406d90:	ldp	x29, x30, [sp], #16
  406d94:	b	406cec <ferror@plt+0x52fc>
  406d98:	bl	406ed8 <ferror@plt+0x54e8>
  406d9c:	b	406c9c <ferror@plt+0x52ac>
  406da0:	stp	x29, x30, [sp, #-16]!
  406da4:	ldr	x8, [x1]
  406da8:	mov	x29, sp
  406dac:	cbz	x0, 406dcc <ferror@plt+0x53dc>
  406db0:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  406db4:	movk	x9, #0x5554
  406db8:	cmp	x8, x9
  406dbc:	b.cs	406dd4 <ferror@plt+0x53e4>  // b.hs, b.nlast
  406dc0:	add	x8, x8, x8, lsr #1
  406dc4:	add	x8, x8, #0x1
  406dc8:	b	406ddc <ferror@plt+0x53ec>
  406dcc:	cbz	x8, 406dd8 <ferror@plt+0x53e8>
  406dd0:	tbz	x8, #63, 406ddc <ferror@plt+0x53ec>
  406dd4:	bl	406ed8 <ferror@plt+0x54e8>
  406dd8:	mov	w8, #0x80                  	// #128
  406ddc:	str	x8, [x1]
  406de0:	mov	x1, x8
  406de4:	ldp	x29, x30, [sp], #16
  406de8:	b	406cec <ferror@plt+0x52fc>
  406dec:	stp	x29, x30, [sp, #-32]!
  406df0:	stp	x20, x19, [sp, #16]
  406df4:	mov	x29, sp
  406df8:	mov	x19, x0
  406dfc:	bl	406c9c <ferror@plt+0x52ac>
  406e00:	mov	w1, wzr
  406e04:	mov	x2, x19
  406e08:	mov	x20, x0
  406e0c:	bl	4017d0 <memset@plt>
  406e10:	mov	x0, x20
  406e14:	ldp	x20, x19, [sp, #16]
  406e18:	ldp	x29, x30, [sp], #32
  406e1c:	ret
  406e20:	stp	x29, x30, [sp, #-16]!
  406e24:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  406e28:	udiv	x8, x8, x1
  406e2c:	cmp	x8, x0
  406e30:	mov	x29, sp
  406e34:	b.cc	406e48 <ferror@plt+0x5458>  // b.lo, b.ul, b.last
  406e38:	bl	4075b4 <ferror@plt+0x5bc4>
  406e3c:	cbz	x0, 406e48 <ferror@plt+0x5458>
  406e40:	ldp	x29, x30, [sp], #16
  406e44:	ret
  406e48:	bl	406ed8 <ferror@plt+0x54e8>
  406e4c:	stp	x29, x30, [sp, #-48]!
  406e50:	stp	x20, x19, [sp, #32]
  406e54:	mov	x20, x0
  406e58:	mov	x0, x1
  406e5c:	str	x21, [sp, #16]
  406e60:	mov	x29, sp
  406e64:	mov	x19, x1
  406e68:	bl	406c9c <ferror@plt+0x52ac>
  406e6c:	mov	x1, x20
  406e70:	mov	x2, x19
  406e74:	mov	x21, x0
  406e78:	bl	401630 <memcpy@plt>
  406e7c:	mov	x0, x21
  406e80:	ldp	x20, x19, [sp, #32]
  406e84:	ldr	x21, [sp, #16]
  406e88:	ldp	x29, x30, [sp], #48
  406e8c:	ret
  406e90:	stp	x29, x30, [sp, #-48]!
  406e94:	str	x21, [sp, #16]
  406e98:	stp	x20, x19, [sp, #32]
  406e9c:	mov	x29, sp
  406ea0:	mov	x19, x0
  406ea4:	bl	401650 <strlen@plt>
  406ea8:	add	x20, x0, #0x1
  406eac:	mov	x0, x20
  406eb0:	bl	406c9c <ferror@plt+0x52ac>
  406eb4:	mov	x1, x19
  406eb8:	mov	x2, x20
  406ebc:	mov	x21, x0
  406ec0:	bl	401630 <memcpy@plt>
  406ec4:	mov	x0, x21
  406ec8:	ldp	x20, x19, [sp, #32]
  406ecc:	ldr	x21, [sp, #16]
  406ed0:	ldp	x29, x30, [sp], #48
  406ed4:	ret
  406ed8:	stp	x29, x30, [sp, #-32]!
  406edc:	str	x19, [sp, #16]
  406ee0:	adrp	x8, 41b000 <ferror@plt+0x19610>
  406ee4:	ldr	w19, [x8, #528]
  406ee8:	adrp	x1, 40a000 <ferror@plt+0x8610>
  406eec:	add	x1, x1, #0x52e
  406ef0:	mov	w2, #0x5                   	// #5
  406ef4:	mov	x0, xzr
  406ef8:	mov	x29, sp
  406efc:	bl	401980 <dcgettext@plt>
  406f00:	adrp	x2, 40a000 <ferror@plt+0x8610>
  406f04:	mov	x3, x0
  406f08:	add	x2, x2, #0x1b
  406f0c:	mov	w0, w19
  406f10:	mov	w1, wzr
  406f14:	bl	401690 <error@plt>
  406f18:	bl	401870 <abort@plt>
  406f1c:	sub	sp, sp, #0x120
  406f20:	stp	x29, x30, [sp, #256]
  406f24:	add	x29, sp, #0x100
  406f28:	mov	x8, #0xffffffffffffffc8    	// #-56
  406f2c:	mov	x9, sp
  406f30:	sub	x10, x29, #0x78
  406f34:	movk	x8, #0xff80, lsl #32
  406f38:	add	x11, x29, #0x20
  406f3c:	add	x9, x9, #0x80
  406f40:	add	x10, x10, #0x38
  406f44:	stp	x9, x8, [x29, #-16]
  406f48:	stp	x11, x10, [x29, #-32]
  406f4c:	stp	x1, x2, [x29, #-120]
  406f50:	stp	x3, x4, [x29, #-104]
  406f54:	stp	x5, x6, [x29, #-88]
  406f58:	stur	x7, [x29, #-72]
  406f5c:	stp	q0, q1, [sp]
  406f60:	ldp	q0, q1, [x29, #-32]
  406f64:	sub	x1, x29, #0x40
  406f68:	str	x28, [sp, #272]
  406f6c:	stp	q2, q3, [sp, #32]
  406f70:	stp	q4, q5, [sp, #64]
  406f74:	stp	q6, q7, [sp, #96]
  406f78:	stp	q0, q1, [x29, #-64]
  406f7c:	bl	406f90 <ferror@plt+0x55a0>
  406f80:	ldr	x28, [sp, #272]
  406f84:	ldp	x29, x30, [sp, #256]
  406f88:	add	sp, sp, #0x120
  406f8c:	ret
  406f90:	sub	sp, sp, #0x50
  406f94:	stp	x29, x30, [sp, #32]
  406f98:	str	x21, [sp, #48]
  406f9c:	stp	x20, x19, [sp, #64]
  406fa0:	ldp	q1, q0, [x1]
  406fa4:	mov	x8, x0
  406fa8:	mov	x2, sp
  406fac:	mov	w0, #0x1                   	// #1
  406fb0:	mov	x1, x8
  406fb4:	add	x29, sp, #0x20
  406fb8:	stp	q1, q0, [sp]
  406fbc:	bl	401820 <__vprintf_chk@plt>
  406fc0:	mov	w19, w0
  406fc4:	tbz	w0, #31, 40700c <ferror@plt+0x561c>
  406fc8:	adrp	x8, 41b000 <ferror@plt+0x19610>
  406fcc:	ldr	x0, [x8, #656]
  406fd0:	bl	4019f0 <ferror@plt>
  406fd4:	cbnz	w0, 40700c <ferror@plt+0x561c>
  406fd8:	adrp	x8, 41b000 <ferror@plt+0x19610>
  406fdc:	ldr	w20, [x8, #528]
  406fe0:	bl	4019d0 <__errno_location@plt>
  406fe4:	ldr	w21, [x0]
  406fe8:	adrp	x1, 40a000 <ferror@plt+0x8610>
  406fec:	add	x1, x1, #0x53f
  406ff0:	mov	w2, #0x5                   	// #5
  406ff4:	mov	x0, xzr
  406ff8:	bl	401980 <dcgettext@plt>
  406ffc:	mov	x2, x0
  407000:	mov	w0, w20
  407004:	mov	w1, w21
  407008:	bl	401690 <error@plt>
  40700c:	mov	w0, w19
  407010:	ldp	x20, x19, [sp, #64]
  407014:	ldr	x21, [sp, #48]
  407018:	ldp	x29, x30, [sp, #32]
  40701c:	add	sp, sp, #0x50
  407020:	ret
  407024:	sub	sp, sp, #0x100
  407028:	stp	x29, x30, [sp, #240]
  40702c:	add	x29, sp, #0xf0
  407030:	mov	x8, #0xffffffffffffffd0    	// #-48
  407034:	mov	x9, sp
  407038:	sub	x10, x29, #0x70
  40703c:	movk	x8, #0xff80, lsl #32
  407040:	add	x11, x29, #0x10
  407044:	add	x9, x9, #0x80
  407048:	add	x10, x10, #0x30
  40704c:	stp	x9, x8, [x29, #-16]
  407050:	stp	x11, x10, [x29, #-32]
  407054:	stp	x2, x3, [x29, #-112]
  407058:	stp	x4, x5, [x29, #-96]
  40705c:	stp	x6, x7, [x29, #-80]
  407060:	stp	q1, q2, [sp, #16]
  407064:	str	q0, [sp]
  407068:	ldp	q0, q1, [x29, #-32]
  40706c:	sub	x2, x29, #0x40
  407070:	stp	q3, q4, [sp, #48]
  407074:	stp	q5, q6, [sp, #80]
  407078:	str	q7, [sp, #112]
  40707c:	stp	q0, q1, [x29, #-64]
  407080:	bl	407090 <ferror@plt+0x56a0>
  407084:	ldp	x29, x30, [sp, #240]
  407088:	add	sp, sp, #0x100
  40708c:	ret
  407090:	sub	sp, sp, #0x50
  407094:	stp	x29, x30, [sp, #32]
  407098:	str	x21, [sp, #48]
  40709c:	stp	x20, x19, [sp, #64]
  4070a0:	ldp	q1, q0, [x2]
  4070a4:	mov	x8, x1
  4070a8:	mov	x3, sp
  4070ac:	mov	w1, #0x1                   	// #1
  4070b0:	mov	x2, x8
  4070b4:	add	x29, sp, #0x20
  4070b8:	mov	x20, x0
  4070bc:	stp	q1, q0, [sp]
  4070c0:	bl	4017f0 <__vfprintf_chk@plt>
  4070c4:	mov	w19, w0
  4070c8:	tbz	w0, #31, 40710c <ferror@plt+0x571c>
  4070cc:	mov	x0, x20
  4070d0:	bl	4019f0 <ferror@plt>
  4070d4:	cbnz	w0, 40710c <ferror@plt+0x571c>
  4070d8:	adrp	x8, 41b000 <ferror@plt+0x19610>
  4070dc:	ldr	w20, [x8, #528]
  4070e0:	bl	4019d0 <__errno_location@plt>
  4070e4:	ldr	w21, [x0]
  4070e8:	adrp	x1, 40a000 <ferror@plt+0x8610>
  4070ec:	add	x1, x1, #0x53f
  4070f0:	mov	w2, #0x5                   	// #5
  4070f4:	mov	x0, xzr
  4070f8:	bl	401980 <dcgettext@plt>
  4070fc:	mov	x2, x0
  407100:	mov	w0, w20
  407104:	mov	w1, w21
  407108:	bl	401690 <error@plt>
  40710c:	mov	w0, w19
  407110:	ldp	x20, x19, [sp, #64]
  407114:	ldr	x21, [sp, #48]
  407118:	ldp	x29, x30, [sp, #32]
  40711c:	add	sp, sp, #0x50
  407120:	ret
  407124:	stp	x29, x30, [sp, #-16]!
  407128:	adrp	x8, 41b000 <ferror@plt+0x19610>
  40712c:	ldr	w5, [x8, #528]
  407130:	mov	x29, sp
  407134:	bl	40713c <ferror@plt+0x574c>
  407138:	bl	401870 <abort@plt>
  40713c:	sub	sp, sp, #0x40
  407140:	sub	w9, w0, #0x1
  407144:	cmp	w9, #0x4
  407148:	stp	x29, x30, [sp, #16]
  40714c:	stp	x22, x21, [sp, #32]
  407150:	stp	x20, x19, [sp, #48]
  407154:	add	x29, sp, #0x10
  407158:	b.cs	4071e4 <ferror@plt+0x57f4>  // b.hs, b.nlast
  40715c:	adrp	x10, 40a000 <ferror@plt+0x8610>
  407160:	add	x10, x10, #0x5c0
  407164:	mov	w8, w1
  407168:	ldr	x1, [x10, w9, sxtw #3]
  40716c:	mov	w20, w5
  407170:	mov	x19, x4
  407174:	sxtw	x9, w8
  407178:	tbnz	w8, #31, 407190 <ferror@plt+0x57a0>
  40717c:	lsl	x8, x9, #5
  407180:	ldr	x21, [x3, x8]
  407184:	adrp	x22, 40a000 <ferror@plt+0x8610>
  407188:	add	x22, x22, #0x55f
  40718c:	b	4071a8 <ferror@plt+0x57b8>
  407190:	adrp	x8, 40a000 <ferror@plt+0x8610>
  407194:	add	x8, x8, #0x55f
  407198:	sub	x21, x29, #0x4
  40719c:	sturb	w2, [x29, #-4]
  4071a0:	sub	x22, x8, x9
  4071a4:	sturb	wzr, [x29, #-3]
  4071a8:	mov	w2, #0x5                   	// #5
  4071ac:	mov	x0, xzr
  4071b0:	bl	401980 <dcgettext@plt>
  4071b4:	mov	x2, x0
  4071b8:	mov	w0, w20
  4071bc:	mov	w1, wzr
  4071c0:	mov	x3, x22
  4071c4:	mov	x4, x21
  4071c8:	mov	x5, x19
  4071cc:	bl	401690 <error@plt>
  4071d0:	ldp	x20, x19, [sp, #48]
  4071d4:	ldp	x22, x21, [sp, #32]
  4071d8:	ldp	x29, x30, [sp, #16]
  4071dc:	add	sp, sp, #0x40
  4071e0:	ret
  4071e4:	bl	401870 <abort@plt>
  4071e8:	stp	x29, x30, [sp, #-80]!
  4071ec:	cmp	w2, #0x25
  4071f0:	str	x25, [sp, #16]
  4071f4:	stp	x24, x23, [sp, #32]
  4071f8:	stp	x22, x21, [sp, #48]
  4071fc:	stp	x20, x19, [sp, #64]
  407200:	mov	x29, sp
  407204:	b.cs	407594 <ferror@plt+0x5ba4>  // b.hs, b.nlast
  407208:	mov	x23, x4
  40720c:	mov	x19, x3
  407210:	mov	w22, w2
  407214:	mov	x21, x1
  407218:	mov	x20, x0
  40721c:	bl	4019d0 <__errno_location@plt>
  407220:	mov	x24, x0
  407224:	str	wzr, [x0]
  407228:	bl	4018e0 <__ctype_b_loc@plt>
  40722c:	ldr	x8, [x0]
  407230:	mov	x10, x20
  407234:	ldrb	w9, [x10], #1
  407238:	ldrh	w11, [x8, x9, lsl #1]
  40723c:	tbnz	w11, #13, 407234 <ferror@plt+0x5844>
  407240:	cmp	x21, #0x0
  407244:	add	x8, x29, #0x18
  407248:	csel	x21, x8, x21, eq  // eq = none
  40724c:	cmp	w9, #0x2d
  407250:	b.ne	40725c <ferror@plt+0x586c>  // b.any
  407254:	mov	w20, #0x4                   	// #4
  407258:	b	407578 <ferror@plt+0x5b88>
  40725c:	mov	x0, x20
  407260:	mov	x1, x21
  407264:	mov	w2, w22
  407268:	bl	401860 <strtoumax@plt>
  40726c:	ldr	x25, [x21]
  407270:	cmp	x25, x20
  407274:	b.eq	407298 <ferror@plt+0x58a8>  // b.none
  407278:	ldr	w20, [x24]
  40727c:	mov	x22, x0
  407280:	cbz	w20, 407290 <ferror@plt+0x58a0>
  407284:	cmp	w20, #0x22
  407288:	b.ne	407254 <ferror@plt+0x5864>  // b.any
  40728c:	mov	w20, #0x1                   	// #1
  407290:	cbnz	x23, 4072b8 <ferror@plt+0x58c8>
  407294:	b	407574 <ferror@plt+0x5b84>
  407298:	cbz	x23, 407254 <ferror@plt+0x5864>
  40729c:	ldrb	w1, [x20]
  4072a0:	cbz	w1, 407254 <ferror@plt+0x5864>
  4072a4:	mov	x0, x23
  4072a8:	bl	401940 <strchr@plt>
  4072ac:	cbz	x0, 407254 <ferror@plt+0x5864>
  4072b0:	mov	w20, wzr
  4072b4:	mov	w22, #0x1                   	// #1
  4072b8:	ldrb	w24, [x25]
  4072bc:	cbz	w24, 407574 <ferror@plt+0x5b84>
  4072c0:	mov	x0, x23
  4072c4:	mov	w1, w24
  4072c8:	bl	401940 <strchr@plt>
  4072cc:	cbz	x0, 4074f8 <ferror@plt+0x5b08>
  4072d0:	sub	w10, w24, #0x45
  4072d4:	mov	w8, #0x1                   	// #1
  4072d8:	cmp	w10, #0x2f
  4072dc:	mov	w9, #0x400                 	// #1024
  4072e0:	b.hi	407354 <ferror@plt+0x5964>  // b.pmore
  4072e4:	mov	w11, #0x1                   	// #1
  4072e8:	lsl	x10, x11, x10
  4072ec:	mov	x11, #0x8945                	// #35141
  4072f0:	movk	x11, #0x30, lsl #16
  4072f4:	movk	x11, #0x8144, lsl #32
  4072f8:	tst	x10, x11
  4072fc:	b.eq	407354 <ferror@plt+0x5964>  // b.none
  407300:	mov	w1, #0x30                  	// #48
  407304:	mov	x0, x23
  407308:	bl	401940 <strchr@plt>
  40730c:	cbz	x0, 407340 <ferror@plt+0x5950>
  407310:	ldrb	w8, [x25, #1]
  407314:	cmp	w8, #0x42
  407318:	b.eq	40734c <ferror@plt+0x595c>  // b.none
  40731c:	cmp	w8, #0x44
  407320:	b.eq	40734c <ferror@plt+0x595c>  // b.none
  407324:	cmp	w8, #0x69
  407328:	b.ne	407340 <ferror@plt+0x5950>  // b.any
  40732c:	ldrb	w8, [x25, #2]
  407330:	mov	w9, #0x3                   	// #3
  407334:	cmp	w8, #0x42
  407338:	csinc	x8, x9, xzr, eq  // eq = none
  40733c:	b	407344 <ferror@plt+0x5954>
  407340:	mov	w8, #0x1                   	// #1
  407344:	mov	w9, #0x400                 	// #1024
  407348:	b	407354 <ferror@plt+0x5964>
  40734c:	mov	w8, #0x2                   	// #2
  407350:	mov	w9, #0x3e8                 	// #1000
  407354:	cmp	w24, #0x59
  407358:	b.gt	40738c <ferror@plt+0x599c>
  40735c:	sub	w10, w24, #0x42
  407360:	cmp	w10, #0xe
  407364:	b.hi	4073c8 <ferror@plt+0x59d8>  // b.pmore
  407368:	adrp	x11, 40a000 <ferror@plt+0x8610>
  40736c:	add	x11, x11, #0x5e0
  407370:	adr	x12, 407380 <ferror@plt+0x5990>
  407374:	ldrb	w13, [x11, x10]
  407378:	add	x12, x12, x13, lsl #2
  40737c:	br	x12
  407380:	cmp	xzr, x22, lsr #54
  407384:	lsl	x9, x22, #10
  407388:	b	407460 <ferror@plt+0x5a70>
  40738c:	cmp	w24, #0x73
  407390:	b.gt	407404 <ferror@plt+0x5a14>
  407394:	sub	w10, w24, #0x62
  407398:	cmp	w10, #0xb
  40739c:	b.hi	4074c4 <ferror@plt+0x5ad4>  // b.pmore
  4073a0:	adrp	x11, 40a000 <ferror@plt+0x8610>
  4073a4:	add	x11, x11, #0x5ef
  4073a8:	adr	x12, 4073bc <ferror@plt+0x59cc>
  4073ac:	ldrb	w13, [x11, x10]
  4073b0:	add	x12, x12, x13, lsl #2
  4073b4:	mov	w10, wzr
  4073b8:	br	x12
  4073bc:	cmp	xzr, x22, lsr #55
  4073c0:	lsl	x9, x22, #9
  4073c4:	b	407460 <ferror@plt+0x5a70>
  4073c8:	cmp	w24, #0x54
  4073cc:	b.eq	407498 <ferror@plt+0x5aa8>  // b.none
  4073d0:	cmp	w24, #0x59
  4073d4:	b.ne	4074f8 <ferror@plt+0x5b08>  // b.any
  4073d8:	mov	w10, wzr
  4073dc:	mov	w11, #0xfffffff8            	// #-8
  4073e0:	umulh	x12, x9, x22
  4073e4:	cmp	xzr, x12
  4073e8:	mul	x13, x22, x9
  4073ec:	cset	w12, ne  // ne = any
  4073f0:	csinv	x22, x13, xzr, eq  // eq = none
  4073f4:	adds	w11, w11, #0x1
  4073f8:	orr	w10, w10, w12
  4073fc:	b.cc	4073e0 <ferror@plt+0x59f0>  // b.lo, b.ul, b.last
  407400:	b	407558 <ferror@plt+0x5b68>
  407404:	cmp	w24, #0x74
  407408:	b.eq	407498 <ferror@plt+0x5aa8>  // b.none
  40740c:	cmp	w24, #0x77
  407410:	b.ne	4074f8 <ferror@plt+0x5b08>  // b.any
  407414:	cmn	x22, x22
  407418:	lsl	x9, x22, #1
  40741c:	cset	w10, cs  // cs = hs, nlast
  407420:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  407424:	b	407558 <ferror@plt+0x5b68>
  407428:	mov	w10, wzr
  40742c:	mov	w11, #0xfffffffd            	// #-3
  407430:	umulh	x12, x9, x22
  407434:	cmp	xzr, x12
  407438:	mul	x13, x22, x9
  40743c:	cset	w12, ne  // ne = any
  407440:	csinv	x22, x13, xzr, eq  // eq = none
  407444:	adds	w11, w11, #0x1
  407448:	orr	w10, w10, w12
  40744c:	b.cc	407430 <ferror@plt+0x5a40>  // b.lo, b.ul, b.last
  407450:	b	407558 <ferror@plt+0x5b68>
  407454:	umulh	x10, x9, x22
  407458:	mul	x9, x22, x9
  40745c:	cmp	xzr, x10
  407460:	cset	w10, ne  // ne = any
  407464:	csinv	x22, x9, xzr, eq  // eq = none
  407468:	b	407558 <ferror@plt+0x5b68>
  40746c:	mov	w10, wzr
  407470:	mov	w11, #0xfffffffe            	// #-2
  407474:	umulh	x12, x9, x22
  407478:	cmp	xzr, x12
  40747c:	mul	x13, x22, x9
  407480:	cset	w12, ne  // ne = any
  407484:	csinv	x22, x13, xzr, eq  // eq = none
  407488:	adds	w11, w11, #0x1
  40748c:	orr	w10, w10, w12
  407490:	b.cc	407474 <ferror@plt+0x5a84>  // b.lo, b.ul, b.last
  407494:	b	407558 <ferror@plt+0x5b68>
  407498:	mov	w10, wzr
  40749c:	mov	w11, #0xfffffffc            	// #-4
  4074a0:	umulh	x12, x9, x22
  4074a4:	cmp	xzr, x12
  4074a8:	mul	x13, x22, x9
  4074ac:	cset	w12, ne  // ne = any
  4074b0:	csinv	x22, x13, xzr, eq  // eq = none
  4074b4:	adds	w11, w11, #0x1
  4074b8:	orr	w10, w10, w12
  4074bc:	b.cc	4074a0 <ferror@plt+0x5ab0>  // b.lo, b.ul, b.last
  4074c0:	b	407558 <ferror@plt+0x5b68>
  4074c4:	cmp	w24, #0x5a
  4074c8:	b.ne	4074f8 <ferror@plt+0x5b08>  // b.any
  4074cc:	mov	w10, wzr
  4074d0:	mov	w11, #0xfffffff9            	// #-7
  4074d4:	umulh	x12, x9, x22
  4074d8:	cmp	xzr, x12
  4074dc:	mul	x13, x22, x9
  4074e0:	cset	w12, ne  // ne = any
  4074e4:	csinv	x22, x13, xzr, eq  // eq = none
  4074e8:	adds	w11, w11, #0x1
  4074ec:	orr	w10, w10, w12
  4074f0:	b.cc	4074d4 <ferror@plt+0x5ae4>  // b.lo, b.ul, b.last
  4074f4:	b	407558 <ferror@plt+0x5b68>
  4074f8:	str	x22, [x19]
  4074fc:	orr	w20, w20, #0x2
  407500:	b	407578 <ferror@plt+0x5b88>
  407504:	mov	w10, wzr
  407508:	mov	w11, #0xfffffffa            	// #-6
  40750c:	umulh	x12, x9, x22
  407510:	cmp	xzr, x12
  407514:	mul	x13, x22, x9
  407518:	cset	w12, ne  // ne = any
  40751c:	csinv	x22, x13, xzr, eq  // eq = none
  407520:	adds	w11, w11, #0x1
  407524:	orr	w10, w10, w12
  407528:	b.cc	40750c <ferror@plt+0x5b1c>  // b.lo, b.ul, b.last
  40752c:	b	407558 <ferror@plt+0x5b68>
  407530:	mov	w10, wzr
  407534:	mov	w11, #0xfffffffb            	// #-5
  407538:	umulh	x12, x9, x22
  40753c:	cmp	xzr, x12
  407540:	mul	x13, x22, x9
  407544:	cset	w12, ne  // ne = any
  407548:	csinv	x22, x13, xzr, eq  // eq = none
  40754c:	adds	w11, w11, #0x1
  407550:	orr	w10, w10, w12
  407554:	b.cc	407538 <ferror@plt+0x5b48>  // b.lo, b.ul, b.last
  407558:	add	x9, x25, x8
  40755c:	str	x9, [x21]
  407560:	ldrb	w8, [x25, x8]
  407564:	orr	w9, w10, w20
  407568:	orr	w10, w9, #0x2
  40756c:	cmp	w8, #0x0
  407570:	csel	w20, w9, w10, eq  // eq = none
  407574:	str	x22, [x19]
  407578:	mov	w0, w20
  40757c:	ldp	x20, x19, [sp, #64]
  407580:	ldp	x22, x21, [sp, #48]
  407584:	ldp	x24, x23, [sp, #32]
  407588:	ldr	x25, [sp, #16]
  40758c:	ldp	x29, x30, [sp], #80
  407590:	ret
  407594:	adrp	x0, 40a000 <ferror@plt+0x8610>
  407598:	adrp	x1, 40a000 <ferror@plt+0x8610>
  40759c:	adrp	x3, 40a000 <ferror@plt+0x8610>
  4075a0:	add	x0, x0, #0x5fb
  4075a4:	add	x1, x1, #0x621
  4075a8:	add	x3, x3, #0x631
  4075ac:	mov	w2, #0x54                  	// #84
  4075b0:	bl	4019c0 <__assert_fail@plt>
  4075b4:	mov	x8, x1
  4075b8:	mov	w1, #0x1                   	// #1
  4075bc:	mov	w9, #0x1                   	// #1
  4075c0:	cbz	x0, 4075f8 <ferror@plt+0x5c08>
  4075c4:	cbz	x8, 4075f8 <ferror@plt+0x5c08>
  4075c8:	umulh	x10, x8, x0
  4075cc:	mov	x1, x8
  4075d0:	mov	x9, x0
  4075d4:	cbz	x10, 4075f8 <ferror@plt+0x5c08>
  4075d8:	stp	x29, x30, [sp, #-16]!
  4075dc:	mov	x29, sp
  4075e0:	bl	4019d0 <__errno_location@plt>
  4075e4:	mov	w8, #0xc                   	// #12
  4075e8:	str	w8, [x0]
  4075ec:	mov	x0, xzr
  4075f0:	ldp	x29, x30, [sp], #16
  4075f4:	ret
  4075f8:	mov	x0, x9
  4075fc:	b	401800 <calloc@plt>
  407600:	stp	x29, x30, [sp, #-48]!
  407604:	str	x21, [sp, #16]
  407608:	stp	x20, x19, [sp, #32]
  40760c:	mov	x29, sp
  407610:	mov	x19, x0
  407614:	bl	401710 <fileno@plt>
  407618:	tbnz	w0, #31, 407680 <ferror@plt+0x5c90>
  40761c:	mov	x0, x19
  407620:	bl	4019a0 <__freading@plt>
  407624:	cbz	w0, 407644 <ferror@plt+0x5c54>
  407628:	mov	x0, x19
  40762c:	bl	401710 <fileno@plt>
  407630:	mov	w2, #0x1                   	// #1
  407634:	mov	x1, xzr
  407638:	bl	4016e0 <lseek@plt>
  40763c:	cmn	x0, #0x1
  407640:	b.eq	407680 <ferror@plt+0x5c90>  // b.none
  407644:	mov	x0, x19
  407648:	bl	407694 <ferror@plt+0x5ca4>
  40764c:	cbz	w0, 407680 <ferror@plt+0x5c90>
  407650:	bl	4019d0 <__errno_location@plt>
  407654:	ldr	w21, [x0]
  407658:	mov	x20, x0
  40765c:	mov	x0, x19
  407660:	bl	401740 <fclose@plt>
  407664:	cbz	w21, 407670 <ferror@plt+0x5c80>
  407668:	mov	w0, #0xffffffff            	// #-1
  40766c:	str	w21, [x20]
  407670:	ldp	x20, x19, [sp, #32]
  407674:	ldr	x21, [sp, #16]
  407678:	ldp	x29, x30, [sp], #48
  40767c:	ret
  407680:	mov	x0, x19
  407684:	ldp	x20, x19, [sp, #32]
  407688:	ldr	x21, [sp, #16]
  40768c:	ldp	x29, x30, [sp], #48
  407690:	b	401740 <fclose@plt>
  407694:	stp	x29, x30, [sp, #-32]!
  407698:	str	x19, [sp, #16]
  40769c:	mov	x19, x0
  4076a0:	mov	x29, sp
  4076a4:	cbz	x0, 4076cc <ferror@plt+0x5cdc>
  4076a8:	mov	x0, x19
  4076ac:	bl	4019a0 <__freading@plt>
  4076b0:	cbz	w0, 4076cc <ferror@plt+0x5cdc>
  4076b4:	ldrb	w8, [x19, #1]
  4076b8:	tbz	w8, #0, 4076cc <ferror@plt+0x5cdc>
  4076bc:	mov	w2, #0x1                   	// #1
  4076c0:	mov	x0, x19
  4076c4:	mov	x1, xzr
  4076c8:	bl	4076dc <ferror@plt+0x5cec>
  4076cc:	mov	x0, x19
  4076d0:	ldr	x19, [sp, #16]
  4076d4:	ldp	x29, x30, [sp], #32
  4076d8:	b	401960 <fflush@plt>
  4076dc:	stp	x29, x30, [sp, #-48]!
  4076e0:	str	x21, [sp, #16]
  4076e4:	stp	x20, x19, [sp, #32]
  4076e8:	ldp	x9, x8, [x0, #8]
  4076ec:	mov	w20, w2
  4076f0:	mov	x19, x0
  4076f4:	mov	x21, x1
  4076f8:	cmp	x8, x9
  4076fc:	mov	x29, sp
  407700:	b.ne	407718 <ferror@plt+0x5d28>  // b.any
  407704:	ldp	x9, x8, [x19, #32]
  407708:	cmp	x8, x9
  40770c:	b.ne	407718 <ferror@plt+0x5d28>  // b.any
  407710:	ldr	x8, [x19, #72]
  407714:	cbz	x8, 407734 <ferror@plt+0x5d44>
  407718:	mov	x0, x19
  40771c:	mov	x1, x21
  407720:	mov	w2, w20
  407724:	ldp	x20, x19, [sp, #32]
  407728:	ldr	x21, [sp, #16]
  40772c:	ldp	x29, x30, [sp], #48
  407730:	b	4018f0 <fseeko@plt>
  407734:	mov	x0, x19
  407738:	bl	401710 <fileno@plt>
  40773c:	mov	x1, x21
  407740:	mov	w2, w20
  407744:	bl	4016e0 <lseek@plt>
  407748:	cmn	x0, #0x1
  40774c:	b.eq	407768 <ferror@plt+0x5d78>  // b.none
  407750:	ldr	w9, [x19]
  407754:	mov	x8, x0
  407758:	mov	w0, wzr
  40775c:	str	x8, [x19, #144]
  407760:	and	w9, w9, #0xffffffef
  407764:	str	w9, [x19]
  407768:	ldp	x20, x19, [sp, #32]
  40776c:	ldr	x21, [sp, #16]
  407770:	ldp	x29, x30, [sp], #48
  407774:	ret
  407778:	sub	sp, sp, #0x40
  40777c:	stp	x29, x30, [sp, #16]
  407780:	add	x29, sp, #0x10
  407784:	cmp	x0, #0x0
  407788:	sub	x8, x29, #0x4
  40778c:	stp	x20, x19, [sp, #48]
  407790:	csel	x20, x8, x0, eq  // eq = none
  407794:	mov	x0, x20
  407798:	stp	x22, x21, [sp, #32]
  40779c:	mov	x22, x2
  4077a0:	mov	x19, x1
  4077a4:	bl	401620 <mbrtowc@plt>
  4077a8:	mov	x21, x0
  4077ac:	cbz	x22, 4077d0 <ferror@plt+0x5de0>
  4077b0:	cmn	x21, #0x2
  4077b4:	b.cc	4077d0 <ferror@plt+0x5de0>  // b.lo, b.ul, b.last
  4077b8:	mov	w0, wzr
  4077bc:	bl	407864 <ferror@plt+0x5e74>
  4077c0:	tbnz	w0, #0, 4077d0 <ferror@plt+0x5de0>
  4077c4:	ldrb	w8, [x19]
  4077c8:	mov	w21, #0x1                   	// #1
  4077cc:	str	w8, [x20]
  4077d0:	mov	x0, x21
  4077d4:	ldp	x20, x19, [sp, #48]
  4077d8:	ldp	x22, x21, [sp, #32]
  4077dc:	ldp	x29, x30, [sp, #16]
  4077e0:	add	sp, sp, #0x40
  4077e4:	ret
  4077e8:	stp	x29, x30, [sp, #-48]!
  4077ec:	str	x21, [sp, #16]
  4077f0:	stp	x20, x19, [sp, #32]
  4077f4:	mov	x29, sp
  4077f8:	mov	x20, x0
  4077fc:	bl	4016f0 <__fpending@plt>
  407800:	mov	x19, x0
  407804:	mov	x0, x20
  407808:	bl	4016b0 <ferror_unlocked@plt>
  40780c:	mov	w21, w0
  407810:	mov	x0, x20
  407814:	bl	407600 <ferror@plt+0x5c10>
  407818:	mov	w8, w0
  40781c:	cbz	w21, 407834 <ferror@plt+0x5e44>
  407820:	cbnz	w8, 40782c <ferror@plt+0x5e3c>
  407824:	bl	4019d0 <__errno_location@plt>
  407828:	str	wzr, [x0]
  40782c:	mov	w0, #0xffffffff            	// #-1
  407830:	b	407854 <ferror@plt+0x5e64>
  407834:	cmp	w8, #0x0
  407838:	csetm	w0, ne  // ne = any
  40783c:	cbnz	x19, 407854 <ferror@plt+0x5e64>
  407840:	cbz	w8, 407854 <ferror@plt+0x5e64>
  407844:	bl	4019d0 <__errno_location@plt>
  407848:	ldr	w8, [x0]
  40784c:	cmp	w8, #0x9
  407850:	csetm	w0, ne  // ne = any
  407854:	ldp	x20, x19, [sp, #32]
  407858:	ldr	x21, [sp, #16]
  40785c:	ldp	x29, x30, [sp], #48
  407860:	ret
  407864:	stp	x29, x30, [sp, #-32]!
  407868:	mov	x1, xzr
  40786c:	str	x19, [sp, #16]
  407870:	mov	x29, sp
  407874:	bl	4019e0 <setlocale@plt>
  407878:	cbz	x0, 4078a4 <ferror@plt+0x5eb4>
  40787c:	adrp	x1, 40a000 <ferror@plt+0x8610>
  407880:	add	x1, x1, #0x680
  407884:	mov	x19, x0
  407888:	bl	4018d0 <strcmp@plt>
  40788c:	cbz	w0, 4078ac <ferror@plt+0x5ebc>
  407890:	adrp	x1, 40a000 <ferror@plt+0x8610>
  407894:	add	x1, x1, #0x682
  407898:	mov	x0, x19
  40789c:	bl	4018d0 <strcmp@plt>
  4078a0:	cbz	w0, 4078ac <ferror@plt+0x5ebc>
  4078a4:	mov	w0, #0x1                   	// #1
  4078a8:	b	4078b0 <ferror@plt+0x5ec0>
  4078ac:	mov	w0, wzr
  4078b0:	ldr	x19, [sp, #16]
  4078b4:	ldp	x29, x30, [sp], #32
  4078b8:	ret
  4078bc:	stp	x29, x30, [sp, #-16]!
  4078c0:	mov	w0, #0xe                   	// #14
  4078c4:	mov	x29, sp
  4078c8:	bl	401750 <nl_langinfo@plt>
  4078cc:	adrp	x8, 40a000 <ferror@plt+0x8610>
  4078d0:	add	x8, x8, #0x303
  4078d4:	cmp	x0, #0x0
  4078d8:	csel	x8, x8, x0, eq  // eq = none
  4078dc:	ldrb	w9, [x8]
  4078e0:	adrp	x10, 40a000 <ferror@plt+0x8610>
  4078e4:	add	x10, x10, #0x688
  4078e8:	cmp	w9, #0x0
  4078ec:	csel	x0, x10, x8, eq  // eq = none
  4078f0:	ldp	x29, x30, [sp], #16
  4078f4:	ret
  4078f8:	stp	x29, x30, [sp, #-48]!
  4078fc:	mov	x29, sp
  407900:	str	q0, [sp, #16]
  407904:	str	q1, [sp, #32]
  407908:	ldp	x6, x1, [sp, #16]
  40790c:	ldp	x7, x0, [sp, #32]
  407910:	mrs	x2, fpcr
  407914:	ubfx	x4, x1, #48, #15
  407918:	lsr	x2, x1, #63
  40791c:	lsr	x3, x0, #63
  407920:	ubfx	x9, x0, #0, #48
  407924:	mov	x5, #0x7fff                	// #32767
  407928:	mov	x10, x6
  40792c:	cmp	x4, x5
  407930:	and	w2, w2, #0xff
  407934:	ubfx	x1, x1, #0, #48
  407938:	and	w3, w3, #0xff
  40793c:	ubfx	x0, x0, #48, #15
  407940:	b.eq	407974 <ferror@plt+0x5f84>  // b.none
  407944:	cmp	x0, x5
  407948:	b.eq	407960 <ferror@plt+0x5f70>  // b.none
  40794c:	cmp	x4, x0
  407950:	mov	w0, #0x1                   	// #1
  407954:	b.eq	40798c <ferror@plt+0x5f9c>  // b.none
  407958:	ldp	x29, x30, [sp], #48
  40795c:	ret
  407960:	orr	x8, x9, x7
  407964:	cbnz	x8, 4079f0 <ferror@plt+0x6000>
  407968:	mov	w0, #0x1                   	// #1
  40796c:	ldp	x29, x30, [sp], #48
  407970:	ret
  407974:	orr	x5, x1, x6
  407978:	cbnz	x5, 4079c0 <ferror@plt+0x5fd0>
  40797c:	cmp	x0, x4
  407980:	b.ne	407968 <ferror@plt+0x5f78>  // b.any
  407984:	orr	x8, x9, x7
  407988:	cbnz	x8, 4079f0 <ferror@plt+0x6000>
  40798c:	cmp	x1, x9
  407990:	mov	w0, #0x1                   	// #1
  407994:	ccmp	x6, x7, #0x0, eq  // eq = none
  407998:	b.ne	407958 <ferror@plt+0x5f68>  // b.any
  40799c:	cmp	w2, w3
  4079a0:	mov	w0, #0x0                   	// #0
  4079a4:	b.eq	407958 <ferror@plt+0x5f68>  // b.none
  4079a8:	mov	w0, #0x1                   	// #1
  4079ac:	cbnz	x4, 407958 <ferror@plt+0x5f68>
  4079b0:	orr	x1, x1, x10
  4079b4:	cmp	x1, #0x0
  4079b8:	cset	w0, ne  // ne = any
  4079bc:	b	407958 <ferror@plt+0x5f68>
  4079c0:	tst	x1, #0x800000000000
  4079c4:	b.ne	4079dc <ferror@plt+0x5fec>  // b.any
  4079c8:	mov	w0, #0x1                   	// #1
  4079cc:	bl	408620 <ferror@plt+0x6c30>
  4079d0:	mov	w0, #0x1                   	// #1
  4079d4:	ldp	x29, x30, [sp], #48
  4079d8:	ret
  4079dc:	cmp	x0, x4
  4079e0:	mov	w0, #0x1                   	// #1
  4079e4:	b.ne	407958 <ferror@plt+0x5f68>  // b.any
  4079e8:	orr	x8, x9, x7
  4079ec:	cbz	x8, 407958 <ferror@plt+0x5f68>
  4079f0:	tst	x9, #0x800000000000
  4079f4:	b.eq	4079c8 <ferror@plt+0x5fd8>  // b.none
  4079f8:	b	407968 <ferror@plt+0x5f78>
  4079fc:	nop
  407a00:	stp	x29, x30, [sp, #-48]!
  407a04:	mov	x29, sp
  407a08:	str	q0, [sp, #16]
  407a0c:	str	q1, [sp, #32]
  407a10:	ldp	x8, x1, [sp, #16]
  407a14:	ldp	x9, x0, [sp, #32]
  407a18:	mrs	x2, fpcr
  407a1c:	ubfx	x4, x1, #48, #15
  407a20:	ubfx	x10, x1, #0, #48
  407a24:	lsr	x2, x1, #63
  407a28:	mov	x5, #0x7fff                	// #32767
  407a2c:	mov	x6, x8
  407a30:	cmp	x4, x5
  407a34:	ubfx	x11, x0, #0, #48
  407a38:	ubfx	x7, x0, #48, #15
  407a3c:	lsr	x1, x0, #63
  407a40:	mov	x3, x9
  407a44:	b.eq	407a7c <ferror@plt+0x608c>  // b.none
  407a48:	cmp	x7, x5
  407a4c:	b.eq	407a8c <ferror@plt+0x609c>  // b.none
  407a50:	cbnz	x4, 407ab8 <ferror@plt+0x60c8>
  407a54:	orr	x6, x10, x8
  407a58:	cmp	x6, #0x0
  407a5c:	cset	w0, eq  // eq = none
  407a60:	cbnz	x7, 407aa4 <ferror@plt+0x60b4>
  407a64:	orr	x3, x11, x9
  407a68:	cbnz	x3, 407aa4 <ferror@plt+0x60b4>
  407a6c:	mov	w0, #0x0                   	// #0
  407a70:	cbnz	x6, 407acc <ferror@plt+0x60dc>
  407a74:	ldp	x29, x30, [sp], #48
  407a78:	ret
  407a7c:	orr	x0, x10, x8
  407a80:	cbnz	x0, 407ae0 <ferror@plt+0x60f0>
  407a84:	cmp	x7, x4
  407a88:	b.ne	407ab8 <ferror@plt+0x60c8>  // b.any
  407a8c:	orr	x3, x11, x3
  407a90:	cbnz	x3, 407ae0 <ferror@plt+0x60f0>
  407a94:	cbnz	x4, 407ac4 <ferror@plt+0x60d4>
  407a98:	orr	x6, x10, x6
  407a9c:	cmp	x6, #0x0
  407aa0:	cset	w0, eq  // eq = none
  407aa4:	cbz	w0, 407ac4 <ferror@plt+0x60d4>
  407aa8:	cmp	x1, #0x0
  407aac:	csinv	w0, w0, wzr, ne  // ne = any
  407ab0:	ldp	x29, x30, [sp], #48
  407ab4:	ret
  407ab8:	cbnz	x7, 407ac4 <ferror@plt+0x60d4>
  407abc:	orr	x3, x11, x3
  407ac0:	cbz	x3, 407acc <ferror@plt+0x60dc>
  407ac4:	cmp	x2, x1
  407ac8:	b.eq	407af4 <ferror@plt+0x6104>  // b.none
  407acc:	cmp	x2, #0x0
  407ad0:	mov	w0, #0xffffffff            	// #-1
  407ad4:	cneg	w0, w0, eq  // eq = none
  407ad8:	ldp	x29, x30, [sp], #48
  407adc:	ret
  407ae0:	mov	w0, #0x1                   	// #1
  407ae4:	bl	408620 <ferror@plt+0x6c30>
  407ae8:	mov	w0, #0x2                   	// #2
  407aec:	ldp	x29, x30, [sp], #48
  407af0:	ret
  407af4:	cmp	x4, x7
  407af8:	b.gt	407acc <ferror@plt+0x60dc>
  407afc:	b.lt	407b30 <ferror@plt+0x6140>  // b.tstop
  407b00:	cmp	x10, x11
  407b04:	b.hi	407acc <ferror@plt+0x60dc>  // b.pmore
  407b08:	cset	w0, eq  // eq = none
  407b0c:	cmp	w0, #0x0
  407b10:	ccmp	x8, x9, #0x0, ne  // ne = any
  407b14:	b.hi	407acc <ferror@plt+0x60dc>  // b.pmore
  407b18:	cmp	x10, x11
  407b1c:	b.cc	407b30 <ferror@plt+0x6140>  // b.lo, b.ul, b.last
  407b20:	cmp	w0, #0x0
  407b24:	mov	w0, #0x0                   	// #0
  407b28:	ccmp	x8, x9, #0x2, ne  // ne = any
  407b2c:	b.cs	407a74 <ferror@plt+0x6084>  // b.hs, b.nlast
  407b30:	cmp	x2, #0x0
  407b34:	mov	w0, #0x1                   	// #1
  407b38:	cneg	w0, w0, eq  // eq = none
  407b3c:	b	407a74 <ferror@plt+0x6084>
  407b40:	stp	x29, x30, [sp, #-48]!
  407b44:	mov	x29, sp
  407b48:	str	q0, [sp, #16]
  407b4c:	str	q1, [sp, #32]
  407b50:	ldp	x5, x1, [sp, #16]
  407b54:	ldp	x0, x2, [sp, #32]
  407b58:	mrs	x12, fpcr
  407b5c:	mov	x9, x0
  407b60:	ubfx	x0, x2, #48, #15
  407b64:	lsr	x6, x1, #63
  407b68:	ubfx	x7, x1, #48, #15
  407b6c:	ubfiz	x3, x1, #3, #48
  407b70:	mov	x13, x0
  407b74:	lsr	x4, x2, #63
  407b78:	ubfiz	x2, x2, #3, #48
  407b7c:	mov	x11, x6
  407b80:	and	w8, w6, #0xff
  407b84:	mov	x14, x6
  407b88:	sub	w0, w7, w0
  407b8c:	mov	x1, x7
  407b90:	orr	x3, x3, x5, lsr #61
  407b94:	mov	x7, #0x7fff                	// #32767
  407b98:	and	w4, w4, #0xff
  407b9c:	cmp	x13, x7
  407ba0:	orr	x2, x2, x9, lsr #61
  407ba4:	lsl	x6, x5, #3
  407ba8:	lsl	x10, x9, #3
  407bac:	b.eq	407d1c <ferror@plt+0x632c>  // b.none
  407bb0:	eor	w4, w4, #0x1
  407bb4:	and	x4, x4, #0xff
  407bb8:	cmp	x11, x4
  407bbc:	b.eq	407db4 <ferror@plt+0x63c4>  // b.none
  407bc0:	cmp	w0, #0x0
  407bc4:	b.le	407d38 <ferror@plt+0x6348>
  407bc8:	cbnz	x13, 407ea4 <ferror@plt+0x64b4>
  407bcc:	orr	x4, x2, x10
  407bd0:	cbz	x4, 408084 <ferror@plt+0x6694>
  407bd4:	subs	w0, w0, #0x1
  407bd8:	b.eq	408358 <ferror@plt+0x6968>  // b.none
  407bdc:	mov	x4, #0x7fff                	// #32767
  407be0:	cmp	x1, x4
  407be4:	b.eq	408058 <ferror@plt+0x6668>  // b.none
  407be8:	cmp	w0, #0x74
  407bec:	b.gt	408074 <ferror@plt+0x6684>
  407bf0:	cmp	w0, #0x3f
  407bf4:	b.gt	40821c <ferror@plt+0x682c>
  407bf8:	mov	w4, #0x40                  	// #64
  407bfc:	sub	w4, w4, w0
  407c00:	lsr	x7, x10, x0
  407c04:	lsl	x10, x10, x4
  407c08:	cmp	x10, #0x0
  407c0c:	lsl	x4, x2, x4
  407c10:	cset	x5, ne  // ne = any
  407c14:	orr	x4, x4, x7
  407c18:	lsr	x2, x2, x0
  407c1c:	orr	x4, x4, x5
  407c20:	sub	x3, x3, x2
  407c24:	subs	x6, x6, x4
  407c28:	sbc	x3, x3, xzr
  407c2c:	and	x5, x3, #0x7ffffffffffff
  407c30:	tbz	x3, #51, 407e30 <ferror@plt+0x6440>
  407c34:	cbz	x5, 40803c <ferror@plt+0x664c>
  407c38:	clz	x0, x5
  407c3c:	sub	w0, w0, #0xc
  407c40:	neg	w3, w0
  407c44:	lsl	x2, x5, x0
  407c48:	lsl	x5, x6, x0
  407c4c:	lsr	x6, x6, x3
  407c50:	orr	x3, x6, x2
  407c54:	cmp	x1, w0, sxtw
  407c58:	sxtw	x2, w0
  407c5c:	b.gt	40801c <ferror@plt+0x662c>
  407c60:	sub	w1, w0, w1
  407c64:	add	w0, w1, #0x1
  407c68:	cmp	w0, #0x3f
  407c6c:	b.gt	4081e4 <ferror@plt+0x67f4>
  407c70:	mov	w1, #0x40                  	// #64
  407c74:	sub	w1, w1, w0
  407c78:	lsr	x2, x5, x0
  407c7c:	lsl	x5, x5, x1
  407c80:	cmp	x5, #0x0
  407c84:	lsl	x6, x3, x1
  407c88:	cset	x1, ne  // ne = any
  407c8c:	orr	x6, x6, x2
  407c90:	lsr	x3, x3, x0
  407c94:	orr	x6, x6, x1
  407c98:	orr	x7, x6, x3
  407c9c:	cbz	x7, 407e44 <ferror@plt+0x6454>
  407ca0:	and	x0, x6, #0x7
  407ca4:	mov	x1, #0x0                   	// #0
  407ca8:	mov	w4, #0x1                   	// #1
  407cac:	cbz	x0, 4080a8 <ferror@plt+0x66b8>
  407cb0:	and	x2, x12, #0xc00000
  407cb4:	cmp	x2, #0x400, lsl #12
  407cb8:	b.eq	407ff4 <ferror@plt+0x6604>  // b.none
  407cbc:	cmp	x2, #0x800, lsl #12
  407cc0:	b.eq	407fd4 <ferror@plt+0x65e4>  // b.none
  407cc4:	cbz	x2, 408000 <ferror@plt+0x6610>
  407cc8:	and	x2, x3, #0x8000000000000
  407ccc:	mov	w0, #0x10                  	// #16
  407cd0:	cbz	w4, 407cd8 <ferror@plt+0x62e8>
  407cd4:	orr	w0, w0, #0x8
  407cd8:	cbz	x2, 407d88 <ferror@plt+0x6398>
  407cdc:	add	x1, x1, #0x1
  407ce0:	mov	x2, #0x7fff                	// #32767
  407ce4:	cmp	x1, x2
  407ce8:	b.eq	407efc <ferror@plt+0x650c>  // b.none
  407cec:	ubfx	x7, x3, #3, #48
  407cf0:	extr	x5, x3, x6, #3
  407cf4:	and	w1, w1, #0x7fff
  407cf8:	mov	x3, #0x0                   	// #0
  407cfc:	orr	w1, w1, w8, lsl #15
  407d00:	bfxil	x3, x7, #0, #48
  407d04:	fmov	d0, x5
  407d08:	bfi	x3, x1, #48, #16
  407d0c:	fmov	v0.d[1], x3
  407d10:	cbnz	w0, 407f58 <ferror@plt+0x6568>
  407d14:	ldp	x29, x30, [sp], #48
  407d18:	ret
  407d1c:	orr	x7, x2, x10
  407d20:	cbz	x7, 407bb0 <ferror@plt+0x61c0>
  407d24:	and	x4, x4, #0xff
  407d28:	cmp	x11, x4
  407d2c:	b.eq	407f6c <ferror@plt+0x657c>  // b.none
  407d30:	cmp	w0, #0x0
  407d34:	b.gt	407ea4 <ferror@plt+0x64b4>
  407d38:	cbz	w0, 407e5c <ferror@plt+0x646c>
  407d3c:	mov	w8, w4
  407d40:	cbnz	x1, 408178 <ferror@plt+0x6788>
  407d44:	orr	x1, x3, x6
  407d48:	cbz	x1, 407e10 <ferror@plt+0x6420>
  407d4c:	cmn	w0, #0x1
  407d50:	b.eq	4084b8 <ferror@plt+0x6ac8>  // b.none
  407d54:	mov	x1, #0x7fff                	// #32767
  407d58:	mvn	w0, w0
  407d5c:	cmp	x13, x1
  407d60:	b.ne	40818c <ferror@plt+0x679c>  // b.any
  407d64:	orr	x0, x2, x10
  407d68:	and	x11, x8, #0xff
  407d6c:	cbz	x0, 4080f0 <ferror@plt+0x6700>
  407d70:	lsr	x0, x2, #50
  407d74:	mov	x6, x10
  407d78:	eor	x0, x0, #0x1
  407d7c:	mov	x3, x2
  407d80:	and	w0, w0, #0x1
  407d84:	mov	x1, #0x7fff                	// #32767
  407d88:	mov	x2, #0x7fff                	// #32767
  407d8c:	extr	x5, x3, x6, #3
  407d90:	lsr	x7, x3, #3
  407d94:	cmp	x1, x2
  407d98:	b.ne	407e50 <ferror@plt+0x6460>  // b.any
  407d9c:	orr	x1, x7, x5
  407da0:	cbz	x1, 40860c <ferror@plt+0x6c1c>
  407da4:	orr	x7, x7, #0x800000000000
  407da8:	mov	w1, #0x7fff                	// #32767
  407dac:	and	x7, x7, #0xffffffffffff
  407db0:	b	407cf8 <ferror@plt+0x6308>
  407db4:	cmp	w0, #0x0
  407db8:	b.le	407f6c <ferror@plt+0x657c>
  407dbc:	cbz	x13, 407eac <ferror@plt+0x64bc>
  407dc0:	orr	x2, x2, #0x8000000000000
  407dc4:	mov	x4, #0x7fff                	// #32767
  407dc8:	cmp	x1, x4
  407dcc:	b.eq	408058 <ferror@plt+0x6668>  // b.none
  407dd0:	cmp	w0, #0x74
  407dd4:	b.gt	4081cc <ferror@plt+0x67dc>
  407dd8:	cmp	w0, #0x3f
  407ddc:	b.gt	408268 <ferror@plt+0x6878>
  407de0:	mov	w4, #0x40                  	// #64
  407de4:	sub	w4, w4, w0
  407de8:	lsr	x7, x10, x0
  407dec:	lsl	x10, x10, x4
  407df0:	cmp	x10, #0x0
  407df4:	lsl	x4, x2, x4
  407df8:	cset	x5, ne  // ne = any
  407dfc:	orr	x4, x4, x7
  407e00:	lsr	x2, x2, x0
  407e04:	orr	x0, x4, x5
  407e08:	add	x3, x3, x2
  407e0c:	b	4081d8 <ferror@plt+0x67e8>
  407e10:	mov	x0, #0x7fff                	// #32767
  407e14:	cmp	x13, x0
  407e18:	b.eq	408444 <ferror@plt+0x6a54>  // b.none
  407e1c:	mov	x3, x2
  407e20:	mov	x6, x10
  407e24:	mov	x1, x13
  407e28:	mov	x14, x4
  407e2c:	nop
  407e30:	orr	x7, x6, x3
  407e34:	and	x0, x6, #0x7
  407e38:	mov	w4, #0x0                   	// #0
  407e3c:	cbnz	x1, 407cac <ferror@plt+0x62bc>
  407e40:	cbnz	x7, 407ca0 <ferror@plt+0x62b0>
  407e44:	mov	x5, #0x0                   	// #0
  407e48:	mov	x1, #0x0                   	// #0
  407e4c:	mov	w0, #0x0                   	// #0
  407e50:	and	x7, x7, #0xffffffffffff
  407e54:	and	w1, w1, #0x7fff
  407e58:	b	407cf8 <ferror@plt+0x6308>
  407e5c:	add	x7, x1, #0x1
  407e60:	tst	x7, #0x7ffe
  407e64:	b.ne	408148 <ferror@plt+0x6758>  // b.any
  407e68:	orr	x11, x3, x6
  407e6c:	orr	x7, x2, x10
  407e70:	cbnz	x1, 4082d8 <ferror@plt+0x68e8>
  407e74:	cbz	x11, 408364 <ferror@plt+0x6974>
  407e78:	cbz	x7, 408378 <ferror@plt+0x6988>
  407e7c:	subs	x9, x6, x10
  407e80:	cmp	x6, x10
  407e84:	sbc	x5, x3, x2
  407e88:	tbz	x5, #51, 408520 <ferror@plt+0x6b30>
  407e8c:	subs	x6, x10, x6
  407e90:	mov	w8, w4
  407e94:	sbc	x3, x2, x3
  407e98:	mov	x14, x4
  407e9c:	orr	x7, x6, x3
  407ea0:	b	407c9c <ferror@plt+0x62ac>
  407ea4:	orr	x2, x2, #0x8000000000000
  407ea8:	b	407bdc <ferror@plt+0x61ec>
  407eac:	orr	x4, x2, x10
  407eb0:	cbz	x4, 408084 <ferror@plt+0x6694>
  407eb4:	subs	w0, w0, #0x1
  407eb8:	b.ne	407dc4 <ferror@plt+0x63d4>  // b.any
  407ebc:	adds	x6, x6, x10
  407ec0:	adc	x3, x2, x3
  407ec4:	nop
  407ec8:	tbz	x3, #51, 407e30 <ferror@plt+0x6440>
  407ecc:	add	x1, x1, #0x1
  407ed0:	mov	x0, #0x7fff                	// #32767
  407ed4:	cmp	x1, x0
  407ed8:	b.eq	408384 <ferror@plt+0x6994>  // b.none
  407edc:	and	x0, x6, #0x1
  407ee0:	and	x2, x3, #0xfff7ffffffffffff
  407ee4:	orr	x6, x0, x6, lsr #1
  407ee8:	mov	w4, #0x0                   	// #0
  407eec:	orr	x6, x6, x3, lsl #63
  407ef0:	lsr	x3, x2, #1
  407ef4:	and	x0, x6, #0x7
  407ef8:	b	407cac <ferror@plt+0x62bc>
  407efc:	and	x2, x12, #0xc00000
  407f00:	cbz	x2, 407f38 <ferror@plt+0x6548>
  407f04:	cmp	x2, #0x400, lsl #12
  407f08:	b.eq	407f34 <ferror@plt+0x6544>  // b.none
  407f0c:	cmp	x2, #0x800, lsl #12
  407f10:	and	w14, w14, #0x1
  407f14:	csel	w14, w14, wzr, eq  // eq = none
  407f18:	cbnz	w14, 407f38 <ferror@plt+0x6548>
  407f1c:	mov	w1, #0x14                  	// #20
  407f20:	mov	x5, #0xffffffffffffffff    	// #-1
  407f24:	orr	w0, w0, w1
  407f28:	mov	x7, #0x1fffffffffffffff    	// #2305843009213693951
  407f2c:	mov	x1, #0x7ffe                	// #32766
  407f30:	b	407e50 <ferror@plt+0x6460>
  407f34:	cbnz	x14, 407f1c <ferror@plt+0x652c>
  407f38:	mov	w1, #0x14                  	// #20
  407f3c:	and	x11, x8, #0xff
  407f40:	orr	w0, w0, w1
  407f44:	mov	x2, #0x0                   	// #0
  407f48:	fmov	d0, x2
  407f4c:	lsl	x11, x11, #63
  407f50:	orr	x3, x11, #0x7fff000000000000
  407f54:	fmov	v0.d[1], x3
  407f58:	str	q0, [sp, #16]
  407f5c:	bl	408620 <ferror@plt+0x6c30>
  407f60:	ldr	q0, [sp, #16]
  407f64:	ldp	x29, x30, [sp], #48
  407f68:	ret
  407f6c:	cbz	w0, 408108 <ferror@plt+0x6718>
  407f70:	cbz	x1, 4080c4 <ferror@plt+0x66d4>
  407f74:	mov	x1, #0x7fff                	// #32767
  407f78:	neg	w0, w0
  407f7c:	orr	x3, x3, #0x8000000000000
  407f80:	cmp	x13, x1
  407f84:	b.eq	4080e4 <ferror@plt+0x66f4>  // b.none
  407f88:	cmp	w0, #0x74
  407f8c:	b.gt	4083d8 <ferror@plt+0x69e8>
  407f90:	cmp	w0, #0x3f
  407f94:	b.gt	40848c <ferror@plt+0x6a9c>
  407f98:	mov	w1, #0x40                  	// #64
  407f9c:	sub	w1, w1, w0
  407fa0:	lsr	x4, x6, x0
  407fa4:	lsl	x6, x6, x1
  407fa8:	cmp	x6, #0x0
  407fac:	lsl	x6, x3, x1
  407fb0:	cset	x1, ne  // ne = any
  407fb4:	orr	x6, x6, x4
  407fb8:	lsr	x0, x3, x0
  407fbc:	orr	x6, x6, x1
  407fc0:	add	x2, x2, x0
  407fc4:	adds	x6, x6, x10
  407fc8:	mov	x1, x13
  407fcc:	cinc	x3, x2, cs  // cs = hs, nlast
  407fd0:	b	407ec8 <ferror@plt+0x64d8>
  407fd4:	mov	w0, #0x10                  	// #16
  407fd8:	cbz	x14, 407fe4 <ferror@plt+0x65f4>
  407fdc:	adds	x6, x6, #0x8
  407fe0:	cinc	x3, x3, cs  // cs = hs, nlast
  407fe4:	and	x2, x3, #0x8000000000000
  407fe8:	cbz	w4, 407cd8 <ferror@plt+0x62e8>
  407fec:	orr	w0, w0, #0x8
  407ff0:	b	407cd8 <ferror@plt+0x62e8>
  407ff4:	mov	w0, #0x10                  	// #16
  407ff8:	cbnz	x14, 407fe4 <ferror@plt+0x65f4>
  407ffc:	b	407fdc <ferror@plt+0x65ec>
  408000:	and	x2, x6, #0xf
  408004:	mov	w0, #0x10                  	// #16
  408008:	cmp	x2, #0x4
  40800c:	b.eq	407fe4 <ferror@plt+0x65f4>  // b.none
  408010:	adds	x6, x6, #0x4
  408014:	cinc	x3, x3, cs  // cs = hs, nlast
  408018:	b	407fe4 <ferror@plt+0x65f4>
  40801c:	mov	x6, x5
  408020:	and	x3, x3, #0xfff7ffffffffffff
  408024:	sub	x1, x1, x2
  408028:	orr	x7, x6, x3
  40802c:	and	x0, x6, #0x7
  408030:	mov	w4, #0x0                   	// #0
  408034:	cbz	x1, 407e40 <ferror@plt+0x6450>
  408038:	b	407cac <ferror@plt+0x62bc>
  40803c:	clz	x3, x6
  408040:	add	w0, w3, #0x34
  408044:	cmp	w0, #0x3f
  408048:	b.le	407c40 <ferror@plt+0x6250>
  40804c:	sub	w3, w3, #0xc
  408050:	lsl	x3, x6, x3
  408054:	b	407c54 <ferror@plt+0x6264>
  408058:	orr	x0, x3, x6
  40805c:	cbz	x0, 4080f0 <ferror@plt+0x6700>
  408060:	lsr	x0, x3, #50
  408064:	mov	x1, #0x7fff                	// #32767
  408068:	eor	x0, x0, #0x1
  40806c:	and	w0, w0, #0x1
  408070:	b	407d88 <ferror@plt+0x6398>
  408074:	orr	x2, x2, x10
  408078:	cmp	x2, #0x0
  40807c:	cset	x4, ne  // ne = any
  408080:	b	407c24 <ferror@plt+0x6234>
  408084:	mov	x0, #0x7fff                	// #32767
  408088:	cmp	x1, x0
  40808c:	b.ne	407e30 <ferror@plt+0x6440>  // b.any
  408090:	orr	x0, x3, x6
  408094:	cbnz	x0, 408060 <ferror@plt+0x6670>
  408098:	mov	x5, #0x0                   	// #0
  40809c:	mov	x7, #0x0                   	// #0
  4080a0:	mov	w0, #0x0                   	// #0
  4080a4:	b	407d9c <ferror@plt+0x63ac>
  4080a8:	and	x2, x3, #0x8000000000000
  4080ac:	mov	w0, #0x0                   	// #0
  4080b0:	cbz	w4, 407cd8 <ferror@plt+0x62e8>
  4080b4:	mov	w0, #0x0                   	// #0
  4080b8:	tbz	w12, #11, 407cd8 <ferror@plt+0x62e8>
  4080bc:	orr	w0, w0, #0x8
  4080c0:	b	407cd8 <ferror@plt+0x62e8>
  4080c4:	orr	x1, x3, x6
  4080c8:	cbz	x1, 408450 <ferror@plt+0x6a60>
  4080cc:	cmn	w0, #0x1
  4080d0:	b.eq	4085a0 <ferror@plt+0x6bb0>  // b.none
  4080d4:	mov	x1, #0x7fff                	// #32767
  4080d8:	mvn	w0, w0
  4080dc:	cmp	x13, x1
  4080e0:	b.ne	407f88 <ferror@plt+0x6598>  // b.any
  4080e4:	orr	x0, x2, x10
  4080e8:	cbnz	x0, 407d70 <ferror@plt+0x6380>
  4080ec:	nop
  4080f0:	mov	x2, #0x0                   	// #0
  4080f4:	fmov	d0, x2
  4080f8:	lsl	x0, x11, #63
  4080fc:	orr	x3, x0, #0x7fff000000000000
  408100:	fmov	v0.d[1], x3
  408104:	b	407d14 <ferror@plt+0x6324>
  408108:	add	x7, x1, #0x1
  40810c:	tst	x7, #0x7ffe
  408110:	b.ne	408294 <ferror@plt+0x68a4>  // b.any
  408114:	orr	x11, x3, x6
  408118:	cbnz	x1, 40841c <ferror@plt+0x6a2c>
  40811c:	orr	x7, x2, x10
  408120:	cbz	x11, 408480 <ferror@plt+0x6a90>
  408124:	cbz	x7, 408378 <ferror@plt+0x6988>
  408128:	adds	x6, x6, x10
  40812c:	adc	x3, x2, x3
  408130:	tbz	x3, #51, 407c98 <ferror@plt+0x62a8>
  408134:	and	x3, x3, #0xfff7ffffffffffff
  408138:	and	x0, x6, #0x7
  40813c:	mov	w4, #0x0                   	// #0
  408140:	mov	x1, #0x1                   	// #1
  408144:	b	407cac <ferror@plt+0x62bc>
  408148:	subs	x9, x6, x10
  40814c:	cmp	x6, x10
  408150:	sbc	x5, x3, x2
  408154:	tbnz	x5, #51, 4082c0 <ferror@plt+0x68d0>
  408158:	orr	x7, x9, x5
  40815c:	cbnz	x7, 4083d0 <ferror@plt+0x69e0>
  408160:	and	x12, x12, #0xc00000
  408164:	mov	x5, #0x0                   	// #0
  408168:	cmp	x12, #0x800, lsl #12
  40816c:	mov	x1, #0x0                   	// #0
  408170:	cset	w8, eq  // eq = none
  408174:	b	407e50 <ferror@plt+0x6460>
  408178:	mov	x1, #0x7fff                	// #32767
  40817c:	neg	w0, w0
  408180:	orr	x3, x3, #0x8000000000000
  408184:	cmp	x13, x1
  408188:	b.eq	407d64 <ferror@plt+0x6374>  // b.none
  40818c:	cmp	w0, #0x74
  408190:	b.gt	408248 <ferror@plt+0x6858>
  408194:	cmp	w0, #0x3f
  408198:	b.gt	4083e8 <ferror@plt+0x69f8>
  40819c:	mov	w1, #0x40                  	// #64
  4081a0:	sub	w1, w1, w0
  4081a4:	lsr	x5, x6, x0
  4081a8:	lsl	x6, x6, x1
  4081ac:	cmp	x6, #0x0
  4081b0:	lsl	x6, x3, x1
  4081b4:	cset	x1, ne  // ne = any
  4081b8:	orr	x6, x6, x5
  4081bc:	lsr	x0, x3, x0
  4081c0:	orr	x6, x6, x1
  4081c4:	sub	x2, x2, x0
  4081c8:	b	408254 <ferror@plt+0x6864>
  4081cc:	orr	x2, x2, x10
  4081d0:	cmp	x2, #0x0
  4081d4:	cset	x0, ne  // ne = any
  4081d8:	adds	x6, x0, x6
  4081dc:	cinc	x3, x3, cs  // cs = hs, nlast
  4081e0:	b	407ec8 <ferror@plt+0x64d8>
  4081e4:	mov	w2, #0x80                  	// #128
  4081e8:	sub	w2, w2, w0
  4081ec:	cmp	w0, #0x40
  4081f0:	sub	w6, w1, #0x3f
  4081f4:	lsl	x0, x3, x2
  4081f8:	orr	x0, x5, x0
  4081fc:	csel	x5, x0, x5, ne  // ne = any
  408200:	lsr	x6, x3, x6
  408204:	cmp	x5, #0x0
  408208:	mov	x3, #0x0                   	// #0
  40820c:	cset	x0, ne  // ne = any
  408210:	orr	x6, x0, x6
  408214:	mov	x7, x6
  408218:	b	407c9c <ferror@plt+0x62ac>
  40821c:	mov	w5, #0x80                  	// #128
  408220:	sub	w5, w5, w0
  408224:	subs	w0, w0, #0x40
  408228:	lsl	x5, x2, x5
  40822c:	orr	x5, x10, x5
  408230:	csel	x10, x5, x10, ne  // ne = any
  408234:	lsr	x2, x2, x0
  408238:	cmp	x10, #0x0
  40823c:	cset	x4, ne  // ne = any
  408240:	orr	x4, x4, x2
  408244:	b	407c24 <ferror@plt+0x6234>
  408248:	orr	x3, x3, x6
  40824c:	cmp	x3, #0x0
  408250:	cset	x6, ne  // ne = any
  408254:	subs	x6, x10, x6
  408258:	mov	x1, x13
  40825c:	sbc	x3, x2, xzr
  408260:	mov	x14, x4
  408264:	b	407c2c <ferror@plt+0x623c>
  408268:	mov	w4, #0x80                  	// #128
  40826c:	sub	w4, w4, w0
  408270:	subs	w0, w0, #0x40
  408274:	lsl	x4, x2, x4
  408278:	orr	x4, x10, x4
  40827c:	csel	x10, x4, x10, ne  // ne = any
  408280:	lsr	x2, x2, x0
  408284:	cmp	x10, #0x0
  408288:	cset	x0, ne  // ne = any
  40828c:	orr	x0, x0, x2
  408290:	b	4081d8 <ferror@plt+0x67e8>
  408294:	mov	x0, #0x7fff                	// #32767
  408298:	cmp	x7, x0
  40829c:	b.eq	4084d0 <ferror@plt+0x6ae0>  // b.none
  4082a0:	adds	x6, x6, x10
  4082a4:	mov	x1, x7
  4082a8:	adc	x3, x2, x3
  4082ac:	mov	w4, #0x0                   	// #0
  4082b0:	ubfx	x0, x6, #1, #3
  4082b4:	extr	x6, x3, x6, #1
  4082b8:	lsr	x3, x3, #1
  4082bc:	b	407cac <ferror@plt+0x62bc>
  4082c0:	cmp	x10, x6
  4082c4:	mov	w8, w4
  4082c8:	sbc	x5, x2, x3
  4082cc:	sub	x6, x10, x6
  4082d0:	mov	x14, x4
  4082d4:	b	407c34 <ferror@plt+0x6244>
  4082d8:	mov	x12, #0x7fff                	// #32767
  4082dc:	cmp	x1, x12
  4082e0:	b.eq	408308 <ferror@plt+0x6918>  // b.none
  4082e4:	cmp	x13, x12
  4082e8:	b.eq	4084fc <ferror@plt+0x6b0c>  // b.none
  4082ec:	cbnz	x11, 408320 <ferror@plt+0x6930>
  4082f0:	cbnz	x7, 40850c <ferror@plt+0x6b1c>
  4082f4:	mov	x5, #0xffffffffffffffff    	// #-1
  4082f8:	mov	x7, #0xffffffffffff        	// #281474976710655
  4082fc:	mov	w0, #0x1                   	// #1
  408300:	mov	w8, #0x0                   	// #0
  408304:	b	407da4 <ferror@plt+0x63b4>
  408308:	cbz	x11, 4084f4 <ferror@plt+0x6b04>
  40830c:	lsr	x0, x3, #50
  408310:	cmp	x13, x1
  408314:	eor	x0, x0, #0x1
  408318:	and	w0, w0, #0x1
  40831c:	b.eq	4084fc <ferror@plt+0x6b0c>  // b.none
  408320:	cbz	x7, 407d84 <ferror@plt+0x6394>
  408324:	bfi	x5, x3, #61, #3
  408328:	lsr	x7, x3, #3
  40832c:	tbz	x3, #50, 408348 <ferror@plt+0x6958>
  408330:	lsr	x1, x2, #3
  408334:	tbnz	x2, #50, 408348 <ferror@plt+0x6958>
  408338:	mov	x5, x9
  40833c:	mov	w8, w4
  408340:	bfi	x5, x2, #61, #3
  408344:	mov	x7, x1
  408348:	extr	x7, x7, x5, #61
  40834c:	bfi	x5, x7, #61, #3
  408350:	lsr	x7, x7, #3
  408354:	b	407d9c <ferror@plt+0x63ac>
  408358:	subs	x6, x6, x10
  40835c:	sbc	x3, x3, x2
  408360:	b	407c2c <ferror@plt+0x623c>
  408364:	cbz	x7, 40846c <ferror@plt+0x6a7c>
  408368:	mov	x3, x2
  40836c:	mov	x6, x10
  408370:	mov	w8, w4
  408374:	mov	x14, x4
  408378:	mov	x1, #0x0                   	// #0
  40837c:	mov	x2, #0x0                   	// #0
  408380:	b	4080b4 <ferror@plt+0x66c4>
  408384:	ands	x2, x12, #0xc00000
  408388:	b.eq	408414 <ferror@plt+0x6a24>  // b.none
  40838c:	cmp	x2, #0x400, lsl #12
  408390:	eor	w0, w8, #0x1
  408394:	cset	w1, eq  // eq = none
  408398:	tst	w1, w0
  40839c:	b.ne	4084e8 <ferror@plt+0x6af8>  // b.any
  4083a0:	cmp	x2, #0x800, lsl #12
  4083a4:	b.eq	40853c <ferror@plt+0x6b4c>  // b.none
  4083a8:	cmp	x2, #0x400, lsl #12
  4083ac:	mov	w0, #0x14                  	// #20
  4083b0:	b.ne	407f00 <ferror@plt+0x6510>  // b.any
  4083b4:	mov	x3, #0xffffffffffffffff    	// #-1
  4083b8:	mov	x1, #0x7ffe                	// #32766
  4083bc:	mov	x6, x3
  4083c0:	mov	w4, #0x0                   	// #0
  4083c4:	mov	w0, #0x14                  	// #20
  4083c8:	cbnz	x14, 407fe4 <ferror@plt+0x65f4>
  4083cc:	b	407fdc <ferror@plt+0x65ec>
  4083d0:	mov	x6, x9
  4083d4:	b	407c34 <ferror@plt+0x6244>
  4083d8:	orr	x3, x3, x6
  4083dc:	cmp	x3, #0x0
  4083e0:	cset	x6, ne  // ne = any
  4083e4:	b	407fc4 <ferror@plt+0x65d4>
  4083e8:	mov	w1, #0x80                  	// #128
  4083ec:	sub	w1, w1, w0
  4083f0:	subs	w0, w0, #0x40
  4083f4:	lsl	x1, x3, x1
  4083f8:	orr	x1, x6, x1
  4083fc:	csel	x6, x1, x6, ne  // ne = any
  408400:	lsr	x3, x3, x0
  408404:	cmp	x6, #0x0
  408408:	cset	x6, ne  // ne = any
  40840c:	orr	x6, x6, x3
  408410:	b	408254 <ferror@plt+0x6864>
  408414:	mov	w0, #0x14                  	// #20
  408418:	b	407f44 <ferror@plt+0x6554>
  40841c:	mov	x7, #0x7fff                	// #32767
  408420:	cmp	x1, x7
  408424:	b.eq	408558 <ferror@plt+0x6b68>  // b.none
  408428:	cmp	x13, x7
  40842c:	b.eq	4085bc <ferror@plt+0x6bcc>  // b.none
  408430:	cbnz	x11, 408570 <ferror@plt+0x6b80>
  408434:	mov	x3, x2
  408438:	mov	x6, x10
  40843c:	mov	x1, #0x7fff                	// #32767
  408440:	b	407d88 <ferror@plt+0x6398>
  408444:	orr	x0, x2, x10
  408448:	cbz	x0, 408098 <ferror@plt+0x66a8>
  40844c:	b	407d70 <ferror@plt+0x6380>
  408450:	mov	x0, #0x7fff                	// #32767
  408454:	cmp	x13, x0
  408458:	b.eq	408444 <ferror@plt+0x6a54>  // b.none
  40845c:	mov	x3, x2
  408460:	mov	x6, x10
  408464:	mov	x1, x13
  408468:	b	407e30 <ferror@plt+0x6440>
  40846c:	and	x12, x12, #0xc00000
  408470:	mov	x5, #0x0                   	// #0
  408474:	cmp	x12, #0x800, lsl #12
  408478:	cset	w8, eq  // eq = none
  40847c:	b	407e50 <ferror@plt+0x6460>
  408480:	mov	x3, x2
  408484:	mov	x6, x10
  408488:	b	407c9c <ferror@plt+0x62ac>
  40848c:	mov	w1, #0x80                  	// #128
  408490:	sub	w1, w1, w0
  408494:	subs	w0, w0, #0x40
  408498:	lsl	x1, x3, x1
  40849c:	orr	x1, x6, x1
  4084a0:	csel	x6, x1, x6, ne  // ne = any
  4084a4:	lsr	x3, x3, x0
  4084a8:	cmp	x6, #0x0
  4084ac:	cset	x6, ne  // ne = any
  4084b0:	orr	x6, x6, x3
  4084b4:	b	407fc4 <ferror@plt+0x65d4>
  4084b8:	cmp	x10, x6
  4084bc:	mov	x1, x13
  4084c0:	sbc	x3, x2, x3
  4084c4:	sub	x6, x10, x6
  4084c8:	mov	x14, x4
  4084cc:	b	407c2c <ferror@plt+0x623c>
  4084d0:	ands	x2, x12, #0xc00000
  4084d4:	b.eq	408414 <ferror@plt+0x6a24>  // b.none
  4084d8:	cmp	x2, #0x400, lsl #12
  4084dc:	eor	w0, w8, #0x1
  4084e0:	csel	w0, w0, wzr, eq  // eq = none
  4084e4:	cbz	w0, 4083a0 <ferror@plt+0x69b0>
  4084e8:	mov	w0, #0x14                  	// #20
  4084ec:	mov	x11, #0x0                   	// #0
  4084f0:	b	407f44 <ferror@plt+0x6554>
  4084f4:	cmp	x13, x1
  4084f8:	b.ne	4082f0 <ferror@plt+0x6900>  // b.any
  4084fc:	cbz	x7, 4085b0 <ferror@plt+0x6bc0>
  408500:	tst	x2, #0x4000000000000
  408504:	csinc	w0, w0, wzr, ne  // ne = any
  408508:	cbnz	x11, 408324 <ferror@plt+0x6934>
  40850c:	mov	w8, w4
  408510:	mov	x3, x2
  408514:	mov	x6, x10
  408518:	mov	x1, #0x7fff                	// #32767
  40851c:	b	407d88 <ferror@plt+0x6398>
  408520:	orr	x7, x9, x5
  408524:	cbz	x7, 40846c <ferror@plt+0x6a7c>
  408528:	mov	x3, x5
  40852c:	and	x0, x9, #0x7
  408530:	mov	x6, x9
  408534:	mov	w4, #0x1                   	// #1
  408538:	b	407cac <ferror@plt+0x62bc>
  40853c:	cbnz	x11, 4085d0 <ferror@plt+0x6be0>
  408540:	mov	x3, #0xffffffffffffffff    	// #-1
  408544:	mov	w8, #0x0                   	// #0
  408548:	mov	x6, x3
  40854c:	mov	x1, #0x7ffe                	// #32766
  408550:	mov	w0, #0x14                  	// #20
  408554:	b	407cdc <ferror@plt+0x62ec>
  408558:	cbz	x11, 4085dc <ferror@plt+0x6bec>
  40855c:	lsr	x0, x3, #50
  408560:	cmp	x13, x1
  408564:	eor	x0, x0, #0x1
  408568:	and	w0, w0, #0x1
  40856c:	b.eq	4085fc <ferror@plt+0x6c0c>  // b.none
  408570:	orr	x10, x2, x10
  408574:	cbz	x10, 407d84 <ferror@plt+0x6394>
  408578:	bfi	x5, x3, #61, #3
  40857c:	lsr	x7, x3, #3
  408580:	tbz	x3, #50, 408348 <ferror@plt+0x6958>
  408584:	lsr	x1, x2, #3
  408588:	tbnz	x2, #50, 408348 <ferror@plt+0x6958>
  40858c:	and	x5, x9, #0x1fffffffffffffff
  408590:	mov	w8, w4
  408594:	orr	x5, x5, x2, lsl #61
  408598:	mov	x7, x1
  40859c:	b	408348 <ferror@plt+0x6958>
  4085a0:	adds	x6, x6, x10
  4085a4:	mov	x1, x13
  4085a8:	adc	x3, x2, x3
  4085ac:	b	407ec8 <ferror@plt+0x64d8>
  4085b0:	cbz	x11, 4082f4 <ferror@plt+0x6904>
  4085b4:	mov	x1, #0x7fff                	// #32767
  4085b8:	b	407d88 <ferror@plt+0x6398>
  4085bc:	orr	x1, x2, x10
  4085c0:	cbnz	x1, 4085ec <ferror@plt+0x6bfc>
  4085c4:	cbz	x11, 408098 <ferror@plt+0x66a8>
  4085c8:	mov	x1, #0x7fff                	// #32767
  4085cc:	b	407d88 <ferror@plt+0x6398>
  4085d0:	mov	w0, #0x14                  	// #20
  4085d4:	mov	x11, #0x1                   	// #1
  4085d8:	b	407f44 <ferror@plt+0x6554>
  4085dc:	cmp	x13, x1
  4085e0:	b.ne	408434 <ferror@plt+0x6a44>  // b.any
  4085e4:	orr	x1, x2, x10
  4085e8:	cbz	x1, 408098 <ferror@plt+0x66a8>
  4085ec:	tst	x2, #0x4000000000000
  4085f0:	csinc	w0, w0, wzr, ne  // ne = any
  4085f4:	cbnz	x11, 408578 <ferror@plt+0x6b88>
  4085f8:	b	408434 <ferror@plt+0x6a44>
  4085fc:	orr	x1, x2, x10
  408600:	cbnz	x1, 4085ec <ferror@plt+0x6bfc>
  408604:	mov	x1, #0x7fff                	// #32767
  408608:	b	407d88 <ferror@plt+0x6398>
  40860c:	mov	x5, #0x0                   	// #0
  408610:	mov	w1, #0x7fff                	// #32767
  408614:	mov	x7, #0x0                   	// #0
  408618:	b	407cf8 <ferror@plt+0x6308>
  40861c:	nop
  408620:	tbz	w0, #0, 408630 <ferror@plt+0x6c40>
  408624:	movi	v1.2s, #0x0
  408628:	fdiv	s0, s1, s1
  40862c:	mrs	x1, fpsr
  408630:	tbz	w0, #1, 408644 <ferror@plt+0x6c54>
  408634:	fmov	s1, #1.000000000000000000e+00
  408638:	movi	v2.2s, #0x0
  40863c:	fdiv	s0, s1, s2
  408640:	mrs	x1, fpsr
  408644:	tbz	w0, #2, 408664 <ferror@plt+0x6c74>
  408648:	mov	w2, #0xc5ae                	// #50606
  40864c:	mov	w1, #0x7f7fffff            	// #2139095039
  408650:	movk	w2, #0x749d, lsl #16
  408654:	fmov	s1, w1
  408658:	fmov	s2, w2
  40865c:	fadd	s0, s1, s2
  408660:	mrs	x1, fpsr
  408664:	tbz	w0, #3, 408674 <ferror@plt+0x6c84>
  408668:	movi	v1.2s, #0x80, lsl #16
  40866c:	fmul	s0, s1, s1
  408670:	mrs	x1, fpsr
  408674:	tbz	w0, #4, 40868c <ferror@plt+0x6c9c>
  408678:	mov	w0, #0x7f7fffff            	// #2139095039
  40867c:	fmov	s2, #1.000000000000000000e+00
  408680:	fmov	s1, w0
  408684:	fsub	s0, s1, s2
  408688:	mrs	x0, fpsr
  40868c:	ret
  408690:	stp	x29, x30, [sp, #-64]!
  408694:	mov	x29, sp
  408698:	stp	x19, x20, [sp, #16]
  40869c:	adrp	x20, 41a000 <ferror@plt+0x18610>
  4086a0:	add	x20, x20, #0xdf0
  4086a4:	stp	x21, x22, [sp, #32]
  4086a8:	adrp	x21, 41a000 <ferror@plt+0x18610>
  4086ac:	add	x21, x21, #0xde8
  4086b0:	sub	x20, x20, x21
  4086b4:	mov	w22, w0
  4086b8:	stp	x23, x24, [sp, #48]
  4086bc:	mov	x23, x1
  4086c0:	mov	x24, x2
  4086c4:	bl	4015e8 <mbrtowc@plt-0x38>
  4086c8:	cmp	xzr, x20, asr #3
  4086cc:	b.eq	4086f8 <ferror@plt+0x6d08>  // b.none
  4086d0:	asr	x20, x20, #3
  4086d4:	mov	x19, #0x0                   	// #0
  4086d8:	ldr	x3, [x21, x19, lsl #3]
  4086dc:	mov	x2, x24
  4086e0:	add	x19, x19, #0x1
  4086e4:	mov	x1, x23
  4086e8:	mov	w0, w22
  4086ec:	blr	x3
  4086f0:	cmp	x20, x19
  4086f4:	b.ne	4086d8 <ferror@plt+0x6ce8>  // b.any
  4086f8:	ldp	x19, x20, [sp, #16]
  4086fc:	ldp	x21, x22, [sp, #32]
  408700:	ldp	x23, x24, [sp, #48]
  408704:	ldp	x29, x30, [sp], #64
  408708:	ret
  40870c:	nop
  408710:	ret
  408714:	nop
  408718:	adrp	x2, 41b000 <ferror@plt+0x19610>
  40871c:	mov	x1, #0x0                   	// #0
  408720:	ldr	x2, [x2, #504]
  408724:	b	4016c0 <__cxa_atexit@plt>
  408728:	mov	x2, x1
  40872c:	mov	w1, w0
  408730:	mov	w0, #0x0                   	// #0
  408734:	b	401970 <__fxstat@plt>

Disassembly of section .fini:

0000000000408738 <.fini>:
  408738:	stp	x29, x30, [sp, #-16]!
  40873c:	mov	x29, sp
  408740:	ldp	x29, x30, [sp], #16
  408744:	ret
