
*** Running vivado
    with args -log vhdlparkinglotblockdesign_ParkingFSM_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vhdlparkinglotblockdesign_ParkingFSM_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source vhdlparkinglotblockdesign_ParkingFSM_0_0.tcl -notrace
Command: synth_design -top vhdlparkinglotblockdesign_ParkingFSM_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8262 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1551.547 ; gain = 89.000 ; free physical = 282 ; free virtual = 4980
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vhdlparkinglotblockdesign_ParkingFSM_0_0' [/home3/317/team10/vhdlparkinglot/vhdlparkinglot.srcs/sources_1/bd/vhdlparkinglotblockdesign/ip/vhdlparkinglotblockdesign_ParkingFSM_0_0/synth/vhdlparkinglotblockdesign_ParkingFSM_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'ParkingFSM' [/home3/317/team10/vhdlparkinglot/vhdlparkinglot.srcs/sources_1/new/parkinglotvhdl.vhd:12]
WARNING: [Synth 8-614] signal 'PRES_ST' is read in the process but is not in the sensitivity list [/home3/317/team10/vhdlparkinglot/vhdlparkinglot.srcs/sources_1/new/parkinglotvhdl.vhd:19]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [/home3/317/team10/vhdlparkinglot/vhdlparkinglot.srcs/sources_1/new/parkinglotvhdl.vhd:19]
INFO: [Synth 8-226] default block is never used [/home3/317/team10/vhdlparkinglot/vhdlparkinglot.srcs/sources_1/new/parkinglotvhdl.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'ParkingFSM' (1#1) [/home3/317/team10/vhdlparkinglot/vhdlparkinglot.srcs/sources_1/new/parkinglotvhdl.vhd:12]
INFO: [Synth 8-6155] done synthesizing module 'vhdlparkinglotblockdesign_ParkingFSM_0_0' (2#1) [/home3/317/team10/vhdlparkinglot/vhdlparkinglot.srcs/sources_1/bd/vhdlparkinglotblockdesign/ip/vhdlparkinglotblockdesign_ParkingFSM_0_0/synth/vhdlparkinglotblockdesign_ParkingFSM_0_0.v:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1598.297 ; gain = 135.750 ; free physical = 292 ; free virtual = 4993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1598.297 ; gain = 135.750 ; free physical = 293 ; free virtual = 4994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1598.297 ; gain = 135.750 ; free physical = 293 ; free virtual = 4994
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'PRES_ST_reg' in module 'ParkingFSM'
INFO: [Synth 8-5544] ROM "Open_1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Closed" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NXT_ST" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NXT_ST" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NXT_ST" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NXT_ST" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   sopen |                               00 |                               00
               soverride |                               01 |                               11
                   sfull |                               10 |                               01
                  sclose |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PRES_ST_reg' using encoding 'sequential' in module 'ParkingFSM'
WARNING: [Synth 8-327] inferring latch for variable 'count_reg' [/home3/317/team10/vhdlparkinglot/vhdlparkinglot.srcs/sources_1/new/parkinglotvhdl.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1604.305 ; gain = 141.758 ; free physical = 249 ; free virtual = 4952
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ParkingFSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1745.062 ; gain = 282.516 ; free physical = 123 ; free virtual = 4813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1745.062 ; gain = 282.516 ; free physical = 121 ; free virtual = 4812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1745.062 ; gain = 282.516 ; free physical = 120 ; free virtual = 4811
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1745.062 ; gain = 282.516 ; free physical = 120 ; free virtual = 4811
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1745.062 ; gain = 282.516 ; free physical = 120 ; free virtual = 4811
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1745.062 ; gain = 282.516 ; free physical = 120 ; free virtual = 4811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1745.062 ; gain = 282.516 ; free physical = 120 ; free virtual = 4811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1745.062 ; gain = 282.516 ; free physical = 120 ; free virtual = 4811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1745.062 ; gain = 282.516 ; free physical = 120 ; free virtual = 4811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     9|
|2     |LUT3 |     2|
|3     |LUT4 |     1|
|4     |LUT5 |     1|
|5     |LUT6 |     8|
|6     |FDRE |     4|
|7     |LD   |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |    30|
|2     |  inst   |ParkingFSM |    30|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1745.062 ; gain = 282.516 ; free physical = 120 ; free virtual = 4810
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1745.062 ; gain = 282.516 ; free physical = 122 ; free virtual = 4813
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1745.062 ; gain = 282.516 ; free physical = 133 ; free virtual = 4823
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1837.191 ; gain = 0.000 ; free physical = 132 ; free virtual = 4723
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1837.191 ; gain = 387.098 ; free physical = 179 ; free virtual = 4781
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1837.191 ; gain = 0.000 ; free physical = 169 ; free virtual = 4781
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home3/317/team10/vhdlparkinglot/vhdlparkinglot.runs/vhdlparkinglotblockdesign_ParkingFSM_0_0_synth_1/vhdlparkinglotblockdesign_ParkingFSM_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2278.777 ; gain = 441.586 ; free physical = 124 ; free virtual = 4385
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2278.777 ; gain = 0.000 ; free physical = 115 ; free virtual = 4385
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home3/317/team10/vhdlparkinglot/vhdlparkinglot.runs/vhdlparkinglotblockdesign_ParkingFSM_0_0_synth_1/vhdlparkinglotblockdesign_ParkingFSM_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vhdlparkinglotblockdesign_ParkingFSM_0_0_utilization_synth.rpt -pb vhdlparkinglotblockdesign_ParkingFSM_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  4 19:12:52 2023...
