{
 "Files" : [
  {
   "Path" : "D:/Cygwin/home/garik/Gowin_USB2.0_softPHY_RefDesign/project/src/TOP.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Cygwin/home/garik/Gowin_USB2.0_softPHY_RefDesign/project/src/fifo_sc_top/fifo_sc_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Cygwin/home/garik/Gowin_USB2.0_softPHY_RefDesign/project/src/gowin_pllvr/gowin_pllvr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Cygwin/home/garik/Gowin_USB2.0_softPHY_RefDesign/project/src/gowin_rpll/gowin_rpll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Cygwin/home/garik/Gowin_USB2.0_softPHY_RefDesign/project/src/usb2_0_softphy/usb2_0_softphy.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Cygwin/home/garik/Gowin_USB2.0_softPHY_RefDesign/project/src/usb_descriptor.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Cygwin/home/garik/Gowin_USB2.0_softPHY_RefDesign/project/src/usb_device_controller/usb_device_controller.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/Cygwin/home/garik/Gowin_USB2.0_softPHY_RefDesign/project/impl/temp/rtl_parser.result",
 "Top" : "Top",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_2008"
}