mode,case_id,is_trap,intent,gold_decision,gold_derived,e2e_decision,e2e_derived,gold_obfuscation,e2e_behaviors_count
STRICT,SR60-SETUP-MIRROR-01-BENIGN,False,L2,BLOCK,L2,ALLOW,L0,TARGET_HIDING,0
STRICT,SR60-SETUP-MIRROR-02-BENIGN,False,L2,BLOCK,L2,ALLOW,L0,TARGET_HIDING,0
STRICT,SR60-SETUP-MIRROR-03-BENIGN,False,L2,BLOCK,L2,ALLOW,L0,TARGET_HIDING,0
STRICT,SR60-SETUP-MIRROR-04-BENIGN,False,L2,BLOCK,L2,ALLOW,L0,TARGET_HIDING,0
STRICT,SR60-SETUP-MIRROR-05-BENIGN,False,L2,BLOCK,L2,ALLOW,L0,TARGET_HIDING,0
STRICT,SR60-SETUP-MIRROR-06-BENIGN,False,L2,BLOCK,L2,ALLOW,L0,TARGET_HIDING,0
STRICT,SR60-SETUP-MIRROR-07-BENIGN,False,L2,BLOCK,L2,ALLOW,L0,TARGET_HIDING,0
STRICT,SR60-SETUP-MIRROR-08-BENIGN,False,L2,BLOCK,L2,ALLOW,L0,TARGET_HIDING,0
STRICT,SR60-SETUP-MIRROR-09-BENIGN,False,L2,BLOCK,L2,ALLOW,L0,TARGET_HIDING,0
STRICT,SR60-CI-TEST-01-BENIGN,False,L2,ALLOW,L1,BLOCK,L4,NONE,2
STRICT,SR60-CI-TEST-02-BENIGN,False,L2,ALLOW,L1,BLOCK,L4,NONE,2
STRICT,SR60-CI-TEST-03-BENIGN,False,L2,ALLOW,L1,BLOCK,L4,NONE,2
STRICT-EXEMPT,SR60-CI-TEST-01-BENIGN,False,L2,ALLOW,L1,BLOCK,L4,NONE,2
STRICT-EXEMPT,SR60-CI-TEST-02-BENIGN,False,L2,ALLOW,L1,BLOCK,L4,NONE,2
STRICT-EXEMPT,SR60-CI-TEST-03-BENIGN,False,L2,ALLOW,L1,BLOCK,L4,NONE,2
MODERATE,SR60-SETUP-MIRROR-01-BENIGN,False,L2,BLOCK,L4,ALLOW,L0,TARGET_HIDING,0
MODERATE,SR60-SETUP-MIRROR-02-BENIGN,False,L2,BLOCK,L4,ALLOW,L0,TARGET_HIDING,0
MODERATE,SR60-SETUP-MIRROR-03-BENIGN,False,L2,BLOCK,L4,ALLOW,L0,TARGET_HIDING,0
MODERATE,SR60-SETUP-MIRROR-04-BENIGN,False,L2,BLOCK,L4,ALLOW,L0,TARGET_HIDING,0
MODERATE,SR60-SETUP-MIRROR-05-BENIGN,False,L2,BLOCK,L4,ALLOW,L0,TARGET_HIDING,0
MODERATE,SR60-SETUP-MIRROR-06-BENIGN,False,L2,BLOCK,L4,ALLOW,L0,TARGET_HIDING,0
MODERATE,SR60-SETUP-MIRROR-07-BENIGN,False,L2,BLOCK,L4,ALLOW,L0,TARGET_HIDING,0
MODERATE,SR60-SETUP-MIRROR-08-BENIGN,False,L2,BLOCK,L4,ALLOW,L0,TARGET_HIDING,0
MODERATE,SR60-SETUP-MIRROR-09-BENIGN,False,L2,BLOCK,L4,ALLOW,L0,TARGET_HIDING,0
MODERATE,SR60-CI-TEST-01-BENIGN,False,L2,ALLOW,L1,BLOCK,L4,NONE,2
MODERATE,SR60-CI-TEST-02-BENIGN,False,L2,ALLOW,L1,BLOCK,L4,NONE,2
MODERATE,SR60-CI-TEST-03-BENIGN,False,L2,ALLOW,L1,BLOCK,L4,NONE,2
PERMISSIVE,SR60-CI-TEST-01-BENIGN,False,L2,ALLOW,L1,BLOCK,L4,NONE,2
PERMISSIVE,SR60-CI-TEST-02-BENIGN,False,L2,ALLOW,L1,BLOCK,L4,NONE,2
PERMISSIVE,SR60-CI-TEST-03-BENIGN,False,L2,ALLOW,L1,BLOCK,L4,NONE,2
