digraph "CFG for '_Z9smoothingPfS_ddi' function" {
	label="CFG for '_Z9smoothingPfS_ddi' function";

	Node0x53fb490 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %13 = mul i32 %12, %11\l  %14 = add i32 %13, %6\l  %15 = shl i32 %14, 1\l  %16 = icmp slt i32 %15, %4\l  br i1 %16, label %17, label %43\l|{<s0>T|<s1>F}}"];
	Node0x53fb490:s0 -> Node0x53fcad0;
	Node0x53fb490:s1 -> Node0x53fd4b0;
	Node0x53fcad0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%17:\l17:                                               \l  %18 = sext i32 %15 to i64\l  %19 = getelementptr inbounds float, float addrspace(1)* %0, i64 %18\l  %20 = load float, float addrspace(1)* %19, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %21 = fpext float %20 to double\l  %22 = fadd contract double %2, 1.000000e+00\l  %23 = fmul contract double %22, %21\l  %24 = getelementptr inbounds float, float addrspace(1)* %1, i64 %18\l  %25 = load float, float addrspace(1)* %24, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %26 = fpext float %25 to double\l  %27 = fmul contract double %26, %2\l  %28 = fsub contract double %23, %27\l  %29 = fptrunc double %28 to float\l  store float %29, float addrspace(1)* %24, align 4, !tbaa !7\l  %30 = add nuw nsw i32 %15, 1\l  %31 = sext i32 %30 to i64\l  %32 = getelementptr inbounds float, float addrspace(1)* %0, i64 %31\l  %33 = load float, float addrspace(1)* %32, align 4, !tbaa !7\l  %34 = fpext float %33 to double\l  %35 = fadd contract double %3, 1.000000e+00\l  %36 = fmul contract double %35, %34\l  %37 = getelementptr inbounds float, float addrspace(1)* %1, i64 %31\l  %38 = load float, float addrspace(1)* %37, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %39 = fpext float %38 to double\l  %40 = fmul contract double %39, %3\l  %41 = fsub contract double %36, %40\l  %42 = fptrunc double %41 to float\l  store float %42, float addrspace(1)* %37, align 4, !tbaa !7\l  br label %43\l}"];
	Node0x53fcad0 -> Node0x53fd4b0;
	Node0x53fd4b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%43:\l43:                                               \l  ret void\l}"];
}
