
int.elf:     file format elf32-littlearm


Disassembly of section .text:

41000000 <_bss_start>:
41000000:	41000334 	tstmi	r0, r4, lsr r3

41000004 <_bss_end>:
41000004:	4100033c 	tstmi	r0, ip, lsr r3

41000008 <_start>:
41000008:	e59ff0d4 	ldr	pc, [pc, #212]	; 410000e4 <FIQ_Handler+0x8>
4100000c:	e59ff0d4 	ldr	pc, [pc, #212]	; 410000e8 <FIQ_Handler+0xc>
41000010:	e59ff0d4 	ldr	pc, [pc, #212]	; 410000ec <FIQ_Handler+0x10>
41000014:	e59ff0d4 	ldr	pc, [pc, #212]	; 410000f0 <FIQ_Handler+0x14>
41000018:	e59ff0d4 	ldr	pc, [pc, #212]	; 410000f4 <FIQ_Handler+0x18>
4100001c:	e59ff0d4 	ldr	pc, [pc, #212]	; 410000f8 <FIQ_Handler+0x1c>
41000020:	e59ff0d4 	ldr	pc, [pc, #212]	; 410000fc <FIQ_Handler+0x20>
41000024:	e59ff0d4 	ldr	pc, [pc, #212]	; 41000100 <FIQ_Handler+0x24>

41000028 <Reset_Handler>:
41000028:	f10c0080 	cpsid	i
4100002c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
41000030:	e3c00a01 	bic	r0, r0, #4096	; 0x1000
41000034:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
41000038:	e3a00441 	mov	r0, #1090519040	; 0x41000000
4100003c:	f57ff04f 	dsb	sy
41000040:	f57ff06f 	isb	sy
41000044:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}
41000048:	f57ff04f 	dsb	sy
4100004c:	f57ff06f 	isb	sy
41000050:	e51f0058 	ldr	r0, [pc, #-88]	; 41000000 <_bss_start>
41000054:	e51f1058 	ldr	r1, [pc, #-88]	; 41000004 <_bss_end>
41000058:	e3a02000 	mov	r2, #0

4100005c <bss_loop>:
4100005c:	e8a00004 	stmia	r0!, {r2}
41000060:	e1500001 	cmp	r0, r1
41000064:	dafffffc 	ble	4100005c <bss_loop>
41000068:	e10f0000 	mrs	r0, CPSR
4100006c:	e3c0001f 	bic	r0, r0, #31
41000070:	e380001f 	orr	r0, r0, #31
41000074:	e129f000 	msr	CPSR_fc, r0
41000078:	e59fd084 	ldr	sp, [pc, #132]	; 41000104 <FIQ_Handler+0x28>
4100007c:	e10f0000 	mrs	r0, CPSR
41000080:	e3c0001f 	bic	r0, r0, #31
41000084:	e3800012 	orr	r0, r0, #18
41000088:	e129f000 	msr	CPSR_fc, r0
4100008c:	e59fd074 	ldr	sp, [pc, #116]	; 41000108 <FIQ_Handler+0x2c>
41000090:	e10f0000 	mrs	r0, CPSR
41000094:	e3c0001f 	bic	r0, r0, #31
41000098:	e3800013 	orr	r0, r0, #19
4100009c:	e129f000 	msr	CPSR_fc, r0
410000a0:	e59fd064 	ldr	sp, [pc, #100]	; 4100010c <FIQ_Handler+0x30>
410000a4:	f1080080 	cpsie	i
410000a8:	ea000090 	b	410002f0 <__main_from_arm>

410000ac <Undefined_Handler>:
410000ac:	e59f0034 	ldr	r0, [pc, #52]	; 410000e8 <FIQ_Handler+0xc>
410000b0:	e12fff10 	bx	r0

410000b4 <SVC_Handler>:
410000b4:	e59f0030 	ldr	r0, [pc, #48]	; 410000ec <FIQ_Handler+0x10>
410000b8:	e12fff10 	bx	r0

410000bc <PreAbort_Handler>:
410000bc:	e59f002c 	ldr	r0, [pc, #44]	; 410000f0 <FIQ_Handler+0x14>
410000c0:	e12fff10 	bx	r0

410000c4 <DataAbort_Handler>:
410000c4:	e59f0028 	ldr	r0, [pc, #40]	; 410000f4 <FIQ_Handler+0x18>
410000c8:	e12fff10 	bx	r0

410000cc <NotUsed_Handler>:
410000cc:	e59f0024 	ldr	r0, [pc, #36]	; 410000f8 <FIQ_Handler+0x1c>
410000d0:	e12fff10 	bx	r0

410000d4 <IRQ_Handler>:
410000d4:	e59f0020 	ldr	r0, [pc, #32]	; 410000fc <FIQ_Handler+0x20>
410000d8:	e12fff10 	bx	r0

410000dc <FIQ_Handler>:
410000dc:	e59f001c 	ldr	r0, [pc, #28]	; 41000100 <FIQ_Handler+0x24>
410000e0:	e12fff10 	bx	r0
410000e4:	41000028 	tstmi	r0, r8, lsr #32
410000e8:	410000ac 	smlatbmi	r0, ip, r0, r0
410000ec:	410000b4 	strhmi	r0, [r0, -r4]
410000f0:	410000bc 	strhmi	r0, [r0, -ip]
410000f4:	410000c4 	smlabtmi	r0, r4, r0, r0
410000f8:	410000cc 	smlabtmi	r0, ip, r0, r0
410000fc:	410000d4 	ldrdmi	r0, [r0, -r4]
41000100:	410000dc 	ldrdmi	r0, [r0, -ip]
41000104:	40060000 	andmi	r0, r6, r0
41000108:	40040000 	andmi	r0, r4, r0
4100010c:	40020000 	andmi	r0, r2, r0
41000110:	00001e41 	andeq	r1, r0, r1, asr #28
41000114:	61656100 	cmnvs	r5, r0, lsl #2
41000118:	01006962 	tsteq	r0, r2, ror #18
4100011c:	00000014 	andeq	r0, r0, r4, lsl r0
41000120:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
41000124:	070a0600 	streq	r0, [sl, -r0, lsl #12]
41000128:	09010841 	stmdbeq	r1, {r0, r6, fp}
4100012c:	00040a02 	andeq	r0, r4, r2, lsl #20

41000130 <delay_ms>:
41000130:	b084      	sub	sp, #16
41000132:	f649 71ff 	movw	r1, #40959	; 0x9fff
41000136:	9001      	str	r0, [sp, #4]
41000138:	9b01      	ldr	r3, [sp, #4]
4100013a:	1e5a      	subs	r2, r3, #1
4100013c:	9201      	str	r2, [sp, #4]
4100013e:	b153      	cbz	r3, 41000156 <delay_ms+0x26>
41000140:	9103      	str	r1, [sp, #12]
41000142:	9b03      	ldr	r3, [sp, #12]
41000144:	1e5a      	subs	r2, r3, #1
41000146:	9203      	str	r2, [sp, #12]
41000148:	2b00      	cmp	r3, #0
4100014a:	d1fa      	bne.n	41000142 <delay_ms+0x12>
4100014c:	9b01      	ldr	r3, [sp, #4]
4100014e:	1e5a      	subs	r2, r3, #1
41000150:	9201      	str	r2, [sp, #4]
41000152:	2b00      	cmp	r3, #0
41000154:	d1f4      	bne.n	41000140 <delay_ms+0x10>
41000156:	b004      	add	sp, #16
41000158:	4770      	bx	lr
4100015a:	bf00      	nop

4100015c <v3s_clk_init>:
4100015c:	f04f 71e1 	mov.w	r1, #29491200	; 0x1c20000
41000160:	f240 3234 	movw	r2, #820	; 0x334
41000164:	6d0b      	ldr	r3, [r1, #80]	; 0x50
41000166:	f2c4 1200 	movt	r2, #16640	; 0x4100
4100016a:	6011      	str	r1, [r2, #0]
4100016c:	f3c3 4301 	ubfx	r3, r3, #16, #2
41000170:	b1c3      	cbz	r3, 410001a4 <v3s_clk_init+0x48>
41000172:	3b02      	subs	r3, #2
41000174:	2b01      	cmp	r3, #1
41000176:	d915      	bls.n	410001a4 <v3s_clk_init+0x48>
41000178:	f04f 73e1 	mov.w	r3, #29491200	; 0x1c20000
4100017c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
41000180:	4619      	mov	r1, r3
41000182:	f2c8 0200 	movt	r2, #32768	; 0x8000
41000186:	601a      	str	r2, [r3, #0]
41000188:	680b      	ldr	r3, [r1, #0]
4100018a:	f04f 72e1 	mov.w	r2, #29491200	; 0x1c20000
4100018e:	00db      	lsls	r3, r3, #3
41000190:	d5fa      	bpl.n	41000188 <v3s_clk_init+0x2c>
41000192:	6d13      	ldr	r3, [r2, #80]	; 0x50
41000194:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
41000198:	6513      	str	r3, [r2, #80]	; 0x50
4100019a:	6d13      	ldr	r3, [r2, #80]	; 0x50
4100019c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
410001a0:	6513      	str	r3, [r2, #80]	; 0x50
410001a2:	4770      	bx	lr
410001a4:	f04f 73e1 	mov.w	r3, #29491200	; 0x1c20000
410001a8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
410001aa:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
410001ae:	651a      	str	r2, [r3, #80]	; 0x50
410001b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
410001b2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
410001b6:	651a      	str	r2, [r3, #80]	; 0x50
410001b8:	e7de      	b.n	41000178 <v3s_clk_init+0x1c>
410001ba:	bf00      	nop

410001bc <v3s_cpu_clk_src_switch>:
410001bc:	f240 3334 	movw	r3, #820	; 0x334
410001c0:	f000 0003 	and.w	r0, r0, #3
410001c4:	f2c4 1300 	movt	r3, #16640	; 0x4100
410001c8:	681b      	ldr	r3, [r3, #0]
410001ca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
410001cc:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
410001d0:	651a      	str	r2, [r3, #80]	; 0x50
410001d2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
410001d4:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
410001d8:	6518      	str	r0, [r3, #80]	; 0x50
410001da:	4770      	bx	lr

410001dc <GPIO_Init>:
410001dc:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
410001e0:	b5f0      	push	{r4, r5, r6, r7, lr}
410001e2:	f001 0407 	and.w	r4, r1, #7
410001e6:	eb00 07d1 	add.w	r7, r0, r1, lsr #3
410001ea:	f44f 6600 	mov.w	r6, #2048	; 0x800
410001ee:	f2c0 16c2 	movt	r6, #450	; 0x1c2
410001f2:	00a4      	lsls	r4, r4, #2
410001f4:	f856 5027 	ldr.w	r5, [r6, r7, lsl #2]
410001f8:	f04f 0c07 	mov.w	ip, #7
410001fc:	fa0c fc04 	lsl.w	ip, ip, r4
41000200:	f240 3e38 	movw	lr, #824	; 0x338
41000204:	40a2      	lsls	r2, r4
41000206:	f2c4 1e00 	movt	lr, #16640	; 0x4100
4100020a:	ea25 040c 	bic.w	r4, r5, ip
4100020e:	f8ce 6000 	str.w	r6, [lr]
41000212:	eb00 1011 	add.w	r0, r0, r1, lsr #4
41000216:	f846 4027 	str.w	r4, [r6, r7, lsl #2]
4100021a:	f856 e027 	ldr.w	lr, [r6, r7, lsl #2]
4100021e:	f001 010f 	and.w	r1, r1, #15
41000222:	0080      	lsls	r0, r0, #2
41000224:	0049      	lsls	r1, r1, #1
41000226:	9d05      	ldr	r5, [sp, #20]
41000228:	f100 70e1 	add.w	r0, r0, #29491200	; 0x1c20000
4100022c:	ea42 020e 	orr.w	r2, r2, lr
41000230:	2403      	movs	r4, #3
41000232:	f846 2027 	str.w	r2, [r6, r7, lsl #2]
41000236:	408c      	lsls	r4, r1
41000238:	f8d0 2814 	ldr.w	r2, [r0, #2068]	; 0x814
4100023c:	408b      	lsls	r3, r1
4100023e:	408d      	lsls	r5, r1
41000240:	43e1      	mvns	r1, r4
41000242:	400a      	ands	r2, r1
41000244:	f8c0 2814 	str.w	r2, [r0, #2068]	; 0x814
41000248:	f8d0 2814 	ldr.w	r2, [r0, #2068]	; 0x814
4100024c:	4313      	orrs	r3, r2
4100024e:	f8c0 3814 	str.w	r3, [r0, #2068]	; 0x814
41000252:	f8d0 381c 	ldr.w	r3, [r0, #2076]	; 0x81c
41000256:	4019      	ands	r1, r3
41000258:	f8c0 181c 	str.w	r1, [r0, #2076]	; 0x81c
4100025c:	f8d0 381c 	ldr.w	r3, [r0, #2076]	; 0x81c
41000260:	431d      	orrs	r5, r3
41000262:	f8c0 581c 	str.w	r5, [r0, #2076]	; 0x81c
41000266:	bdf0      	pop	{r4, r5, r6, r7, pc}

41000268 <GPIO_SetPin>:
41000268:	f240 3338 	movw	r3, #824	; 0x338
4100026c:	b410      	push	{r4}
4100026e:	f2c4 1300 	movt	r3, #16640	; 0x4100
41000272:	681c      	ldr	r4, [r3, #0]
41000274:	b154      	cbz	r4, 4100028c <GPIO_SetPin+0x24>
41000276:	0143      	lsls	r3, r0, #5
41000278:	2201      	movs	r2, #1
4100027a:	fa02 f101 	lsl.w	r1, r2, r1
4100027e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
41000282:	4420      	add	r0, r4
41000284:	6902      	ldr	r2, [r0, #16]
41000286:	ea41 0302 	orr.w	r3, r1, r2
4100028a:	6103      	str	r3, [r0, #16]
4100028c:	f85d 4b04 	ldr.w	r4, [sp], #4
41000290:	4770      	bx	lr
41000292:	bf00      	nop

41000294 <GPIO_ResetPin>:
41000294:	f240 3338 	movw	r3, #824	; 0x338
41000298:	b410      	push	{r4}
4100029a:	f2c4 1300 	movt	r3, #16640	; 0x4100
4100029e:	681c      	ldr	r4, [r3, #0]
410002a0:	b154      	cbz	r4, 410002b8 <GPIO_ResetPin+0x24>
410002a2:	0143      	lsls	r3, r0, #5
410002a4:	2201      	movs	r2, #1
410002a6:	fa02 f101 	lsl.w	r1, r2, r1
410002aa:	eb03 0080 	add.w	r0, r3, r0, lsl #2
410002ae:	4420      	add	r0, r4
410002b0:	6902      	ldr	r2, [r0, #16]
410002b2:	ea22 0301 	bic.w	r3, r2, r1
410002b6:	6103      	str	r3, [r0, #16]
410002b8:	f85d 4b04 	ldr.w	r4, [sp], #4
410002bc:	4770      	bx	lr
410002be:	bf00      	nop

410002c0 <GPIO_GetPinData>:
410002c0:	f240 3238 	movw	r2, #824	; 0x338
410002c4:	f2c4 1200 	movt	r2, #16640	; 0x4100
410002c8:	6812      	ldr	r2, [r2, #0]
410002ca:	b17a      	cbz	r2, 410002ec <GPIO_GetPinData+0x2c>
410002cc:	0143      	lsls	r3, r0, #5
410002ce:	b410      	push	{r4}
410002d0:	2401      	movs	r4, #1
410002d2:	eb03 0380 	add.w	r3, r3, r0, lsl #2
410002d6:	fa04 f101 	lsl.w	r1, r4, r1
410002da:	18d0      	adds	r0, r2, r3
410002dc:	6903      	ldr	r3, [r0, #16]
410002de:	4219      	tst	r1, r3
410002e0:	bf14      	ite	ne
410002e2:	4620      	movne	r0, r4
410002e4:	2000      	moveq	r0, #0
410002e6:	f85d 4b04 	ldr.w	r4, [sp], #4
410002ea:	4770      	bx	lr
410002ec:	4610      	mov	r0, r2
410002ee:	4770      	bx	lr

410002f0 <__main_from_arm>:
410002f0:	e51ff004 	ldr	pc, [pc, #-4]	; 410002f4 <__main_from_arm+0x4>
410002f4:	410002f9 	strdmi	r0, [r0, -r9]

Disassembly of section .text.startup:

410002f8 <main>:
410002f8:	b530      	push	{r4, r5, lr}
410002fa:	b083      	sub	sp, #12
410002fc:	f7ff ff2e 	bl	4100015c <v3s_clk_init>
41000300:	2500      	movs	r5, #0
41000302:	2301      	movs	r3, #1
41000304:	9500      	str	r5, [sp, #0]
41000306:	461a      	mov	r2, r3
41000308:	4618      	mov	r0, r3
4100030a:	2103      	movs	r1, #3
4100030c:	462c      	mov	r4, r5
4100030e:	f7ff ff65 	bl	410001dc <GPIO_Init>
41000312:	e006      	b.n	41000322 <main+0x2a>
41000314:	2400      	movs	r4, #0
41000316:	f7ff ffa7 	bl	41000268 <GPIO_SetPin>
4100031a:	f640 30b8 	movw	r0, #3000	; 0xbb8
4100031e:	f7ff ff07 	bl	41000130 <delay_ms>
41000322:	2103      	movs	r1, #3
41000324:	2001      	movs	r0, #1
41000326:	2c00      	cmp	r4, #0
41000328:	d1f4      	bne.n	41000314 <main+0x1c>
4100032a:	2401      	movs	r4, #1
4100032c:	4620      	mov	r0, r4
4100032e:	f7ff ffb1 	bl	41000294 <GPIO_ResetPin>
41000332:	e7f2      	b.n	4100031a <main+0x22>

Disassembly of section .bss:

41000334 <PLL>:
41000334:	00000000 	andeq	r0, r0, r0

41000338 <PIO>:
41000338:	00000000 	andeq	r0, r0, r0

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_bss_start-0x3ff2f2dc>
   4:	694c2820 	stmdbvs	ip, {r5, fp, sp}^
   8:	6f72616e 	svcvs	0x0072616e
   c:	43434720 	movtmi	r4, #14112	; 0x3720
  10:	392e3420 	stmdbcc	lr!, {r5, sl, ip, sp}
  14:	3130322d 	teqcc	r0, sp, lsr #4
  18:	31302e37 	teqcc	r0, r7, lsr lr
  1c:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  20:	00342e39 	eorseq	r2, r4, r9, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	12040a02 	andne	r0, r4, #8192	; 0x2000
  20:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  24:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  28:	1c021a01 	stcne	10, cr1, [r2], {1}
  2c:	Address 0x000000000000002c is out of bounds.

