[SCL] 12/01/2024 01:51:22 PID:19826 Client:sfalvsd Authorization failed Synopsys-Release 2022.03
[SCL] 12/01/2024 01:51:23 PID:19826 Client:sfalvsd Server:2021@3.7.156.91 Authorization succeeded Design-Compiler 2022.03
[SCL] 12/01/2024 01:51:24 Checking status for feature Design-Compiler
[SCL] 12/01/2024 01:51:24 PID:19826 Client:sfalvsd Server:2021@3.7.156.91 Checkout succeeded Design-Compiler 2022.03
[SCL] 12/01/2024 01:51:24 PID:19826 Client:sfalvsd Authorization failed Synopsys 2022.03
[SCL] 12/01/2024 01:51:24 PID:19826 Client:sfalvsd Authorization failed DC-Debug 2022.03
[SCL] 12/01/2024 01:51:24 PID:19826 Client:sfalvsd Authorization failed DC-NXT-DPX-Beta 2022.03

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version T-2022.03-SP5-6 for linux64 - Sep 20, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
[SCL] 12/01/2024 01:51:24 PID:19826 Client:sfalvsd Server:2021@3.7.156.91 Authorization succeeded DC-Expert 2022.03
Initializing gui preferences from file  /home/yatharth/.synopsys_dc_gui/preferences.tcl
# Define the root path
set root_path "/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel"
/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel
# Define the target and link libraries
set target_library "$root_path/pdk/scl180/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.db"
/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.db
# Specify the input Verilog directory and output paths
set verilog_folder "$root_path/verilog/rtl"
/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl
set verilog_folder_wrapper "$root_path/pdk/scl180"
/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180
set output_file "$root_path/out/synth/output_file.v"
/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/out/synth/output_file.v
# Define the top-level module name
set top_module "caravel"
caravel
# Load the target and link libraries
set_app_var target_library $target_library
/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.db
set_app_var link_library "* $target_library"
* /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.db
# Define the include directories
set search_path [list \
    "$root_path/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero" \
    $verilog_folder_wrapper
]
/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180
# Read the Verilog files
read_file $verilog_folder -autoread -define USE_POWER_PINS -format verilog -top $top_module
== READ_FILE autoread for top design 'caravel' ==

Starting READ_FILE autoread mode...
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl'. (AUTOREAD-105)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/RAM128.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/RAM256.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/buff_flash_clkrst.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_clocking.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_logo.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_motto.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_netlists.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_openframe.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_power_routing.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/chip_io.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/clock_div.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/constant_block.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/copyright_block.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/copyright_block_a.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/defines.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/digital_pll.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/digital_pll_controller.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/dummy_scl180_conb_1.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/empty_macro.v'.  (AUTOREAD-100)
Information: Source files_list_with_gate_level.txt ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/gpio_control_block.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/gpio_defaults_block.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/gpio_logic_high.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/gpio_signal_buffering.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/gpio_signal_buffering_alt.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping_spi.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/ibex_all.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/manual_power_connections.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core_wrapper.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_protect.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_protect_hv.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj2_logic_high.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj_io.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj_logic_high.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/open_source.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/pads.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/picorv32.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/ring_osc2x13.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/scl180_macro_sparecell.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/simple_por.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/spare_logic_block.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/spiflash.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/user_defines.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/user_id_programming.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/user_id_textblock.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/xres_buf.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/primitives.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj_io_buffer.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/__user_project_gpio_example.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/__openframe_project_wrapper.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/__uprj_netlists.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/__user_analog_project_wrapper.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/__user_project_la_example.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/__user_project_wrapper.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/debug_regs.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.w_rst_init_modification.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebug.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/pc3d01_wrapper.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d21.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/pt3b02_wrapper.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/pc3b03ed_wrapper.v'.  (AUTOREAD-100)
Information: Adding '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3b03ed.v'.  (AUTOREAD-100)
Information: Scanning file { RAM128.v }. (AUTOREAD-303)
[SCL] 12/01/2024 01:51:26 Checking status for feature HDL-Compiler
[SCL] 12/01/2024 01:51:26 PID:19826 Client:sfalvsd Server:2021@3.7.156.91 Checkout succeeded HDL-Compiler 2022.03
Information: Scanning file { RAM256.v }. (AUTOREAD-303)
Information: Scanning file { buff_flash_clkrst.v }. (AUTOREAD-303)
Information: Scanning file { caravel.v }. (AUTOREAD-303)
Information: Scanning file { caravel_clocking.v }. (AUTOREAD-303)
Information: Scanning file { caravel_core.v }. (AUTOREAD-303)
Information: Scanning file { caravel_logo.v }. (AUTOREAD-303)
Information: Scanning file { caravel_motto.v }. (AUTOREAD-303)
Information: Scanning file { caravel_netlists.v }. (AUTOREAD-303)
Information: Scanning file { caravel_openframe.v }. (AUTOREAD-303)
Information: Scanning file { caravel_power_routing.v }. (AUTOREAD-303)
Information: Scanning file { chip_io.v }. (AUTOREAD-303)
Information: Scanning file { clock_div.v }. (AUTOREAD-303)
Information: Scanning file { constant_block.v }. (AUTOREAD-303)
Information: Scanning file { copyright_block.v }. (AUTOREAD-303)
Information: Scanning file { copyright_block_a.v }. (AUTOREAD-303)
Information: Scanning file { digital_pll.v }. (AUTOREAD-303)
Information: Scanning file { gpio_control_block.v }. (AUTOREAD-303)
Information: Scanning file { gpio_defaults_block.v }. (AUTOREAD-303)
Information: Scanning file { gpio_logic_high.v }. (AUTOREAD-303)
Information: Scanning file { gpio_signal_buffering.v }. (AUTOREAD-303)
Information: Scanning file { gpio_signal_buffering_alt.v }. (AUTOREAD-303)
Information: Scanning file { housekeeping.v }. (AUTOREAD-303)
Information: Scanning file { housekeeping_spi.v }. (AUTOREAD-303)
Information: Scanning file { ibex_all.v }. (AUTOREAD-303)
Information: Scanning file { mgmt_core_wrapper.v }. (AUTOREAD-303)
Information: Scanning file { mgmt_protect.v }. (AUTOREAD-303)
Information: Scanning file { mgmt_protect_hv.v }. (AUTOREAD-303)
Information: Scanning file { mprj2_logic_high.v }. (AUTOREAD-303)
Information: Scanning file { mprj_io.v }. (AUTOREAD-303)
Information: Scanning file { mprj_logic_high.v }. (AUTOREAD-303)
Information: Scanning file { open_source.v }. (AUTOREAD-303)
Information: Scanning file { pads.v }. (AUTOREAD-303)
Information: Scanning file { picorv32.v }. (AUTOREAD-303)
Information: Scanning file { simple_por.v }. (AUTOREAD-303)
Information: Scanning file { spare_logic_block.v }. (AUTOREAD-303)
Information: Scanning file { spiflash.v }. (AUTOREAD-303)
Information: Scanning file { user_id_programming.v }. (AUTOREAD-303)
Information: Scanning file { user_id_textblock.v }. (AUTOREAD-303)
Information: Scanning file { xres_buf.v }. (AUTOREAD-303)
Information: Scanning file { primitives.v }. (AUTOREAD-303)
Information: Scanning file { sky130_fd_sc_hvl.v }. (AUTOREAD-303)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:4828: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:4829: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:4830: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:5190: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:5191: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:5192: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:5556: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:5557: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:5558: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:5918: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:5919: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:5920: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:6270: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:6271: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:6603: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:6604: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:7534: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:7535: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:7536: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:7878: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:7879: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:18870: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:18871: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:18872: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:18873: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:18874: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:18875: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:18876: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19285: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19286: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19287: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19288: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19289: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19290: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19291: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19704: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19705: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19706: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19707: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19708: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19709: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:19710: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20119: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20120: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20121: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20122: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20123: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20124: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20125: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20521: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20522: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20523: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20524: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20525: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20526: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20902: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20903: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20904: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20905: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20906: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:20907: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:21653: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:21654: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:21655: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:21656: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:21657: error at or near ',' prevents file scanning. (AUTOREAD-304)
Warning: /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v:21658: error at or near ',' prevents file scanning. (AUTOREAD-304)
Information: Scanning file { __user_project_gpio_example.v }. (AUTOREAD-303)
Information: Scanning file { __openframe_project_wrapper.v }. (AUTOREAD-303)
Information: Scanning file { __uprj_netlists.v }. (AUTOREAD-303)
Information: Scanning file { __user_analog_project_wrapper.v }. (AUTOREAD-303)
Information: Scanning file { __user_project_la_example.v }. (AUTOREAD-303)
Information: Scanning file { debug_regs.v }. (AUTOREAD-303)
Information: Scanning file { mgmt_core.w_rst_init_modification.v }. (AUTOREAD-303)
Information: Scanning file { VexRiscv_MinDebug.v }. (AUTOREAD-303)
Information: Scanning file { VexRiscv_MinDebugCache.v }. (AUTOREAD-303)
Error: Multiple definitions found for design 'VexRiscv'. (AUTOREAD-330)
Conflicting module instantiation 'VexRiscv' is located at /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:8469
Possible design candidates for instanciation 'VexRiscv' are:
 1) Verilog module 'VexRiscv' definition at /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebug.v:46
 2) Verilog module 'VexRiscv' definition at /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v:47
Error: Multiple definitions found for design 'mgmt_core'. (AUTOREAD-330)
Conflicting module instantiation 'mgmt_core' is located at /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core_wrapper.v:211
Possible design candidates for instanciation 'mgmt_core' are:
 1) Verilog module 'mgmt_core' definition at /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:6
 2) Verilog module 'mgmt_core' definition at /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.w_rst_init_modification.v:4
*** Autoread command terminated with errors. ***
# Elaborate and link the design
elaborate $top_module
Loading db file '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.db'
Loading db file '/usr/synopsys/syn/T-2022.03-SP5-6/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/syn/T-2022.03-SP5-6/libraries/syn/standard.sldb'
  Loading link library 'tsl18fs120_scl_ff'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (caravel)
Elaborated 1 design.
Current design is now 'caravel'.
Information: Building the design 'chip_io'. (HDL-193)
Warning: Cannot find the design 'chip_io' in the library 'WORK'. (LBR-1)
Information: Building the design 'caravel_core'. (HDL-193)
Presto compilation completed successfully. (caravel_core)
Information: Building the design 'copyright_block'. (HDL-193)
Presto compilation completed successfully. (copyright_block)
Information: Building the design 'open_source'. (HDL-193)
Presto compilation completed successfully. (open_source)
Information: Building the design 'user_id_textblock'. (HDL-193)
Presto compilation completed successfully. (user_id_textblock)
Information: Building the design 'mgmt_core_wrapper'. (HDL-193)
Presto compilation completed successfully. (mgmt_core_wrapper)
Information: Building the design 'mgmt_protect'. (HDL-193)
Presto compilation completed successfully. (mgmt_protect)
Information: Building the design 'user_project_wrapper'. (HDL-193)
Warning: Cannot find the design 'user_project_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'caravel_clocking'. (HDL-193)

Inferred memory devices in process
	in routine caravel_clocking line 55 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_clocking.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|  use_pll_second_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   ext_clk_syncd_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   use_pll_first_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| ext_clk_syncd_pre_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine caravel_clocking line 104 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_clocking.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   reset_delay_reg   | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (caravel_clocking)
Information: Building the design 'digital_pll'. (HDL-193)
Presto compilation completed successfully. (digital_pll)
Information: Building the design 'housekeeping'. (HDL-193)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v:928: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v:942: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v:969: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v:967: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 638 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           648            |     no/auto      |
|           499            |     auto/no      |
===============================================

Statistics for case statements in always block at line 920 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           940            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1025 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           342            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1031 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1094           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine housekeeping line 638 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wbbd_sck_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    wb_ack_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    wbbd_data_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wbbd_addr_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wbbd_busy_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   wbbd_write_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   wbbd_state_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wb_dat_o_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine housekeeping line 920 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|   serial_clock_pre_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      pad_count_1_reg      | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|      pad_count_1_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    serial_load_pre_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      pad_count_2_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      pad_count_2_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|      serial_busy_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| serial_data_staging_2_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
| serial_data_staging_1_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|      xfer_count_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      xfer_state_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   serial_resetn_pre_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine housekeeping line 1031 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|   irq_2_inputsrc_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    serial_xfer_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   mgmt_gpio_data_reg   | Flip-flop |  38   |  Y  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_enable_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| mgmt_gpio_data_buf_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_data_2_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_data_1_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_clock_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   serial_bb_load_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pwr_ctrl_out_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_resetn_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   hkspi_disable_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   gpio_configure_reg   | Flip-flop |  117  |  Y  | N  | N  | Y  | N  | N  | N  |
|   gpio_configure_reg   | Flip-flop |  377  |  Y  | N  | Y  | N  | N  | N  | N  |
|      pll_trim_reg      | Flip-flop |  25   |  Y  | N  | N  | Y  | N  | N  | N  |
|      pll_trim_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      pll_sel_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      pll_sel_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     pll90_sel_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     pll90_sel_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      pll_div_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      pll_div_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    pll_dco_ena_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      pll_ena_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pll_bypass_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      irq_spi_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     reset_reg_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  clk1_output_dest_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  clk2_output_dest_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  trap_output_dest_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   irq_1_inputsrc_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (housekeeping)
Information: Building the design 'mprj_io_buffer'. (HDL-193)
Presto compilation completed successfully. (mprj_io_buffer)
Information: Building the design 'gpio_defaults_block' instantiated from design 'caravel_core' with
	the parameters "GPIO_CONFIG_INIT=13'h1803". (HDL-193)
Presto compilation completed successfully. (gpio_defaults_block_1803)
Information: Building the design 'gpio_defaults_block' instantiated from design 'caravel_core' with
	the parameters "GPIO_CONFIG_INIT=13'h0403". (HDL-193)
Presto compilation completed successfully. (gpio_defaults_block_0403)
Information: Building the design 'gpio_defaults_block' instantiated from design 'caravel_core' with
	the parameters "GPIO_CONFIG_INIT=13'h0801". (HDL-193)
Presto compilation completed successfully. (gpio_defaults_block_0801)
Information: Building the design 'gpio_control_block'. (HDL-193)
Warning: Cannot find the design 'gpio_control_block' in the library 'WORK'. (LBR-1)
Information: Building the design 'user_id_programming' instantiated from design 'caravel_core' with
	the parameters "USER_PROJECT_ID=32'h00000000". (HDL-193)
Presto compilation completed successfully. (user_id_programming_00000000)
Information: Building the design 'simple_por'. (HDL-193)
Warning: Cannot find the design 'simple_por' in the library 'WORK'. (LBR-1)
Information: Building the design 'xres_buf'. (HDL-193)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/xres_buf.v:21: Port number 3 of 'xres_buf' was named 'Port3'. (VER-441)
Presto compilation completed successfully. (xres_buf)
Information: Building the design 'spare_logic_block'. (HDL-193)
Presto compilation completed successfully. (spare_logic_block)
Information: Building the design 'empty_macro'. (HDL-193)
Presto compilation completed successfully. (empty_macro)
Information: Building the design 'manual_power_connections'. (HDL-193)
Presto compilation completed successfully. (manual_power_connections)
Information: Building the design 'mgmt_core'. (HDL-193)

Statistics for case statements in always block at line 1890 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1892           |     no/auto      |
===============================================

Statistics for case statements in always block at line 1914 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1917           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1942 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1944           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1958 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1960           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1972 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1974           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1991 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1993           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2007 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2009           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2026 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2028           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2042 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2044           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2061 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2063           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2075 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2077           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2199 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2201           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2210 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2212           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2221 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2223           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2231 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2233           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2242 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2244           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2253 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2255           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2264 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2266           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2275 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2277           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2286 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2288           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2297 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2299           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2307 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2309           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2318 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2320           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2328 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2330           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2338 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2340           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2348 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2350           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2358 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2360           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2368 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2370           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2378 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2380           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2388 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2390           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2400 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2403           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2459 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2461           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2483 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2485           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2510 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2512           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2536 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2538           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2562 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2564           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2586 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2588           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2612 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2614           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2638 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2640           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2665 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2667           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2692 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2694           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2719 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2721           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2748 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2750           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2786 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2788           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2815 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2817           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2842 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2844           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2903 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2906           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2931 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2933           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2948 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2950           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2965 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2967           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2982 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2984           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2998 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3000           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3012 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3014           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3030 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3032           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3046 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3048           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3063 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3066           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3081 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3083           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3097 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3099           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3112 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3114           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3126 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3128           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3141 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3143           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3151 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3153           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3164 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3166           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3177 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3179           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3193 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3196           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3211 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3213           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3223 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3225           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3235 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3237           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3249 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3251           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3263 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3265           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3273 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3275           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3286 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3288           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3413 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3415           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3431 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3434           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3449 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3451           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3463 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3465           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3478 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3480           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3493 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3495           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3503 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3505           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3516 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3518           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3529 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3531           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3545 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3547           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3561 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3564           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3579 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3581           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3593 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3595           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3605 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3607           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3617 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3619           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3631 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3633           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3641 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3643           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3654 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3656           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3667 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3670           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3730 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3732           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3759 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3761           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3788 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3790           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3809 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3811           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3830 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3832           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3858 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3860           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3879 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3881           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3907 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3909           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3929 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3931           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3951 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3953           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3973 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3975           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3995 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3997           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4025 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4027           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4055 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4057           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4086 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4088           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4117 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4119           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4137 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4139           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4162 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4164           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4182 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4184           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4207 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4209           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4745 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4748           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4759 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4761           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4769 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4771           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4779 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4781           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4789 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4791           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4801 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4803           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6439 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6441           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6453 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6455           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6467 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6469           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6481 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6483           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6495 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6497           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6509 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6511           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6523 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6525           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6537 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6539           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6551 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6553           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6736 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6813           |     no/auto      |
|           6829           |     no/auto      |
|           6868           |    auto/auto     |
|           7140           |     no/auto      |
|           7185           |     no/auto      |
|           7208           |     no/auto      |
|           7220           |     no/auto      |
|           7232           |     no/auto      |
|           7265           |     no/auto      |
|           7277           |     no/auto      |
|           7321           |    auto/auto     |
|           7414           |     no/auto      |
|           7426           |     no/auto      |
|           7438           |     no/auto      |
|           7486           |    auto/auto     |
|           7541           |    auto/auto     |
|           7583           |     no/auto      |
|           7595           |     no/auto      |
|           7636           |     no/auto      |
|           7677           |     no/auto      |
|           7718           |     no/auto      |
|           7759           |     no/auto      |
|           7800           |     no/auto      |
|           7841           |     no/auto      |
===============================================
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v:8430: Net mgmtsoc_vexriscv connected to instance VexRiscv is declared as reg data type but is not driven by an always block. (VER-1004)

Inferred memory devices in process
	in routine mgmt_core line 6725 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     int_rst_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mgmt_core line 6729 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'.
==============================================================================================
|           Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==============================================================================================
|           flash_clk_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         flash_io0_oeb_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          flash_io0_do_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_litespisdrphycore_dq_i_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==============================================================================================

Inferred memory devices in process
	in routine mgmt_core line 6736 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'.
===========================================================================================================
|                  Register Name                  |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================================
|            multiregimpl30_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl31_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl33_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl36_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl35_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl34_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl33_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl32_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl37_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl39_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl38_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl40_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl41_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl42_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl43_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl44_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl49_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl45_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl47_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl46_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl48_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl50_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl51_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl52_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl53_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl54_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl57_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl32_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl56_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl55_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl58_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl59_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl60_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl61_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl65_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl63_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl62_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl66_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl64_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl67_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl68_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl69_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl70_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl71_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl72_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl73_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl74_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl75_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl76_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl77_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl78_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl79_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl82_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl81_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl80_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl85_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl84_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl83_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl86_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl87_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl88_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl89_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl90_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl91_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl92_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl93_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl94_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl95_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl96_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl97_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl98_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl99_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl100_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl101_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl102_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl103_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl104_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl105_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl106_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl107_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl108_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl109_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl110_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl111_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl112_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl113_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl114_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl31_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl116_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl117_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl115_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl118_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl119_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl120_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl122_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl121_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl123_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl124_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl125_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl126_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl127_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl128_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl129_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl130_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl131_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl133_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl132_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl134_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl135_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl136_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl136_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl135_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl134_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl133_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl131_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl132_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl130_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl129_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl128_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl127_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl126_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl125_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl123_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl124_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl122_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl121_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl120_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl119_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl118_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl117_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl116_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl115_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl114_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl113_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl112_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl111_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl110_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl109_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl108_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl107_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl106_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl105_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl104_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl102_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl103_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl101_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl100_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl99_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl98_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl97_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl96_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl94_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl95_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl93_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl92_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl91_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl90_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl89_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl88_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl87_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl85_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl86_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl84_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl83_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl82_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl81_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl80_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl79_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl77_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl78_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl76_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl75_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl74_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl73_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl72_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl70_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl71_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl69_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl68_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl67_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl66_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl65_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl63_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl64_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl62_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl61_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl60_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl59_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl58_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl56_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl57_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl55_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl54_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl53_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl52_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl51_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl49_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl50_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl48_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl47_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl46_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl45_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl44_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl42_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl43_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl41_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl40_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl39_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl38_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl37_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl36_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl35_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl34_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             debug_mode_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface2_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|              debug_oeb_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl30_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface3_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         mgmtsoc_litespimmap_storage_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|          mgmtsoc_master_cs_storage_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_master_phyconfig_storage_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|          interface4_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_litespisdrphycore_storage_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|          interface5_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             gpio_mode1_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpio_mode0_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpio_ien_storage_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               gpio_oe_storage_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpio_out_storage_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface6_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|               la_ien_storage_reg                | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|                la_oe_storage_reg                | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|               la_out_storage_reg                | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|          interface7_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            mprj_wb_iena_storage_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface8_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             spi_enabled_storage_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface9_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         spi_master_control_storage_reg          | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|            spi_master_control_re_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           spi_master_mosi_storage_reg           | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|            spi_master_cs_storage_reg            | Flip-flop |  17   |  Y  | N  | N  | N  | N  | N  | N  |
|         spi_master_loopback_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              spimaster_storage_reg              | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         interface10_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            mgmtsoc_load_storage_reg             | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_reload_storage_reg            | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             mgmtsoc_en_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_update_value_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_update_value_re_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              mgmtsoc_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             mgmtsoc_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface11_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|               uart_pending_r_reg                | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|               uart_pending_re_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             uart_enable_storage_reg             | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|         interface12_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            uart_enabled_storage_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface13_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin0_gpioin0_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin0_gpioin0_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin0_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin0_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin0_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface14_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin1_gpioin1_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin1_gpioin1_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin1_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin1_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin1_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface15_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin2_gpioin2_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin2_gpioin2_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin2_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin2_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin2_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface16_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin3_gpioin3_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin3_gpioin3_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin3_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin3_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin3_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface17_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin4_gpioin4_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin4_gpioin4_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin4_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin4_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin4_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface18_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin5_gpioin5_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin5_gpioin5_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin5_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin5_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin5_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface19_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            user_irq_ena_storage_reg             | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_tx_phase_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl22_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_phase_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl21_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_zero_trigger_d_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl28_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                mgmtsoc_value_reg                | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl29_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    mgmtsoc_litespisdrphycore_posedge_reg_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  spi_mosi_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl26_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            spi_master_miso_data_reg             | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl25_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_tx_trigger_d_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_rx_trigger_d_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin0_gpioin0_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin1_gpioin1_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin2_gpioin2_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin3_gpioin3_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin4_gpioin4_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin5_gpioin5_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl0_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl1_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl2_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl3_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl4_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl5_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl6_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl7_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl8_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl9_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl10_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl11_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl12_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl13_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl14_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl15_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl16_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl17_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl18_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl19_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl20_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl21_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl22_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl23_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl24_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl25_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl26_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl29_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl27_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl28_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl27_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_litespisdrphycore_sr_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             multiregimpl9_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl10_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl11_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl12_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             mgmtsoc_bus_errors_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_vexriscv_debug_bus_dat_r_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_vexriscv_debug_reset_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mgmtsoc_vexriscv_transfer_wait_for_ack_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_vexriscv_i_cmd_payload_data_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   mgmtsoc_vexriscv_i_cmd_payload_address_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_vexriscv_i_cmd_payload_wr_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_vexriscv_i_cmd_valid_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    mgmtsoc_vexriscv_transfer_in_progress_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_vexriscv_transfer_complete_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       mgmtsoc_vexriscv_debug_bus_ack_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_vexriscv_reset_debug_logic_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          mgmtsoc_vexriscv_ibus_err_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          mgmtsoc_vexriscv_dbus_err_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl6_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl7_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            mgmtsoc_value_status_reg             | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            mgmtsoc_zero_pending_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl4_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                 dff_bus_ack_reg                 | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                dff2_bus_ack_reg                 | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       mgmtsoc_litespisdrphycore_sr_in_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             multiregimpl8_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mgmtsoc_litespisdrphycore_posedge_reg2_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_litespisdrphycore_cnt_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_litespisdrphycore_clk_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       mgmtsoc_litespisdrphycore_count_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|              litespiphy_state_reg               | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_litespisdrphycore_sr_cnt_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|                litespi_grant_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          mgmtsoc_litespimmap_count_reg          | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|                litespi_state_reg                | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_litespimmap_burst_cs_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_litespimmap_burst_adr_reg        | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_master_tx_fifo_source_payload_mask_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_master_tx_fifo_source_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_master_tx_fifo_source_payload_data_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  mgmtsoc_master_tx_fifo_source_payload_len_reg  | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_master_tx_fifo_source_payload_width_reg | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_master_rx_fifo_source_payload_data_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_master_rx_fifo_source_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           spi_master_clk_divider1_reg           | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|                   spi_clk_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  spi_cs_n_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             spi_master_mosi_sel_reg             | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|            spi_master_mosi_data_reg             | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|               spi_master_miso_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|               spimaster_state_reg               | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|              spi_master_count_reg               | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|          rs232phy_rs232phytx_state_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_tx_tick_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_tx_phase_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl24_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_tx_count_reg              | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|                 sys_uart_tx_reg                 | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_tx_data_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_rx_d_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          rs232phy_rs232phyrx_state_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_tick_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_phase_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl23_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_count_reg              | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_data_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|               uart_tx_pending_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl13_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               uart_rx_pending_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl14_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            uart_tx_fifo_readable_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            uart_tx_fifo_produce_reg             | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|            uart_tx_fifo_consume_reg             | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|             uart_tx_fifo_level0_reg             | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|            uart_rx_fifo_readable_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            uart_rx_fifo_produce_reg             | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|            uart_rx_fifo_consume_reg             | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|             uart_rx_fifo_level0_reg             | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|             multiregimpl1_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_tx_tick_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl0_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     uartwishbonebridge_rs232phytx_state_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_tx_count_reg              | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|            dbg_uart_dbg_uart_tx_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_tx_data_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_rx_d_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl3_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_tick_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl2_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     uartwishbonebridge_rs232phyrx_state_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_count_reg              | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_data_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|          uartwishbonebridge_state_reg           | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|            dbg_uart_bytes_count_reg             | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|            dbg_uart_words_count_reg             | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|                dbg_uart_cmd_reg                 | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|               dbg_uart_length_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_address_reg               | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                dbg_uart_incr_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                dbg_uart_data_reg                | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|               dbg_uart_count_reg                | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         gpioin0_gpioin0_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin0_gpioin0_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl15_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin1_gpioin1_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin1_gpioin1_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl16_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin2_gpioin2_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin2_gpioin2_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl17_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin3_gpioin3_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin3_gpioin3_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl18_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin4_gpioin4_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin4_gpioin4_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl19_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin5_gpioin5_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin5_gpioin5_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl20_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl5_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                    state_reg                    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                    grant_reg                    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                 slave_sel_r_reg                 | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
|                    count_reg                    | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|          interface0_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            mgmtsoc_reset_storage_reg            | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|              mgmtsoc_reset_re_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_scratch_storage_reg           | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|          interface1_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===========================================================================================================

Inferred memory devices in process
	in routine mgmt_core line 8399 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     storage_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mgmt_core line 8405 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    memdat_1_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mgmt_core line 8416 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    storage_1_reg    | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mgmt_core line 8422 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    memdat_3_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  mgmt_core/8407  |   16   |    8    |      4       |
|  mgmt_core/8424  |   16   |    8    |      4       |
======================================================
Presto compilation completed successfully. (mgmt_core)
Information: Building the design 'mprj_logic_high'. (HDL-193)
Presto compilation completed successfully. (mprj_logic_high)
Information: Building the design 'mprj2_logic_high'. (HDL-193)
Presto compilation completed successfully. (mprj2_logic_high)
Information: Building the design 'mgmt_protect_hv'. (HDL-193)
Presto compilation completed successfully. (mgmt_protect_hv)
Information: Building the design 'clock_div' instantiated from design 'caravel_clocking' with
	the parameters "SIZE=3". (HDL-193)

Inferred memory devices in process
	in routine clock_div_SIZE3 line 45 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     syncNp_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     syncNp_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      syncN_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      syncN_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (clock_div_SIZE3)
Information: Building the design 'ring_osc2x13'. (HDL-193)
Presto compilation completed successfully. (ring_osc2x13)
Information: Building the design 'digital_pll_controller'. (HDL-193)

Inferred memory devices in process
	in routine digital_pll_controller line 100 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/digital_pll_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      prep_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     count1_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     count0_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     oscbuf_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      tval_reg       | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (digital_pll_controller)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Information: Building the design 'housekeeping_spi'. (HDL-193)

Inferred memory devices in process
	in routine housekeeping_spi line 129 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping_spi.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wrstb_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sdoenb_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      ldata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine housekeeping_spi line 172 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping_spi.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
|       readmode_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        fixed_reg         | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    pass_thru_user_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  pre_pass_thru_mgmt_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| pass_thru_user_delay_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  pre_pass_thru_user_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      writemode_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| pass_thru_mgmt_delay_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pass_thru_mgmt_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        count_reg         | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|         addr_reg         | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|        rdstb_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       predata_reg        | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|        state_reg         | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================
Presto compilation completed successfully. (housekeeping_spi)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Information: Building the design 'dummy_scl180_conb_1'. (HDL-193)
Presto compilation completed successfully. (dummy_scl180_conb_1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0801'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-1)
Information: Building the design 'RAM256'. (HDL-193)
Presto compilation completed successfully. (RAM256)
Information: Building the design 'RAM128'. (HDL-193)

Inferred memory devices in process
	in routine RAM128 line 29 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/RAM128.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   address_rd_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    data_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine RAM128 line 37 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/RAM128.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     data_in_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    write_en_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine RAM128 line 47 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/RAM128.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     memory_reg      | Flip-flop | 4096  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    RAM128/32     |  128   |   32    |      7       |
======================================================
Presto compilation completed successfully. (RAM128)
Information: Building the design 'VexRiscv'. (HDL-193)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v:1090: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v:1091: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 2097 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2099           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2298 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2304           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2469 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2471           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2563 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2564           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2579 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2580           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2622 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2624           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2690 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2691           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2762 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2763           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2776 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2777           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2790 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2791           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2855 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2856           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2885 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2886           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2986 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2987           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3003 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3004           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3083 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3084           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3205 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3207           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3216 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3218           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3297 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3300           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3334 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3335           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3353 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3356           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3380 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3383           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3508 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3510           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3630 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3631           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3660 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3865           |    auto/auto     |
|           3876           |    auto/auto     |
|           3905           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3962 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4013           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4237 in file
	'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4254           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine VexRiscv line 1246 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.
===============================================================================================
|            Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================================
| _zz_RegFilePlugin_regFile_port0_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================================

Inferred memory devices in process
	in routine VexRiscv line 1252 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.
===============================================================================================
|            Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================================
| _zz_RegFilePlugin_regFile_port1_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================================

Inferred memory devices in process
	in routine VexRiscv line 1258 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| RegFilePlugin_regFile_reg | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine VexRiscv line 3660 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.
==========================================================================================================================
|                         Register Name                          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==========================================================================================================================
|                     _zz_iBus_rsp_valid_reg                     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                     CsrPlugin_mie_MSIE_reg                     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                     CsrPlugin_mie_MTIE_reg                     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                     CsrPlugin_mie_MEIE_reg                     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          HazardSimplePlugin_writeBackBuffer_valid_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                   CsrPlugin_mstatus_MPP_reg                    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|            execute_LightShifterPlugin_isActive_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                IBusCachedPlugin_fetchPc_inc_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                           _zz_2_reg                            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              IBusCachedPlugin_fetchPc_booted_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               IBusCachedPlugin_fetchPc_pcReg_reg               | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                      dBus_cmd_rValid_reg                       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       IBusCachedPlugin_injector_nextPcCalc_valids_0_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       IBusCachedPlugin_injector_nextPcCalc_valids_1_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                 CsrPlugin_interrupt_valid_reg                  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           CsrPlugin_pipelineLiberator_pcValids_2_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                   CsrPlugin_hadException_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           _zz_CsrPlugin_csrMapping_readDataInit_reg            | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                   CsrPlugin_mstatus_MIE_reg                    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                   CsrPlugin_mstatus_MPIE_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           CsrPlugin_pipelineLiberator_pcValids_0_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               writeBack_arbitration_isValid_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           CsrPlugin_pipelineLiberator_pcValids_1_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                    switch_Fetcher_l362_reg                     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|                execute_arbitration_isValid_reg                 | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                    _zz_iBusWishbone_ADR_reg                    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|                 memory_arbitration_isValid_reg                 | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==========================================================================================================================

Inferred memory devices in process
	in routine VexRiscv line 3962 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.
============================================================================================================================
|                          Register Name                           |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
============================================================================================================================
|                     CsrPlugin_mtvec_base_reg                     | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_4032_reg                  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_3008_reg                  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_835_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_834_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_772_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_768_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             memory_to_writeBack_MEMORY_READ_DATA_reg             | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                execute_to_memory_BRANCH_CALC_reg                 | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                 execute_to_memory_BRANCH_DO_reg                  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            memory_to_writeBack_REGFILE_WRITE_DATA_reg            | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             execute_to_memory_REGFILE_WRITE_DATA_reg             | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            memory_to_writeBack_MEMORY_ADDRESS_LOW_reg            | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|             execute_to_memory_MEMORY_ADDRESS_LOW_reg             | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|              execute_to_memory_ALIGNEMENT_FAULT_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                 decode_to_execute_DO_EBREAK_reg                  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              decode_to_execute_CSR_WRITE_OPCODE_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              decode_to_execute_SRC2_FORCE_ZERO_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                    decode_to_execute_RS2_reg                     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                    decode_to_execute_RS1_reg                     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                 memory_to_writeBack_ENV_CTRL_reg                 | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                  execute_to_memory_ENV_CTRL_reg                  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                  decode_to_execute_ENV_CTRL_reg                  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                   decode_to_execute_IS_CSR_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                decode_to_execute_BRANCH_CTRL_reg                 | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                 decode_to_execute_SHIFT_CTRL_reg                 | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|              decode_to_execute_ALU_BITWISE_CTRL_reg              | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|             decode_to_execute_SRC_LESS_UNSIGNED_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                execute_to_memory_MEMORY_STORE_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                decode_to_execute_MEMORY_STORE_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           memory_to_writeBack_REGFILE_WRITE_VALID_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            execute_to_memory_REGFILE_WRITE_VALID_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            decode_to_execute_REGFILE_WRITE_VALID_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                 decode_to_execute_SRC2_CTRL_reg                  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                  decode_to_execute_ALU_CTRL_reg                  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|              memory_to_writeBack_MEMORY_ENABLE_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               execute_to_memory_MEMORY_ENABLE_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               decode_to_execute_MEMORY_ENABLE_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              decode_to_execute_SRC_USE_SUB_LESS_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                 decode_to_execute_SRC1_CTRL_reg                  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|               memory_to_writeBack_INSTRUCTION_reg                | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|                execute_to_memory_INSTRUCTION_reg                 | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|                decode_to_execute_INSTRUCTION_reg                 | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                    memory_to_writeBack_PC_reg                    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                     execute_to_memory_PC_reg                     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                     decode_to_execute_PC_reg                     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                externalInterruptArray_regNext_reg                | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                CsrPlugin_mcause_exceptionCode_reg                | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|                  CsrPlugin_mcause_interrupt_reg                  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                       CsrPlugin_mtval_reg                        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                        CsrPlugin_mepc_reg                        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             CsrPlugin_interrupt_targetPrivilege_reg              | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                   CsrPlugin_interrupt_code_reg                   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|      CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|                     dBus_cmd_rData_data_reg                      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                      CsrPlugin_mip_MSIP_reg                      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                      CsrPlugin_mip_MTIP_reg                      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                      CsrPlugin_mip_MEIP_reg                      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      HazardSimplePlugin_writeBackBuffer_payload_address_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|           execute_LightShifterPlugin_amplitudeReg_reg            | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|            IBusCachedPlugin_s2_tightlyCoupledHit_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_833_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_773_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                      dBus_cmd_rData_wr_reg                       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                    dBus_cmd_rData_address_reg                    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_836_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                     dBus_cmd_rData_size_reg                      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|            IBusCachedPlugin_s1_tightlyCoupledHit_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                iBusWishbone_DAT_MISO_regNext_reg                 | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
============================================================================================================================

Inferred memory devices in process
	in routine VexRiscv line 4220 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
|  _zz_when_DebugPlugin_l244_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| DebugPlugin_busReadDataReg_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| DebugPlugin_resetIt_regNext_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    DebugPlugin_isPipBusy_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===========================================================================================

Inferred memory devices in process
	in routine VexRiscv line 4237 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.
=========================================================================================
|         Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=========================================================================================
|    DebugPlugin_resetIt_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   DebugPlugin_debugUsed_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| DebugPlugin_disableEbreak_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| DebugPlugin_haltedByBreak_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    DebugPlugin_godmode_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    DebugPlugin_stepIt_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    DebugPlugin_haltIt_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=========================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  VexRiscv/1248   |   32   |   32    |      5       |
|  VexRiscv/1254   |   32   |   32    |      5       |
======================================================
Presto compilation completed successfully. (VexRiscv)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Information: Building the design 'even'. (HDL-193)

Inferred memory devices in process
	in routine even line 194 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   out_counter_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     counter_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (even)
Information: Building the design 'odd'. (HDL-193)

Inferred memory devices in process
	in routine odd line 87 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   out_counter_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     counter_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine odd line 112 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  out_counter2_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|  initial_begin_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  initial_begin_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    counter2_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    counter2_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine odd line 150 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rst_pulse_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine odd line 163 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      old_N_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (odd)
Information: Building the design 'delay_stage'. (HDL-193)
Presto compilation completed successfully. (delay_stage)
Information: Building the design 'start_stage'. (HDL-193)
Presto compilation completed successfully. (start_stage)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'inv0d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'inv0d7' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'nd02d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'nr02d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'mx02d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dfbrb1' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'adiode' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'inv0d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'inv0d7' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'nd02d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'nr02d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'mx02d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dfbrb1' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'adiode' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'inv0d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'inv0d7' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'nd02d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'nr02d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'mx02d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dfbrb1' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'adiode' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'inv0d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'inv0d7' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'nd02d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'nr02d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'mx02d2' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'dfbrb1' in 'spare_logic_block'. (LINK-1)
Error: Can't find inout port 'VPWR' on reference to 'adiode' in 'spare_logic_block'. (LINK-1)
Information: Building the design 'InstructionCache'. (HDL-193)

Inferred memory devices in process
	in routine InstructionCache line 4417 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     banks_0_reg     | Flip-flop |  512  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine InstructionCache line 4423 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| _zz_banks_0_port1_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine InstructionCache line 4429 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ways_0_tags_reg   | Flip-flop |  56   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine InstructionCache line 4435 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| _zz_ways_0_tags_port1_reg | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine InstructionCache line 4532 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
|    lineLoader_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  lineLoader_wordIndex_reg   | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   lineLoader_cmdSent_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| lineLoader_flushPending_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   lineLoader_hadError_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=======================================================================================

Inferred memory devices in process
	in routine InstructionCache line 4570 in file
		'/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v'.
==================================================================================================
|             Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================================
|       decodeStage_hit_valid_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  decodeStage_mmuRsp_allowExecute_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    decodeStage_mmuRsp_exception_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    decodeStage_mmuRsp_isPaging_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| decodeStage_mmuRsp_physicalAddress_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    decodeStage_mmuRsp_refilling_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   io_cpu_fetch_data_regNextWhen_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   _zz_when_InstructionCache_l342_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         lineLoader_address_reg         | Flip-flop |  27   |  Y  | N  | N  | N  | N  | N  | N  |
|       decodeStage_hit_error_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      lineLoader_flushCounter_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================================
Statistics for MUX_OPs
===========================================================
|   block name/line     | Inputs | Outputs | # sel inputs |
===========================================================
| InstructionCache/4425 |   16   |   32    |      4       |
===========================================================
Presto compilation completed successfully. (InstructionCache)
Warning: Design 'caravel' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
link

  Linking design 'caravel'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (36 designs)              /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/caravel.db, etc
  tsl18fs120_scl_ff (library) /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.db

Information: Building the design 'chip_io'. (HDL-193)
Warning: Cannot find the design 'chip_io' in the library 'WORK'. (LBR-1)
Information: Building the design 'user_project_wrapper'. (HDL-193)
Warning: Cannot find the design 'user_project_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'gpio_control_block'. (HDL-193)
Warning: Cannot find the design 'gpio_control_block' in the library 'WORK'. (LBR-1)
Information: Building the design 'simple_por'. (HDL-193)
Warning: Cannot find the design 'simple_por' in the library 'WORK'. (LBR-1)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0801'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0801'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d7' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d7' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nd02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nd02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nr02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nr02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'mx02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'mx02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dfbrb1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dfbrb1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'adiode' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'adiode' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d7' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d7' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nd02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nd02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nr02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nr02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'mx02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'mx02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dfbrb1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dfbrb1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'adiode' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'adiode' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d7' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d7' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nd02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nd02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nr02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nr02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'mx02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'mx02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dfbrb1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dfbrb1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'adiode' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'adiode' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d7' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d7' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nd02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nd02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nr02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nr02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'mx02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'mx02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dfbrb1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dfbrb1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'adiode' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'adiode' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Warning: Unable to resolve reference 'chip_io' in 'caravel'. (LINK-5)
Warning: Unable to resolve reference 'user_project_wrapper' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'gpio_control_block' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'simple_por' in 'caravel_core'. (LINK-5)
0
# Run compile_ultra for optimization
compile_ultra
Loading db file '/usr/synopsys/syn/T-2022.03-SP5-6/libraries/syn/dw_foundation.sldb'
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Building the design 'chip_io'. (HDL-193)
Warning: Cannot find the design 'chip_io' in the library 'WORK'. (LBR-1)
Information: Building the design 'user_project_wrapper'. (HDL-193)
Warning: Cannot find the design 'user_project_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'gpio_control_block'. (HDL-193)
Warning: Cannot find the design 'gpio_control_block' in the library 'WORK'. (LBR-1)
Information: Building the design 'simple_por'. (HDL-193)
Warning: Cannot find the design 'simple_por' in the library 'WORK'. (LBR-1)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0801'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0801'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d7' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d7' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nd02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nd02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nr02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nr02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'mx02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'mx02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dfbrb1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dfbrb1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'adiode' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'adiode' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d7' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d7' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nd02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nd02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nr02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nr02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'mx02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'mx02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dfbrb1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dfbrb1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'adiode' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'adiode' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d7' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d7' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nd02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nd02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nr02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nr02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'mx02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'mx02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dfbrb1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dfbrb1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'adiode' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'adiode' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'inv0d7' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'inv0d7' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nd02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nd02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'nr02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'nr02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'mx02d2' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'mx02d2' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dfbrb1' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'dfbrb1' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'adiode' in 'spare_logic_block'. (LINK-1)
Warning: Unable to resolve reference 'adiode' in 'spare_logic_block'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Warning: Unable to resolve reference 'chip_io' in 'caravel'. (LINK-5)
Warning: Unable to resolve reference 'user_project_wrapper' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'gpio_control_block' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'simple_por' in 'caravel_core'. (LINK-5)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
[SCL] 12/01/2024 01:51:37 Checking status for feature DC-Expert
[SCL] 12/01/2024 01:51:37 PID:19826 Client:sfalvsd Server:2021@3.7.156.91 Checkout succeeded DC-Expert 2022.03
[SCL] 12/01/2024 01:51:38 Checking status for feature DC-Ultra-Opt
[SCL] 12/01/2024 01:51:38 PID:19826 Client:sfalvsd Server:2021@3.7.156.91 Checkout succeeded DC-Ultra-Opt 2022.03
[SCL] 12/01/2024 01:51:38 Checking status for feature DC-Ultra-Features
[SCL] 12/01/2024 01:51:38 PID:19826 Client:sfalvsd Server:2021@3.7.156.91 Checkout succeeded DC-Ultra-Features 2022.03
[SCL] 12/01/2024 01:51:38 PID:19826 Client:sfalvsd Server:2021@3.7.156.91 Authorization succeeded DesignWare 2022.03
[SCL] 12/01/2024 01:51:38 Checking status for feature DesignWare
[SCL] 12/01/2024 01:51:38 PID:19826 Client:sfalvsd Server:2021@3.7.156.91 Checkout succeeded DesignWare 2022.03
[SCL] 12/01/2024 01:51:39 PID:19826 Client:sfalvsd Authorization failed DesignWare-Foundation-Ultra 2022.03
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | T-2022.03-DWBB_202203.5.6 |   *     |
| Licensed DW Building Blocks        | T-2022.03-DWBB_202203.5.6 |   *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Command Line | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 36790                                  |
| Number of User Hierarchies                              | 84                                     |
| Sequential Cell Count                                   | 18745                                  |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch Cells                              | 4659                                   |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 4                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1314 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 2 instances of design 'gpio_defaults_block_1803'. (OPT-1056)
Information: Uniquified 35 instances of design 'gpio_defaults_block_0403'. (OPT-1056)
Information: Uniquified 4 instances of design 'spare_logic_block'. (OPT-1056)
Information: Uniquified 2 instances of design 'clock_div_SIZE3'. (OPT-1056)
Information: Uniquified 3 instances of design 'RAM128'. (OPT-1056)
Information: Uniquified 2 instances of design 'even'. (OPT-1056)
Information: Uniquified 2 instances of design 'odd'. (OPT-1056)
Information: Uniquified 12 instances of design 'delay_stage'. (OPT-1056)
  Simplifying Design 'caravel'
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[0]' will be removed. (OPT-1207)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[1]' will be removed. (OPT-1207)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[2]' will be removed. (OPT-1207)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[3]' will be removed. (OPT-1207)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[4]' will be removed. (OPT-1207)
Information: The register 'chip_core/soc/core/mgmtsoc_vexriscv_dbus_err_reg' will be removed. (OPT-1207)
Information: The register 'chip_core/soc/core/mgmtsoc_vexriscv_ibus_err_reg' will be removed. (OPT-1207)
Information: The register 'chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_address_reg[0]' will be removed. (OPT-1207)
Information: The register 'chip_core/soc/core/mgmtsoc_vexriscv_i_cmd_payload_address_reg[1]' will be removed. (OPT-1207)
Information: Removing unused design 'spare_logic_block_3'. (OPT-1055)
Information: Removing unused design 'spare_logic_block_0'. (OPT-1055)
Information: Removing unused design 'spare_logic_block_1'. (OPT-1055)
Information: Removing unused design 'spare_logic_block_2'. (OPT-1055)

Information: Building the design 'chip_io'. (HDL-193)
Warning: Cannot find the design 'chip_io' in the library 'WORK'. (LBR-1)
Information: Building the design 'user_project_wrapper'. (HDL-193)
Warning: Cannot find the design 'user_project_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'gpio_control_block'. (HDL-193)
Warning: Cannot find the design 'gpio_control_block' in the library 'WORK'. (LBR-1)
Information: Building the design 'simple_por'. (HDL-193)
Warning: Cannot find the design 'simple_por' in the library 'WORK'. (LBR-1)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803_1'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803_1'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_34'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_34'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0801'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0801'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_33'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_33'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_32'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_32'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_31'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_31'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_30'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_30'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_29'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_29'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_28'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_28'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_27'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_27'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_26'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_26'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_25'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_25'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_24'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_24'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_23'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_23'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_22'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_22'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_21'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_21'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_20'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_20'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_19'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_19'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_18'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_18'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_17'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_17'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_16'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_16'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_15'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_15'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_14'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_14'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_13'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_13'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_12'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_12'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_11'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_11'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_10'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_10'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_9'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_9'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_8'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_8'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_7'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_7'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_6'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_6'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_5'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_5'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_4'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_4'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_3'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_3'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_2'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_2'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_1'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_1'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Warning: Unable to resolve reference 'chip_io' in 'caravel'. (LINK-5)
Warning: Unable to resolve reference 'user_project_wrapper' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'gpio_control_block' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'simple_por' in 'caravel_core'. (LINK-5)
Loaded alib file './alib-52/tsl18fs120_scl_ff.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy chip_core/soc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/rstb_level before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_37 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_36 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_35 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_34 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_33 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_31 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_30 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_29 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_28 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_27 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_26 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_25 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_23 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_22 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_21 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_20 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_19 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_18 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_17 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/gpio_defaults_block_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/clock_ctrl/divider before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/housekeeping/hkspi before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/clock_ctrl/divider2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/soc/core/RAM256 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/clock_ctrl/divider/even_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/clock_ctrl/divider/odd_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/pll/ringosc/dstage[0].id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/pll/ringosc/iss before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/clock_ctrl/divider2/even_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/clock_ctrl/divider2/odd_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/pll/ringosc/dstage[11].id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/pll/ringosc/dstage[10].id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/pll/ringosc/dstage[9].id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/pll/ringosc/dstage[8].id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/pll/ringosc/dstage[7].id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/pll/ringosc/dstage[6].id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/pll/ringosc/dstage[5].id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/pll/ringosc/dstage[4].id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/pll/ringosc/dstage[3].id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/pll/ringosc/dstage[2].id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/pll/ringosc/dstage[1].id before Pass 1 (OPT-776)
Information: Ungrouping hierarchy chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache before Pass 1 (OPT-776)
Information: Ungrouping 62 of 80 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mgmt_core'
Information: Added key list 'DesignWare' to design 'mgmt_core'. (DDB-72)
Information: The register 'interface1_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: In design 'mgmt_core', the register 'mgmtsoc_vexriscv_transfer_in_progress_reg' is removed because it is merged to 'mgmtsoc_vexriscv_i_cmd_valid_reg'. (OPT-1215)
 Implement Synthetic for 'mgmt_core'.
  Processing 'RAM128_2'
Information: The register 'address_rd_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'address_rd_reg[31]' is a constant and will be removed. (OPT-1206)
  Processing 'VexRiscv'
Information: Added key list 'DesignWare' to design 'VexRiscv'. (DDB-72)
Information: The register 'CsrPlugin_mip_MTIP_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'externalInterruptArray_regNext_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'IBusCachedPlugin_fetchPc_pcReg_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'IBusCachedPlugin_fetchPc_pcReg_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'execute_to_memory_BRANCH_CALC_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'IBusCachedPlugin_cache/decodeStage_mmuRsp_isPaging_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'IBusCachedPlugin_cache/decodeStage_mmuRsp_exception_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'IBusCachedPlugin_s1_tightlyCoupledHit_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'IBusCachedPlugin_s2_tightlyCoupledHit_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'IBusCachedPlugin_cache/lineLoader_hadError_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'IBusCachedPlugin_cache/ways_0_tags_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'IBusCachedPlugin_cache/ways_0_tags_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'CsrPlugin_interrupt_targetPrivilege_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'CsrPlugin_interrupt_targetPrivilege_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'CsrPlugin_interrupt_code_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'CsrPlugin_interrupt_code_reg[0]' is a constant and will be removed. (OPT-1206)
Information: In design 'VexRiscv', the register '_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[1]' is removed because it is merged to '_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[0]'. (OPT-1215)
Information: In design 'VexRiscv', the register 'decode_to_execute_INSTRUCTION_reg[12]' is removed because it is merged to 'decode_to_execute_ALU_BITWISE_CTRL_reg[1]'. (OPT-1215)
Information: In design 'VexRiscv', the register 'decode_to_execute_MEMORY_STORE_reg' is removed because it is merged to 'decode_to_execute_INSTRUCTION_reg[5]'. (OPT-1215)
Information: In design 'VexRiscv', the register '_zz_2_reg' is removed because it is merged to 'IBusCachedPlugin_fetchPc_booted_reg'. (OPT-1215)
 Implement Synthetic for 'VexRiscv'.
Information: The register 'IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[1]' is a constant and will be removed. (OPT-1206)
  Processing 'housekeeping'
Information: Added key list 'DesignWare' to design 'housekeeping'. (DDB-72)
Information: The register 'wbbd_addr_reg[7]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'housekeeping'.
  Processing 'mgmt_protect'
  Processing 'digital_pll_controller'
 Implement Synthetic for 'digital_pll_controller'.
Information: Added key list 'DesignWare' to design 'digital_pll_controller'. (DDB-72)
  Processing 'caravel'
  Processing 'caravel_clocking'
Information: Added key list 'DesignWare' to design 'caravel_clocking'. (DDB-72)
 Implement Synthetic for 'caravel_clocking'.
  Processing 'caravel_core'
  Processing 'mprj_logic_high'
  Processing 'ring_osc2x13'
  Processing 'digital_pll'
 Implement Synthetic for 'digital_pll'.
  Processing 'user_id_programming_00000000'
  Processing 'mprj_io_buffer'
  Processing 'mgmt_protect_hv'
  Processing 'mprj2_logic_high'
Information: Building the design 'chip_io'. (HDL-193)
Warning: Cannot find the design 'chip_io' in the library 'WORK'. (LBR-1)
Information: Building the design 'user_project_wrapper'. (HDL-193)
Warning: Cannot find the design 'user_project_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'gpio_control_block'. (HDL-193)
Warning: Cannot find the design 'gpio_control_block' in the library 'WORK'. (LBR-1)
Information: Building the design 'simple_por'. (HDL-193)
Warning: Cannot find the design 'simple_por' in the library 'WORK'. (LBR-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Warning: Unable to resolve reference 'chip_io' in 'caravel'. (LINK-5)
Warning: Unable to resolve reference 'user_project_wrapper' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'gpio_control_block' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'simple_por' in 'caravel_core'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	chip_core/clock_ctrl/divider/syncN_reg[0]/CP chip_core/clock_ctrl/divider/syncN_reg[0]/Q chip_core/clock_ctrl/U164/A1 chip_core/clock_ctrl/U164/ZN 
Information: Timing loop detected. (OPT-150)
	chip_core/clock_ctrl/divider/syncN_reg[2]/CP chip_core/clock_ctrl/divider/syncN_reg[2]/Q chip_core/clock_ctrl/U48/A1 chip_core/clock_ctrl/U48/ZN chip_core/clock_ctrl/U162/A1 chip_core/clock_ctrl/U162/ZN chip_core/clock_ctrl/U164/A2 chip_core/clock_ctrl/U164/ZN 
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider/syncN_reg[0]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider/syncN_reg[2]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'QN' on cell 'chip_core/clock_ctrl/divider/syncN_reg[1]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider2/syncN_reg[0]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider2/syncN_reg[2]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'QN' on cell 'chip_core/clock_ctrl/divider2/syncN_reg[1]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/housekeeping/hkspi_disable_reg'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/housekeeping/gpio_configure_reg[3][3]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[5]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[6]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[4]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[3]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[2]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayenb0'
         to break a timing loop. (OPT-314)
Information: Complementing port 'caravel_rstn' in design 'mgmt_protect'.
	 The new name of the port is 'caravel_rstn_BAR'. (OPT-319)
Information: Complementing port 'wb_rstn_i' in design 'housekeeping'.
	 The new name of the port is 'wb_rstn_i_BAR'. (OPT-319)
Information: Complementing port 'core_rstn' in design 'mgmt_core'.
	 The new name of the port is 'core_rstn_BAR'. (OPT-319)
Information: Complementing port 'resetb_sync' in design 'caravel_clocking'.
	 The new name of the port is 'resetb_sync_BAR'. (OPT-319)
Information: Complementing port 'caravel_rstn_BAR' in design 'mgmt_protect'.
	 The new name of the port is 'caravel_rstn'. (OPT-319)
Information: Complementing port 'wb_rstn_i_BAR' in design 'housekeeping'.
	 The new name of the port is 'wb_rstn_i'. (OPT-319)
Information: Complementing port 'core_rstn_BAR' in design 'mgmt_core'.
	 The new name of the port is 'core_rstn'. (OPT-319)
Information: Complementing port 'resetb_sync_BAR' in design 'caravel_clocking'.
	 The new name of the port is 'resetb_sync'. (OPT-319)
Information: Complementing port 'iBusWishbone_ADR[3]' in design 'VexRiscv'.
	 The new name of the port is 'iBusWishbone_ADR[3]_BAR'. (OPT-319)
Information: Complementing port 'S5' in design 'RAM128_2_MUX_OP_128_7_32_2'.
	 The new name of the port is 'S5_BAR'. (OPT-319)
Information: Complementing port 'S3' in design 'RAM128_2_MUX_OP_128_7_32_2'.
	 The new name of the port is 'S3_BAR'. (OPT-319)
Information: Complementing port 'S2' in design 'RAM128_2_MUX_OP_128_7_32_2'.
	 The new name of the port is 'S2_BAR'. (OPT-319)
Information: Complementing port 'S1' in design 'RAM128_2_MUX_OP_128_7_32_2'.
	 The new name of the port is 'S1_BAR'. (OPT-319)
Information: Complementing port 'S0' in design 'RAM128_2_MUX_OP_128_7_32_2'.
	 The new name of the port is 'S0_BAR'. (OPT-319)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:46 1813714.8      0.00       0.0 3787023.5                           2849895.5000
    0:01:46 1813714.8      0.00       0.0 3787023.5                           2849895.5000
Information: Complementing port 'S5' in design 'RAM128_2_MUX_OP_128_7_32_0'.
	 The new name of the port is 'S5_BAR'. (OPT-319)
Information: Complementing port 'S3' in design 'RAM128_2_MUX_OP_128_7_32_0'.
	 The new name of the port is 'S3_BAR'. (OPT-319)
Information: Complementing port 'S2' in design 'RAM128_2_MUX_OP_128_7_32_0'.
	 The new name of the port is 'S2_BAR'. (OPT-319)
Information: Complementing port 'S1' in design 'RAM128_2_MUX_OP_128_7_32_0'.
	 The new name of the port is 'S1_BAR'. (OPT-319)
Information: Complementing port 'S0' in design 'RAM128_2_MUX_OP_128_7_32_0'.
	 The new name of the port is 'S0_BAR'. (OPT-319)
Information: Complementing port 'S5' in design 'RAM128_2_MUX_OP_128_7_32_1'.
	 The new name of the port is 'S5_BAR'. (OPT-319)
Information: Complementing port 'S3' in design 'RAM128_2_MUX_OP_128_7_32_1'.
	 The new name of the port is 'S3_BAR'. (OPT-319)
Information: Complementing port 'S2' in design 'RAM128_2_MUX_OP_128_7_32_1'.
	 The new name of the port is 'S2_BAR'. (OPT-319)
Information: Complementing port 'S1' in design 'RAM128_2_MUX_OP_128_7_32_1'.
	 The new name of the port is 'S1_BAR'. (OPT-319)
Information: Complementing port 'S0' in design 'RAM128_2_MUX_OP_128_7_32_1'.
	 The new name of the port is 'S0_BAR'. (OPT-319)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_tx_phase_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_tx_phase_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_tx_phase_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_tx_phase_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_tx_phase_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_rx_phase_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_rx_phase_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_rx_phase_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_rx_phase_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_rx_phase_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/CsrPlugin_interrupt_code_reg[2]' is a constant and will be removed. (OPT-1206)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[0]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[0]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[1]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[1]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[31]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[31]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[11]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[11]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[30]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[30]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[29]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[29]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[2]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[2]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[3]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[3]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[7]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[7]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[8]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[8]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[4]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[4]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[5]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[5]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[6]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[6]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[13]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[13]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[9]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[9]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[28]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[28]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[19]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[19]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[10]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[10]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[12]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[12]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[27]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[27]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[14]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[14]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[15]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[15]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[26]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[26]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[16]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[16]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[25]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[25]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[17]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[17]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[18]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[18]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[24]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[24]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[23]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[23]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[22]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[22]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[20]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[20]'. (OPT-1215)
Information: In design 'caravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[21]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[21]'. (OPT-1215)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_reg' will be removed. (OPT-1207)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_reg' will be removed. (OPT-1207)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'chip_core/soc/core/dbg_uart_address_reg[30]' will be removed. (OPT-1207)
Information: The register 'chip_core/soc/core/dbg_uart_address_reg[31]' will be removed. (OPT-1207)
Information: There is no timing violation in design caravel. Delay-based auto_ungroup will not be performed. (OPT-780)
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:33 2280116.0      0.00       0.0   32683.7                           4101412.5000
    0:04:37 2280116.0      0.00       0.0   32683.7                           4101412.5000

  Beginning Constant Register Removal
  -----------------------------------
    0:04:43 2292456.7      0.00       0.0   32683.7                           4135775.7500
    0:04:47 2292456.7      0.00       0.0   32683.7                           4135775.7500

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:06:17 1854288.1      0.00       0.0   11426.2                           2913488.2500
    0:06:17 1854288.1      0.00       0.0   11426.2                           2913488.2500
    0:06:17 1854288.1      0.00       0.0   11426.2                           2913488.2500
    0:06:17 1854288.1      0.00       0.0   11426.2                           2913488.2500
    0:06:28 1854241.0      0.00       0.0   11424.8                           2913434.7500
    0:06:33 1854241.0      0.00       0.0   11424.8                           2913434.7500

  Beginning WLM Backend Optimization
  --------------------------------------
    0:06:55 1854081.0      0.00       0.0   11345.3                           2912967.7500
    0:07:32 1853689.2      0.00       0.0   11223.6                           2912359.2500
    0:07:33 1853632.7      0.00       0.0   11211.2                           2912270.2500
    0:07:33 1853632.7      0.00       0.0   11211.2                           2912270.2500
    0:07:34 1853632.7      0.00       0.0   11211.2                           2912270.2500
    0:07:40 1853155.9      0.00       0.0   11087.4                           2909603.5000
    0:07:40 1853155.9      0.00       0.0   11087.4                           2909603.5000
    0:07:40 1853155.9      0.00       0.0   11087.4                           2909603.5000
    0:07:40 1853155.9      0.00       0.0   11087.4                           2909603.5000
    0:07:40 1853155.9      0.00       0.0   11087.4                           2909603.5000
    0:07:40 1853155.9      0.00       0.0   11087.4                           2909603.5000
    0:07:40 1853155.9      0.00       0.0   11087.4                           2909603.5000
    0:07:40 1853155.9      0.00       0.0   11087.4                           2909603.5000
    0:07:40 1853155.9      0.00       0.0   11087.4                           2909603.5000
    0:07:40 1853155.9      0.00       0.0   11087.4                           2909603.5000
    0:07:40 1853155.9      0.00       0.0   11087.4                           2909603.5000
    0:07:40 1853155.9      0.00       0.0   11087.4                           2909603.5000
    0:07:40 1853155.9      0.00       0.0   11087.4                           2909603.5000
    0:07:40 1853155.9      0.00       0.0   11087.4                           2909603.5000
    0:07:40 1853155.9      0.00       0.0   11087.4                           2909603.5000
    0:07:40 1853155.9      0.00       0.0   11087.4                           2909603.5000
    0:07:40 1853155.9      0.00       0.0   11087.4                           2909603.5000
    0:07:40 1853155.9      0.00       0.0   11087.4                           2909603.5000
    0:07:40 1853155.9      0.00       0.0   11087.4                           2909603.5000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:40 1853155.9      0.00       0.0   11087.4                           2909603.5000
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:07:48 1870914.7      0.00       0.0     110.3 chip_core/soc/core/RAM256/BANK128[1].RAM128/net119371 2934246.0000
    0:07:50 1871187.6      0.00       0.0       0.0                           2934497.2500
    0:07:50 1871187.6      0.00       0.0       0.0                           2934497.2500


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:50 1871187.6      0.00       0.0       0.0                           2934497.2500
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
    0:08:33 1861531.2      0.00       0.0       0.0                           2917786.5000
    0:08:33 1861531.2      0.00       0.0       0.0                           2917786.5000
    0:08:33 1861531.2      0.00       0.0       0.0                           2917786.5000
    0:08:36 1861531.2      0.00       0.0       0.0                           2917786.5000
    0:08:37 1861531.2      0.00       0.0       0.0                           2917786.5000
    0:08:37 1861531.2      0.00       0.0       0.0                           2917786.5000
    0:08:37 1861531.2      0.00       0.0       0.0                           2917786.5000
    0:08:37 1861531.2      0.00       0.0       0.0                           2917786.5000
    0:08:37 1861531.2      0.00       0.0       0.0                           2917786.5000
    0:08:37 1861531.2      0.00       0.0       0.0                           2917786.5000
    0:08:37 1861531.2      0.00       0.0       0.0                           2917786.5000
    0:08:37 1861531.2      0.00       0.0       0.0                           2917786.5000
    0:08:37 1861531.2      0.00       0.0       0.0                           2917786.5000
    0:08:37 1861531.2      0.00       0.0       0.0                           2917786.5000
    0:08:37 1861531.2      0.00       0.0       0.0                           2917786.5000
    0:08:37 1861531.2      0.00       0.0       0.0                           2917786.5000
    0:08:37 1861531.2      0.00       0.0       0.0                           2917786.5000
    0:08:37 1861531.2      0.00       0.0       0.0                           2917786.5000
    0:08:37 1861531.2      0.00       0.0       0.0                           2917786.5000
    0:08:37 1861531.2      0.00       0.0       0.0                           2917786.5000
    0:08:37 1861531.2      0.00       0.0       0.0                           2917786.5000
    0:08:37 1861531.2      0.00       0.0       0.0                           2917786.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:08:41 1861531.2      0.00       0.0       0.0                           2917786.5000
    0:08:47 1858126.1      0.00       0.0       0.0                           2921857.0000
    0:08:47 1858126.1      0.00       0.0       0.0                           2921857.0000
    0:08:47 1858126.1      0.00       0.0       0.0                           2921857.0000
    0:08:53 1856649.0      0.00       0.0       0.0                           2919616.2500
    0:09:30 1856203.8      0.00       0.0       0.0                           2918644.0000
    0:09:34 1856172.4      0.00       0.0       0.0                           2918594.2500
    0:09:34 1856172.4      0.00       0.0       0.0                           2918594.2500
    0:09:34 1856172.4      0.00       0.0       0.0                           2918594.2500
    0:09:34 1856172.4      0.00       0.0       0.0                           2918594.2500
    0:09:34 1856172.4      0.00       0.0       0.0                           2918594.2500
    0:09:34 1856172.4      0.00       0.0       0.0                           2918594.2500
    0:09:43 1850442.4      0.00       0.0    2329.5                           2912825.5000
Loading db file '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[SCL] 12/01/2024 02:01:27 PID:19826 Client:sfalvsd checkin electromigration_drc 
Information: Building the design 'chip_io'. (HDL-193)
Warning: Cannot find the design 'chip_io' in the library 'WORK'. (LBR-1)
Information: Building the design 'user_project_wrapper'. (HDL-193)
Warning: Cannot find the design 'user_project_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'gpio_control_block'. (HDL-193)
Warning: Cannot find the design 'gpio_control_block' in the library 'WORK'. (LBR-1)
Information: Building the design 'simple_por'. (HDL-193)
Warning: Cannot find the design 'simple_por' in the library 'WORK'. (LBR-1)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'caravel_core'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbdf' in 'digital_pll'. (LINK-1)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'bufbd7' in 'housekeeping'. (LINK-1)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Error: Can't find inout port 'VPWR' on reference to 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-1)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Warning: Unable to resolve reference 'chip_io' in 'caravel'. (LINK-5)
Warning: Unable to resolve reference 'user_project_wrapper' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'gpio_control_block' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'simple_por' in 'caravel_core'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated black box outputs. (PWR-428)
1
# Report data
report_qor > "$root_path/out/synth/qor_post_synth.rpt"
report_area > "$root_path/out/synth/area_post_synth.rpt"
report_power > "$root_path/out/synth/power_post_synth.rpt"
# Write out the synthesized netlist
write -format verilog -hierarchy -output $output_file
Warning: Design 'caravel' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/out/synth/output_file.v'.
Warning: Verilog writer has added 2 nets to module mgmt_protect using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 539 nets to module caravel_core using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
# Exit the DC Shell
quit

Memory usage for this session 409 Mbytes.
Memory usage for this session including child processes 409 Mbytes.
CPU usage for this session 590 seconds ( 0.16 hours ).
Elapsed time for this session 619 seconds ( 0.17 hours ).

Thank you...
