#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jun 25 20:01:41 2019
# Process ID: 1226941
# Current directory: /home/ramon/wkspace/xdma_1_ex
# Command line: vivado -notrace -source /home/ramon/wkspace/ip_catalog/ip_catalog.srcs/sources_1/ip/xdma_1/xdma_1_ex.tcl
# Log file: /home/ramon/wkspace/xdma_1_ex/vivado.log
# Journal file: /home/ramon/wkspace/xdma_1_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/ramon/wkspace/ip_catalog/ip_catalog.srcs/sources_1/ip/xdma_1/xdma_1_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:09 . Memory (MB): peak = 6557.508 ; gain = 158.684 ; free physical = 54900 ; free virtual = 56522
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
create_ip: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 6870.359 ; gain = 297.625 ; free physical = 54506 ; free virtual = 56129
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_1'...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_1/xsim/blk_mem_gen_1.sh'
INFO: [SIM-utils-43] Exported '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_1/xsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_1/modelsim/blk_mem_gen_1.sh'
INFO: [SIM-utils-43] Exported '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_1/modelsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_1/questa/blk_mem_gen_1.sh'
INFO: [SIM-utils-43] Exported '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_1/questa/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_1/ies/blk_mem_gen_1.sh'
INFO: [SIM-utils-43] Exported '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_1/ies/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_1/vcs/blk_mem_gen_1.sh'
INFO: [SIM-utils-43] Exported '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_1/vcs/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_1/riviera/blk_mem_gen_1.sh'
INFO: [SIM-utils-43] Exported '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_1/riviera/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_1/activehdl/blk_mem_gen_1.sh'
INFO: [SIM-utils-43] Exported '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_1/activehdl/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_1/xcelium/blk_mem_gen_1.sh'
INFO: [SIM-utils-43] Exported '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_1/xcelium/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xsim/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0/modelsim/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0/modelsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0/questa/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0/questa/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0/ies/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0/ies/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0/vcs/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0/vcs/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0/riviera/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0/riviera/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0/activehdl/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0/activehdl/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xcelium/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xcelium/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/xdma_1/xsim/xdma_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/xdma_1/modelsim/xdma_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/xdma_1/questa/xdma_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/xdma_1/ies/xdma_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/xdma_1/vcs/xdma_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/xdma_1/riviera/xdma_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/xdma_1/activehdl/xdma_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.ip_user_files/sim_scripts/xdma_1/xcelium/xdma_1.sh'
export_ip_user_files: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 6909.082 ; gain = 10.434 ; free physical = 54430 ; free virtual = 56053
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/xdma_1.xci' is already up-to-date
[Tue Jun 25 20:05:09 2019] Launched blk_mem_gen_1_synth_1, blk_mem_gen_0_synth_1, synth_1...
Run output will be captured here:
blk_mem_gen_1_synth_1: /home/ramon/wkspace/xdma_1_ex/xdma_1_ex.runs/blk_mem_gen_1_synth_1/runme.log
blk_mem_gen_0_synth_1: /home/ramon/wkspace/xdma_1_ex/xdma_1_ex.runs/blk_mem_gen_0_synth_1/runme.log
synth_1: /home/ramon/wkspace/xdma_1_ex/xdma_1_ex.runs/synth_1/runme.log
[Tue Jun 25 20:05:10 2019] Launched impl_1...
Run output will be captured here: /home/ramon/wkspace/xdma_1_ex/xdma_1_ex.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1443 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 8175.059 ; gain = 42.070 ; free physical = 53312 ; free virtual = 54934
Restored from archive | CPU: 4.220000 secs | Memory: 47.933266 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 8175.059 ; gain = 42.070 ; free physical = 53312 ; free virtual = 54934
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8175.059 ; gain = 0.000 ; free physical = 53327 ; free virtual = 54949
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 519 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 22 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 478 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 10 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

open_run: Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 8492.574 ; gain = 1332.551 ; free physical = 53116 ; free virtual = 54739
open_report: Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 8884.676 ; gain = 0.000 ; free physical = 52798 ; free virtual = 54420
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx690tffg1761-2
Top: xilinx_dma_pcie_ep
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 8884.676 ; gain = 0.000 ; free physical = 47614 ; free virtual = 49316
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xilinx_dma_pcie_ep' [/home/ramon/wkspace/xdma_1_ex/imports/xilinx_dma_pcie_ep.sv:57]
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: FALSE - type: string 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter EXT_PIPE_SIM bound to: FALSE - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_DEVICE_NUMBER bound to: 0 - type: integer 
	Parameter AXIS_CCIX_RX_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_CCIX_TX_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_CCIX_RX_TUSER_WIDTH bound to: 46 - type: integer 
	Parameter AXIS_CCIX_TX_TUSER_WIDTH bound to: 46 - type: integer 
	Parameter USER_CLK_FREQ bound to: 5 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_USR_IRQ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20561]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (1#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20561]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28230]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (3#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28230]
INFO: [Synth 8-6157] synthesizing module 'xdma_1' [/home/ramon/wkspace/xdma_1_ex/.Xil/Vivado-1226941-cad1/realtime/xdma_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xdma_1' (4#1) [/home/ramon/wkspace/xdma_1_ex/.Xil/Vivado-1226941-cad1/realtime/xdma_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'xdma_app' [/home/ramon/wkspace/xdma_1_ex/imports/xdma_app.v:57]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_RQ_USER_WIDTH bound to: 62 - type: integer 
	Parameter C_S_AXIS_CQP_USER_WIDTH bound to: 88 - type: integer 
	Parameter C_M_AXIS_RC_USER_WIDTH bound to: 75 - type: integer 
	Parameter C_S_AXIS_CC_USER_WIDTH bound to: 33 - type: integer 
	Parameter C_S_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter C_M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter C_XDMA_NUM_CHNL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [/home/ramon/wkspace/xdma_1_ex/.Xil/Vivado-1226941-cad1/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (5#1) [/home/ramon/wkspace/xdma_1_ex/.Xil/Vivado-1226941-cad1/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_axiLM_inst' of module 'blk_mem_gen_0' requires 21 connections, but only 19 given [/home/ramon/wkspace/xdma_1_ex/imports/xdma_app.v:163]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [/home/ramon/wkspace/xdma_1_ex/.Xil/Vivado-1226941-cad1/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (6#1) [/home/ramon/wkspace/xdma_1_ex/.Xil/Vivado-1226941-cad1/realtime/blk_mem_gen_1_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_xdma_inst' of module 'blk_mem_gen_1' requires 33 connections, but only 31 given [/home/ramon/wkspace/xdma_1_ex/imports/xdma_app.v:185]
INFO: [Synth 8-6155] done synthesizing module 'xdma_app' (7#1) [/home/ramon/wkspace/xdma_1_ex/imports/xdma_app.v:57]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_dma_pcie_ep' (8#1) [/home/ramon/wkspace/xdma_1_ex/imports/xilinx_dma_pcie_ep.sv:57]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[63]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[62]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[61]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[60]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[59]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[58]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[57]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[56]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[55]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[54]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[53]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[52]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[51]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[50]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[49]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[48]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[47]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[46]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[45]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[44]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[43]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[42]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[41]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[40]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[39]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[38]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[37]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[36]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[35]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[34]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[33]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_awaddr[32]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[63]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[62]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[61]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[60]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[59]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[58]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[57]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[56]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[55]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[54]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[53]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[52]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[51]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[50]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[49]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[48]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[47]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[46]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[45]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[44]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[43]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[42]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[41]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[40]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[39]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[38]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[37]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[36]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[35]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[34]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[33]
WARNING: [Synth 8-3331] design xdma_app has unconnected port s_axi_araddr[32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 8884.676 ; gain = 0.000 ; free physical = 47627 ; free virtual = 49329
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8884.676 ; gain = 0.000 ; free physical = 47625 ; free virtual = 49328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8884.676 ; gain = 0.000 ; free physical = 47625 ; free virtual = 49328
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/xdma_1.dcp' for cell 'xdma_1_i'
INFO: [Project 1-454] Reading design checkpoint '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'xdma_app_i/blk_mem_axiLM_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'xdma_app_i/blk_mem_xdma_inst'
INFO: [Netlist 29-17] Analyzing 1558 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 16 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/xdma_1_board.xdc] for cell 'xdma_1_i/inst'
Finished Parsing XDC File [/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/xdma_1_board.xdc] for cell 'xdma_1_i/inst'
Parsing XDC File [/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/source/xdma_1_pcie3_7vx_ip.xdc] for cell 'xdma_1_i/inst'
Finished Parsing XDC File [/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/source/xdma_1_pcie3_7vx_ip.xdc] for cell 'xdma_1_i/inst'
Parsing XDC File [/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip-PCIE_X0Y1.xdc] for cell 'xdma_1_i/inst/pcie3_ip_i/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip-PCIE_X0Y1.xdc:128]
Finished Parsing XDC File [/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip-PCIE_X0Y1.xdc] for cell 'xdma_1_i/inst/pcie3_ip_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip-PCIE_X0Y1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xilinx_dma_pcie_ep_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xilinx_dma_pcie_ep_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8884.676 ; gain = 0.000 ; free physical = 47370 ; free virtual = 49073
Parsing XDC File [/home/ramon/wkspace/xdma_1_ex/imports/xilinx_pcie_xdma_ref_board.xdc]
Finished Parsing XDC File [/home/ramon/wkspace/xdma_1_ex/imports/xilinx_pcie_xdma_ref_board.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ramon/wkspace/xdma_1_ex/imports/xilinx_pcie_xdma_ref_board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xilinx_dma_pcie_ep_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xilinx_dma_pcie_ep_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8884.676 ; gain = 0.000 ; free physical = 47363 ; free virtual = 49066
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_1_i/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xdma_1_i/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xilinx_dma_pcie_ep_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xilinx_dma_pcie_ep_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8884.676 ; gain = 0.000 ; free physical = 47362 ; free virtual = 49064
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8884.676 ; gain = 0.000 ; free physical = 47413 ; free virtual = 49116
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 601 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 22 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 560 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 10 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 8949.082 ; gain = 64.406 ; free physical = 47292 ; free virtual = 48994
31 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 8949.082 ; gain = 64.406 ; free physical = 47292 ; free virtual = 48994
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L xilinx_vip -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_pcie_7vx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_pcie_7vx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_pcie_bram_7vx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_pcie_bram_7vx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_pcie_bram_7vx_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_pcie_bram_7vx_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_pcie_bram_7vx_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_pcie_bram_7vx_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_pcie_bram_7vx_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_pcie_bram_7vx_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_pcie_bram_7vx_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_pcie_bram_7vx_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_pcie_bram_7vx_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_pcie_bram_7vx_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_pcie_bram_7vx_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_pcie_bram_7vx_req
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_pcie_init_ctrl_7vx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_pcie_init_ctrl_7vx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_pcie_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_pcie_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_pcie_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_pcie_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_pcie_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_pcie_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_pcie_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_pcie_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_pcie_force_adapt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_pcie_force_adapt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_pipe_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_pipe_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_pipe_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_pipe_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_pipe_eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_pipe_eq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_pipe_rate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_pipe_rate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_pipe_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_pipe_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_pipe_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_pipe_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_pipe_user.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_pipe_user
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_pipe_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_pipe_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_qpll_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_qpll_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_qpll_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_qpll_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_qpll_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_qpll_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_rxeq_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_rxeq_scan
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_gt_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_gt_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_gt_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_gt_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_gtx_cpllpd_ovrd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_gtx_cpllpd_ovrd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_pcie_tlp_tph_tbl_7vx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_pcie_tlp_tph_tbl_7vx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/source/xdma_1_pcie3_ip_pcie_3_0_7vx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip_pcie_3_0_7vx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_0/sim/xdma_1_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_1/sim/xdma_v4_1_2_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_2_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/ip_2/sim/xdma_v4_1_2_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_2_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/xdma_v4_1/hdl/verilog/xdma_1_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_2_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_2_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_2_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/xdma_v4_1/hdl/verilog/xdma_1_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1_core_top
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/xdma_v4_1/hdl/verilog/xdma_1_core_top.sv:309]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/xdma_v4_1/hdl/verilog/xdma_1_core_top.sv:310]
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/xdma_v4_1/hdl/verilog/xdma_1_core_top.sv:4224]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/xdma_v4_1/hdl/verilog/xdma_1_core_top.sv:4225]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/xdma_v4_1/hdl/verilog/xdma_1_core_top.sv:4683]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/sim/xdma_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/imports/pci_exp_usrapp_cfg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_cfg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/imports/pci_exp_usrapp_com.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_com
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/imports/pci_exp_usrapp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/imports/pci_exp_usrapp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/imports/pcie3_uscale_rp_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rp_pcie3_uscale_core_top
INFO: [VRFC 10-2458] undeclared symbol mcap_clk, assumed default net type wire [/home/ramon/wkspace/xdma_1_ex/imports/pcie3_uscale_rp_core_top.v:1759]
INFO: [VRFC 10-2458] undeclared symbol mcap_clk, assumed default net type wire [/home/ramon/wkspace/xdma_1_ex/imports/pcie3_uscale_rp_core_top.v:3162]
INFO: [VRFC 10-311] analyzing module rp_pcie3_uscale_top
INFO: [VRFC 10-311] analyzing module rp_init_ctrl
INFO: [VRFC 10-311] analyzing module rp_tph_tbl
INFO: [VRFC 10-311] analyzing module rp_pipe_pipeline
INFO: [VRFC 10-311] analyzing module rp_pipe_misc
INFO: [VRFC 10-311] analyzing module rp_pipe_lane
INFO: [VRFC 10-311] analyzing module rp_pcie3_uscale_wrapper
INFO: [VRFC 10-311] analyzing module rp_bram
INFO: [VRFC 10-311] analyzing module rp_bram_rep
INFO: [VRFC 10-311] analyzing module rp_bram_rep_8k
INFO: [VRFC 10-311] analyzing module rp_bram_req
INFO: [VRFC 10-311] analyzing module rp_bram_8k
INFO: [VRFC 10-311] analyzing module rp_bram_cpl
INFO: [VRFC 10-311] analyzing module rp_bram_16k
INFO: [VRFC 10-311] analyzing module rp_deemph
INFO: [VRFC 10-311] analyzing module rp_rxcdrhold
INFO: [VRFC 10-311] analyzing module rp_phy_sync
INFO: [VRFC 10-311] analyzing module rp_phy_sync_cell
INFO: [VRFC 10-311] analyzing module rp_phy_wrapper
INFO: [VRFC 10-311] analyzing module rp_phy_clk
INFO: [VRFC 10-311] analyzing module rp_phy_rst
INFO: [VRFC 10-311] analyzing module rp_phy_txeq
INFO: [VRFC 10-311] analyzing module rp_phy_rxeq
INFO: [VRFC 10-311] analyzing module rp_phy_reset_sync
INFO: [VRFC 10-311] analyzing module rp_phy_multi_pipe_sync
INFO: [VRFC 10-311] analyzing module rp_phy_freq_cntr
INFO: [VRFC 10-311] analyzing module rp_gt_channel
INFO: [VRFC 10-311] analyzing module rp_gt_common
INFO: [VRFC 10-311] analyzing module rp_gtwizard_top
INFO: [VRFC 10-311] analyzing module rp_gt
INFO: [VRFC 10-311] analyzing module rp_gt_gtwizard_top
INFO: [VRFC 10-311] analyzing module rp_gt_gtwizard_gthe3
INFO: [VRFC 10-311] analyzing module rp_gt_gthe3_common_wrapper
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gthe3_common_rp
INFO: [VRFC 10-311] analyzing module rp_gt_gthe3_channel_wrapper
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gthe3_channel_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_reset_synchronizer_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_bit_synchronizer_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal_freq_counter_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_userclk_tx_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_userclk_rx_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_tx_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_rx_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_reset_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_userdata_tx_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_userdata_rx_rp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/imports/pcie3_uscale_rp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie3_uscale_rp_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/imports/sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/imports/sys_clk_gen_ds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_gen_ds
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/imports/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2458] undeclared symbol sys_resetn, assumed default net type wire [/home/ramon/wkspace/xdma_1_ex/imports/xdma_app.v:145]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/imports/xilinx_pcie_uscale_rp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_pcie3_uscale_rp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ramon/wkspace/xdma_1_ex/imports/xilinx_dma_pcie_ep.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_dma_pcie_ep
INFO: [VRFC 10-2458] undeclared symbol m_axi_rlast, assumed default net type wire [/home/ramon/wkspace/xdma_1_ex/imports/xilinx_dma_pcie_ep.sv:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/imports/board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto de6c62c9263b4142aa123187364ab320 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L xdma_v4_1_2 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'cfg_function_status_sd' [/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/sim/xdma_1.v:1594]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cfg_max_payload_sd' [/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/sim/xdma_1.v:1596]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45056]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:43353]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:43648]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'cfg_flr_done' [/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/xdma_v4_1/hdl/verilog/xdma_1_core_top.sv:5016]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'cfg_vf_flr_done' [/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/xdma_v4_1/hdl/verilog/xdma_1_core_top.sv:5017]
WARNING: [VRFC 10-3027] 'cfg_function_status' was previously declared with a different range [/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/xdma_v4_1/hdl/verilog/xdma_1_core_top.sv:3686]
WARNING: [VRFC 10-3027] 'cfg_max_payload' was previously declared with a different range [/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.srcs/sources_1/ip/xdma_1/xdma_v4_1/hdl/verilog/xdma_1_core_top.sv:3675]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41324]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41325]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41326]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41327]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41328]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41329]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41331]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41333]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41334]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41335]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41336]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41337]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41338]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41340]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41342]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41343]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41344]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41345]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41346]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41347]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41349]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41360]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41361]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41362]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41363]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41364]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41365]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41367]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41369]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41370]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41371]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41372]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41373]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41374]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41376]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41378]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41379]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41380]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41381]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41382]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41383]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41385]
WARNING: [VRFC 10-3283] element index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:27941]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4328] File: /home/ramon/wkspace/xdma_1_ex/imports/pci_exp_usrapp_tx.v Line: 3136 : Sensitivity on input argument "timeout" of task "TSK_SIMULATION_TIMEOUT" may never get triggered.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_xdma_1_dma_bram_wrap_sv
Compiling package xdma_v4_1_2.$unit_xdma_v4_1_vl_rfs_sv
Compiling module xil_defaultlib.sys_clk_gen
Compiling module xil_defaultlib.sys_clk_gen_ds(halfcycle=5000)
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.dma_pcie_axis_rq_if(DATA_WIDTH=2...
Compiling module xil_defaultlib.dma_pcie_axis_cc_if(DATA_WIDTH=2...
Compiling module xil_defaultlib.dma_pcie_axis_rc_if(DATA_WIDTH=2...
Compiling module xil_defaultlib.dma_pcie_axis_cq_if(DATA_WIDTH=2...
Compiling module xil_defaultlib.dma_pcie_misc_output_if
Compiling module xil_defaultlib.dma_pcie_misc_input_if
Compiling module xil_defaultlib.dma_pcie_gic_if
Compiling module xil_defaultlib.dma_pcie_fabric_output_if
Compiling module xil_defaultlib.dma_pcie_fabric_input_if
Compiling module xil_defaultlib.dma_pcie_mi_4Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_16Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_2Bx2048_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_8Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpli_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpld_if
Compiling module xil_defaultlib.dma_pcie_dsc_in_if
Compiling module xil_defaultlib.dma_pcie_dsc_out_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx256_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx512_32Bwe_ram_if
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_2.xdma_v4_1_2_vul_rdwr_eng(VERSION...
Compiling module xdma_v4_1_2.xdma_v4_1_2_vul_rdwr(VERSION=6,D...
Compiling module xdma_v4_1_2.xdma_v4_1_2_vul_rdwr_eng(VERSION...
Compiling module xdma_v4_1_2.xdma_v4_1_2_vul_rdwr(VERSION=6,D...
Compiling module xdma_v4_1_2.xdma_v4_1_2_vul_dsc_eng(VERSION=...
Compiling module xdma_v4_1_2.xdma_v4_1_2_vul_top(VERSION=6,US...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_2.xdma_v4_1_2_arbentity(C_NUM_CHNL...
Compiling module xdma_v4_1_2.xdma_v4_1_2_arbblock(C_NUM_CHNL=...
Compiling module xdma_v4_1_2.xdma_v4_1_2_payloadmux(C_PAYLOAD...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axidma_dcarb_v(C_FAM...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axi_mm_master_omulti...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_2.xdma_v4_1_2_payloadmux(C_PAYLOAD...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axidma_dcarb_v(C_FAM...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axi_mm_master_omulti...
Compiling module xdma_v4_1_2.xdma_v4_1_2_dma_aximm(C_M_NUM_AX...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_2.xdma_v4_1_2_arbentity
Compiling module xdma_v4_1_2.xdma_v4_1_2_arbentity(MYID=1)
Compiling module xdma_v4_1_2.xdma_v4_1_2_arbblock_default
Compiling module xdma_v4_1_2.xdma_v4_1_2_payloadmux(C_PAYLOAD...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axidma_dcarb_v(C_FAM...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_2.xdma_v4_1_2_dma_wb_eng(VERSION=6...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axi_str_masterbr_wrr...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axi_str_masterbr_rdt...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axi_mm_master_wr_br_...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axi_mm_master_rd_br_...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axi4mm_axi_mm_master...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axi4mm_axi_mm_master...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axi4mm_bridge_top(C_...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axi4mm_axi_pcie_rese...
Compiling module xdma_v4_1_2.xdma_v4_1_2_pcie_cap_structure(C...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axi_str_cq_if_defaul...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axi_str_rq_if_defaul...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_2.xdma_v4_1_2_arbentity(C_NUM_CHNL...
Compiling module xdma_v4_1_2.xdma_v4_1_2_arbentity(C_NUM_CHNL...
Compiling module xdma_v4_1_2.xdma_v4_1_2_arbblock(C_NUM_CHNL=...
Compiling module xdma_v4_1_2.xdma_v4_1_2_payloadmux(C_PAYLOAD...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axidma_dcarb_v(C_FAM...
Compiling module xdma_v4_1_2.xdma_v4_1_2_payloadmux(C_PAYLOAD...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axidma_dcarb_v(C_FAM...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFOHead2(BUF...
Compiling module xdma_v4_1_2.xdma_v4_1_2_dma_pcie_rq(C_FAMILY...
Compiling module xdma_v4_1_2.xdma_v4_1_2_mem_simple_dport_ram...
Compiling module xdma_v4_1_2.xdma_v4_1_2_dma_rc_mem_pfch(FFDA...
Compiling module xdma_v4_1_2.xdma_v4_1_2_dma_pcie_rc(C_FAMILY...
Compiling module xdma_v4_1_2.xdma_v4_1_2_dma_pcie_req(WNUM_CH...
Compiling module xdma_v4_1_2.xdma_v4_1_2_vul_tar(H2C_NUM_CHNL...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_2.xdma_v4_1_2_dma_axilt_slv_defaul...
Compiling module xdma_v4_1_2.xdma_v4_1_2_vul_cfg(VERSION=6,SY...
Compiling module xdma_v4_1_2.xdma_v4_1_2_arbentity(C_NUM_CHNL...
Compiling module xdma_v4_1_2.xdma_v4_1_2_arbentity(C_NUM_CHNL...
Compiling module xdma_v4_1_2.xdma_v4_1_2_arbentity(C_NUM_CHNL...
Compiling module xdma_v4_1_2.xdma_v4_1_2_arbblock(C_NUM_CHNL=...
Compiling module xdma_v4_1_2.xdma_v4_1_2_udma_msix(G_MSIX_NUM...
Compiling module xdma_v4_1_2.xdma_v4_1_2_pcie_userapp_tgt_int...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module xdma_v4_1_2.xdma_v4_1_2_vul_irq(VERSION=6,NU...
Compiling module xdma_v4_1_2.xdma_v4_1_2_dma_base(VERSION=6,D...
Compiling module xdma_v4_1_2.xdma_v4_1_2_udma_top(VERSION=6,U...
Compiling module xdma_v4_1_2.xdma_v4_1_2_udma_wrapper(VERSION...
Compiling module xdma_v4_1_2.xdma_v4_1_2_mem_simple_dport_ram...
Compiling module xdma_v4_1_2.xdma_v4_1_2_mem_simple_dport_ram...
Compiling module xdma_v4_1_2.xdma_v4_1_2_mem_simple_dport_ram...
Compiling module xdma_v4_1_2.xdma_v4_1_2_mem_simple_dport_ram...
Compiling module xdma_v4_1_2.xdma_v4_1_2_mem_simple_dport_ram...
Compiling module xdma_v4_1_2.xdma_v4_1_2_mem_simple_dport_ram...
Compiling module xdma_v4_1_2.xdma_v4_1_2_mem_simple_dport_ram...
Compiling module xdma_v4_1_2.xdma_v4_1_2_mem_simple_dport_ram...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_ELABORATION...
Compiling module xil_defaultlib.xdma_v4_1_2_blk_mem_64_reg_be
Compiling module xil_defaultlib.xdma_v4_1_2_dma_bram_wrap(ECC_EN...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_ELABORATION...
Compiling module xil_defaultlib.xdma_v4_1_2_blk_mem_64_noreg_be
Compiling module xil_defaultlib.xdma_v4_1_2_dma_bram_wrap(ECC_EN...
Compiling module xdma_v4_1_2.xdma_v4_1_2_udma_ram_top(MM_SLAV...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_pcie_init_ctrl_7...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,READ_WIDTH_A=...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_pcie_tlp_tph_tbl...
Compiling secureip modules ...
Compiling module unisims_ver.PCIE_3_0(AXISTEN_IF_CC_ALIGNMENT...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_pcie_bram_7vx_re...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_pcie_bram_7vx_re...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,RAM...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_pcie_bram_7vx_8k...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_pcie_bram_7vx_re...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_pcie_bram_7vx_16...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_pcie_bram_7vx_cp...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_pcie_bram_7vx(NO...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_pcie_7vx(AXISTEN...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_pcie_force_adapt
Compiling module xil_defaultlib.xdma_1_pcie3_ip_pcie_pipe_misc_d...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_pcie_pipe_lane_d...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_pcie_pipe_pipeli...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_pcie_top(AXISTEN...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFGCTRL
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.xdma_1_pcie3_ip_pipe_clock(PCIE_...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_pipe_reset(PCIE_...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_qpll_reset(PCIE_...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_pipe_user(PCIE_U...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_pipe_rate(PCIE_S...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_pipe_sync(PCIE_G...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_pipe_drp(PCIE_GT...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_rxeq_scan(PCIE_S...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_pipe_eq(PCIE_SIM...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_qpll_drp(PCIE_GT...
Compiling secureip modules ...
Compiling module unisims_ver.GTHE2_COMMON(BIAS_CFG=64'b010000...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_qpll_wrapper(PCI...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_gt_common(PCIE_S...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_gtx_cpllpd_ovrd
Compiling secureip modules ...
Compiling module unisims_ver.GTHE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_gt_wrapper(PCIE_...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_pipe_wrapper(PCI...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_gt_top(PL_LINK_C...
Compiling module xil_defaultlib.xdma_1_pcie3_ip_pcie_3_0_7vx(PCI...
Compiling module xil_defaultlib.xdma_1_pcie3_ip
Compiling module xil_defaultlib.xdma_1_core_top(xlnx_ref_board="...
Compiling module xil_defaultlib.xdma_1
Compiling module blk_mem_gen_v8_4_2.beh_vlog_ff_clr_v8_4(INIT=1'b0)
Compiling module blk_mem_gen_v8_4_2.beh_vlog_ff_pre_v8_4(INIT=1'b1)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_2.write_netlist_v8_4_default
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_2.beh_vlog_ff_ce_clr_v8_4(INIT=1'b...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_2.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_2.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_ELABORATION...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_2.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_2.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_ELABORATION...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.xdma_app_default
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.BUFG_GT
Compiling module unisims_ver.BUFG_GT_SYNC
Compiling module xil_defaultlib.rp_phy_sync_cell(STAGE=3)
Compiling module xil_defaultlib.rp_phy_sync(STAGE=3)
Compiling module xil_defaultlib.rp_deemph
Compiling module xil_defaultlib.rp_rxcdrhold
Compiling module xil_defaultlib.rp_phy_clk
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=8,STAGE=3)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=2,STAGE=3)
Compiling module xil_defaultlib.rp_phy_rst(PL_UPSTREAM_FACING="F...
Compiling module xil_defaultlib.rp_phy_sync_cell
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=2)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=4)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=6)
Compiling module xil_defaultlib.rp_phy_txeq
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=3)
Compiling module xil_defaultlib.rp_phy_rxeq(PHY_SIM_EN="TRUE")
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling secureip modules ...
Compiling module unisims_ver.GTHE3_COMMON(BIAS_CFG2=16'b01100...
Compiling module xil_defaultlib.rp_gt_common(PHY_SIM_EN="TRUE")
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_common(PHY_SIM_EN="TRUE",G...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_phy_wrapper(PL_UPSTREAM_FACIN...
Compiling module xil_defaultlib.rp_init_ctrl(PL_UPSTREAM_FACING=...
Compiling module unisims_ver.RAMB36E2(DOB_REG=0,READ_WIDTH_A=...
Compiling module xil_defaultlib.rp_tph_tbl
Compiling module xil_defaultlib.rp_pipe_misc_default
Compiling module xil_defaultlib.rp_pipe_lane_default
Compiling module xil_defaultlib.rp_pipe_pipeline(PL_LINK_CAP_MAX...
Compiling module unisims_ver.RAMB36E2(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.rp_bram_rep_8k_default
Compiling module xil_defaultlib.rp_bram_rep
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=36,RSTREG_...
Compiling module xil_defaultlib.rp_bram_8k_default
Compiling module xil_defaultlib.rp_bram_req
Compiling module xil_defaultlib.rp_bram_cpl(COMPLETION_SPACE="8K...
Compiling module xil_defaultlib.rp_bram(COMPLETION_SPACE="8KB")
Compiling secureip modules ...
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_PARITY_CH...
Compiling module xil_defaultlib.rp_pcie3_uscale_wrapper(NO_DECOD...
Compiling module xil_defaultlib.rp_pcie3_uscale_top(NO_DECODE_LO...
Compiling module xil_defaultlib.rp_pcie3_uscale_core_top(PL_LINK...
Compiling module xil_defaultlib.pcie3_uscale_rp_top
Compiling module xil_defaultlib.pci_exp_usrapp_rx(C_DATA_WIDTH=2...
Compiling module xil_defaultlib.pci_exp_usrapp_tx(DEV_CAP_MAX_PA...
Compiling module xil_defaultlib.pci_exp_usrapp_cfg
Compiling module xil_defaultlib.pci_exp_usrapp_com
Compiling module xil_defaultlib.xilinx_pcie3_uscale_rp(PF0_DEV_C...
Compiling module xil_defaultlib.board
Compiling module xil_defaultlib.glbl
Built simulation snapshot board_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/ramon/wkspace/xdma_1_ex/xdma_1_ex.sim/sim_1/behav/xsim/xsim.dir/board_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.sim/sim_1/behav/xsim/xsim.dir/board_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 27 19:40:17 2019. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 27 19:40:17 2019...
run_program: Time (s): cpu = 00:13:32 ; elapsed = 00:07:12 . Memory (MB): peak = 8949.082 ; gain = 0.000 ; free physical = 46596 ; free virtual = 48299
INFO: [USF-XSim-69] 'elaborate' step finished in '433' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ramon/wkspace/xdma_1_ex/xdma_1_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "board_behav -key {Behavioral:sim_1:Functional:board} -tclbatch {board.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source board.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_h2c_bram.H2C_DAT0_FIFO.genblk1[0].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_h2c_bram.H2C_DAT0_FIFO.genblk1[1].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_h2c_bram.H2C_DAT0_FIFO.genblk1[2].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_h2c_bram.H2C_DAT0_FIFO.genblk1[3].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_h2c_bram.H2C_DAT1_FIFO.genblk1[0].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_h2c_bram.H2C_DAT1_FIFO.genblk1[1].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_h2c_bram.H2C_DAT1_FIFO.genblk1[2].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_h2c_bram.H2C_DAT1_FIFO.genblk1[3].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_h2c_bram.H2C_DAT2_FIFO.genblk1[0].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_h2c_bram.H2C_DAT2_FIFO.genblk1[1].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_h2c_bram.H2C_DAT2_FIFO.genblk1[2].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_h2c_bram.H2C_DAT2_FIFO.genblk1[3].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_h2c_bram.H2C_DAT3_FIFO.genblk1[0].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_h2c_bram.H2C_DAT3_FIFO.genblk1[1].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_h2c_bram.H2C_DAT3_FIFO.genblk1[2].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_h2c_bram.H2C_DAT3_FIFO.genblk1[3].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_c2h_bram.C2H_DAT0_FIFO.genblk1[0].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_c2h_bram.C2H_DAT0_FIFO.genblk1[1].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_c2h_bram.C2H_DAT0_FIFO.genblk1[2].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_c2h_bram.C2H_DAT0_FIFO.genblk1[3].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_c2h_bram.C2H_DAT1_FIFO.genblk1[0].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_c2h_bram.C2H_DAT1_FIFO.genblk1[1].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_c2h_bram.C2H_DAT1_FIFO.genblk1[2].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_c2h_bram.C2H_DAT1_FIFO.genblk1[3].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_c2h_bram.C2H_DAT2_FIFO.genblk1[0].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_c2h_bram.C2H_DAT2_FIFO.genblk1[1].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_c2h_bram.C2H_DAT2_FIFO.genblk1[2].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_c2h_bram.C2H_DAT2_FIFO.genblk1[3].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_c2h_bram.C2H_DAT3_FIFO.genblk1[0].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_c2h_bram.C2H_DAT3_FIFO.genblk1[1].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_c2h_bram.C2H_DAT3_FIFO.genblk1[2].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.gen_c2h_bram.C2H_DAT3_FIFO.genblk1[3].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.MASTER_WRITE_FIFO.genblk1[0].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.MASTER_WRITE_FIFO.genblk1[1].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.MASTER_WRITE_FIFO.genblk1[2].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.MASTER_WRITE_FIFO.genblk1[3].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.MASTER_READ_BRAM.genblk1[0].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.MASTER_READ_BRAM.genblk1[1].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.MASTER_READ_BRAM.genblk1[2].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_1_i.inst.ram_top.MASTER_READ_BRAM.genblk1[3].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_app_i.blk_mem_axiLM_inst.inst.axi_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_app_i.blk_mem_xdma_inst.inst.axi_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (rp_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=4,PL_LINK_CAP_MAX_LINK_WIDTH=8,PF0_ARI_CAP_NEXT_FUNC='b0,PF0_AER_CAP_NEXTPTR='b01100000000,PF0_ARI_CAP_NEXTPTR='b0,VF0_ARI_CAP_NEXTPTR='b0,VF1_ARI_CAP_NEXTPTR='b0,VF2_ARI_CAP_NEXTPTR='b0,VF3_ARI_CAP_NEXTPTR='b0,VF4_ARI_CAP_NEXTPTR='b0,VF5_ARI_CAP_NEXTPTR='b0,PF0_BAR0_APERTURE_SIZE='b0100,PF0_BAR0_CONTROL='b0100,PF0_BAR1_APERTURE_SIZE='b0,PF0_BAR1_CONTROL='b0,PF0_BAR2_APERTURE_SIZE='b0,PF0_BAR2_CONTROL='b0,PF0_BAR3_APERTURE_SIZE='b0,PF0_BAR3_CONTROL='b0,PF0_BAR4_APERTURE_SIZE='b0,PF0_BAR4_CONTROL='b0,PF0_BAR5_APERTURE_SIZE='b0,PF0_BAR5_CONTROL='b0,PF0_CAPABILITY_POINTER='b010000000,PF0_CLASS_CODE='b01011000000000000000,PF0_DEVICE_ID='b0111000000110001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP2_OBFF_SUPPORT='b0,PF0_DEV_CAP_EXT_TAG_SUPPORTED="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF0_DPA_CAP_NEXTPTR='b01100000000,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6='b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7='b0,PF0_DSN_CAP_NEXTPTR='b01100000000,PF0_EXPANSION_ROM_APERTURE_SIZE='b0,PF0_INTERRUPT_PIN='b01,PF0_LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",PF0_LTR_CAP_NEXTPTR='b01100000000,PF0_MSIX_CAP_NEXTPTR='b0,PF0_MSIX_CAP_PBA_OFFSET='b0,PF0_MSIX_CAP_TABLE_OFFSET='b0,PF0_MSIX_CAP_TABLE_SIZE='b0,PF0_MSI_CAP_NEXTPTR='b011000000,PF0_PB_CAP_NEXTPTR='b01001110100,PF0_PM_CAP_NEXTPTR='b010010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_RBAR_CAP_NEXTPTR='b01100000000,PF0_RBAR_CAP_SIZE0='b0,PF0_RBAR_CAP_SIZE1='b0,PF0_RBAR_CAP_SIZE2='b0,PF1_RBAR_CAP_SIZE0='b0,PF1_RBAR_CAP_SIZE1='b0,PF1_RBAR_CAP_SIZE2='b0,PF0_REVISION_ID='b0,PF0_SRIOV_BAR0_APERTURE_SIZE='b0,PF0_SRIOV_BAR0_CONTROL='b0,PF0_SRIOV_BAR1_APERTURE_SIZE='b0,PF0_SRIOV_BAR1_CONTROL='b0,PF0_SRIOV_BAR2_APERTURE_SIZE='b0,PF0_SRIOV_BAR2_CONTROL='b0,PF0_SRIOV_BAR3_APERTURE_SIZE='b0,PF0_SRIOV_BAR3_CONTROL='b0,PF0_SRIOV_BAR4_APERTURE_SIZE='b0,PF0_SRIOV_BAR4_CONTROL='b0,PF0_SRIOV_BAR5_APERTURE_SIZE='b0,PF0_SRIOV_BAR5_CONTROL='b0,PF0_SRIOV_CAP_INITIAL_VF='b0,PF0_SRIOV_CAP_NEXTPTR='b01100000000,PF0_SRIOV_CAP_TOTAL_VF='b0,PF0_SRIOV_CAP_VER='b0,PF0_SRIOV_FIRST_VF_OFFSET='b0,PF0_SRIOV_FUNC_DEP_LINK='b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF0_SRIOV_VF_DEVICE_ID='b0,PF0_SUBSYSTEM_ID='b0111,PF0_TPHR_CAP_NEXTPTR='b01100000000,VF0_TPHR_CAP_NEXTPTR='b0,VF1_TPHR_CAP_NEXTPTR='b0,VF2_TPHR_CAP_NEXTPTR='b0,VF3_TPHR_CAP_NEXTPTR='b0,VF4_TPHR_CAP_NEXTPTR='b0,VF5_TPHR_CAP_NEXTPTR='b0,PF0_TPHR_CAP_ST_MODE_SEL='b0,PF0_TPHR_CAP_ST_TABLE_LOC='b0,PF0_TPHR_CAP_ST_TABLE_SIZE='b0,PF0_TPHR_CAP_VER='b01,PF1_TPHR_CAP_ST_MODE_SEL='b0,PF1_TPHR_CAP_ST_TABLE_LOC='b0,PF1_TPHR_CAP_ST_TABLE_SIZE='b0,PF1_TPHR_CAP_VER='b01,VF0_TPHR_CAP_ST_MODE_SEL='b0,VF0_TPHR_CAP_ST_TABLE_LOC='b0,VF0_TPHR_CAP_ST_TABLE_SIZE='b0,VF0_TPHR_CAP_VER='b01,VF1_TPHR_CAP_ST_MODE_SEL='b0,VF1_TPHR_CAP_ST_TABLE_LOC='b0,VF1_TPHR_CAP_ST_TABLE_SIZE='b0,VF1_TPHR_CAP_VER='b01,VF2_TPHR_CAP_ST_MODE_SEL='b0,VF2_TPHR_CAP_ST_TABLE_LOC='b0,VF2_TPHR_CAP_ST_TABLE_SIZE='b0,VF2_TPHR_CAP_VER='b01,VF3_TPHR_CAP_ST_MODE_SEL='b0,VF3_TPHR_CAP_ST_TABLE_LOC='b0,VF3_TPHR_CAP_ST_TABLE_SIZE='b0,VF3_TPHR_CAP_VER='b01,VF4_TPHR_CAP_ST_MODE_SEL='b0,VF4_TPHR_CAP_ST_TABLE_LOC='b0,VF4_TPHR_CAP_ST_TABLE_SIZE='b0,VF4_TPHR_CAP_VER='b01,VF5_TPHR_CAP_ST_MODE_SEL='b0,VF5_TPHR_CAP_ST_TABLE_LOC='b0,VF5_TPHR_CAP_ST_TABLE_SIZE='b0,VF5_TPHR_CAP_VER='b01,PF0_SECONDARY_PCIE_CAP_NEXTPTR='b0,MCAP_CAP_NEXTPTR='b0,PF0_VC_CAP_NEXTPTR='b0,PF1_AER_CAP_NEXTPTR='b0,PF1_ARI_CAP_NEXTPTR='b0,PF1_BAR0_APERTURE_SIZE='b0,PF1_BAR0_CONTROL='b0,PF1_BAR1_APERTURE_SIZE='b0,PF1_BAR1_CONTROL='b0,PF1_BAR2_APERTURE_SIZE='b0,PF1_BAR2_CONTROL='b0,PF1_BAR3_APERTURE_SIZE='b0,PF1_BAR3_CONTROL='b0,PF1_BAR4_APERTURE_SIZE='b0,PF1_BAR4_CONTROL='b0,PF1_BAR5_APERTURE_SIZE='b0,PF1_BAR5_CONTROL='b0,PF1_CAPABILITY_POINTER='b010000000,PF1_CLASS_CODE='b01011000000000000000,PF1_DEVICE_ID='b0111000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE='b010,PF1_DPA_CAP_NEXTPTR='b0,PF1_DSN_CAP_NEXTPTR='b0,PF1_EXPANSION_ROM_APERTURE_SIZE='b0,PF1_INTERRUPT_PIN='b0,PF1_MSIX_CAP_NEXTPTR='b0,PF1_MSIX_CAP_PBA_OFFSET='b0,PF1_MSIX_CAP_TABLE_OFFSET='b0,PF1_MSIX_CAP_TABLE_SIZE='b0,PF1_MSI_CAP_NEXTPTR='b0,PF1_PB_CAP_NEXTPTR='b0,PF1_PM_CAP_NEXTPTR='b0,PF1_RBAR_CAP_NEXTPTR='b0,PF1_REVISION_ID='b0,PF1_SRIOV_BAR0_APERTURE_SIZE='b0,PF1_SRIOV_BAR0_CONTROL='b0,PF1_SRIOV_BAR1_APERTURE_SIZE='b0,PF1_SRIOV_BAR1_CONTROL='b0,PF1_SRIOV_BAR2_APERTURE_SIZE='b0,PF1_SRIOV_BAR2_CONTROL='b0,PF1_SRIOV_BAR3_APERTURE_SIZE='b0,PF1_SRIOV_BAR3_CONTROL='b0,PF1_SRIOV_BAR4_APERTURE_SIZE='b0,PF1_SRIOV_BAR4_CONTROL='b0,PF1_SRIOV_BAR5_APERTURE_SIZE='b0,PF1_SRIOV_BAR5_CONTROL='b0,PF1_SRIOV_CAP_INITIAL_VF='b0,PF1_SRIOV_CAP_NEXTPTR='b0,PF1_SRIOV_CAP_TOTAL_VF='b0,PF1_SRIOV_CAP_VER='b0,PF1_SRIOV_FIRST_VF_OFFSET='b0,PF1_SRIOV_FUNC_DEP_LINK='b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE='b010101010011,PF1_SRIOV_VF_DEVICE_ID='b0,PF1_SUBSYSTEM_ID='b0111,PF1_TPHR_CAP_NEXTPTR='b0,PL_UPSTREAM_FACING="FALSE",TL_CREDITS_CD='b0,TL_CREDITS_CH='b0,TL_CREDITS_NPD='b0101000,TL_CREDITS_NPH='b0100000,TL_CREDITS_PD='b011001100,TL_CREDITS_PH='b0100000,TL_PF_ENABLE_REG="FALSE",VF0_CAPABILITY_POINTER='b010000000,VF0_MSIX_CAP_PBA_OFFSET='b0,VF0_MSIX_CAP_TABLE_OFFSET='b0,VF0_MSIX_CAP_TABLE_SIZE='b0,VF0_PM_CAP_NEXTPTR='b0,VF1_MSIX_CAP_PBA_OFFSET='b0,VF1_MSIX_CAP_TABLE_OFFSET='b0,VF1_MSIX_CAP_TABLE_SIZE='b0,VF1_PM_CAP_NEXTPTR='b0,VF2_MSIX_CAP_PBA_OFFSET='b0,VF2_MSIX_CAP_TABLE_OFFSET='b0,VF2_MSIX_CAP_TABLE_SIZE='b0,VF2_PM_CAP_NEXTPTR='b0,VF3_MSIX_CAP_PBA_OFFSET='b0,VF3_MSIX_CAP_TABLE_OFFSET='b0,VF3_MSIX_CAP_TABLE_SIZE='b0,VF3_PM_CAP_NEXTPTR='b0,VF4_MSIX_CAP_PBA_OFFSET='b0,VF4_MSIX_CAP_TABLE_OFFSET='b0,VF4_MSIX_CAP_TABLE_SIZE='b0,VF4_PM_CAP_NEXTPTR='b0,VF5_MSIX_CAP_PBA_OFFSET='b0,VF5_MSIX_CAP_TABLE_OFFSET='b0,VF5_MSIX_CAP_TABLE_SIZE='b0,VF5_PM_CAP_NEXTPTR='b0,COMPLETION_SPACE="8KB",PIPE_PIPELINE_STAGES=0,LL_ACK_TIMEOUT_FUNC=32'sb0,LL_REPLAY_TIMEOUT_FUNC=32'sb0,PF0_DEV_CAP_ENDPOINT_L0S_LATENCY=32'sb0,PF0_DEV_CAP_ENDPOINT_L1_LATENCY=32'sb0,PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1=32'sb0111,PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2=32'sb0111,PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3=32'sb0111,PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1=32'sb0111,PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2=32'sb0111,PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3=32'sb0111,PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1=32'sb0111,PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2=32'sb0111,PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3=32'sb0111,PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1=32'sb0111,PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2=32'sb0111,PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3=32'sb0111,PL_DISABLE_EI_INFER_IN_L0="TRUE",PL_EQ_BYPASS_PHASE23="TRUE",PL_N_FTS_COMCLK_GEN1=32'sb011111111,PL_N_FTS_COMCLK_GEN2=32'sb011111111,PL_N_FTS_COMCLK_GEN3=32'sb011111111,PL_N_FTS_GEN1=32'sb011111111,PL_N_FTS_GEN2=32'sb011111111,PL_N_FTS_GEN3=32'sb011111111,PM_ASPML1_ENTRY_DELAY=20'b0,PM_L1_REENTRY_DELAY=32'b0,PM_PME_SERVICE_TIMEOUT_DELAY=20'b011000011010000000)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 3 	 PCIE Link Speed: 3
[                   0] : System Reset Is Asserted...
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33472
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8949.082 ; gain = 0.000 ; free physical = 45057 ; free virtual = 46759
xsim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 8949.082 ; gain = 0.000 ; free physical = 45057 ; free virtual = 46759
INFO: [USF-XSim-96] XSim completed. Design snapshot 'board_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:14:01 ; elapsed = 00:07:34 . Memory (MB): peak = 8949.082 ; gain = 0.000 ; free physical = 45056 ; free virtual = 46759
run all
[             4995000] : System Reset Is De-asserted...
[            95583629] : Transaction Reset Is De-asserted...
[            95587529] : Writing Cfg Addr [0x00000001]
[            95623529] : Reading Cfg Addr [0x00000032]
[            95651529] : Writing Cfg Addr [0x00000032]
[           133179504] : Transaction Link Is Up...
[           133187504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           133675504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           135187504] :    Check Max Link Speed = 8.0GT/s - PASSED
[           135187504] :    Check Negotiated Link Width = 8 - PASSED
[           135195504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           135683504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           137195504] :    Check Device/Vendor ID - PASSED
[           137203504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           137695504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           139203504] :    Check CMPS ID - PASSED
[           139203504] :    SYSTEM CHECK PASSED
[           139203504] : Inspecting Core Configuration Space...
[           139211504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           139619504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           139699504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           140107504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           141627504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           142035504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           142123504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           142523504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           144043504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           144451504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           144535504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           144943529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           146459504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           146867504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           146951529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           147355529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           148875504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           149283504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           149371529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           149771529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           151291504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           151699504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           151783529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           152183529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           153707504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           154115504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           154199529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           154607529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           156115504] PCI EXPRESS BAR MEMORY/IO MAPPING PROCESS BEGUN...
	BAR 0: VALUE = 00000000 RANGE = fff00000 TYPE =  MEM32 MAPPED
	BAR 1: VALUE = 00100000 RANGE = ffff0000 TYPE =  MEM32 MAPPED
	BAR 2: VALUE = 00000000 RANGE = 00000000 TYPE =      DISABLED
	BAR 3: VALUE = 00000000 RANGE = 00000000 TYPE =      DISABLED
	BAR 4: VALUE = 00000000 RANGE = 00000000 TYPE =      DISABLED
	BAR 5: VALUE = 00000000 RANGE = 00000000 TYPE =      DISABLED
	EROM : VALUE = 00000000 RANGE = 00000000 TYPE =      DISABLED
[           156115504] : Setting Core Configuration Space...
[           156123504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           156531504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           156611529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           156939529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           157023529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           157347529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           157435529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           157755529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           157839529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           158163529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           158251529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           158571529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           158655529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           158979529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           159063529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           159387529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           159467529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           159879529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           163395529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           163963504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           165435529] : Data read 00000000 from Address 0x0000
 XDMA BAR : BAR           0 is NOT XDMA BAR

[           165443529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           166055504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           167483529] : Data read 1fc00006 from Address 0x0000
 XDMA BAR found : BAR           1 is XDMA BAR

[           167491529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           168103504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           169523529] : Data read 1fc00006 from Address 0000
*** Running XDMA AXI-MM test {dma_test0}......
 *** XDMA H2C *** 

 **** read Address at BAR0  = 00000000

 **** read Address at BAR1  = 00100000

 **** TASK DATA H2C ***

 **** Initilize Descriptor data ***

 **** Descriptor data *** data = 13, addr=         256

 **** Descriptor data *** data = 00, addr=         257

 **** Descriptor data *** data = 4b, addr=         258

 **** Descriptor data *** data = ad, addr=         259

 **** Descriptor data *** data = 80, addr=         260

 **** Descriptor data *** data = 00, addr=         261

 **** Descriptor data *** data = 00, addr=         262

 **** Descriptor data *** data = 00, addr=         263

 **** Descriptor data *** data = 00, addr=         264

 **** Descriptor data *** data = 04, addr=         265

 **** Descriptor data *** data = 00, addr=         266

 **** Descriptor data *** data = 00, addr=         267

 **** Descriptor data *** data = 00, addr=         268

 **** Descriptor data *** data = 00, addr=         269

 **** Descriptor data *** data = 00, addr=         270

 **** Descriptor data *** data = 00, addr=         271

 **** Descriptor data *** data = 00, addr=         272

 **** Descriptor data *** data = 00, addr=         273

 **** Descriptor data *** data = 00, addr=         274

 **** Descriptor data *** data = 00, addr=         275

 **** Descriptor data *** data = 00, addr=         276

 **** Descriptor data *** data = 00, addr=         277

 **** Descriptor data *** data = 00, addr=         278

 **** Descriptor data *** data = 00, addr=         279

 **** Descriptor data *** data = 00, addr=         280

 **** Descriptor data *** data = 00, addr=         281

 **** Descriptor data *** data = 00, addr=         282

 **** Descriptor data *** data = 00, addr=         283

 **** Descriptor data *** data = 00, addr=         284

 **** Descriptor data *** data = 00, addr=         285

 **** Descriptor data *** data = 00, addr=         286

 **** Descriptor data *** data = 00, addr=         287

[           169531529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           170139529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           171563504] : Data read 1fc00006 from Address 0000
[           171563504] : Sending Data write task at address 00004080 with data 00000100
[           171571504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           171971504] : Done register write!!
 **** Start DMA H2C transfer ***

[           171971504] : Sending Data write task at address 00000004 with data 00fffe7f
------Compare H2C Data--------

Enters into compare read data task at 1.71972e+08ns

payload bytes=00000080, data_beat_count =          4

[           171979504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           172379504] : Done register write!!
[           172623529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
req_compl_wd = 1, cq_be = 15, lower_addr = 100, cq_data = 040
 ***** TSK_TX_COMPLETION_DATA ****** addr =  256., byte_count =  32, len =    8, comp_status = 0

length =    3 

[           172635529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           172635529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           173287504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
req_compl_wd = 1, cq_be = 15, lower_addr = 400, cq_data = 100
 ***** TSK_TX_COMPLETION_DATA ****** addr = 1024., byte_count = 128, len =   32, comp_status = 0

length =   27 

length =   19 

length =   11 

[           173307504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
length =    3 

--- H2C data at XDMA = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100 ---

--- H2C data at XDMA = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120 ---

--- H2C data at XDMA = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140 ---

--- H2C data at XDMA = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160 ---

-- Data Stored in TB for H2C Transfer = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100--

-- Data Stored in TB for H2C Transfer = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120--

-- Data Stored in TB for H2C Transfer = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140--

-- Data Stored in TB for H2C Transfer = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160--

*** H2C Transfer Data MATCHES ***

[           173727188] : XDMA H2C Test Completed Successfully
[           173731504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           174343504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           175763529] : Data read 00000006 from Address 0040
**** H2C status = 00000006

[           175771529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           176379504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           177803529] : Data read 00000001 from Address 0048
**** H2C Decsriptor Count = 00000001

[           177811529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           178419504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           179843529] : Data read 00000006 from Address 0040
H2C DMA_STATUS  = 00000006

bit2 : Descriptor completed; bit1: Descriptor end; bit0: DMA Stopped

 *** XDMA C2H *** 

 **** TASK DATA C2H ***

 **** Initilize Descriptor data ***

 **** Descriptor data *** data = 13, addr=         768

 **** Descriptor data *** data = 00, addr=         769

 **** Descriptor data *** data = 4b, addr=         770

 **** Descriptor data *** data = ad, addr=         771

 **** Descriptor data *** data = 80, addr=         772

 **** Descriptor data *** data = 00, addr=         773

 **** Descriptor data *** data = 00, addr=         774

 **** Descriptor data *** data = 00, addr=         775

 **** Descriptor data *** data = 00, addr=         776

 **** Descriptor data *** data = 00, addr=         777

 **** Descriptor data *** data = 00, addr=         778

 **** Descriptor data *** data = 00, addr=         779

 **** Descriptor data *** data = 00, addr=         780

 **** Descriptor data *** data = 00, addr=         781

 **** Descriptor data *** data = 00, addr=         782

 **** Descriptor data *** data = 00, addr=         783

 **** Descriptor data *** data = 00, addr=         784

 **** Descriptor data *** data = 08, addr=         785

 **** Descriptor data *** data = 00, addr=         786

 **** Descriptor data *** data = 00, addr=         787

 **** Descriptor data *** data = 00, addr=         788

 **** Descriptor data *** data = 00, addr=         789

 **** Descriptor data *** data = 00, addr=         790

 **** Descriptor data *** data = 00, addr=         791

 **** Descriptor data *** data = 00, addr=         792

 **** Descriptor data *** data = 00, addr=         793

 **** Descriptor data *** data = 00, addr=         794

 **** Descriptor data *** data = 00, addr=         795

 **** Descriptor data *** data = 00, addr=         796

 **** Descriptor data *** data = 00, addr=         797

 **** Descriptor data *** data = 00, addr=         798

 **** Descriptor data *** data = 00, addr=         799

[           179844721] : Sending Data write task at address 00005080 with data 00000300
[           179851529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           180251529] : Done register write!!
 **** Start DMA C2H transfer ***

[           180251529] : Sending Data write task at address 00001004 with data 00fffe7f
------Compare C2H Data--------

payload_bytes = 00000080, data_beat_count = 00000004

[           180259529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           180659529] : Done register write!!
[           180907504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
req_compl_wd = 1, cq_be = 15, lower_addr = 300, cq_data = 0c0
 ***** TSK_TX_COMPLETION_DATA ****** addr =  768., byte_count =  32, len =    8, comp_status = 0

length =    3 

[           180919504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           180919504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
-- C2H data at RP = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100--

-- C2H data at RP = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120--

-- C2H data at RP = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140--

-- C2H data at RP = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160--

-- Data Stored in TB = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100--

-- Data Stored in TB = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120--

-- Data Stored in TB = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140--

-- Data Stored in TB = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160--

*** C2H Transfer Data MATCHES ***

[           181693504] : XDMA C2H Test Completed Successfully
[           181695504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           181699504] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           182311529] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           183731504] : Data read 00000006 from Address 1040
**** C2H status = 00000006

[           183739529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           184351504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           185771529] : Data read 00000001 from Address 1048
**** C2H Decsriptor Count = 00000001

[           185779529] : TSK_PARSE_FRAME on Transmit

 frame_store_tx = 0x4a
[           186387504] : TSK_PARSE_FRAME on Receive

 frame_store_tx = 0x4a
[           187811529] : Data read 00000006 from Address 1040
C2H DMA_STATUS  = 00000006

bit2 : Descriptor completed; bit1: Descriptor end; bit0: DMA Stopped

$finish called at time : 187812629 ps : File "../../../../imports/sample_tests.vh" Line 265
run: Time (s): cpu = 00:04:40 ; elapsed = 01:50:31 . Memory (MB): peak = 8949.082 ; gain = 0.000 ; free physical = 44821 ; free virtual = 46524
writing pins
WARNING: [IP_Flow 19-465] param 'pf1_expansion_rom_enabled' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'pf1_expansion_rom_size' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'pf1_expansion_rom_scale' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'pf0_expansion_rom_enabled' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'pf0_expansion_rom_size' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'pf0_expansion_rom_scale' already exists. Ignoring.
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ECC_EN is not allowed in procedure update_gui_for_PARAM_VALUE.parity_settings
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.ECC_EN is not allowed in procedure update_gui_for_PARAM_VALUE.parity_settings
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
writing pins
WARNING: [IP_Flow 19-465] param 'pf1_expansion_rom_enabled' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'pf1_expansion_rom_size' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'pf1_expansion_rom_scale' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'pf0_expansion_rom_enabled' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'pf0_expansion_rom_size' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'pf0_expansion_rom_scale' already exists. Ignoring.
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ECC_EN is not allowed in procedure update_gui_for_PARAM_VALUE.parity_settings
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.ECC_EN is not allowed in procedure update_gui_for_PARAM_VALUE.parity_settings
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
writing pins
WARNING: [IP_Flow 19-465] param 'pf1_expansion_rom_enabled' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'pf1_expansion_rom_size' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'pf1_expansion_rom_scale' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'pf0_expansion_rom_enabled' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'pf0_expansion_rom_size' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'pf0_expansion_rom_scale' already exists. Ignoring.
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ECC_EN is not allowed in procedure update_gui_for_PARAM_VALUE.parity_settings
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.ECC_EN is not allowed in procedure update_gui_for_PARAM_VALUE.parity_settings
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] xdma_1:  Val_hex_64:FFFFF000
