{"vcs1":{"timestamp_begin":1741699796.554310492, "rt":6.36, "ut":6.03, "st":0.26}}
{"vcselab":{"timestamp_begin":1741699802.996571272, "rt":0.29, "ut":0.16, "st":0.12}}
{"link":{"timestamp_begin":1741699803.345131348, "rt":0.29, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741699796.238920998}
{"VCS_COMP_START_TIME": 1741699796.238920998}
{"VCS_COMP_END_TIME": 1741699803.704787449}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379072}}
{"vcselab": {"peak_mem": 174728}}
