library ieee;
use ieee.std_logic_1164.all;
-- use work.Common_Ports.all;

entity NBit_Sniffing is

    generic (
        N: positive := 8  -- Number of input and output channels
    );

    port (
        i_Nbit: in std_logic_vector(N-1 downto 0);
        o_Nbit: out std_logic_vector(N-1 downto 0);
        clk: in std_logic;
        o_status: out std_logic
    );

end NBit_Sniffing;

architecture behav of NBit_Sniffing is
begin
    process(clk)
        begin
        if rising_edge(clk) then
            o_Nbit <= i_Nbit;
            o_status <= '1';
        end if;
    end process;
end behav;
