{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653436992012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653436992023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 24 19:03:11 2022 " "Processing started: Tue May 24 19:03:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653436992023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653436992023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ElMicro -c ElMicro " "Command: quartus_map --read_settings_files=on --write_settings_files=off ElMicro -c ElMicro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653436992023 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653436992577 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653436992577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/miqrov11/ram/ram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/danielc/desktop/miqrov11/ram/ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM/RAM.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/RAM/RAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437001263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437001263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/miqrov11/ram/r1_inst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/danielc/desktop/miqrov11/ram/r1_inst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437001660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/miqrov11/ram/r1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/danielc/desktop/miqrov11/ram/r1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r1-SYN " "Found design unit 1: r1-SYN" {  } { { "../RAM/R1.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/RAM/R1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437001665 ""} { "Info" "ISGN_ENTITY_NAME" "1 R1 " "Found entity 1: R1" {  } { { "../RAM/R1.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/RAM/R1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437001665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437001665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/miqrov11/alu_1/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/danielc/desktop/miqrov11/alu_1/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-A " "Found design unit 1: ALU-A" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437001670 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437001670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437001670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "universalshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file universalshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UniversalShiftRegister-Behavioral " "Found design unit 1: UniversalShiftRegister-Behavioral" {  } { { "UniversalShiftRegister.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/UniversalShiftRegister.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437001675 ""} { "Info" "ISGN_ENTITY_NAME" "1 UniversalShiftRegister " "Found entity 1: UniversalShiftRegister" {  } { { "UniversalShiftRegister.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/UniversalShiftRegister.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437001675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437001675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elmicro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file elmicro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ElMicro " "Found entity 1: ElMicro" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437001680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437001680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux16to1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file busmux16to1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 busmux16to1 " "Found entity 1: busmux16to1" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437001685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437001685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r2-SYN " "Found design unit 1: r2-SYN" {  } { { "R2.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/R2.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437001690 ""} { "Info" "ISGN_ENTITY_NAME" "1 R2 " "Found entity 1: R2" {  } { { "R2.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/R2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437001690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437001690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rp-SYN " "Found design unit 1: rp-SYN" {  } { { "RP.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/RP.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437001695 ""} { "Info" "ISGN_ENTITY_NAME" "1 RP " "Found entity 1: RP" {  } { { "RP.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/RP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437001695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437001695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec-Behavioral " "Found design unit 1: Dec-Behavioral" {  } { { "Dec.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/Dec.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437001700 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dec " "Found entity 1: Dec" {  } { { "Dec.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/Dec.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437001700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437001700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_programa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_programa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_programa-rtl " "Found design unit 1: mem_programa-rtl" {  } { { "mem_programa.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/mem_programa.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437001706 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_programa " "Found entity 1: mem_programa" {  } { { "mem_programa.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/mem_programa.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437001706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437001706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UControl-archUControl " "Found design unit 1: UControl-archUControl" {  } { { "UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/UControl.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437001712 ""} { "Info" "ISGN_ENTITY_NAME" "1 UControl " "Found entity 1: UControl" {  } { { "UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/UControl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437001712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437001712 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ElMicro " "Elaborating entity \"ElMicro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653437002169 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data10\[7..0\] data1 " "Bus \"data10\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653437002171 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data11\[7..0\] data1 " "Bus \"data11\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653437002171 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data12\[7..0\] data1 " "Bus \"data12\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653437002171 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data13\[7..0\] data1 " "Bus \"data13\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653437002171 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data14\[7..0\] data1 " "Bus \"data14\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653437002171 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data15\[7..0\] data1 " "Bus \"data15\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } { 8 256 544 344 "inst12" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653437002171 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data1 " "Converted elements in bus name \"data1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data1\[7..0\] data17..0 " "Converted element name(s) from \"data1\[7..0\]\" to \"data17..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 344 "inst12" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437002171 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 344 "inst12" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653437002171 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data10 " "Converted elements in bus name \"data10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data10\[7..0\] data107..0 " "Converted element name(s) from \"data10\[7..0\]\" to \"data107..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 344 "inst12" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437002171 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 344 "inst12" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653437002171 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data11 " "Converted elements in bus name \"data11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data11\[7..0\] data117..0 " "Converted element name(s) from \"data11\[7..0\]\" to \"data117..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 344 "inst12" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437002171 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 344 "inst12" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653437002171 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data12 " "Converted elements in bus name \"data12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data12\[7..0\] data127..0 " "Converted element name(s) from \"data12\[7..0\]\" to \"data127..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 344 "inst12" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437002171 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 344 "inst12" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653437002171 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data13 " "Converted elements in bus name \"data13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data13\[7..0\] data137..0 " "Converted element name(s) from \"data13\[7..0\]\" to \"data137..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 344 "inst12" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437002171 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 344 "inst12" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653437002171 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data14 " "Converted elements in bus name \"data14\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data14\[7..0\] data147..0 " "Converted element name(s) from \"data14\[7..0\]\" to \"data147..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 344 "inst12" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437002172 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 344 "inst12" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653437002172 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data15 " "Converted elements in bus name \"data15\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data15\[7..0\] data157..0 " "Converted element name(s) from \"data15\[7..0\]\" to \"data157..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 344 "inst12" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437002172 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 344 "inst12" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653437002172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_programa mem_programa:inst25 " "Elaborating entity \"mem_programa\" for hierarchy \"mem_programa:inst25\"" {  } { { "ElMicro.bdf" "inst25" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 984 56 264 1064 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653437002175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UniversalShiftRegister UniversalShiftRegister:inst8 " "Elaborating entity \"UniversalShiftRegister\" for hierarchy \"UniversalShiftRegister:inst8\"" {  } { { "ElMicro.bdf" "inst8" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 168 1600 1776 312 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653437002180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec Dec:inst21 " "Elaborating entity \"Dec\" for hierarchy \"Dec:inst21\"" {  } { { "ElMicro.bdf" "inst21" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 984 2496 2680 1064 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653437002184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmux16to1 busmux16to1:inst12 " "Elaborating entity \"busmux16to1\" for hierarchy \"busmux16to1:inst12\"" {  } { { "ElMicro.bdf" "inst12" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 344 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653437002188 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "sel " "Group name \"sel\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 28 7 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 128 416 344 "inst12" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653437002189 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 30 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 128 416 344 "inst12" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653437002189 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 32 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 128 416 344 "inst12" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653437002189 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 34 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 128 416 344 "inst12" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653437002189 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 36 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 128 416 344 "inst12" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653437002190 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 38 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 128 416 344 "inst12" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653437002190 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 40 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 128 416 344 "inst12" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653437002190 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 42 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 128 416 344 "inst12" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653437002190 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 44 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 128 416 344 "inst12" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653437002190 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 46 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 128 416 344 "inst12" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653437002190 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 48 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 128 416 344 "inst12" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653437002190 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 50 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 128 416 344 "inst12" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653437002190 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 52 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 128 416 344 "inst12" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653437002190 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 54 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 128 416 344 "inst12" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653437002190 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 56 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 128 416 344 "inst12" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653437002190 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 58 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 128 416 344 "inst12" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653437002190 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 8 128 416 344 "inst12" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653437002190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst15 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst15\"" {  } { { "ElMicro.bdf" "inst15" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { -344 688 800 -256 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653437002223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst15 " "Elaborated megafunction instantiation \"BUSMUX:inst15\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { -344 688 800 -256 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653437002224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst15 " "Instantiated megafunction \"BUSMUX:inst15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437002224 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { -344 688 800 -256 "inst15" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653437002224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst15\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst15\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "d:/quartus/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653437007322 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst15\|lpm_mux:\$00000 BUSMUX:inst15 " "Elaborated megafunction instantiation \"BUSMUX:inst15\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst15\"" {  } { { "busmux.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { -344 688 800 -256 "inst15" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653437007324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_46c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_46c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_46c " "Found entity 1: mux_46c" {  } { { "db/mux_46c.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/db/mux_46c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437007618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437007618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_46c BUSMUX:inst15\|lpm_mux:\$00000\|mux_46c:auto_generated " "Elaborating entity \"mux_46c\" for hierarchy \"BUSMUX:inst15\|lpm_mux:\$00000\|mux_46c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653437007623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst24 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst24\"" {  } { { "ElMicro.bdf" "inst24" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 376 808 952 584 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653437007710 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Greater ALU.vhd(63) " "VHDL Process Statement warning at ALU.vhd(63): signal \"Greater\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653437007713 "|ElMicro|ALU:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Less ALU.vhd(64) " "VHDL Process Statement warning at ALU.vhd(64): signal \"Less\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653437007713 "|ElMicro|ALU:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Equal ALU.vhd(65) " "VHDL Process Statement warning at ALU.vhd(65): signal \"Equal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653437007713 "|ElMicro|ALU:inst24"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Result ALU.vhd(46) " "VHDL Process Statement warning at ALU.vhd(46): inferring latch(es) for signal or variable \"ALU_Result\", which holds its previous value in one or more paths through the process" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653437007714 "|ElMicro|ALU:inst24"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G ALU.vhd(46) " "VHDL Process Statement warning at ALU.vhd(46): inferring latch(es) for signal or variable \"G\", which holds its previous value in one or more paths through the process" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653437007714 "|ElMicro|ALU:inst24"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L ALU.vhd(46) " "VHDL Process Statement warning at ALU.vhd(46): inferring latch(es) for signal or variable \"L\", which holds its previous value in one or more paths through the process" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653437007714 "|ElMicro|ALU:inst24"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E ALU.vhd(46) " "VHDL Process Statement warning at ALU.vhd(46): inferring latch(es) for signal or variable \"E\", which holds its previous value in one or more paths through the process" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653437007714 "|ElMicro|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E ALU.vhd(46) " "Inferred latch for \"E\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437007715 "|ElMicro|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L ALU.vhd(46) " "Inferred latch for \"L\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437007715 "|ElMicro|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G ALU.vhd(46) " "Inferred latch for \"G\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437007715 "|ElMicro|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[0\] ALU.vhd(46) " "Inferred latch for \"ALU_Result\[0\]\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437007715 "|ElMicro|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[1\] ALU.vhd(46) " "Inferred latch for \"ALU_Result\[1\]\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437007715 "|ElMicro|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[2\] ALU.vhd(46) " "Inferred latch for \"ALU_Result\[2\]\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437007715 "|ElMicro|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[3\] ALU.vhd(46) " "Inferred latch for \"ALU_Result\[3\]\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437007715 "|ElMicro|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[4\] ALU.vhd(46) " "Inferred latch for \"ALU_Result\[4\]\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437007715 "|ElMicro|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[5\] ALU.vhd(46) " "Inferred latch for \"ALU_Result\[5\]\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437007715 "|ElMicro|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[6\] ALU.vhd(46) " "Inferred latch for \"ALU_Result\[6\]\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437007715 "|ElMicro|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[7\] ALU.vhd(46) " "Inferred latch for \"ALU_Result\[7\]\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437007716 "|ElMicro|ALU:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RP RP:inst " "Elaborating entity \"RP\" for hierarchy \"RP:inst\"" {  } { { "ElMicro.bdf" "inst" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 984 1704 1920 1112 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653437007743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RP:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RP:inst\|altsyncram:altsyncram_component\"" {  } { { "RP.vhd" "altsyncram_component" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/RP.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653437010224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RP:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RP:inst\|altsyncram:altsyncram_component\"" {  } { { "RP.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/RP.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653437010255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RP:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"RP:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653437010255 ""}  } { { "RP.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/RP.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653437010255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jo3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jo3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jo3 " "Found entity 1: altsyncram_1jo3" {  } { { "db/altsyncram_1jo3.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/db/altsyncram_1jo3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653437010468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437010468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1jo3 RP:inst\|altsyncram:altsyncram_component\|altsyncram_1jo3:auto_generated " "Elaborating entity \"altsyncram_1jo3\" for hierarchy \"RP:inst\|altsyncram:altsyncram_component\|altsyncram_1jo3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653437010471 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "mem_programa:inst25\|ROM " "RAM logic \"mem_programa:inst25\|ROM\" is uninferred because MIF is not supported for the selected family" {  } { { "mem_programa.vhd" "ROM" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/mem_programa.vhd" 93 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1653437010808 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1653437010808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst24\|ALU_Result\[7\] " "Latch ALU:inst24\|ALU_Result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AluSel\[3\] " "Ports D and ENA on the latch are fed by the same signal AluSel\[3\]" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 344 688 864 360 "AluSel\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653437011764 ""}  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653437011764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst24\|ALU_Result\[6\] " "Latch ALU:inst24\|ALU_Result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AluSel\[2\] " "Ports D and ENA on the latch are fed by the same signal AluSel\[2\]" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 344 688 864 360 "AluSel\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653437011764 ""}  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653437011764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst24\|ALU_Result\[5\] " "Latch ALU:inst24\|ALU_Result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AluSel\[3\] " "Ports D and ENA on the latch are fed by the same signal AluSel\[3\]" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 344 688 864 360 "AluSel\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653437011764 ""}  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653437011764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst24\|ALU_Result\[4\] " "Latch ALU:inst24\|ALU_Result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AluSel\[2\] " "Ports D and ENA on the latch are fed by the same signal AluSel\[2\]" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 344 688 864 360 "AluSel\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653437011764 ""}  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653437011764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst24\|ALU_Result\[3\] " "Latch ALU:inst24\|ALU_Result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AluSel\[3\] " "Ports D and ENA on the latch are fed by the same signal AluSel\[3\]" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 344 688 864 360 "AluSel\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653437011764 ""}  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653437011764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst24\|ALU_Result\[2\] " "Latch ALU:inst24\|ALU_Result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AluSel\[2\] " "Ports D and ENA on the latch are fed by the same signal AluSel\[2\]" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 344 688 864 360 "AluSel\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653437011764 ""}  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653437011764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst24\|ALU_Result\[1\] " "Latch ALU:inst24\|ALU_Result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AluSel\[3\] " "Ports D and ENA on the latch are fed by the same signal AluSel\[3\]" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 344 688 864 360 "AluSel\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653437011764 ""}  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653437011764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst24\|ALU_Result\[0\] " "Latch ALU:inst24\|ALU_Result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AluSel\[2\] " "Ports D and ENA on the latch are fed by the same signal AluSel\[2\]" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 344 688 864 360 "AluSel\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653437011764 ""}  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653437011764 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[7\] GND " "Pin \"dataOut\[7\]\" is stuck at GND" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 1008 296 472 1024 "dataOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653437011928 "|ElMicro|dataOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[4\] GND " "Pin \"dataOut\[4\]\" is stuck at GND" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 1008 296 472 1024 "dataOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653437011928 "|ElMicro|dataOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[3\] GND " "Pin \"dataOut\[3\]\" is stuck at GND" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 1008 296 472 1024 "dataOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653437011928 "|ElMicro|dataOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[2\] GND " "Pin \"dataOut\[2\]\" is stuck at GND" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 1008 296 472 1024 "dataOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653437011928 "|ElMicro|dataOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[1\] GND " "Pin \"dataOut\[1\]\" is stuck at GND" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 1008 296 472 1024 "dataOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653437011928 "|ElMicro|dataOut[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653437011928 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653437012003 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653437013152 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653437013152 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1000 " "Implemented 1000 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653437013240 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653437013240 ""} { "Info" "ICUT_CUT_TM_LCELLS" "934 " "Implemented 934 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653437013240 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1653437013240 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653437013240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653437013256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 24 19:03:33 2022 " "Processing ended: Tue May 24 19:03:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653437013256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653437013256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653437013256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653437013256 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1653437014654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653437014664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 24 19:03:34 2022 " "Processing started: Tue May 24 19:03:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653437014664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1653437014664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ElMicro -c ElMicro " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ElMicro -c ElMicro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1653437014664 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1653437014815 ""}
{ "Info" "0" "" "Project  = ElMicro" {  } {  } 0 0 "Project  = ElMicro" 0 0 "Fitter" 0 0 1653437014816 ""}
{ "Info" "0" "" "Revision = ElMicro" {  } {  } 0 0 "Revision = ElMicro" 0 0 "Fitter" 0 0 1653437014816 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1653437014913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1653437014913 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ElMicro 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"ElMicro\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653437014926 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653437014966 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653437014966 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653437015169 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1653437015176 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653437015312 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653437015312 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653437015312 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653437015312 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653437015312 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653437015312 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653437015312 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653437015312 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653437015312 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653437015312 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653437015312 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1653437015312 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/" { { 0 { 0 ""} 0 1713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653437015316 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/" { { 0 { 0 ""} 0 1715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653437015316 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/" { { 0 { 0 ""} 0 1717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653437015316 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/" { { 0 { 0 ""} 0 1719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653437015316 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/" { { 0 { 0 ""} 0 1721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653437015316 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/" { { 0 { 0 ""} 0 1723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653437015316 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/" { { 0 { 0 ""} 0 1725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653437015316 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/" { { 0 { 0 ""} 0 1727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653437015316 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1653437015316 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1653437015317 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1653437015317 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1653437015317 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1653437015317 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1653437015318 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1653437015375 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "58 58 " "No exact pin location assignment(s) for 58 pins of 58 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1653437015628 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1653437016054 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ElMicro.sdc " "Synopsys Design Constraints File file not found: 'ElMicro.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1653437016054 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653437016055 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|result\[0\]~231\|combout " "Node \"inst12\|result\[0\]~231\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016058 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[0\]~224\|dataa " "Node \"inst12\|result\[0\]~224\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016058 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[0\]~224\|combout " "Node \"inst12\|result\[0\]~224\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016058 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[0\]~225\|datad " "Node \"inst12\|result\[0\]~225\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016058 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[0\]~225\|combout " "Node \"inst12\|result\[0\]~225\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016058 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[0\]~231\|dataa " "Node \"inst12\|result\[0\]~231\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016058 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1653437016058 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|result\[1\]~221\|combout " "Node \"inst12\|result\[1\]~221\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016058 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[1\]~217\|dataa " "Node \"inst12\|result\[1\]~217\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016058 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[1\]~217\|combout " "Node \"inst12\|result\[1\]~217\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016058 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[1\]~218\|datad " "Node \"inst12\|result\[1\]~218\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016058 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[1\]~218\|combout " "Node \"inst12\|result\[1\]~218\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016058 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[1\]~220\|dataa " "Node \"inst12\|result\[1\]~220\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016058 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[1\]~220\|combout " "Node \"inst12\|result\[1\]~220\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016058 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[1\]~221\|datad " "Node \"inst12\|result\[1\]~221\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016058 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1653437016058 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|result\[2\]~211\|combout " "Node \"inst12\|result\[2\]~211\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[2\]~204\|dataa " "Node \"inst12\|result\[2\]~204\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[2\]~204\|combout " "Node \"inst12\|result\[2\]~204\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[2\]~205\|datad " "Node \"inst12\|result\[2\]~205\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[2\]~205\|combout " "Node \"inst12\|result\[2\]~205\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[2\]~211\|dataa " "Node \"inst12\|result\[2\]~211\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1653437016059 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|result\[3\]~201\|combout " "Node \"inst12\|result\[3\]~201\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[3\]~194\|dataa " "Node \"inst12\|result\[3\]~194\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[3\]~194\|combout " "Node \"inst12\|result\[3\]~194\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[3\]~195\|datad " "Node \"inst12\|result\[3\]~195\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[3\]~195\|combout " "Node \"inst12\|result\[3\]~195\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[3\]~201\|dataa " "Node \"inst12\|result\[3\]~201\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1653437016059 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|result\[4\]~191\|combout " "Node \"inst12\|result\[4\]~191\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[4\]~184\|dataa " "Node \"inst12\|result\[4\]~184\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[4\]~184\|combout " "Node \"inst12\|result\[4\]~184\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[4\]~185\|datad " "Node \"inst12\|result\[4\]~185\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[4\]~185\|combout " "Node \"inst12\|result\[4\]~185\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[4\]~191\|dataa " "Node \"inst12\|result\[4\]~191\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1653437016059 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|result\[5\]~181\|combout " "Node \"inst12\|result\[5\]~181\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[5\]~174\|dataa " "Node \"inst12\|result\[5\]~174\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[5\]~174\|combout " "Node \"inst12\|result\[5\]~174\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[5\]~175\|datad " "Node \"inst12\|result\[5\]~175\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[5\]~175\|combout " "Node \"inst12\|result\[5\]~175\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[5\]~181\|dataa " "Node \"inst12\|result\[5\]~181\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1653437016059 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|result\[6\]~171\|combout " "Node \"inst12\|result\[6\]~171\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[6\]~164\|dataa " "Node \"inst12\|result\[6\]~164\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[6\]~164\|combout " "Node \"inst12\|result\[6\]~164\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[6\]~165\|datad " "Node \"inst12\|result\[6\]~165\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[6\]~165\|combout " "Node \"inst12\|result\[6\]~165\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[6\]~171\|dataa " "Node \"inst12\|result\[6\]~171\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016059 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1653437016059 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|result\[7\]~161\|combout " "Node \"inst12\|result\[7\]~161\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016060 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[7\]~154\|dataa " "Node \"inst12\|result\[7\]~154\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016060 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[7\]~154\|combout " "Node \"inst12\|result\[7\]~154\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016060 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[7\]~155\|datad " "Node \"inst12\|result\[7\]~155\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016060 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[7\]~155\|combout " "Node \"inst12\|result\[7\]~155\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016060 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[7\]~161\|dataa " "Node \"inst12\|result\[7\]~161\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437016060 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1653437016060 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst24\|Mux17~0  from: dataa  to: combout " "Cell: inst24\|Mux17~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653437016061 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1653437016061 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1653437016064 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1653437016065 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1653437016065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653437016136 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 600 72 248 616 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/" { { 0 { 0 ""} 0 1666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653437016136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst24\|Mux17~0  " "Automatically promoted node ALU:inst24\|Mux17~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653437016136 ""}  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ALU_1/ALU.vhd" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/" { { 0 { 0 ""} 0 1425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653437016136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLR~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node CLR~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653437016136 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/ElMicro.bdf" { { 624 72 248 640 "CLR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/" { { 0 { 0 ""} 0 1676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653437016136 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653437016527 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653437016527 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653437016527 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653437016528 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653437016529 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1653437016530 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1653437016530 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653437016531 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653437016564 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1653437016565 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653437016565 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "56 unused 2.5V 40 16 0 " "Number of I/O pins in group: 56 (unused VREF, 2.5V VCCIO, 40 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1653437016568 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1653437016568 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1653437016568 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653437016569 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653437016569 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 34 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653437016569 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653437016569 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653437016569 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653437016569 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653437016569 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653437016569 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653437016569 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1653437016569 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1653437016569 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653437016674 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1653437016678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653437017945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653437018187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653437018212 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653437024194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653437024194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653437024683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X22_Y33 X32_Y43 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y33 to location X32_Y43" {  } { { "loc" "" { Generic "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y33 to location X32_Y43"} { { 12 { 0 ""} 22 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1653437026285 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653437026285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1653437027728 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653437027728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653437027731 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.73 " "Total time spent on timing analysis during the Fitter is 0.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1653437027903 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653437027914 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653437028444 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653437028444 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653437029152 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653437030086 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/output_files/ElMicro.fit.smsg " "Generated suppressed messages file C:/Users/DanielC/Desktop/MiQroV11/ElMicro/output_files/ElMicro.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653437030424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 64 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5787 " "Peak virtual memory: 5787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653437030923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 24 19:03:50 2022 " "Processing ended: Tue May 24 19:03:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653437030923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653437030923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653437030923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653437030923 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1653437032068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653437032079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 24 19:03:51 2022 " "Processing started: Tue May 24 19:03:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653437032079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1653437032079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ElMicro -c ElMicro " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ElMicro -c ElMicro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1653437032079 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1653437032453 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1653437034122 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1653437034240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653437035074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 24 19:03:55 2022 " "Processing ended: Tue May 24 19:03:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653437035074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653437035074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653437035074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1653437035074 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1653437035961 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1653437036682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653437036693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 24 19:03:56 2022 " "Processing started: Tue May 24 19:03:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653437036693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1653437036693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ElMicro -c ElMicro " "Command: quartus_sta ElMicro -c ElMicro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1653437036693 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1653437036860 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1653437037133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1653437037133 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653437037171 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653437037171 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1653437037401 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ElMicro.sdc " "Synopsys Design Constraints File file not found: 'ElMicro.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1653437037426 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1653437037426 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653437037427 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AluSel\[0\] AluSel\[0\] " "create_clock -period 1.000 -name AluSel\[0\] AluSel\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653437037427 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653437037427 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|result\[0\]~231\|combout " "Node \"inst12\|result\[0\]~231\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037430 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[0\]~224\|dataa " "Node \"inst12\|result\[0\]~224\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037430 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[0\]~224\|combout " "Node \"inst12\|result\[0\]~224\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037430 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[0\]~225\|datac " "Node \"inst12\|result\[0\]~225\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037430 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[0\]~225\|combout " "Node \"inst12\|result\[0\]~225\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037430 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[0\]~231\|dataa " "Node \"inst12\|result\[0\]~231\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037430 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1653437037430 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|result\[1\]~221\|combout " "Node \"inst12\|result\[1\]~221\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037430 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[1\]~217\|datac " "Node \"inst12\|result\[1\]~217\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037430 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[1\]~217\|combout " "Node \"inst12\|result\[1\]~217\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037430 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[1\]~218\|datab " "Node \"inst12\|result\[1\]~218\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037430 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[1\]~218\|combout " "Node \"inst12\|result\[1\]~218\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037430 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[1\]~220\|datac " "Node \"inst12\|result\[1\]~220\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037430 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[1\]~220\|combout " "Node \"inst12\|result\[1\]~220\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037430 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[1\]~221\|dataa " "Node \"inst12\|result\[1\]~221\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037430 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1653437037430 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|result\[2\]~211\|combout " "Node \"inst12\|result\[2\]~211\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[2\]~204\|datac " "Node \"inst12\|result\[2\]~204\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[2\]~204\|combout " "Node \"inst12\|result\[2\]~204\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[2\]~205\|dataa " "Node \"inst12\|result\[2\]~205\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[2\]~205\|combout " "Node \"inst12\|result\[2\]~205\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[2\]~211\|dataa " "Node \"inst12\|result\[2\]~211\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1653437037431 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|result\[3\]~201\|combout " "Node \"inst12\|result\[3\]~201\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[3\]~194\|datad " "Node \"inst12\|result\[3\]~194\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[3\]~194\|combout " "Node \"inst12\|result\[3\]~194\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[3\]~195\|datab " "Node \"inst12\|result\[3\]~195\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[3\]~195\|combout " "Node \"inst12\|result\[3\]~195\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[3\]~201\|dataa " "Node \"inst12\|result\[3\]~201\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1653437037431 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|result\[4\]~191\|combout " "Node \"inst12\|result\[4\]~191\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[4\]~184\|datac " "Node \"inst12\|result\[4\]~184\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[4\]~184\|combout " "Node \"inst12\|result\[4\]~184\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[4\]~185\|datab " "Node \"inst12\|result\[4\]~185\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[4\]~185\|combout " "Node \"inst12\|result\[4\]~185\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[4\]~191\|datab " "Node \"inst12\|result\[4\]~191\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1653437037431 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|result\[5\]~181\|combout " "Node \"inst12\|result\[5\]~181\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[5\]~174\|datac " "Node \"inst12\|result\[5\]~174\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[5\]~174\|combout " "Node \"inst12\|result\[5\]~174\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[5\]~175\|datac " "Node \"inst12\|result\[5\]~175\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[5\]~175\|combout " "Node \"inst12\|result\[5\]~175\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[5\]~181\|datab " "Node \"inst12\|result\[5\]~181\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1653437037431 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|result\[6\]~171\|combout " "Node \"inst12\|result\[6\]~171\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[6\]~164\|dataa " "Node \"inst12\|result\[6\]~164\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[6\]~164\|combout " "Node \"inst12\|result\[6\]~164\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[6\]~165\|dataa " "Node \"inst12\|result\[6\]~165\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[6\]~165\|combout " "Node \"inst12\|result\[6\]~165\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[6\]~171\|datab " "Node \"inst12\|result\[6\]~171\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037431 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1653437037431 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|result\[7\]~161\|combout " "Node \"inst12\|result\[7\]~161\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037432 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[7\]~154\|datad " "Node \"inst12\|result\[7\]~154\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037432 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[7\]~154\|combout " "Node \"inst12\|result\[7\]~154\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037432 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[7\]~155\|datad " "Node \"inst12\|result\[7\]~155\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037432 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[7\]~155\|combout " "Node \"inst12\|result\[7\]~155\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037432 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|result\[7\]~161\|dataa " "Node \"inst12\|result\[7\]~161\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653437037432 ""}  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1653437037432 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst24\|Mux17~0  from: datad  to: combout " "Cell: inst24\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653437037433 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1653437037433 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1653437037435 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653437037435 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1653437037435 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653437037444 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1653437037452 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653437037455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.698 " "Worst-case setup slack is -8.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437037457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437037457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.698            -967.669 CLK  " "   -8.698            -967.669 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437037457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.956             -38.243 AluSel\[0\]  " "   -4.956             -38.243 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437037457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653437037457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.288 " "Worst-case hold slack is 0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437037462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437037462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 CLK  " "    0.288               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437037462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.847               0.000 AluSel\[0\]  " "    0.847               0.000 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437037462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653437037462 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653437037465 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653437037467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437037468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437037468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -213.435 CLK  " "   -3.000            -213.435 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437037468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 AluSel\[0\]  " "   -3.000              -3.000 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437037468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653437037468 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653437037481 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653437037500 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653437038369 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst24\|Mux17~0  from: datad  to: combout " "Cell: inst24\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653437038480 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1653437038480 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653437038481 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653437038495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.047 " "Worst-case setup slack is -8.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437038497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437038497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.047            -891.281 CLK  " "   -8.047            -891.281 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437038497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.474             -34.265 AluSel\[0\]  " "   -4.474             -34.265 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437038497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653437038497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.292 " "Worst-case hold slack is 0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437038501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437038501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 CLK  " "    0.292               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437038501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.611               0.000 AluSel\[0\]  " "    0.611               0.000 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437038501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653437038501 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653437038504 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653437038508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437038510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437038510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -212.456 CLK  " "   -3.000            -212.456 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437038510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 AluSel\[0\]  " "   -3.000              -3.000 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437038510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653437038510 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653437038522 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst24\|Mux17~0  from: datad  to: combout " "Cell: inst24\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653437038687 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1653437038687 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653437038687 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653437038690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.142 " "Worst-case setup slack is -3.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437038692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437038692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.142            -340.055 CLK  " "   -3.142            -340.055 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437038692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.859             -13.496 AluSel\[0\]  " "   -1.859             -13.496 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437038692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653437038692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.119 " "Worst-case hold slack is 0.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437038696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437038696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 CLK  " "    0.119               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437038696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 AluSel\[0\]  " "    0.381               0.000 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437038696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653437038696 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653437038699 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653437038702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437038704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437038704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -150.588 CLK  " "   -3.000            -150.588 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437038704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 AluSel\[0\]  " "   -3.000              -3.000 AluSel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653437038704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653437038704 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653437039449 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653437039454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 64 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653437039494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 24 19:03:59 2022 " "Processing ended: Tue May 24 19:03:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653437039494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653437039494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653437039494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653437039494 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1653437040582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653437040592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 24 19:04:00 2022 " "Processing started: Tue May 24 19:04:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653437040592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1653437040592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ElMicro -c ElMicro " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ElMicro -c ElMicro" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1653437040592 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1653437041200 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1653437041246 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ElMicro.vho C:/Users/DanielC/Desktop/MiQroV11/ElMicro/simulation/modelsim/ simulation " "Generated file ElMicro.vho in folder \"C:/Users/DanielC/Desktop/MiQroV11/ElMicro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1653437041550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653437041593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 24 19:04:01 2022 " "Processing ended: Tue May 24 19:04:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653437041593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653437041593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653437041593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1653437041593 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 198 s " "Quartus Prime Full Compilation was successful. 0 errors, 198 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1653437042219 ""}
