# 0 "arch/arm64/boot/dts/qcom/sdm670-google-sargo.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/sdm670-google-sargo.dts"
# 9 "arch/arm64/boot/dts/qcom/sdm670-google-sargo.dts"
/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 12 "arch/arm64/boot/dts/qcom/sdm670-google-sargo.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 13 "arch/arm64/boot/dts/qcom/sdm670-google-sargo.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/qcom,pmic-gpio.h" 1
# 14 "arch/arm64/boot/dts/qcom/sdm670-google-sargo.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 15 "arch/arm64/boot/dts/qcom/sdm670-google-sargo.dts" 2
# 1 "arch/arm64/boot/dts/qcom/sdm670.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/sdm670.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-sdm845.h" 1
# 10 "arch/arm64/boot/dts/qcom/sdm670.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 11 "arch/arm64/boot/dts/qcom/sdm670.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/dma/qcom-gpi.h" 1
# 12 "arch/arm64/boot/dts/qcom/sdm670.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,sdm670-rpmh.h" 1
# 14 "arch/arm64/boot/dts/qcom/sdm670.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 15 "arch/arm64/boot/dts/qcom/sdm670.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy-qcom-qusb2.h" 1
# 16 "arch/arm64/boot/dts/qcom/sdm670.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 18 "arch/arm64/boot/dts/qcom/sdm670.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 aliases { };

 chosen { };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "qcom,kryo360";
   reg = <0x0 0x0>;
   enable-method = "psci";
   power-domains = <&CPU_PD0>;
   power-domain-names = "psci";
   next-level-cache = <&L2_0>;
   L2_0: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
    cache-level = <2>;
    cache-unified;
    L3_0: l3-cache {
     compatible = "cache";
     cache-level = <3>;
     cache-unified;
    };
   };
  };

  CPU1: cpu@100 {
   device_type = "cpu";
   compatible = "qcom,kryo360";
   reg = <0x0 0x100>;
   enable-method = "psci";
   power-domains = <&CPU_PD1>;
   power-domain-names = "psci";
   next-level-cache = <&L2_100>;
   L2_100: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU2: cpu@200 {
   device_type = "cpu";
   compatible = "qcom,kryo360";
   reg = <0x0 0x200>;
   enable-method = "psci";
   power-domains = <&CPU_PD2>;
   power-domain-names = "psci";
   next-level-cache = <&L2_200>;
   L2_200: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU3: cpu@300 {
   device_type = "cpu";
   compatible = "qcom,kryo360";
   reg = <0x0 0x300>;
   enable-method = "psci";
   power-domains = <&CPU_PD3>;
   power-domain-names = "psci";
   next-level-cache = <&L2_300>;
   L2_300: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU4: cpu@400 {
   device_type = "cpu";
   compatible = "qcom,kryo360";
   reg = <0x0 0x400>;
   enable-method = "psci";
   power-domains = <&CPU_PD4>;
   power-domain-names = "psci";
   next-level-cache = <&L2_400>;
   L2_400: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU5: cpu@500 {
   device_type = "cpu";
   compatible = "qcom,kryo360";
   reg = <0x0 0x500>;
   enable-method = "psci";
   power-domains = <&CPU_PD5>;
   power-domain-names = "psci";
   next-level-cache = <&L2_500>;
   L2_500: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU6: cpu@600 {
   device_type = "cpu";
   compatible = "qcom,kryo360";
   reg = <0x0 0x600>;
   enable-method = "psci";
   power-domains = <&CPU_PD6>;
   power-domain-names = "psci";
   next-level-cache = <&L2_600>;
   L2_600: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU7: cpu@700 {
   device_type = "cpu";
   compatible = "qcom,kryo360";
   reg = <0x0 0x700>;
   enable-method = "psci";
   power-domains = <&CPU_PD7>;
   power-domain-names = "psci";
   next-level-cache = <&L2_700>;
   L2_700: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };

    core4 {
     cpu = <&CPU4>;
    };

    core5 {
     cpu = <&CPU5>;
    };

    core6 {
     cpu = <&CPU6>;
    };

    core7 {
     cpu = <&CPU7>;
    };
   };
  };

  idle-states {
   entry-method = "psci";

   LITTLE_CPU_SLEEP_0: cpu-sleep-0-0 {
    compatible = "arm,idle-state";
    idle-state-name = "little-rail-power-collapse";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <702>;
    exit-latency-us = <915>;
    min-residency-us = <1617>;
    local-timer-stop;
   };

   BIG_CPU_SLEEP_0: cpu-sleep-1-0 {
    compatible = "arm,idle-state";
    idle-state-name = "big-rail-power-collapse";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <526>;
    exit-latency-us = <1854>;
    min-residency-us = <2380>;
    local-timer-stop;
   };
  };

  domain-idle-states {
   CLUSTER_SLEEP_0: cluster-sleep-0 {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x4100c244>;
    entry-latency-us = <3263>;
    exit-latency-us = <6562>;
    min-residency-us = <9825>;
   };
  };
 };

 firmware {
  scm {
   compatible = "qcom,scm-sdm670", "qcom,scm";
  };
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0x0 0x80000000 0x0 0x0>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";

  CPU_PD0: power-domain-cpu0 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD1: power-domain-cpu1 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD2: power-domain-cpu2 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD3: power-domain-cpu3 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD4: power-domain-cpu4 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD5: power-domain-cpu5 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD6: power-domain-cpu6 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0>;
  };

  CPU_PD7: power-domain-cpu7 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0>;
  };

  CLUSTER_PD: power-domain-cluster {
   #power-domain-cells = <0>;
   domain-idle-states = <&CLUSTER_SLEEP_0>;
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hyp_mem: hyp-mem@85700000 {
   reg = <0 0x85700000 0 0x600000>;
   no-map;
  };

  xbl_mem: xbl-mem@85e00000 {
   reg = <0 0x85e00000 0 0x100000>;
   no-map;
  };

  aop_mem: aop-mem@85fc0000 {
   reg = <0 0x85fc0000 0 0x20000>;
   no-map;
  };

  aop_cmd_db_mem: aop-cmd-db-mem@85fe0000 {
   compatible = "qcom,cmd-db";
   reg = <0 0x85fe0000 0 0x20000>;
   no-map;
  };

  camera_mem: camera-mem@8ab00000 {
   reg = <0 0x8ab00000 0 0x500000>;
   no-map;
  };

  mpss_region: mpss@8b000000 {
   reg = <0 0x8b000000 0 0x7e00000>;
   no-map;
  };

  venus_mem: venus@92e00000 {
   reg = <0 0x92e00000 0 0x500000>;
   no-map;
  };

  wlan_msa_mem: wlan-msa@93300000 {
   reg = <0 0x93300000 0 0x100000>;
   no-map;
  };

  cdsp_mem: cdsp@93400000 {
   reg = <0 0x93400000 0 0x800000>;
   no-map;
  };

  mba_region: mba@93c00000 {
   reg = <0 0x93c00000 0 0x200000>;
   no-map;
  };

  adsp_mem: adsp@93e00000 {
   reg = <0 0x93e00000 0 0x1e00000>;
   no-map;
  };

  ipa_fw_mem: ipa-fw@95c00000 {
   reg = <0 0x95c00000 0 0x10000>;
   no-map;
  };

  ipa_gsi_mem: ipa-gsi@95c10000 {
   reg = <0 0x95c10000 0 0x5000>;
   no-map;
  };

  gpu_mem: gpu@95c15000 {
   reg = <0 0x95c15000 0 0x2000>;
   no-map;
  };

  spss_mem: spss@97b00000 {
   reg = <0 0x97b00000 0 0x100000>;
   no-map;
  };

  qseecom_mem: qseecom@9e400000 {
   reg = <0 0x9e400000 0 0x1400000>;
   no-map;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 1 8>,
        <1 2 8>,
        <1 3 8>,
        <1 0 8>;
 };

 soc: soc@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0 0 0 0 0x10 0>;
  dma-ranges = <0 0 0 0 0x10 0>;
  compatible = "simple-bus";

  gcc: clock-controller@100000 {
   compatible = "qcom,gcc-sdm670";
   reg = <0 0x00100000 0 0x1f0000>;
   clocks = <&rpmhcc 0>,
     <&rpmhcc 1>,
     <&sleep_clk>;
   clock-names = "bi_tcxo",
          "bi_tcxo_ao",
          "sleep_clk";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  qfprom: qfprom@784000 {
   compatible = "qcom,sdm670-qfprom", "qcom,qfprom";
   reg = <0 0x00784000 0 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;

   qusb2_hstx_trim: hstx-trim@1eb {
    reg = <0x1eb 0x1>;
    bits = <1 4>;
   };
  };

  sdhc_1: mmc@7c4000 {
   compatible = "qcom,sdm670-sdhci", "qcom,sdhci-msm-v5";
   reg = <0 0x007c4000 0 0x1000>,
         <0 0x007c5000 0 0x1000>,
         <0 0x007c8000 0 0x8000>;
   reg-names = "hc", "cqhci", "ice";

   interrupts = <0 641 4>,
         <0 644 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 169>,
     <&gcc 170>,
     <&rpmhcc 0>,
     <&gcc 171>,
     <&gcc 2>;
   clock-names = "iface", "core", "xo", "ice", "bus";
   interconnects = <&aggre1_noc 3 0 &aggre1_noc 7 0>,
     <&gladiator_noc 0 0 &config_noc 14 0>;
   interconnect-names = "sdhc-ddr", "cpu-sdhc";
   operating-points-v2 = <&sdhc1_opp_table>;

   iommus = <&apps_smmu 0x140 0xf>;

   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&sdc1_state_on>;
   pinctrl-1 = <&sdc1_state_off>;
   power-domains = <&rpmhpd 2>;

   bus-width = <8>;
   non-removable;

   status = "disabled";

   sdhc1_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-20000000 {
     opp-hz = /bits/ 64 <20000000>;
     required-opps = <&rpmhpd_opp_min_svs>;
     opp-peak-kBps = <80000 80000>;
     opp-avg-kBps = <52286 80000>;
    };

    opp-50000000 {
     opp-hz = /bits/ 64 <50000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
     opp-peak-kBps = <200000 100000>;
     opp-avg-kBps = <130718 100000>;
    };

    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>;
     required-opps = <&rpmhpd_opp_svs>;
     opp-peak-kBps = <200000 130000>;
     opp-avg-kBps = <130718 130000>;
    };

    opp-384000000 {
     opp-hz = /bits/ 64 <384000000>;
     required-opps = <&rpmhpd_opp_nom>;
     opp-peak-kBps = <4096000 4096000>;
     opp-avg-kBps = <1338562 1338562>;
    };
   };
  };

  gpi_dma0: dma-controller@800000 {
   #dma-cells = <3>;
   compatible = "qcom,sdm670-gpi-dma", "qcom,sdm845-gpi-dma";
   reg = <0 0x00800000 0 0x60000>;
   interrupts = <0 244 4>,
         <0 245 4>,
         <0 246 4>,
         <0 247 4>,
         <0 248 4>,
         <0 249 4>,
         <0 250 4>,
         <0 251 4>,
         <0 252 4>,
         <0 253 4>,
         <0 254 4>,
         <0 255 4>,
         <0 256 4>;
   dma-channels = <13>;
   dma-channel-mask = <0xfa>;
   iommus = <&apps_smmu 0x16 0x0>;
   status = "disabled";
  };

  qupv3_id_0: geniqup@8c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0 0x008c0000 0 0x6000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 100>,
     <&gcc 101>;
   iommus = <&apps_smmu 0x3 0x0>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   interconnects = <&aggre1_noc 1 0 &config_noc 26 0>;
   interconnect-names = "qup-core";
   status = "disabled";

   i2c0: i2c@880000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00880000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 68>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c0_default>;
    interrupts = <0 601 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 2>;
    interconnects = <&aggre1_noc 1 0 &config_noc 26 0>,
      <&gladiator_noc 0 0 &config_noc 26 0>,
      <&aggre1_noc 1 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 0 3>,
           <&gpi_dma0 1 0 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   i2c1: i2c@884000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00884000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 70>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c1_default>;
    interrupts = <0 602 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 2>;
    interconnects = <&aggre1_noc 1 0 &config_noc 26 0>,
      <&gladiator_noc 0 0 &config_noc 26 0>,
      <&aggre1_noc 1 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 1 3>,
           <&gpi_dma0 1 1 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   i2c2: i2c@888000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00888000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 72>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c2_default>;
    interrupts = <0 603 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 2>;
    interconnects = <&aggre1_noc 1 0 &config_noc 26 0>,
      <&gladiator_noc 0 0 &config_noc 26 0>,
      <&aggre1_noc 1 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 2 3>,
           <&gpi_dma0 1 2 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   i2c3: i2c@88c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0088c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 74>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c3_default>;
    interrupts = <0 604 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 2>;
    interconnects = <&aggre1_noc 1 0 &config_noc 26 0>,
      <&gladiator_noc 0 0 &config_noc 26 0>,
      <&aggre1_noc 1 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 3 3>,
           <&gpi_dma0 1 3 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   i2c4: i2c@890000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00890000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 76>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c4_default>;
    interrupts = <0 605 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 2>;
    interconnects = <&aggre1_noc 1 0 &config_noc 26 0>,
      <&gladiator_noc 0 0 &config_noc 26 0>,
      <&aggre1_noc 1 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 4 3>,
           <&gpi_dma0 1 4 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   i2c5: i2c@894000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00894000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 78>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c5_default>;
    interrupts = <0 606 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 2>;
    interconnects = <&aggre1_noc 1 0 &config_noc 26 0>,
      <&gladiator_noc 0 0 &config_noc 26 0>,
      <&aggre1_noc 1 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 5 3>,
           <&gpi_dma0 1 5 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   i2c6: i2c@898000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00898000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 80>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c6_default>;
    interrupts = <0 607 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 2>;
    interconnects = <&aggre1_noc 1 0 &config_noc 26 0>,
      <&gladiator_noc 0 0 &config_noc 26 0>,
      <&aggre1_noc 1 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 6 3>,
           <&gpi_dma0 1 6 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   i2c7: i2c@89c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0089c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 82>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c7_default>;
    interrupts = <0 608 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 2>;
    interconnects = <&aggre1_noc 1 0 &config_noc 26 0>,
      <&gladiator_noc 0 0 &config_noc 26 0>,
      <&aggre1_noc 1 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 7 3>,
           <&gpi_dma0 1 7 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };
  };

  gpi_dma1: dma-controller@a00000 {
   #dma-cells = <3>;
   compatible = "qcom,sdm670-gpi-dma", "qcom,sdm845-gpi-dma";
   reg = <0 0x00a00000 0 0x60000>;
   interrupts = <0 279 4>,
         <0 280 4>,
         <0 281 4>,
         <0 282 4>,
         <0 283 4>,
         <0 284 4>,
         <0 293 4>,
         <0 294 4>,
         <0 295 4>,
         <0 296 4>,
         <0 297 4>,
         <0 298 4>,
         <0 299 4>;
   dma-channels = <13>;
   dma-channel-mask = <0xfa>;
   iommus = <&apps_smmu 0x6d6 0x0>;
   status = "disabled";
  };

  qupv3_id_1: geniqup@ac0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0 0x00ac0000 0 0x6000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 102>,
     <&gcc 103>;
   iommus = <&apps_smmu 0x6c3 0x0>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   interconnects = <&aggre2_noc 2 0 &config_noc 25 0>;
   interconnect-names = "qup-core";
   status = "disabled";

   i2c8: i2c@a80000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a80000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 84>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c8_default>;
    interrupts = <0 353 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 2>;
    interconnects = <&aggre2_noc 2 0 &config_noc 25 0>,
      <&gladiator_noc 0 0 &config_noc 25 0>,
      <&aggre2_noc 2 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 0 3>,
           <&gpi_dma1 1 0 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   i2c9: i2c@a84000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a84000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 86>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c9_default>;
    interrupts = <0 354 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 2>;
    interconnects = <&aggre2_noc 2 0 &config_noc 25 0>,
      <&gladiator_noc 0 0 &config_noc 25 0>,
      <&aggre2_noc 2 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 1 3>,
           <&gpi_dma1 1 1 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   i2c10: i2c@a88000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a88000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 88>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c10_default>;
    interrupts = <0 355 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 2>;
    interconnects = <&aggre2_noc 2 0 &config_noc 25 0>,
      <&gladiator_noc 0 0 &config_noc 25 0>,
      <&aggre2_noc 2 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 2 3>,
           <&gpi_dma1 1 2 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   i2c11: i2c@a8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a8c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 90>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c11_default>;
    interrupts = <0 356 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 2>;
    interconnects = <&aggre2_noc 2 0 &config_noc 25 0>,
      <&gladiator_noc 0 0 &config_noc 25 0>,
      <&aggre2_noc 2 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 3 3>,
           <&gpi_dma1 1 3 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   i2c12: i2c@a90000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a90000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 92>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c12_default>;
    interrupts = <0 357 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 2>;
    interconnects = <&aggre2_noc 2 0 &config_noc 25 0>,
      <&gladiator_noc 0 0 &config_noc 25 0>,
      <&aggre2_noc 2 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 4 3>,
           <&gpi_dma1 1 4 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   i2c13: i2c@a94000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a94000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 94>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c13_default>;
    interrupts = <0 358 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 2>;
    interconnects = <&aggre2_noc 2 0 &config_noc 25 0>,
      <&gladiator_noc 0 0 &config_noc 25 0>,
      <&aggre2_noc 2 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 5 3>,
           <&gpi_dma1 1 5 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   i2c14: i2c@a98000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a98000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 96>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c14_default>;
    interrupts = <0 359 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 2>;
    interconnects = <&aggre2_noc 2 0 &config_noc 25 0>,
      <&gladiator_noc 0 0 &config_noc 25 0>,
      <&aggre2_noc 2 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 6 3>,
           <&gpi_dma1 1 6 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };

   i2c15: i2c@a9c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a9c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 98>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c15_default>;
    interrupts = <0 360 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 2>;
    interconnects = <&aggre2_noc 2 0 &config_noc 25 0>,
      <&gladiator_noc 0 0 &config_noc 25 0>,
      <&aggre2_noc 2 0 &mem_noc 14 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 7 3>,
           <&gpi_dma1 1 7 3>;
    dma-names = "tx", "rx";
    status = "disabled";
   };
  };

  mem_noc: interconnect@1380000 {
   compatible = "qcom,sdm670-mem-noc";
   reg = <0 0x01380000 0 0x27200>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  dc_noc: interconnect@14e0000 {
   compatible = "qcom,sdm670-dc-noc";
   reg = <0 0x014e0000 0 0x400>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  config_noc: interconnect@1500000 {
   compatible = "qcom,sdm670-config-noc";
   reg = <0 0x01500000 0 0x5080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  system_noc: interconnect@1620000 {
   compatible = "qcom,sdm670-system-noc";
   reg = <0 0x01620000 0 0x18080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  aggre1_noc: interconnect@16e0000 {
   compatible = "qcom,sdm670-aggre1-noc";
   reg = <0 0x016e0000 0 0x15080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  aggre2_noc: interconnect@1700000 {
   compatible = "qcom,sdm670-aggre2-noc";
   reg = <0 0x01700000 0 0x1f300>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  mmss_noc: interconnect@1740000 {
   compatible = "qcom,sdm670-mmss-noc";
   reg = <0 0x01740000 0 0x1c100>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  tlmm: pinctrl@3400000 {
   compatible = "qcom,sdm670-tlmm";
   reg = <0 0x03400000 0 0xc00000>;
   interrupts = <0 208 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&tlmm 0 0 151>;

   qup_i2c0_default: qup-i2c0-default-state {
    pins = "gpio0", "gpio1";
    function = "qup0";
   };

   qup_i2c1_default: qup-i2c1-default-state {
    pins = "gpio17", "gpio18";
    function = "qup1";
   };

   qup_i2c2_default: qup-i2c2-default-state {
    pins = "gpio27", "gpio28";
    function = "qup2";
   };

   qup_i2c3_default: qup-i2c3-default-state {
    pins = "gpio41", "gpio42";
    function = "qup3";
   };

   qup_i2c4_default: qup-i2c4-default-state {
    pins = "gpio89", "gpio90";
    function = "qup4";
   };

   qup_i2c5_default: qup-i2c5-default-state {
    pins = "gpio85", "gpio86";
    function = "qup5";
   };

   qup_i2c6_default: qup-i2c6-default-state {
    pins = "gpio45", "gpio46";
    function = "qup6";
   };

   qup_i2c7_default: qup-i2c7-default-state {
    pins = "gpio93", "gpio94";
    function = "qup7";
   };

   qup_i2c8_default: qup-i2c8-default-state {
    pins = "gpio65", "gpio66";
    function = "qup8";
   };

   qup_i2c9_default: qup-i2c9-default-state {
    pins = "gpio6", "gpio7";
    function = "qup9";
   };

   qup_i2c10_default: qup-i2c10-default-state {
    pins = "gpio55", "gpio56";
    function = "qup10";
   };

   qup_i2c11_default: qup-i2c11-default-state {
    pins = "gpio31", "gpio32";
    function = "qup11";
   };

   qup_i2c12_default: qup-i2c12-default-state {
    pins = "gpio49", "gpio50";
    function = "qup12";
   };

   qup_i2c13_default: qup-i2c13-default-state {
    pins = "gpio105", "gpio106";
    function = "qup13";
   };

   qup_i2c14_default: qup-i2c14-default-state {
    pins = "gpio33", "gpio34";
    function = "qup14";
   };

   qup_i2c15_default: qup-i2c15-default-state {
    pins = "gpio81", "gpio82";
    function = "qup15";
   };

   sdc1_state_on: sdc1-on-state {
    clk-pins {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <16>;
    };

    cmd-pins {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };

    data-pins {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <10>;
    };

    rclk-pins {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };

   sdc1_state_off: sdc1-off-state {
    clk-pins {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <2>;
    };

    cmd-pins {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };

    data-pins {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <2>;
    };

    rclk-pins {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };
  };

  usb_1_hsphy: phy@88e2000 {
   compatible = "qcom,sdm670-qusb2-phy", "qcom,qusb2-v2-phy";
   reg = <0 0x088e2000 0 0x400>;
   #phy-cells = <0>;

   clocks = <&gcc 161>,
     <&rpmhcc 0>;
   clock-names = "cfg_ahb", "ref";

   resets = <&gcc 8>;

   nvmem-cells = <&qusb2_hstx_trim>;

   status = "disabled";
  };

  usb_1: usb@a6f8800 {
   compatible = "qcom,sdm670-dwc3", "qcom,dwc3";
   reg = <0 0x0a6f8800 0 0x400>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   dma-ranges;

   clocks = <&gcc 12>,
     <&gcc 141>,
     <&gcc 3>,
     <&gcc 145>,
     <&gcc 143>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi";

   assigned-clocks = <&gcc 143>,
       <&gcc 141>;
   assigned-clock-rates = <19200000>, <150000000>;

   interrupts = <0 131 4>,
         <0 486 4>,
         <0 488 4>,
         <0 489 4>;
   interrupt-names = "hs_phy_irq", "ss_phy_irq",
       "dm_hs_phy_irq", "dp_hs_phy_irq";

   power-domains = <&gcc 4>;

   resets = <&gcc 15>;

   interconnects = <&aggre2_noc 7 0 &mem_noc 14 0>,
     <&gladiator_noc 0 0 &config_noc 36 0>;
   interconnect-names = "usb-ddr", "apps-usb";

   status = "disabled";

   usb_1_dwc3: usb@a600000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a600000 0 0xcd00>;
    interrupts = <0 133 4>;
    iommus = <&apps_smmu 0x740 0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    phys = <&usb_1_hsphy>;
    phy-names = "usb2-phy";
   };
  };

  spmi_bus: spmi@c440000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0 0x0c440000 0 0x1100>,
         <0 0x0c600000 0 0x2000000>,
         <0 0x0e600000 0 0x100000>,
         <0 0x0e700000 0 0xa0000>,
         <0 0x0c40a000 0 0x26000>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts = <0 481 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  apps_smmu: iommu@15000000 {
   compatible = "qcom,sdm670-smmu-500", "qcom,smmu-500", "arm,mmu-500";
   reg = <0 0x15000000 0 0x80000>;
   #iommu-cells = <2>;
   #global-interrupts = <1>;
   interrupts = <0 65 4>,
         <0 96 4>,
         <0 97 4>,
         <0 98 4>,
         <0 99 4>,
         <0 100 4>,
         <0 101 4>,
         <0 102 4>,
         <0 103 4>,
         <0 104 4>,
         <0 105 4>,
         <0 106 4>,
         <0 107 4>,
         <0 108 4>,
         <0 109 4>,
         <0 110 4>,
         <0 111 4>,
         <0 112 4>,
         <0 113 4>,
         <0 114 4>,
         <0 115 4>,
         <0 116 4>,
         <0 117 4>,
         <0 118 4>,
         <0 181 4>,
         <0 182 4>,
         <0 183 4>,
         <0 184 4>,
         <0 185 4>,
         <0 186 4>,
         <0 187 4>,
         <0 188 4>,
         <0 189 4>,
         <0 190 4>,
         <0 191 4>,
         <0 192 4>,
         <0 315 4>,
         <0 316 4>,
         <0 317 4>,
         <0 318 4>,
         <0 319 4>,
         <0 320 4>,
         <0 321 4>,
         <0 322 4>,
         <0 323 4>,
         <0 324 4>,
         <0 325 4>,
         <0 326 4>,
         <0 327 4>,
         <0 328 4>,
         <0 329 4>,
         <0 330 4>,
         <0 331 4>,
         <0 332 4>,
         <0 333 4>,
         <0 334 4>,
         <0 335 4>,
         <0 336 4>,
         <0 337 4>,
         <0 338 4>,
         <0 339 4>,
         <0 340 4>,
         <0 341 4>,
         <0 342 4>,
         <0 343 4>;
  };

  gladiator_noc: interconnect@17900000 {
   compatible = "qcom,sdm670-gladiator-noc";
   reg = <0 0x17900000 0 0xd080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  apps_rsc: rsc@179c0000 {
   compatible = "qcom,rpmh-rsc";
   reg = <0 0x179c0000 0 0x10000>,
         <0 0x179d0000 0 0x10000>,
         <0 0x179e0000 0 0x10000>;
   reg-names = "drv-0", "drv-1", "drv-2";
   interrupts = <0 3 4>,
         <0 4 4>,
         <0 5 4>;
   label = "apps_rsc";
   qcom,tcs-offset = <0xd00>;
   qcom,drv-id = <2>;
   qcom,tcs-config = <2 2>,
       <0 3>,
       <1 3>,
       <3 1>;
   power-domains = <&CLUSTER_PD>;

   apps_bcm_voter: bcm-voter {
    compatible = "qcom,bcm-voter";
   };

   rpmhcc: clock-controller {
    compatible = "qcom,sdm670-rpmh-clk";
    #clock-cells = <1>;
    clock-names = "xo";
    clocks = <&xo_board>;
   };

   rpmhpd: power-controller {
    compatible = "qcom,sdm670-rpmhpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmhpd_opp_table>;

    rpmhpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmhpd_opp_ret: opp1 {
      opp-level = <16>;
     };

     rpmhpd_opp_min_svs: opp2 {
      opp-level = <48>;
     };

     rpmhpd_opp_low_svs: opp3 {
      opp-level = <64>;
     };

     rpmhpd_opp_svs: opp4 {
      opp-level = <128>;
     };

     rpmhpd_opp_svs_l1: opp5 {
      opp-level = <192>;
     };

     rpmhpd_opp_nom: opp6 {
      opp-level = <256>;
     };

     rpmhpd_opp_nom_l1: opp7 {
      opp-level = <320>;
     };

     rpmhpd_opp_nom_l2: opp8 {
      opp-level = <336>;
     };

     rpmhpd_opp_turbo: opp9 {
      opp-level = <384>;
     };

     rpmhpd_opp_turbo_l1: opp10 {
      opp-level = <416>;
     };
    };
   };
  };

  intc: interrupt-controller@17a00000 {
   compatible = "arm,gic-v3";
   reg = <0 0x17a00000 0 0x10000>,
         <0 0x17a60000 0 0x100000>;
   interrupt-controller;
   interrupts = <1 9 4>;
   #interrupt-cells = <3>;
  };
 };
};
# 16 "arch/arm64/boot/dts/qcom/sdm670-google-sargo.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm660.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 7 "arch/arm64/boot/dts/qcom/pm660.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 8 "arch/arm64/boot/dts/qcom/pm660.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 10 "arch/arm64/boot/dts/qcom/pm660.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 11 "arch/arm64/boot/dts/qcom/pm660.dtsi" 2

/ {
 thermal-zones {
  pm660-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&pm660_temp>;

   trips {
    pm660_alert0: pm660-alert0 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };
    pm660_crit: pm660-crit {
     temperature = <125000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {

 pmic@0 {
  compatible = "qcom,pm660", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>, <0x6100>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x61 0x1 1>;
  };

  pon: pon@800 {
   compatible = "qcom,pm8998-pon";
   reg = <0x800>;
   mode-bootloader = <0x2>;
   mode-recovery = <0x1>;

   pon_pwrkey: pwrkey {
    compatible = "qcom,pm8941-pwrkey";
    interrupts = <0x0 0x8 0 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    linux,code = <116>;

    status = "disabled";
   };

   pon_resin: resin {
    compatible = "qcom,pm8941-resin";
    interrupts = <0x0 0x8 1 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;

    status = "disabled";
   };
  };

  pm660_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x0 0x24 0x0 1>;
   io-channels = <&pm660_adc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm660_adc: adc@3100 {
   compatible = "qcom,spmi-adc-rev2";
   reg = <0x3100>;
   interrupts = <0x0 0x31 0x0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;

   ref_gnd: ref_gnd@0 {
    reg = <0x00>;
    qcom,decimation = <1024>;
    qcom,pre-scaling = <1 1>;
   };

   vref_1p25: vref_1p25@1 {
    reg = <0x01>;
    qcom,decimation = <1024>;
    qcom,pre-scaling = <1 1>;
   };

   die_temp: die_temp@6 {
    reg = <0x06>;
    qcom,decimation = <1024>;
    qcom,pre-scaling = <1 1>;
   };

   xo_therm: xo_therm@4c {
    reg = <0x4c>;
    qcom,pre-scaling = <1 1>;
    qcom,decimation = <1024>;
    qcom,hw-settle-time = <200>;
    qcom,ratiometric;
   };

   msm_therm: msm_therm@4d {
    reg = <0x4d>;
    qcom,pre-scaling = <1 1>;
    qcom,decimation = <1024>;
    qcom,hw-settle-time = <200>;
    qcom,ratiometric;
   };

   emmc_therm: emmc_therm@4e {
    reg = <0x4e>;
    qcom,pre-scaling = <1 1>;
    qcom,decimation = <1024>;
    qcom,hw-settle-time = <200>;
    qcom,ratiometric;
   };

   pa_therm0: thermistor0@4f {
    reg = <0x4f>;
    qcom,pre-scaling = <1 1>;
    qcom,decimation = <1024>;
    qcom,hw-settle-time = <200>;
    qcom,ratiometric;
   };

   pa_therm1: thermistor1@50 {
    reg = <0x50>;
    qcom,pre-scaling = <1 1>;
    qcom,decimation = <1024>;
    qcom,hw-settle-time = <200>;
    qcom,ratiometric;
   };

   quiet_therm: quiet_therm@51 {
    reg = <0x51>;
    qcom,pre-scaling = <1 1>;
    qcom,decimation = <1024>;
    qcom,hw-settle-time = <200>;
    qcom,ratiometric;
   };

   vadc_vph_pwr: vph_pwr@83 {
    reg = <0x83>;
    qcom,decimation = <1024>;
    qcom,pre-scaling = <1 3>;
   };

   vcoin: vcoin@85 {
    reg = <0x85>;
    qcom,decimation = <1024>;
    qcom,pre-scaling = <1 3>;
   };
  };

  pm660_gpios: gpio@c000 {
   compatible = "qcom,pm660-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm660_gpios 0 0 13>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@1 {
  compatible = "qcom,pm660", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm660_spmi_regulators: regulators {
   compatible = "qcom,pm660-regulators";
  };
 };
};
# 17 "arch/arm64/boot/dts/qcom/sdm670-google-sargo.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm660l.dtsi" 1
# 12 "arch/arm64/boot/dts/qcom/pm660l.dtsi"
/ {
 thermal-zones {
  pm660l-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&pm660l_temp>;

   trips {
    pm660l_alert0: pm660l-alert0 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };
    pm660l_crit: pm660l-crit {
     temperature = <125000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {

 pmic@2 {
  compatible = "qcom,pm660l", "qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm660l_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x2 0x24 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm660l_gpios: gpio@c000 {
   compatible = "qcom,pm660l-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm660l_gpios 0 0 12>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@3 {
  compatible = "qcom,pm660l", "qcom,spmi-pmic";
  reg = <0x3 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm660l_lpg: pwm {
   compatible = "qcom,pm660l-lpg";

   status = "disabled";
  };

  pm660l_wled: leds@d800 {
   compatible = "qcom,pm660l-wled";
   reg = <0xd800>, <0xd900>;
   interrupts = <0x3 0xd8 0x1 1>;
   interrupt-names = "ovp";
   label = "backlight";

   status = "disabled";
  };

  pm660l_spmi_regulators: regulators {
   compatible = "qcom,pm660l-regulators";
  };
 };
};
# 18 "arch/arm64/boot/dts/qcom/sdm670-google-sargo.dts" 2

/delete-node/ &mpss_region;
/delete-node/ &venus_mem;
/delete-node/ &wlan_msa_mem;
/delete-node/ &cdsp_mem;
/delete-node/ &mba_region;
/delete-node/ &adsp_mem;
/delete-node/ &ipa_fw_mem;
/delete-node/ &ipa_gsi_mem;
/delete-node/ &gpu_mem;

/ {
 model = "Google Pixel 3a";
 compatible = "google,sargo", "qcom,sdm670";

 aliases { };

 chosen {
  stdout-path = "serial0:115200n8";

  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  framebuffer@9c000000 {
   compatible = "simple-framebuffer";
   reg = <0 0x9c000000 0 (1080 * 2220 * 4)>;
   width = <1080>;
   height = <2220>;
   stride = <(1080 * 4)>;
   format = "a8r8g8b8";
  };
 };

 clocks {
  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32764>;
  };

  xo_board: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <38400000>;
  };
 };

 gpio-keys {
  compatible = "gpio-keys";
  autorepeat;

  pinctrl-names = "default";
  pinctrl-0 = <&vol_up_pin>;

  key-vol-up {
   label = "Volume Up";
   linux,code = <115>;
   gpios = <&pm660l_gpios 7 1>;
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;

  mpss_region: mpss@8b000000 {
   reg = <0 0x8b000000 0 0x9800000>;
   no-map;
  };

  venus_mem: venus@94800000 {
   reg = <0 0x94800000 0 0x500000>;
   no-map;
  };

  wlan_msa_mem: wlan-msa@94d00000 {
   reg = <0 0x94d00000 0 0x100000>;
   no-map;
  };

  cdsp_mem: cdsp@94e00000 {
   reg = <0 0x94e00000 0 0x800000>;
   no-map;
  };

  mba_region: mba@95600000 {
   reg = <0 0x95600000 0 0x200000>;
   no-map;
  };

  adsp_mem: adsp@95800000 {
   reg = <0 0x95800000 0 0x2200000>;
   no-map;
  };

  ipa_fw_mem: ipa-fw@97a00000 {
   reg = <0 0x97a00000 0 0x10000>;
   no-map;
  };

  ipa_gsi_mem: ipa-gsi@97a10000 {
   reg = <0 0x97a10000 0 0x5000>;
   no-map;
  };

  gpu_mem: gpu@97a15000 {
   reg = <0 0x97a15000 0 0x2000>;
   no-map;
  };

  framebuffer-region@9c000000 {
   reg = <0 0x9c000000 0 0x2400000>;
   no-map;
  };


  debug_info_mem: debug-info@a1800000 {
   reg = <0 0xa1800000 0 0x411000>;
   no-map;
  };
 };






 ts_1p8_supply: ts-1p8-regulator {
  compatible = "regulator-fixed";
  regulator-name = "ts_1p8_supply";

  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;

  gpio = <&pm660_gpios 12 0>;
  enable-active-high;
 };

 vph_pwr: vph-pwr-regulator {
  compatible = "regulator-fixed";
  regulator-name = "vph_pwr";
  regulator-min-microvolt = <3312000>;
  regulator-max-microvolt = <3312000>;

  regulator-always-on;
  regulator-boot-on;
 };
# 174 "arch/arm64/boot/dts/qcom/sdm670-google-sargo.dts"
 vreg_s2b_1p05: vreg-s2b-regulator {
  compatible = "regulator-fixed";
  regulator-name = "vreg_s2b";
  regulator-min-microvolt = <1050000>;
  regulator-max-microvolt = <1050000>;
 };
};

&apps_rsc {
 regulators-0 {
  compatible = "qcom,pm660-rpmh-regulators";
  qcom,pmic-id = "a";

  vdd-s1-supply = <&vph_pwr>;
  vdd-s2-supply = <&vph_pwr>;
  vdd-s3-supply = <&vph_pwr>;
  vdd-s4-supply = <&vph_pwr>;
  vdd-s5-supply = <&vph_pwr>;
  vdd-s6-supply = <&vph_pwr>;

  vdd-l1-l6-l7-supply = <&vreg_s6a_0p87>;
  vdd-l2-l3-supply = <&vreg_s2b_1p05>;
  vdd-l5-supply = <&vreg_s2b_1p05>;
  vdd-l8-l9-l10-l11-l12-l13-l14-supply = <&vreg_s4a_2p04>;
  vdd-l15-l16-l17-l18-l19-supply = <&vreg_bob>;







  vreg_s4a_2p04: smps4 {
   regulator-min-microvolt = <1808000>;
   regulator-max-microvolt = <2040000>;
   regulator-enable-ramp-delay = <200>;
  };

  vreg_s6a_0p87: smps6 {
   regulator-min-microvolt = <1224000>;
   regulator-max-microvolt = <1352000>;
   regulator-enable-ramp-delay = <150>;
  };


  vreg_l1a_1p225: ldo1 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1250000>;
   regulator-enable-ramp-delay = <250>;
  };

  vreg_l2a_1p0: ldo2 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
   regulator-enable-ramp-delay = <250>;
  };

  vreg_l3a_1p0: ldo3 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
   regulator-enable-ramp-delay = <250>;
  };

  vreg_l5a_0p848: ldo5 {
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <800000>;
   regulator-enable-ramp-delay = <250>;
  };

  vreg_l6a_1p3: ldo6 {
   regulator-min-microvolt = <1248000>;
   regulator-max-microvolt = <1304000>;
   regulator-enable-ramp-delay = <250>;
  };

  vreg_l7a_1p2: ldo7 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-enable-ramp-delay = <250>;
  };

  vreg_l8a_1p8: ldo8 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <250>;
   regulator-always-on;
  };

  vreg_l9a_1p8: ldo9 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <250>;
  };

  vreg_l10a_1p8: ldo10 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <250>;
  };

  vreg_l11a_1p8: ldo11 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <250>;
  };

  vreg_l12a_1p8: ldo12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <250>;
  };

  vreg_l13a_1p8: ldo13 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <250>;
  };

  vreg_l14a_1p8: ldo14 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <250>;
  };

  vreg_l15a_1p8: ldo15 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   regulator-enable-ramp-delay = <250>;
  };

  vreg_l16a_2p7: ldo16 {
   regulator-min-microvolt = <2696000>;
   regulator-max-microvolt = <2696000>;
   regulator-enable-ramp-delay = <250>;
  };

  vreg_l17a_1p8: ldo17 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   regulator-enable-ramp-delay = <250>;
  };

  vreg_l19a_3p3: ldo19 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3312000>;
   regulator-enable-ramp-delay = <250>;
  };
 };

 regulators-1 {
  compatible = "qcom,pm660l-rpmh-regulators";
  qcom,pmic-id = "b";

  vdd-s1-supply = <&vph_pwr>;
  vdd-s2-supply = <&vph_pwr>;
  vdd-s3-s4-supply = <&vph_pwr>;
  vdd-s5-supply = <&vph_pwr>;

  vdd-l1-l9-l10-supply = <&vreg_s2b_1p05>;
  vdd-l2-supply = <&vreg_bob>;
  vdd-l3-l5-l7-l8-supply = <&vreg_bob>;
  vdd-l4-l6-supply = <&vreg_bob>;
  vdd-bob-supply = <&vph_pwr>;


  vreg_l1b_0p925: ldo1 {
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <900000>;
   regulator-enable-ramp-delay = <250>;
  };

  vreg_l2b_2p95: ldo2 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2960000>;
   regulator-enable-ramp-delay = <250>;
  };

  vreg_l3b_3p0: ldo3 {
   regulator-min-microvolt = <2850000>;
   regulator-max-microvolt = <3008000>;
   regulator-enable-ramp-delay = <250>;
  };

  vreg_l4b_2p95: ldo4 {
   regulator-min-microvolt = <2960000>;
   regulator-max-microvolt = <2960000>;
   regulator-enable-ramp-delay = <250>;
  };

  vreg_l5b_2p95: ldo5 {
   regulator-min-microvolt = <2960000>;
   regulator-max-microvolt = <2960000>;
   regulator-enable-ramp-delay = <250>;
  };

  vreg_l6b_3p3: ldo6 {
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <3300000>;
   regulator-enable-ramp-delay = <250>;
  };

  vreg_l7b_3p125: ldo7 {
   regulator-min-microvolt = <3088000>;
   regulator-max-microvolt = <3100000>;
   regulator-enable-ramp-delay = <250>;
  };

  vreg_l8b_3p3: ldo8 {
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3312000>;
   regulator-enable-ramp-delay = <250>;
  };






  vreg_bob: bob {
   regulator-min-microvolt = <3296000>;
   regulator-max-microvolt = <3328000>;
   regulator-enable-ramp-delay = <500>;
  };
 };
};

&gcc {
 protected-clocks = <188>,
      <187>,
      <189>;
};

&gpi_dma1 {
 status = "okay";
};

&i2c9 {
 clock-frequency = <100000>;
 status = "okay";

 synaptics-rmi4-i2c@20 {
  compatible = "syna,rmi4-i2c";
  reg = <0x20>;
  interrupts-extended = <&tlmm 125 2>;

  pinctrl-names = "default";
  pinctrl-0 = <&touchscreen_default>;

  vio-supply = <&ts_1p8_supply>;

  syna,reset-delay-ms = <200>;
  syna,startup-delay-ms = <200>;

  #address-cells = <1>;
  #size-cells = <0>;

  rmi4-f01@1 {
   reg = <0x01>;
   syna,nosleep-mode = <1>;
  };

  rmi4-f12@12 {
   reg = <0x12>;
   touchscreen-x-mm = <62>;
   touchscreen-y-mm = <127>;
   syna,sensor-type = <1>;
  };
 };
};

&pm660l_gpios {
 vol_up_pin: vol-up-state {
  pins = "gpio7";
  function = "normal";
  qcom,drive-strength = <0>;
  input-enable;
  bias-pull-up;
 };
};

&pon_pwrkey {
 status = "okay";
};

&pon_resin {
 linux,code = <114>;
 status = "okay";
};

&qupv3_id_1 {
 status = "okay";
};

&sdhc_1 {
 supports-cqe;
 mmc-hs200-1_8v;
 mmc-hs400-1_8v;
 mmc-ddr-1_8v;

 qcom,ddr-config = <0xc3040873>;

 vmmc-supply = <&vreg_l4b_2p95>;
 vqmmc-supply = <&vreg_l8a_1p8>;

 status = "okay";
};

&tlmm {
 gpio-reserved-ranges = <0 4>, <81 4>;

 touchscreen_default: ts-default-state {
  ts-reset-pins {
   pins = "gpio99";
   function = "gpio";
   drive-strength = <2>;
   bias-pull-up;
   output-high;
  };

  ts-irq-pins {
   pins = "gpio125";
   function = "gpio";
   drive-strength = <2>;
   bias-disable;
  };

  ts-switch-pins {
   pins = "gpio135";
   function = "gpio";
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };
};

&usb_1_hsphy {
 vdd-supply = <&vreg_l1b_0p925>;
 vdda-pll-supply = <&vreg_l10a_1p8>;
 vdda-phy-dpdm-supply = <&vreg_l7b_3p125>;

 status = "okay";
};

&usb_1 {
 qcom,select-utmi-as-pipe-clk;
 status = "okay";
};

&usb_1_dwc3 {

 dr_mode = "peripheral";


 phys = <&usb_1_hsphy>;
 phy-names = "usb2-phy";
 maximum-speed = "high-speed";
};
