// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module FloatRegFileBank(	// ventus/src/pipeline/regfile.scala:39:7
  input         clock,	// ventus/src/pipeline/regfile.scala:39:7
  output [31:0] io_rs_0,	// ventus/src/pipeline/regfile.scala:40:14
                io_rs_1,	// ventus/src/pipeline/regfile.scala:40:14
                io_rs_2,	// ventus/src/pipeline/regfile.scala:40:14
                io_rs_3,	// ventus/src/pipeline/regfile.scala:40:14
                io_rs_4,	// ventus/src/pipeline/regfile.scala:40:14
                io_rs_5,	// ventus/src/pipeline/regfile.scala:40:14
                io_rs_6,	// ventus/src/pipeline/regfile.scala:40:14
                io_rs_7,	// ventus/src/pipeline/regfile.scala:40:14
                io_rs_8,	// ventus/src/pipeline/regfile.scala:40:14
                io_rs_9,	// ventus/src/pipeline/regfile.scala:40:14
                io_rs_10,	// ventus/src/pipeline/regfile.scala:40:14
                io_rs_11,	// ventus/src/pipeline/regfile.scala:40:14
                io_rs_12,	// ventus/src/pipeline/regfile.scala:40:14
                io_rs_13,	// ventus/src/pipeline/regfile.scala:40:14
                io_rs_14,	// ventus/src/pipeline/regfile.scala:40:14
                io_rs_15,	// ventus/src/pipeline/regfile.scala:40:14
  input  [7:0]  io_rsidx,	// ventus/src/pipeline/regfile.scala:40:14
  input  [31:0] io_rd_0,	// ventus/src/pipeline/regfile.scala:40:14
                io_rd_1,	// ventus/src/pipeline/regfile.scala:40:14
                io_rd_2,	// ventus/src/pipeline/regfile.scala:40:14
                io_rd_3,	// ventus/src/pipeline/regfile.scala:40:14
                io_rd_4,	// ventus/src/pipeline/regfile.scala:40:14
                io_rd_5,	// ventus/src/pipeline/regfile.scala:40:14
                io_rd_6,	// ventus/src/pipeline/regfile.scala:40:14
                io_rd_7,	// ventus/src/pipeline/regfile.scala:40:14
                io_rd_8,	// ventus/src/pipeline/regfile.scala:40:14
                io_rd_9,	// ventus/src/pipeline/regfile.scala:40:14
                io_rd_10,	// ventus/src/pipeline/regfile.scala:40:14
                io_rd_11,	// ventus/src/pipeline/regfile.scala:40:14
                io_rd_12,	// ventus/src/pipeline/regfile.scala:40:14
                io_rd_13,	// ventus/src/pipeline/regfile.scala:40:14
                io_rd_14,	// ventus/src/pipeline/regfile.scala:40:14
                io_rd_15,	// ventus/src/pipeline/regfile.scala:40:14
  input  [7:0]  io_rdidx,	// ventus/src/pipeline/regfile.scala:40:14
  input         io_rdwen,	// ventus/src/pipeline/regfile.scala:40:14
                io_rdwmask_0,	// ventus/src/pipeline/regfile.scala:40:14
                io_rdwmask_1,	// ventus/src/pipeline/regfile.scala:40:14
                io_rdwmask_2,	// ventus/src/pipeline/regfile.scala:40:14
                io_rdwmask_3,	// ventus/src/pipeline/regfile.scala:40:14
                io_rdwmask_4,	// ventus/src/pipeline/regfile.scala:40:14
                io_rdwmask_5,	// ventus/src/pipeline/regfile.scala:40:14
                io_rdwmask_6,	// ventus/src/pipeline/regfile.scala:40:14
                io_rdwmask_7,	// ventus/src/pipeline/regfile.scala:40:14
                io_rdwmask_8,	// ventus/src/pipeline/regfile.scala:40:14
                io_rdwmask_9,	// ventus/src/pipeline/regfile.scala:40:14
                io_rdwmask_10,	// ventus/src/pipeline/regfile.scala:40:14
                io_rdwmask_11,	// ventus/src/pipeline/regfile.scala:40:14
                io_rdwmask_12,	// ventus/src/pipeline/regfile.scala:40:14
                io_rdwmask_13,	// ventus/src/pipeline/regfile.scala:40:14
                io_rdwmask_14,	// ventus/src/pipeline/regfile.scala:40:14
                io_rdwmask_15	// ventus/src/pipeline/regfile.scala:40:14
);

  wire [511:0] _regs_R0_data;	// ventus/src/pipeline/regfile.scala:41:25
  reg          bypassSignal_REG;	// ventus/src/pipeline/regfile.scala:45:26
  reg  [31:0]  REG_0;	// ventus/src/pipeline/regfile.scala:46:36
  reg  [31:0]  REG_1;	// ventus/src/pipeline/regfile.scala:46:36
  reg  [31:0]  REG_2;	// ventus/src/pipeline/regfile.scala:46:36
  reg  [31:0]  REG_3;	// ventus/src/pipeline/regfile.scala:46:36
  reg  [31:0]  REG_4;	// ventus/src/pipeline/regfile.scala:46:36
  reg  [31:0]  REG_5;	// ventus/src/pipeline/regfile.scala:46:36
  reg  [31:0]  REG_6;	// ventus/src/pipeline/regfile.scala:46:36
  reg  [31:0]  REG_7;	// ventus/src/pipeline/regfile.scala:46:36
  reg  [31:0]  REG_8;	// ventus/src/pipeline/regfile.scala:46:36
  reg  [31:0]  REG_9;	// ventus/src/pipeline/regfile.scala:46:36
  reg  [31:0]  REG_10;	// ventus/src/pipeline/regfile.scala:46:36
  reg  [31:0]  REG_11;	// ventus/src/pipeline/regfile.scala:46:36
  reg  [31:0]  REG_12;	// ventus/src/pipeline/regfile.scala:46:36
  reg  [31:0]  REG_13;	// ventus/src/pipeline/regfile.scala:46:36
  reg  [31:0]  REG_14;	// ventus/src/pipeline/regfile.scala:46:36
  reg  [31:0]  REG_15;	// ventus/src/pipeline/regfile.scala:46:36
  always @(posedge clock) begin	// ventus/src/pipeline/regfile.scala:39:7
    bypassSignal_REG <= io_rsidx == io_rdidx & io_rdwen;	// ventus/src/pipeline/regfile.scala:45:{26,37,51}
    REG_0 <= io_rd_0;	// ventus/src/pipeline/regfile.scala:46:36
    REG_1 <= io_rd_1;	// ventus/src/pipeline/regfile.scala:46:36
    REG_2 <= io_rd_2;	// ventus/src/pipeline/regfile.scala:46:36
    REG_3 <= io_rd_3;	// ventus/src/pipeline/regfile.scala:46:36
    REG_4 <= io_rd_4;	// ventus/src/pipeline/regfile.scala:46:36
    REG_5 <= io_rd_5;	// ventus/src/pipeline/regfile.scala:46:36
    REG_6 <= io_rd_6;	// ventus/src/pipeline/regfile.scala:46:36
    REG_7 <= io_rd_7;	// ventus/src/pipeline/regfile.scala:46:36
    REG_8 <= io_rd_8;	// ventus/src/pipeline/regfile.scala:46:36
    REG_9 <= io_rd_9;	// ventus/src/pipeline/regfile.scala:46:36
    REG_10 <= io_rd_10;	// ventus/src/pipeline/regfile.scala:46:36
    REG_11 <= io_rd_11;	// ventus/src/pipeline/regfile.scala:46:36
    REG_12 <= io_rd_12;	// ventus/src/pipeline/regfile.scala:46:36
    REG_13 <= io_rd_13;	// ventus/src/pipeline/regfile.scala:46:36
    REG_14 <= io_rd_14;	// ventus/src/pipeline/regfile.scala:46:36
    REG_15 <= io_rd_15;	// ventus/src/pipeline/regfile.scala:46:36
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/pipeline/regfile.scala:39:7
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/pipeline/regfile.scala:39:7
      `FIRRTL_BEFORE_INITIAL	// ventus/src/pipeline/regfile.scala:39:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/pipeline/regfile.scala:39:7
      automatic logic [31:0] _RANDOM[0:16];	// ventus/src/pipeline/regfile.scala:39:7
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/pipeline/regfile.scala:39:7
        `INIT_RANDOM_PROLOG_	// ventus/src/pipeline/regfile.scala:39:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/pipeline/regfile.scala:39:7
        for (logic [4:0] i = 5'h0; i < 5'h11; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// ventus/src/pipeline/regfile.scala:39:7
        end	// ventus/src/pipeline/regfile.scala:39:7
        bypassSignal_REG = _RANDOM[5'h0][0];	// ventus/src/pipeline/regfile.scala:39:7, :45:26
        REG_0 = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// ventus/src/pipeline/regfile.scala:39:7, :45:26, :46:36
        REG_1 = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// ventus/src/pipeline/regfile.scala:39:7, :46:36
        REG_2 = {_RANDOM[5'h2][31:1], _RANDOM[5'h3][0]};	// ventus/src/pipeline/regfile.scala:39:7, :46:36
        REG_3 = {_RANDOM[5'h3][31:1], _RANDOM[5'h4][0]};	// ventus/src/pipeline/regfile.scala:39:7, :46:36
        REG_4 = {_RANDOM[5'h4][31:1], _RANDOM[5'h5][0]};	// ventus/src/pipeline/regfile.scala:39:7, :46:36
        REG_5 = {_RANDOM[5'h5][31:1], _RANDOM[5'h6][0]};	// ventus/src/pipeline/regfile.scala:39:7, :46:36
        REG_6 = {_RANDOM[5'h6][31:1], _RANDOM[5'h7][0]};	// ventus/src/pipeline/regfile.scala:39:7, :46:36
        REG_7 = {_RANDOM[5'h7][31:1], _RANDOM[5'h8][0]};	// ventus/src/pipeline/regfile.scala:39:7, :46:36
        REG_8 = {_RANDOM[5'h8][31:1], _RANDOM[5'h9][0]};	// ventus/src/pipeline/regfile.scala:39:7, :46:36
        REG_9 = {_RANDOM[5'h9][31:1], _RANDOM[5'hA][0]};	// ventus/src/pipeline/regfile.scala:39:7, :46:36
        REG_10 = {_RANDOM[5'hA][31:1], _RANDOM[5'hB][0]};	// ventus/src/pipeline/regfile.scala:39:7, :46:36
        REG_11 = {_RANDOM[5'hB][31:1], _RANDOM[5'hC][0]};	// ventus/src/pipeline/regfile.scala:39:7, :46:36
        REG_12 = {_RANDOM[5'hC][31:1], _RANDOM[5'hD][0]};	// ventus/src/pipeline/regfile.scala:39:7, :46:36
        REG_13 = {_RANDOM[5'hD][31:1], _RANDOM[5'hE][0]};	// ventus/src/pipeline/regfile.scala:39:7, :46:36
        REG_14 = {_RANDOM[5'hE][31:1], _RANDOM[5'hF][0]};	// ventus/src/pipeline/regfile.scala:39:7, :46:36
        REG_15 = {_RANDOM[5'hF][31:1], _RANDOM[5'h10][0]};	// ventus/src/pipeline/regfile.scala:39:7, :46:36
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/pipeline/regfile.scala:39:7
      `FIRRTL_AFTER_INITIAL	// ventus/src/pipeline/regfile.scala:39:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  regs regs (	// ventus/src/pipeline/regfile.scala:41:25
    .R0_addr (io_rsidx),
    .R0_clk  (clock),
    .R0_data (_regs_R0_data),
    .W0_addr (io_rdidx),
    .W0_en   (io_rdwen),
    .W0_clk  (clock),
    .W0_data
      ({io_rd_15,
        io_rd_14,
        io_rd_13,
        io_rd_12,
        io_rd_11,
        io_rd_10,
        io_rd_9,
        io_rd_8,
        io_rd_7,
        io_rd_6,
        io_rd_5,
        io_rd_4,
        io_rd_3,
        io_rd_2,
        io_rd_1,
        io_rd_0}),	// ventus/src/pipeline/regfile.scala:41:25
    .W0_mask
      ({io_rdwmask_15,
        io_rdwmask_14,
        io_rdwmask_13,
        io_rdwmask_12,
        io_rdwmask_11,
        io_rdwmask_10,
        io_rdwmask_9,
        io_rdwmask_8,
        io_rdwmask_7,
        io_rdwmask_6,
        io_rdwmask_5,
        io_rdwmask_4,
        io_rdwmask_3,
        io_rdwmask_2,
        io_rdwmask_1,
        io_rdwmask_0})	// ventus/src/pipeline/regfile.scala:41:25
  );
  assign io_rs_0 = bypassSignal_REG ? REG_0 : _regs_R0_data[31:0];	// ventus/src/pipeline/regfile.scala:39:7, :41:25, :45:26, :46:{15,36}
  assign io_rs_1 = bypassSignal_REG ? REG_1 : _regs_R0_data[63:32];	// ventus/src/pipeline/regfile.scala:39:7, :41:25, :45:26, :46:{15,36}
  assign io_rs_2 = bypassSignal_REG ? REG_2 : _regs_R0_data[95:64];	// ventus/src/pipeline/regfile.scala:39:7, :41:25, :45:26, :46:{15,36}
  assign io_rs_3 = bypassSignal_REG ? REG_3 : _regs_R0_data[127:96];	// ventus/src/pipeline/regfile.scala:39:7, :41:25, :45:26, :46:{15,36}
  assign io_rs_4 = bypassSignal_REG ? REG_4 : _regs_R0_data[159:128];	// ventus/src/pipeline/regfile.scala:39:7, :41:25, :45:26, :46:{15,36}
  assign io_rs_5 = bypassSignal_REG ? REG_5 : _regs_R0_data[191:160];	// ventus/src/pipeline/regfile.scala:39:7, :41:25, :45:26, :46:{15,36}
  assign io_rs_6 = bypassSignal_REG ? REG_6 : _regs_R0_data[223:192];	// ventus/src/pipeline/regfile.scala:39:7, :41:25, :45:26, :46:{15,36}
  assign io_rs_7 = bypassSignal_REG ? REG_7 : _regs_R0_data[255:224];	// ventus/src/pipeline/regfile.scala:39:7, :41:25, :45:26, :46:{15,36}
  assign io_rs_8 = bypassSignal_REG ? REG_8 : _regs_R0_data[287:256];	// ventus/src/pipeline/regfile.scala:39:7, :41:25, :45:26, :46:{15,36}
  assign io_rs_9 = bypassSignal_REG ? REG_9 : _regs_R0_data[319:288];	// ventus/src/pipeline/regfile.scala:39:7, :41:25, :45:26, :46:{15,36}
  assign io_rs_10 = bypassSignal_REG ? REG_10 : _regs_R0_data[351:320];	// ventus/src/pipeline/regfile.scala:39:7, :41:25, :45:26, :46:{15,36}
  assign io_rs_11 = bypassSignal_REG ? REG_11 : _regs_R0_data[383:352];	// ventus/src/pipeline/regfile.scala:39:7, :41:25, :45:26, :46:{15,36}
  assign io_rs_12 = bypassSignal_REG ? REG_12 : _regs_R0_data[415:384];	// ventus/src/pipeline/regfile.scala:39:7, :41:25, :45:26, :46:{15,36}
  assign io_rs_13 = bypassSignal_REG ? REG_13 : _regs_R0_data[447:416];	// ventus/src/pipeline/regfile.scala:39:7, :41:25, :45:26, :46:{15,36}
  assign io_rs_14 = bypassSignal_REG ? REG_14 : _regs_R0_data[479:448];	// ventus/src/pipeline/regfile.scala:39:7, :41:25, :45:26, :46:{15,36}
  assign io_rs_15 = bypassSignal_REG ? REG_15 : _regs_R0_data[511:480];	// ventus/src/pipeline/regfile.scala:39:7, :41:25, :45:26, :46:{15,36}
endmodule

