 
****************************************
Report : qor
Design : fifo
Version: W-2024.09-SP3
Date   : Thu Jul 17 10:36:42 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          0.28
  Critical Path Slack:           9.51
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.17
  Total Hold Violation:        -21.16
  No. of Hold Violations:      128.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:         69
  Leaf Cell Count:                463
  Buf/Inv Cell Count:              37
  Buf Cell Count:                   2
  Inv Cell Count:                  35
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       323
  Sequential Cell Count:          140
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      100.033197
  Noncombinational Area:   120.767997
  Buf/Inv Area:              6.748800
  Total Buffer Area:             0.53
  Total Inverter Area:           6.22
  Macro/Black Box Area:      0.000000
  Net Area:                395.484678
  -----------------------------------
  Cell Area:               220.801195
  Design Area:             616.285873


  Design Rules
  -----------------------------------
  Total Number of Nets:           481
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: dsac123

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.08
  Logic Optimization:                  5.90
  Mapping Optimization:                0.34
  -----------------------------------------
  Overall Compile Time:                7.86
  Overall Compile Wall Clock Time:     8.45

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.17  TNS: 21.16  Number of Violating Paths: 128

  --------------------------------------------------------------------


1
