

================================================================
== Vivado HLS Report for 'gpio_bram_hls'
================================================================
* Date:           Wed May 25 15:15:05 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        gpio_bram_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	10  / (!tmp_3)
	9  / (tmp_3)
9 --> 
	8  / true
10 --> 
* FSM state operations: 

 <State 1>: 4.89ns
ST_1: inc_read [1/1] 1.00ns
:6  %inc_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %inc) nounwind

ST_1: rep_read [1/1] 1.00ns
:7  %rep_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rep) nounwind

ST_1: C0_read [1/1] 1.00ns
:8  %C0_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %C0) nounwind

ST_1: tmp [1/1] 2.52ns
:15  %tmp = icmp sgt i32 %rep_read, 0

ST_1: tmp_4 [1/1] 0.00ns
:16  %tmp_4 = trunc i32 %rep_read to i31

ST_1: smax [1/1] 1.37ns
:17  %smax = select i1 %tmp, i31 %tmp_4, i31 0


 <State 2>: 6.08ns
ST_2: smax_cast [1/1] 0.00ns
:18  %smax_cast = zext i31 %smax to i32

ST_2: tmp_1 [6/6] 6.08ns
:19  %tmp_1 = mul i32 %inc_read, %smax_cast


 <State 3>: 6.08ns
ST_3: tmp_1 [5/6] 6.08ns
:19  %tmp_1 = mul i32 %inc_read, %smax_cast


 <State 4>: 6.08ns
ST_4: tmp_1 [4/6] 6.08ns
:19  %tmp_1 = mul i32 %inc_read, %smax_cast


 <State 5>: 6.08ns
ST_5: tmp_1 [3/6] 6.08ns
:19  %tmp_1 = mul i32 %inc_read, %smax_cast


 <State 6>: 6.08ns
ST_6: tmp_1 [2/6] 6.08ns
:19  %tmp_1 = mul i32 %inc_read, %smax_cast


 <State 7>: 8.52ns
ST_7: stg_23 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %C0) nounwind, !map !0

ST_7: stg_24 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %rep) nounwind, !map !6

ST_7: stg_25 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %inc) nounwind, !map !10

ST_7: stg_26 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %index) nounwind, !map !14

ST_7: stg_27 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %counter) nounwind, !map !20

ST_7: stg_28 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @gpio_bram_hls_str) nounwind

ST_7: stg_29 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i32 %C0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_7: stg_30 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i32 %rep, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_7: stg_31 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i32 %inc, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_7: stg_32 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i32* %index, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_7: stg_33 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i32* %counter, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_7: stg_34 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_7: tmp_1 [1/6] 6.08ns
:19  %tmp_1 = mul i32 %inc_read, %smax_cast

ST_7: c [1/1] 2.44ns
:20  %c = add i32 %C0_read, %tmp_1

ST_7: stg_37 [1/1] 1.57ns
:21  br label %1


 <State 8>: 2.52ns
ST_8: i [1/1] 0.00ns
:0  %i = phi i31 [ 0, %0 ], [ %i_1, %2 ]

ST_8: i_cast [1/1] 0.00ns
:1  %i_cast = zext i31 %i to i32

ST_8: tmp_3 [1/1] 2.52ns
:2  %tmp_3 = icmp slt i32 %i_cast, %rep_read

ST_8: i_1 [1/1] 2.44ns
:3  %i_1 = add i31 %i, 1

ST_8: stg_42 [1/1] 0.00ns
:4  br i1 %tmp_3, label %2, label %3


 <State 9>: 1.00ns
ST_9: tmp_2 [1/1] 0.00ns
:0  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

ST_9: stg_44 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_9: stg_45 [1/1] 1.00ns
:2  call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %index, i32 %i_cast) nounwind

ST_9: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_2) nounwind

ST_9: stg_47 [1/1] 0.00ns
:4  br label %1


 <State 10>: 1.00ns
ST_10: stg_48 [1/1] 1.00ns
:0  call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %counter, i32 %c) nounwind

ST_10: stg_49 [1/1] 0.00ns
:1  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
