Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Nov 23 18:05:45 2021
| Host         : DESKTOP-00TQ7BI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.803        0.000                      0                  205        0.174        0.000                      0                  205        3.000        0.000                       0                   138  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       31.803        0.000                      0                  205        0.174        0.000                      0                  205       19.363        0.000                       0                   134  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.803ns  (required time - arrival time)
  Source:                 graph_inst/bar_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/dig1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.414ns  (logic 1.898ns (25.602%)  route 5.516ns (74.398%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 38.087 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.822    -0.930    graph_inst/CLK
    SLICE_X2Y29          FDCE                                         r  graph_inst/bar_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518    -0.412 f  graph_inst/bar_y_reg_reg[1]/Q
                         net (fo=14, routed)          1.265     0.854    graph_inst/Q[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     0.978 r  graph_inst/bar_y_reg0_carry_i_7/O
                         net (fo=9, routed)           1.092     2.070    graph_inst/bar_y_reg0_carry_i_7_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I1_O)        0.124     2.194 r  graph_inst/reach_bar2_carry__0_i_1/O
                         net (fo=1, routed)           0.482     2.675    graph_inst/reach_bar2_carry__0_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     3.068 r  graph_inst/reach_bar2_carry__0/CO[0]
                         net (fo=1, routed)           0.553     3.621    graph_inst/reach_bar2
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.367     3.988 r  graph_inst/dig0[3]_i_10/O
                         net (fo=1, routed)           0.296     4.284    graph_inst/dig0[3]_i_10_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I3_O)        0.124     4.408 r  graph_inst/dig0[3]_i_4/O
                         net (fo=2, routed)           0.448     4.856    graph_inst/dig0[3]_i_4_n_0
    SLICE_X5Y33          LUT4 (Prop_lut4_I3_O)        0.124     4.980 r  graph_inst/dig0[3]_i_1/O
                         net (fo=5, routed)           1.040     6.020    graph_inst/dig0[3]_i_1_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.124     6.144 r  graph_inst/dig1[3]_i_1/O
                         net (fo=4, routed)           0.340     6.484    graph_inst/dig1[3]_i_1_n_0
    SLICE_X9Y31          FDCE                                         r  graph_inst/dig1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.567    38.087    graph_inst/CLK
    SLICE_X9Y31          FDCE                                         r  graph_inst/dig1_reg[1]/C
                         clock pessimism              0.569    38.655    
                         clock uncertainty           -0.164    38.492    
    SLICE_X9Y31          FDCE (Setup_fdce_C_CE)      -0.205    38.287    graph_inst/dig1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.287    
                         arrival time                          -6.484    
  -------------------------------------------------------------------
                         slack                                 31.803    

Slack (MET) :             31.803ns  (required time - arrival time)
  Source:                 graph_inst/bar_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/dig1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.414ns  (logic 1.898ns (25.602%)  route 5.516ns (74.398%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 38.087 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.822    -0.930    graph_inst/CLK
    SLICE_X2Y29          FDCE                                         r  graph_inst/bar_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518    -0.412 f  graph_inst/bar_y_reg_reg[1]/Q
                         net (fo=14, routed)          1.265     0.854    graph_inst/Q[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     0.978 r  graph_inst/bar_y_reg0_carry_i_7/O
                         net (fo=9, routed)           1.092     2.070    graph_inst/bar_y_reg0_carry_i_7_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I1_O)        0.124     2.194 r  graph_inst/reach_bar2_carry__0_i_1/O
                         net (fo=1, routed)           0.482     2.675    graph_inst/reach_bar2_carry__0_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     3.068 r  graph_inst/reach_bar2_carry__0/CO[0]
                         net (fo=1, routed)           0.553     3.621    graph_inst/reach_bar2
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.367     3.988 r  graph_inst/dig0[3]_i_10/O
                         net (fo=1, routed)           0.296     4.284    graph_inst/dig0[3]_i_10_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I3_O)        0.124     4.408 r  graph_inst/dig0[3]_i_4/O
                         net (fo=2, routed)           0.448     4.856    graph_inst/dig0[3]_i_4_n_0
    SLICE_X5Y33          LUT4 (Prop_lut4_I3_O)        0.124     4.980 r  graph_inst/dig0[3]_i_1/O
                         net (fo=5, routed)           1.040     6.020    graph_inst/dig0[3]_i_1_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.124     6.144 r  graph_inst/dig1[3]_i_1/O
                         net (fo=4, routed)           0.340     6.484    graph_inst/dig1[3]_i_1_n_0
    SLICE_X9Y31          FDCE                                         r  graph_inst/dig1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.567    38.087    graph_inst/CLK
    SLICE_X9Y31          FDCE                                         r  graph_inst/dig1_reg[3]/C
                         clock pessimism              0.569    38.655    
                         clock uncertainty           -0.164    38.492    
    SLICE_X9Y31          FDCE (Setup_fdce_C_CE)      -0.205    38.287    graph_inst/dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         38.287    
                         arrival time                          -6.484    
  -------------------------------------------------------------------
                         slack                                 31.803    

Slack (MET) :             31.839ns  (required time - arrival time)
  Source:                 graph_inst/bar_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/dig1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.414ns  (logic 1.898ns (25.602%)  route 5.516ns (74.398%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 38.087 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.822    -0.930    graph_inst/CLK
    SLICE_X2Y29          FDCE                                         r  graph_inst/bar_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518    -0.412 f  graph_inst/bar_y_reg_reg[1]/Q
                         net (fo=14, routed)          1.265     0.854    graph_inst/Q[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     0.978 r  graph_inst/bar_y_reg0_carry_i_7/O
                         net (fo=9, routed)           1.092     2.070    graph_inst/bar_y_reg0_carry_i_7_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I1_O)        0.124     2.194 r  graph_inst/reach_bar2_carry__0_i_1/O
                         net (fo=1, routed)           0.482     2.675    graph_inst/reach_bar2_carry__0_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     3.068 r  graph_inst/reach_bar2_carry__0/CO[0]
                         net (fo=1, routed)           0.553     3.621    graph_inst/reach_bar2
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.367     3.988 r  graph_inst/dig0[3]_i_10/O
                         net (fo=1, routed)           0.296     4.284    graph_inst/dig0[3]_i_10_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I3_O)        0.124     4.408 r  graph_inst/dig0[3]_i_4/O
                         net (fo=2, routed)           0.448     4.856    graph_inst/dig0[3]_i_4_n_0
    SLICE_X5Y33          LUT4 (Prop_lut4_I3_O)        0.124     4.980 r  graph_inst/dig0[3]_i_1/O
                         net (fo=5, routed)           1.040     6.020    graph_inst/dig0[3]_i_1_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.124     6.144 r  graph_inst/dig1[3]_i_1/O
                         net (fo=4, routed)           0.340     6.484    graph_inst/dig1[3]_i_1_n_0
    SLICE_X8Y31          FDCE                                         r  graph_inst/dig1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.567    38.087    graph_inst/CLK
    SLICE_X8Y31          FDCE                                         r  graph_inst/dig1_reg[0]/C
                         clock pessimism              0.569    38.655    
                         clock uncertainty           -0.164    38.492    
    SLICE_X8Y31          FDCE (Setup_fdce_C_CE)      -0.169    38.323    graph_inst/dig1_reg[0]
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                          -6.484    
  -------------------------------------------------------------------
                         slack                                 31.839    

Slack (MET) :             31.839ns  (required time - arrival time)
  Source:                 graph_inst/bar_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/dig1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.414ns  (logic 1.898ns (25.602%)  route 5.516ns (74.398%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 38.087 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.822    -0.930    graph_inst/CLK
    SLICE_X2Y29          FDCE                                         r  graph_inst/bar_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518    -0.412 f  graph_inst/bar_y_reg_reg[1]/Q
                         net (fo=14, routed)          1.265     0.854    graph_inst/Q[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     0.978 r  graph_inst/bar_y_reg0_carry_i_7/O
                         net (fo=9, routed)           1.092     2.070    graph_inst/bar_y_reg0_carry_i_7_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I1_O)        0.124     2.194 r  graph_inst/reach_bar2_carry__0_i_1/O
                         net (fo=1, routed)           0.482     2.675    graph_inst/reach_bar2_carry__0_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     3.068 r  graph_inst/reach_bar2_carry__0/CO[0]
                         net (fo=1, routed)           0.553     3.621    graph_inst/reach_bar2
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.367     3.988 r  graph_inst/dig0[3]_i_10/O
                         net (fo=1, routed)           0.296     4.284    graph_inst/dig0[3]_i_10_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I3_O)        0.124     4.408 r  graph_inst/dig0[3]_i_4/O
                         net (fo=2, routed)           0.448     4.856    graph_inst/dig0[3]_i_4_n_0
    SLICE_X5Y33          LUT4 (Prop_lut4_I3_O)        0.124     4.980 r  graph_inst/dig0[3]_i_1/O
                         net (fo=5, routed)           1.040     6.020    graph_inst/dig0[3]_i_1_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.124     6.144 r  graph_inst/dig1[3]_i_1/O
                         net (fo=4, routed)           0.340     6.484    graph_inst/dig1[3]_i_1_n_0
    SLICE_X8Y31          FDCE                                         r  graph_inst/dig1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.567    38.087    graph_inst/CLK
    SLICE_X8Y31          FDCE                                         r  graph_inst/dig1_reg[2]/C
                         clock pessimism              0.569    38.655    
                         clock uncertainty           -0.164    38.492    
    SLICE_X8Y31          FDCE (Setup_fdce_C_CE)      -0.169    38.323    graph_inst/dig1_reg[2]
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                          -6.484    
  -------------------------------------------------------------------
                         slack                                 31.839    

Slack (MET) :             32.578ns  (required time - arrival time)
  Source:                 graph_inst/bar_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/dig0_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 1.774ns (26.582%)  route 4.900ns (73.418%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.822    -0.930    graph_inst/CLK
    SLICE_X2Y29          FDCE                                         r  graph_inst/bar_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518    -0.412 f  graph_inst/bar_y_reg_reg[1]/Q
                         net (fo=14, routed)          1.265     0.854    graph_inst/Q[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     0.978 r  graph_inst/bar_y_reg0_carry_i_7/O
                         net (fo=9, routed)           1.092     2.070    graph_inst/bar_y_reg0_carry_i_7_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I1_O)        0.124     2.194 r  graph_inst/reach_bar2_carry__0_i_1/O
                         net (fo=1, routed)           0.482     2.675    graph_inst/reach_bar2_carry__0_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     3.068 r  graph_inst/reach_bar2_carry__0/CO[0]
                         net (fo=1, routed)           0.553     3.621    graph_inst/reach_bar2
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.367     3.988 r  graph_inst/dig0[3]_i_10/O
                         net (fo=1, routed)           0.296     4.284    graph_inst/dig0[3]_i_10_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I3_O)        0.124     4.408 r  graph_inst/dig0[3]_i_4/O
                         net (fo=2, routed)           0.448     4.856    graph_inst/dig0[3]_i_4_n_0
    SLICE_X5Y33          LUT4 (Prop_lut4_I3_O)        0.124     4.980 r  graph_inst/dig0[3]_i_1/O
                         net (fo=5, routed)           0.764     5.744    graph_inst/dig0[3]_i_1_n_0
    SLICE_X8Y30          FDCE                                         r  graph_inst/dig0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.566    38.086    graph_inst/CLK
    SLICE_X8Y30          FDCE                                         r  graph_inst/dig0_reg[0]/C
                         clock pessimism              0.569    38.654    
                         clock uncertainty           -0.164    38.491    
    SLICE_X8Y30          FDCE (Setup_fdce_C_CE)      -0.169    38.322    graph_inst/dig0_reg[0]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                 32.578    

Slack (MET) :             32.578ns  (required time - arrival time)
  Source:                 graph_inst/bar_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/dig0_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 1.774ns (26.582%)  route 4.900ns (73.418%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.822    -0.930    graph_inst/CLK
    SLICE_X2Y29          FDCE                                         r  graph_inst/bar_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518    -0.412 f  graph_inst/bar_y_reg_reg[1]/Q
                         net (fo=14, routed)          1.265     0.854    graph_inst/Q[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     0.978 r  graph_inst/bar_y_reg0_carry_i_7/O
                         net (fo=9, routed)           1.092     2.070    graph_inst/bar_y_reg0_carry_i_7_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I1_O)        0.124     2.194 r  graph_inst/reach_bar2_carry__0_i_1/O
                         net (fo=1, routed)           0.482     2.675    graph_inst/reach_bar2_carry__0_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     3.068 r  graph_inst/reach_bar2_carry__0/CO[0]
                         net (fo=1, routed)           0.553     3.621    graph_inst/reach_bar2
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.367     3.988 r  graph_inst/dig0[3]_i_10/O
                         net (fo=1, routed)           0.296     4.284    graph_inst/dig0[3]_i_10_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I3_O)        0.124     4.408 r  graph_inst/dig0[3]_i_4/O
                         net (fo=2, routed)           0.448     4.856    graph_inst/dig0[3]_i_4_n_0
    SLICE_X5Y33          LUT4 (Prop_lut4_I3_O)        0.124     4.980 r  graph_inst/dig0[3]_i_1/O
                         net (fo=5, routed)           0.764     5.744    graph_inst/dig0[3]_i_1_n_0
    SLICE_X8Y30          FDCE                                         r  graph_inst/dig0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.566    38.086    graph_inst/CLK
    SLICE_X8Y30          FDCE                                         r  graph_inst/dig0_reg[1]/C
                         clock pessimism              0.569    38.654    
                         clock uncertainty           -0.164    38.491    
    SLICE_X8Y30          FDCE (Setup_fdce_C_CE)      -0.169    38.322    graph_inst/dig0_reg[1]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                 32.578    

Slack (MET) :             32.578ns  (required time - arrival time)
  Source:                 graph_inst/bar_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/dig0_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 1.774ns (26.582%)  route 4.900ns (73.418%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.822    -0.930    graph_inst/CLK
    SLICE_X2Y29          FDCE                                         r  graph_inst/bar_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518    -0.412 f  graph_inst/bar_y_reg_reg[1]/Q
                         net (fo=14, routed)          1.265     0.854    graph_inst/Q[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     0.978 r  graph_inst/bar_y_reg0_carry_i_7/O
                         net (fo=9, routed)           1.092     2.070    graph_inst/bar_y_reg0_carry_i_7_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I1_O)        0.124     2.194 r  graph_inst/reach_bar2_carry__0_i_1/O
                         net (fo=1, routed)           0.482     2.675    graph_inst/reach_bar2_carry__0_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     3.068 r  graph_inst/reach_bar2_carry__0/CO[0]
                         net (fo=1, routed)           0.553     3.621    graph_inst/reach_bar2
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.367     3.988 r  graph_inst/dig0[3]_i_10/O
                         net (fo=1, routed)           0.296     4.284    graph_inst/dig0[3]_i_10_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I3_O)        0.124     4.408 r  graph_inst/dig0[3]_i_4/O
                         net (fo=2, routed)           0.448     4.856    graph_inst/dig0[3]_i_4_n_0
    SLICE_X5Y33          LUT4 (Prop_lut4_I3_O)        0.124     4.980 r  graph_inst/dig0[3]_i_1/O
                         net (fo=5, routed)           0.764     5.744    graph_inst/dig0[3]_i_1_n_0
    SLICE_X8Y30          FDCE                                         r  graph_inst/dig0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.566    38.086    graph_inst/CLK
    SLICE_X8Y30          FDCE                                         r  graph_inst/dig0_reg[2]/C
                         clock pessimism              0.569    38.654    
                         clock uncertainty           -0.164    38.491    
    SLICE_X8Y30          FDCE (Setup_fdce_C_CE)      -0.169    38.322    graph_inst/dig0_reg[2]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                 32.578    

Slack (MET) :             32.578ns  (required time - arrival time)
  Source:                 graph_inst/bar_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/dig0_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 1.774ns (26.582%)  route 4.900ns (73.418%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.822    -0.930    graph_inst/CLK
    SLICE_X2Y29          FDCE                                         r  graph_inst/bar_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518    -0.412 f  graph_inst/bar_y_reg_reg[1]/Q
                         net (fo=14, routed)          1.265     0.854    graph_inst/Q[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     0.978 r  graph_inst/bar_y_reg0_carry_i_7/O
                         net (fo=9, routed)           1.092     2.070    graph_inst/bar_y_reg0_carry_i_7_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I1_O)        0.124     2.194 r  graph_inst/reach_bar2_carry__0_i_1/O
                         net (fo=1, routed)           0.482     2.675    graph_inst/reach_bar2_carry__0_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     3.068 r  graph_inst/reach_bar2_carry__0/CO[0]
                         net (fo=1, routed)           0.553     3.621    graph_inst/reach_bar2
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.367     3.988 r  graph_inst/dig0[3]_i_10/O
                         net (fo=1, routed)           0.296     4.284    graph_inst/dig0[3]_i_10_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I3_O)        0.124     4.408 r  graph_inst/dig0[3]_i_4/O
                         net (fo=2, routed)           0.448     4.856    graph_inst/dig0[3]_i_4_n_0
    SLICE_X5Y33          LUT4 (Prop_lut4_I3_O)        0.124     4.980 r  graph_inst/dig0[3]_i_1/O
                         net (fo=5, routed)           0.764     5.744    graph_inst/dig0[3]_i_1_n_0
    SLICE_X8Y30          FDCE                                         r  graph_inst/dig0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.566    38.086    graph_inst/CLK
    SLICE_X8Y30          FDCE                                         r  graph_inst/dig0_reg[3]/C
                         clock pessimism              0.569    38.654    
                         clock uncertainty           -0.164    38.491    
    SLICE_X8Y30          FDCE (Setup_fdce_C_CE)      -0.169    38.322    graph_inst/dig0_reg[3]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                 32.578    

Slack (MET) :             33.057ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 1.182ns (18.159%)  route 5.327ns (81.841%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.162 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.823    -0.929    keypad_inst/CLK
    SLICE_X3Y19          FDCE                                         r  keypad_inst/sclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  keypad_inst/sclk_reg[16]/Q
                         net (fo=12, routed)          1.627     1.155    keypad_inst/sclk[16]
    SLICE_X3Y15          LUT5 (Prop_lut5_I3_O)        0.152     1.307 r  keypad_inst/sclk[31]_i_9/O
                         net (fo=1, routed)           1.089     2.396    keypad_inst/sclk[31]_i_9_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I2_O)        0.326     2.722 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=33, routed)          1.245     3.966    keypad_inst/sclk[31]_i_2_n_0
    SLICE_X2Y17          LUT3 (Prop_lut3_I1_O)        0.124     4.090 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=29, routed)          1.366     5.457    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I4_O)        0.124     5.581 r  keypad_inst/sclk[31]_i_1/O
                         net (fo=1, routed)           0.000     5.581    keypad_inst/sclk[31]_i_1_n_0
    SLICE_X3Y22          FDCE                                         r  keypad_inst/sclk_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.642    38.162    keypad_inst/CLK
    SLICE_X3Y22          FDCE                                         r  keypad_inst/sclk_reg[31]/C
                         clock pessimism              0.608    38.769    
                         clock uncertainty           -0.164    38.606    
    SLICE_X3Y22          FDCE (Setup_fdce_C_D)        0.032    38.638    keypad_inst/sclk_reg[31]
  -------------------------------------------------------------------
                         required time                         38.638    
                         arrival time                          -5.581    
  -------------------------------------------------------------------
                         slack                                 33.057    

Slack (MET) :             33.213ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 1.182ns (18.722%)  route 5.131ns (81.278%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.164 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.823    -0.929    keypad_inst/CLK
    SLICE_X3Y19          FDCE                                         r  keypad_inst/sclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  keypad_inst/sclk_reg[16]/Q
                         net (fo=12, routed)          1.627     1.155    keypad_inst/sclk[16]
    SLICE_X3Y15          LUT5 (Prop_lut5_I3_O)        0.152     1.307 r  keypad_inst/sclk[31]_i_9/O
                         net (fo=1, routed)           1.089     2.396    keypad_inst/sclk[31]_i_9_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I2_O)        0.326     2.722 f  keypad_inst/sclk[31]_i_2/O
                         net (fo=33, routed)          1.245     3.966    keypad_inst/sclk[31]_i_2_n_0
    SLICE_X2Y17          LUT3 (Prop_lut3_I1_O)        0.124     4.090 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=29, routed)          1.170     5.261    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124     5.385 r  keypad_inst/sclk[18]_i_1/O
                         net (fo=1, routed)           0.000     5.385    keypad_inst/sclk[18]_i_1_n_0
    SLICE_X5Y20          FDCE                                         r  keypad_inst/sclk_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         1.644    38.164    keypad_inst/CLK
    SLICE_X5Y20          FDCE                                         r  keypad_inst/sclk_reg[18]/C
                         clock pessimism              0.569    38.732    
                         clock uncertainty           -0.164    38.569    
    SLICE_X5Y20          FDCE (Setup_fdce_C_D)        0.029    38.598    keypad_inst/sclk_reg[18]
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                 33.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 keypad_inst/pressed_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/keypad_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.488ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.619    -0.391    keypad_inst/CLK
    SLICE_X3Y14          FDCE                                         r  keypad_inst/pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141    -0.250 r  keypad_inst/pressed_reg/Q
                         net (fo=7, routed)           0.121    -0.128    keypad_inst/pressed
    SLICE_X2Y14          LUT3 (Prop_lut3_I0_O)        0.045    -0.083 r  keypad_inst/keypad_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.083    keypad_inst/keypad_out[1]_i_1_n_0
    SLICE_X2Y14          FDCE                                         r  keypad_inst/keypad_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.888    -0.488    keypad_inst/CLK
    SLICE_X2Y14          FDCE                                         r  keypad_inst/keypad_out_reg[1]/C
                         clock pessimism              0.110    -0.378    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.120    -0.258    keypad_inst/keypad_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.083%)  route 0.124ns (39.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.488ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.619    -0.391    sync_inst/clk_out1
    SLICE_X1Y36          FDRE                                         r  sync_inst/c_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.250 r  sync_inst/c_v_reg[6]/Q
                         net (fo=20, routed)          0.124    -0.126    sync_inst/c_v_reg[8]_0[0]
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.045    -0.081 r  sync_inst/c_v[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    sync_inst/c_v[7]_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  sync_inst/c_v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.888    -0.488    sync_inst/clk_out1
    SLICE_X0Y36          FDRE                                         r  sync_inst/c_v_reg[7]/C
                         clock pessimism              0.110    -0.378    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.120    -0.258    sync_inst/c_v_reg[7]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 debounce_inst/btn_in_d_reg[2][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.250ns (69.705%)  route 0.109ns (30.295%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.610    -0.400    debounce_inst/CLK
    SLICE_X5Y24          FDCE                                         r  debounce_inst/btn_in_d_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.259 r  debounce_inst/btn_in_d_reg[2][4]/Q
                         net (fo=20, routed)          0.109    -0.150    debounce_inst/btn_in_d_reg[2][4]
    SLICE_X4Y24          LUT6 (Prop_lut6_I4_O)        0.045    -0.105 r  debounce_inst/o[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.105    debounce_inst/o[0]_i_4_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.041 r  debounce_inst/o_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.041    debounce_inst/o_reg[0]_i_2_n_4
    SLICE_X4Y24          FDCE                                         r  debounce_inst/o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.876    -0.500    debounce_inst/CLK
    SLICE_X4Y24          FDCE                                         r  debounce_inst/o_reg[3]/C
                         clock pessimism              0.113    -0.387    
    SLICE_X4Y24          FDCE (Hold_fdce_C_D)         0.134    -0.253    debounce_inst/o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 debounce_inst/btn_in_d_reg[2][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.251ns (69.403%)  route 0.111ns (30.597%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.610    -0.400    debounce_inst/CLK
    SLICE_X5Y24          FDCE                                         r  debounce_inst/btn_in_d_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.259 r  debounce_inst/btn_in_d_reg[2][4]/Q
                         net (fo=20, routed)          0.111    -0.148    debounce_inst/btn_in_d_reg[2][4]
    SLICE_X4Y24          LUT6 (Prop_lut6_I4_O)        0.045    -0.103 r  debounce_inst/o[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.103    debounce_inst/o[0]_i_5_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.038 r  debounce_inst/o_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.038    debounce_inst/o_reg[0]_i_2_n_5
    SLICE_X4Y24          FDCE                                         r  debounce_inst/o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.876    -0.500    debounce_inst/CLK
    SLICE_X4Y24          FDCE                                         r  debounce_inst/o_reg[2]/C
                         clock pessimism              0.113    -0.387    
    SLICE_X4Y24          FDCE (Hold_fdce_C_D)         0.134    -0.253    debounce_inst/o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 graph_inst/dig1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/dig1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.885%)  route 0.173ns (48.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.587    -0.423    graph_inst/CLK
    SLICE_X9Y31          FDCE                                         r  graph_inst/dig1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.282 r  graph_inst/dig1_reg[1]/Q
                         net (fo=4, routed)           0.173    -0.108    graph_inst/dig1_reg[3]_0[1]
    SLICE_X8Y31          LUT5 (Prop_lut5_I0_O)        0.046    -0.062 r  graph_inst/dig1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.062    graph_inst/dig1[2]_i_1_n_0
    SLICE_X8Y31          FDCE                                         r  graph_inst/dig1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.854    -0.522    graph_inst/CLK
    SLICE_X8Y31          FDCE                                         r  graph_inst/dig1_reg[2]/C
                         clock pessimism              0.112    -0.410    
    SLICE_X8Y31          FDCE (Hold_fdce_C_D)         0.131    -0.279    graph_inst/dig1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 graph_inst/dig1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/dig1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.266%)  route 0.116ns (35.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.587    -0.423    graph_inst/CLK
    SLICE_X8Y31          FDCE                                         r  graph_inst/dig1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.259 r  graph_inst/dig1_reg[0]/Q
                         net (fo=5, routed)           0.116    -0.142    graph_inst/dig1_reg[3]_0[0]
    SLICE_X9Y31          LUT6 (Prop_lut6_I4_O)        0.045    -0.097 r  graph_inst/dig1[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    graph_inst/dig1[1]_i_1_n_0
    SLICE_X9Y31          FDCE                                         r  graph_inst/dig1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.854    -0.522    graph_inst/CLK
    SLICE_X9Y31          FDCE                                         r  graph_inst/dig1_reg[1]/C
                         clock pessimism              0.112    -0.410    
    SLICE_X9Y31          FDCE (Hold_fdce_C_D)         0.092    -0.318    graph_inst/dig1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 graph_inst/dig1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/dig1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.464%)  route 0.115ns (35.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.587    -0.423    graph_inst/CLK
    SLICE_X8Y31          FDCE                                         r  graph_inst/dig1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.259 r  graph_inst/dig1_reg[0]/Q
                         net (fo=5, routed)           0.115    -0.143    graph_inst/dig1_reg[3]_0[0]
    SLICE_X9Y31          LUT6 (Prop_lut6_I3_O)        0.045    -0.098 r  graph_inst/dig1[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.098    graph_inst/dig1[3]_i_2_n_0
    SLICE_X9Y31          FDCE                                         r  graph_inst/dig1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.854    -0.522    graph_inst/CLK
    SLICE_X9Y31          FDCE                                         r  graph_inst/dig1_reg[3]/C
                         clock pessimism              0.112    -0.410    
    SLICE_X9Y31          FDCE (Hold_fdce_C_D)         0.091    -0.319    graph_inst/dig1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 graph_inst/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_y_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.212ns (62.059%)  route 0.130ns (37.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.618    -0.392    graph_inst/CLK
    SLICE_X4Y33          FDCE                                         r  graph_inst/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.164    -0.228 f  graph_inst/state_reg_reg[1]/Q
                         net (fo=60, routed)          0.130    -0.098    graph_inst/ball_vx_reg_reg[9]_0[1]
    SLICE_X5Y33          LUT3 (Prop_lut3_I2_O)        0.048    -0.050 r  graph_inst/ball_y_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.050    graph_inst/ball_y_reg[2]_i_1_n_0
    SLICE_X5Y33          FDCE                                         r  graph_inst/ball_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.885    -0.491    graph_inst/CLK
    SLICE_X5Y33          FDCE                                         r  graph_inst/ball_y_reg_reg[2]/C
                         clock pessimism              0.112    -0.379    
    SLICE_X5Y33          FDCE (Hold_fdce_C_D)         0.107    -0.272    graph_inst/ball_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 keypad_inst/pressed_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/keypad_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.189ns (49.931%)  route 0.190ns (50.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.619    -0.391    keypad_inst/CLK
    SLICE_X3Y14          FDCE                                         r  keypad_inst/pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141    -0.250 r  keypad_inst/pressed_reg/Q
                         net (fo=7, routed)           0.190    -0.060    keypad_inst/pressed
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.048    -0.012 r  keypad_inst/keypad_out[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.012    keypad_inst/keypad_out[4]_i_2_n_0
    SLICE_X2Y15          FDCE                                         r  keypad_inst/keypad_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.887    -0.489    keypad_inst/CLK
    SLICE_X2Y15          FDCE                                         r  keypad_inst/keypad_out_reg[4]/C
                         clock pessimism              0.112    -0.377    
    SLICE_X2Y15          FDCE (Hold_fdce_C_D)         0.131    -0.246    keypad_inst/keypad_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 graph_inst/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_x_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.723%)  route 0.130ns (38.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.618    -0.392    graph_inst/CLK
    SLICE_X4Y33          FDCE                                         r  graph_inst/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.164    -0.228 f  graph_inst/state_reg_reg[1]/Q
                         net (fo=60, routed)          0.130    -0.098    graph_inst/ball_vx_reg_reg[9]_0[1]
    SLICE_X5Y33          LUT3 (Prop_lut3_I2_O)        0.045    -0.053 r  graph_inst/ball_x_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.053    graph_inst/ball_x_reg[2]_i_1_n_0
    SLICE_X5Y33          FDCE                                         r  graph_inst/ball_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=132, routed)         0.885    -0.491    graph_inst/CLK
    SLICE_X5Y33          FDCE                                         r  graph_inst/ball_x_reg_reg[2]/C
                         clock pessimism              0.112    -0.379    
    SLICE_X5Y33          FDCE (Hold_fdce_C_D)         0.091    -0.288    graph_inst/ball_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X4Y26      debounce_inst/o_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X4Y26      debounce_inst/o_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X4Y27      debounce_inst/o_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X4Y27      debounce_inst/o_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X4Y27      debounce_inst/o_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X4Y27      debounce_inst/o_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X4Y24      debounce_inst/o_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X4Y24      debounce_inst/o_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X3Y33      graph_inst/ball_vy_reg_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y33      graph_inst/ball_y_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X2Y33      graph_inst/ball_y_reg_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X2Y33      graph_inst/ball_y_reg_reg[4]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X2Y33      graph_inst/ball_y_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y33      graph_inst/ball_x_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y33      graph_inst/state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y16      keypad_inst/sclk_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y16      keypad_inst/sclk_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y37      sync_inst/c_h_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y26      debounce_inst/o_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y26      debounce_inst/o_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y27      debounce_inst/o_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y27      debounce_inst/o_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y27      debounce_inst/o_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y27      debounce_inst/o_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y24      debounce_inst/o_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y24      debounce_inst/o_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y24      debounce_inst/o_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y25      debounce_inst/o_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



