{
  "Top": "calculate",
  "RtlTop": "calculate",
  "RtlPrefix": "",
  "RtlSubPrefix": "calculate_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "data_new": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<384>",
      "srcSize": "512",
      "hwRefs": [{
          "type": "port",
          "interface": "data_new",
          "name": "data_new",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_old": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<384>",
      "srcSize": "512",
      "hwRefs": [{
          "type": "port",
          "interface": "data_old",
          "name": "data_old",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "ReturnValue": {
    "srcType": "ap_int<55>",
    "srcSize": "64",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=impl"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "calculate"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "2.5",
    "Uncertainty": "0.675",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "18"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 2.500 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "calculate",
    "Version": "1.0",
    "DisplayName": "Calculate",
    "Revision": "2113838560",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_calculate_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/src\/calculate.cpp",
      "..\/..\/..\/src\/calculate.h"
    ],
    "TestBench": ["..\/..\/..\/src\/tb_calculate.cpp"],
    "Vhdl": [
      "impl\/vhdl\/calculate_add_38ns_38ns_38_2_1.vhd",
      "impl\/vhdl\/calculate_add_54ns_54ns_54_2_1.vhd",
      "impl\/vhdl\/calculate_mac_muladd_9ns_9ns_19ns_20_4_1.vhd",
      "impl\/vhdl\/calculate_mac_muladd_9ns_9ns_26ns_26_4_1.vhd",
      "impl\/vhdl\/calculate_mac_muladd_9ns_9ns_28ns_28_4_1.vhd",
      "impl\/vhdl\/calculate_mul_9ns_9ns_18_5_1.vhd",
      "impl\/vhdl\/calculate_sub_55ns_55ns_55_2_1.vhd",
      "impl\/vhdl\/calculate.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/calculate_add_38ns_38ns_38_2_1.v",
      "impl\/verilog\/calculate_add_54ns_54ns_54_2_1.v",
      "impl\/verilog\/calculate_mac_muladd_9ns_9ns_19ns_20_4_1.v",
      "impl\/verilog\/calculate_mac_muladd_9ns_9ns_26ns_26_4_1.v",
      "impl\/verilog\/calculate_mac_muladd_9ns_9ns_28ns_28_4_1.v",
      "impl\/verilog\/calculate_mul_9ns_9ns_18_5_1.v",
      "impl\/verilog\/calculate_sub_55ns_55ns_55_2_1.v",
      "impl\/verilog\/calculate.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/calculate.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_none",
      "mode": "master",
      "dataWidth": "55",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "data_new": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "384",
      "portMap": {"data_new": "DATA"},
      "ports": ["data_new"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "data_new"
        }]
    },
    "data_old": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "384",
      "portMap": {"data_old": "DATA"},
      "ports": ["data_old"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "data_old"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "55"
    },
    "data_new": {
      "dir": "in",
      "width": "384"
    },
    "data_old": {
      "dir": "in",
      "width": "384"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "calculate",
      "BindInstances": "add01_fu_300_p2 add23_fu_314_p2 add45_fu_328_p2 add67_fu_342_p2 add89_fu_356_p2 addAB_fu_370_p2 addCD_fu_384_p2 addEF_fu_398_p2 add03_fu_676_p2 add47_fu_688_p2 add8B_fu_700_p2 addCF_fu_712_p2 add07_fu_772_p2 add8F_fu_784_p2 add_ln53_fu_820_p2 add0F_fu_826_p2 add01_1_fu_566_p2 add23_1_fu_580_p2 add45_1_fu_594_p2 add67_1_fu_608_p2 add89_1_fu_622_p2 addAB_1_fu_636_p2 addCD_1_fu_650_p2 addEF_1_fu_664_p2 add03_1_fu_724_p2 add47_1_fu_736_p2 add8B_1_fu_748_p2 addCF_1_fu_760_p2 add07_1_fu_796_p2 add8F_1_fu_808_p2 add_ln53_3_fu_836_p2 add0F_1_fu_842_p2 sub_ln61_fu_862_p2 abs_new_0_in_fu_872_p3 sub_ln61_1_fu_867_p2 abs_old_0_in_fu_877_p3 mul_9ns_9ns_18_5_1_U1 mac_muladd_9ns_9ns_19ns_20_4_1_U12 mac_muladd_9ns_9ns_28ns_28_4_1_U13 mac_muladd_9ns_9ns_26ns_26_4_1_U14 mul_9ns_9ns_18_5_1_U2 mul_9ns_9ns_18_5_1_U3 mac_muladd_9ns_9ns_26ns_26_4_1_U14 mac_muladd_9ns_9ns_26ns_26_4_1_U14 mac_muladd_9ns_9ns_19ns_20_4_1_U12 mac_muladd_9ns_9ns_19ns_20_4_1_U12 mac_muladd_9ns_9ns_28ns_28_4_1_U13 mac_muladd_9ns_9ns_28ns_28_4_1_U13 add_38ns_38ns_38_2_1_U7 add_54ns_54ns_54_2_1_U9 mul_9ns_9ns_18_5_1_U4 mac_muladd_9ns_9ns_19ns_20_4_1_U15 mac_muladd_9ns_9ns_28ns_28_4_1_U16 mac_muladd_9ns_9ns_26ns_26_4_1_U17 mul_9ns_9ns_18_5_1_U5 mul_9ns_9ns_18_5_1_U6 mac_muladd_9ns_9ns_26ns_26_4_1_U17 mac_muladd_9ns_9ns_26ns_26_4_1_U17 mac_muladd_9ns_9ns_19ns_20_4_1_U15 mac_muladd_9ns_9ns_19ns_20_4_1_U15 mac_muladd_9ns_9ns_28ns_28_4_1_U16 mac_muladd_9ns_9ns_28ns_28_4_1_U16 add_38ns_38ns_38_2_1_U8 add_54ns_54ns_54_2_1_U10 sub_55ns_55ns_55_2_1_U11"
    },
    "Info": {"calculate": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"calculate": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "1",
          "PipelineDepth": "19",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "2.50",
          "Uncertainty": "0.68",
          "Estimate": "4.725"
        },
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "3717",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "2054",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-11-25 20:40:32 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
