# ******* project, board and chip name *******
PROJECT = jtagg_spi_hex
BOARD = ulx3s
# 12 25 45 85
FPGA_SIZE = 12

# ******* if programming with OpenOCD *******
# using local latest openocd until in linux distribution
OPENOCD=openocd
# default onboard usb-jtag
OPENOCD_INTERFACE=$(SCRIPTS)/ft231x.ocd
# ulx3s-jtag-passthru
#OPENOCD_INTERFACE=$(SCRIPTS)/ft231x2.ocd
# ulx2s
#OPENOCD_INTERFACE=$(SCRIPTS)/ft232r.ocd
# external jtag
#OPENOCD_INTERFACE=$(SCRIPTS)/ft2232.ocd

# ******* design files *******
CONSTRAINTS = ../../../../constraints/ulx3s_v20.lpf
TOP_MODULE = top_jtagg_slave
TOP_MODULE_FILE = ../../../jtag_slave/hdl/top/$(TOP_MODULE).v

VERILOG_FILES = \
$(TOP_MODULE_FILE) \
../../../ecp5pll/hdl/sv/ecp5pll.sv \
../../../oled/hdl/ssd1331_video_verilog/spi/spi_slave.v \
../../../hex/decoder/hex_decoder_v.v \
../../../spi_display/hdl/spi_display_verilog/lcd_video.v \

# *.vhd those files will be converted to *.v files with vhdl2vl (warning overwriting/deleting)
VHDL_FILES = \
../../../dvi/hdl/vga.vhd \
../../../dvi/hdl/vga2dvid.vhd \
../../../dvi/hdl/tmds_encoder.vhd \

SCRIPTS = ../../../../scripts/
include $(SCRIPTS)/diamond_path.mk
include $(SCRIPTS)/trellis_path.mk
include $(SCRIPTS)/trellis_main.mk

YOSYS_OPTIONS = -abc9
NEXTPNR_OPTIONS = --timing-allow-fail

scan:
	$(OPENOCD) --file=$(SCRIPTS)/ft231x.ocd --file=jtagg-slave-scan.ocd
