

================================================================
== Vitis HLS Report for 'gemm'
================================================================
* Date:           Mon Dec  2 12:52:41 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16670|    16670|  0.167 ms|  0.167 ms|  16671|  16671|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%buff_A = alloca i64 1" [src/gemm.c:7]   --->   Operation 9 'alloca' 'buff_A' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%buff_A_1 = alloca i64 1" [src/gemm.c:7]   --->   Operation 10 'alloca' 'buff_A_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%buff_A_2 = alloca i64 1" [src/gemm.c:7]   --->   Operation 11 'alloca' 'buff_A_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%buff_A_3 = alloca i64 1" [src/gemm.c:7]   --->   Operation 12 'alloca' 'buff_A_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%buff_A_4 = alloca i64 1" [src/gemm.c:7]   --->   Operation 13 'alloca' 'buff_A_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buff_A_5 = alloca i64 1" [src/gemm.c:7]   --->   Operation 14 'alloca' 'buff_A_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buff_A_6 = alloca i64 1" [src/gemm.c:7]   --->   Operation 15 'alloca' 'buff_A_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buff_A_7 = alloca i64 1" [src/gemm.c:7]   --->   Operation 16 'alloca' 'buff_A_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buff_A_8 = alloca i64 1" [src/gemm.c:7]   --->   Operation 17 'alloca' 'buff_A_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buff_A_9 = alloca i64 1" [src/gemm.c:7]   --->   Operation 18 'alloca' 'buff_A_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buff_A_10 = alloca i64 1" [src/gemm.c:7]   --->   Operation 19 'alloca' 'buff_A_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buff_A_11 = alloca i64 1" [src/gemm.c:7]   --->   Operation 20 'alloca' 'buff_A_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buff_A_12 = alloca i64 1" [src/gemm.c:7]   --->   Operation 21 'alloca' 'buff_A_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buff_A_13 = alloca i64 1" [src/gemm.c:7]   --->   Operation 22 'alloca' 'buff_A_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buff_A_14 = alloca i64 1" [src/gemm.c:7]   --->   Operation 23 'alloca' 'buff_A_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buff_A_15 = alloca i64 1" [src/gemm.c:7]   --->   Operation 24 'alloca' 'buff_A_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buff_A_16 = alloca i64 1" [src/gemm.c:7]   --->   Operation 25 'alloca' 'buff_A_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buff_A_17 = alloca i64 1" [src/gemm.c:7]   --->   Operation 26 'alloca' 'buff_A_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buff_A_18 = alloca i64 1" [src/gemm.c:7]   --->   Operation 27 'alloca' 'buff_A_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buff_A_19 = alloca i64 1" [src/gemm.c:7]   --->   Operation 28 'alloca' 'buff_A_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buff_A_20 = alloca i64 1" [src/gemm.c:7]   --->   Operation 29 'alloca' 'buff_A_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buff_A_21 = alloca i64 1" [src/gemm.c:7]   --->   Operation 30 'alloca' 'buff_A_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buff_A_22 = alloca i64 1" [src/gemm.c:7]   --->   Operation 31 'alloca' 'buff_A_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%buff_A_23 = alloca i64 1" [src/gemm.c:7]   --->   Operation 32 'alloca' 'buff_A_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buff_A_24 = alloca i64 1" [src/gemm.c:7]   --->   Operation 33 'alloca' 'buff_A_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buff_A_25 = alloca i64 1" [src/gemm.c:7]   --->   Operation 34 'alloca' 'buff_A_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buff_A_26 = alloca i64 1" [src/gemm.c:7]   --->   Operation 35 'alloca' 'buff_A_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buff_A_27 = alloca i64 1" [src/gemm.c:7]   --->   Operation 36 'alloca' 'buff_A_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buff_A_28 = alloca i64 1" [src/gemm.c:7]   --->   Operation 37 'alloca' 'buff_A_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%buff_A_29 = alloca i64 1" [src/gemm.c:7]   --->   Operation 38 'alloca' 'buff_A_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%buff_A_30 = alloca i64 1" [src/gemm.c:7]   --->   Operation 39 'alloca' 'buff_A_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%buff_A_31 = alloca i64 1" [src/gemm.c:7]   --->   Operation 40 'alloca' 'buff_A_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%buff_A_32 = alloca i64 1" [src/gemm.c:7]   --->   Operation 41 'alloca' 'buff_A_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%buff_A_33 = alloca i64 1" [src/gemm.c:7]   --->   Operation 42 'alloca' 'buff_A_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%buff_A_34 = alloca i64 1" [src/gemm.c:7]   --->   Operation 43 'alloca' 'buff_A_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%buff_A_35 = alloca i64 1" [src/gemm.c:7]   --->   Operation 44 'alloca' 'buff_A_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%buff_A_36 = alloca i64 1" [src/gemm.c:7]   --->   Operation 45 'alloca' 'buff_A_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%buff_A_37 = alloca i64 1" [src/gemm.c:7]   --->   Operation 46 'alloca' 'buff_A_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%buff_A_38 = alloca i64 1" [src/gemm.c:7]   --->   Operation 47 'alloca' 'buff_A_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%buff_A_39 = alloca i64 1" [src/gemm.c:7]   --->   Operation 48 'alloca' 'buff_A_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%buff_A_40 = alloca i64 1" [src/gemm.c:7]   --->   Operation 49 'alloca' 'buff_A_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%buff_A_41 = alloca i64 1" [src/gemm.c:7]   --->   Operation 50 'alloca' 'buff_A_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%buff_A_42 = alloca i64 1" [src/gemm.c:7]   --->   Operation 51 'alloca' 'buff_A_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%buff_A_43 = alloca i64 1" [src/gemm.c:7]   --->   Operation 52 'alloca' 'buff_A_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%buff_A_44 = alloca i64 1" [src/gemm.c:7]   --->   Operation 53 'alloca' 'buff_A_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%buff_A_45 = alloca i64 1" [src/gemm.c:7]   --->   Operation 54 'alloca' 'buff_A_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%buff_A_46 = alloca i64 1" [src/gemm.c:7]   --->   Operation 55 'alloca' 'buff_A_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%buff_A_47 = alloca i64 1" [src/gemm.c:7]   --->   Operation 56 'alloca' 'buff_A_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%buff_A_48 = alloca i64 1" [src/gemm.c:7]   --->   Operation 57 'alloca' 'buff_A_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%buff_A_49 = alloca i64 1" [src/gemm.c:7]   --->   Operation 58 'alloca' 'buff_A_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%buff_A_50 = alloca i64 1" [src/gemm.c:7]   --->   Operation 59 'alloca' 'buff_A_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%buff_A_51 = alloca i64 1" [src/gemm.c:7]   --->   Operation 60 'alloca' 'buff_A_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%buff_A_52 = alloca i64 1" [src/gemm.c:7]   --->   Operation 61 'alloca' 'buff_A_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%buff_A_53 = alloca i64 1" [src/gemm.c:7]   --->   Operation 62 'alloca' 'buff_A_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%buff_A_54 = alloca i64 1" [src/gemm.c:7]   --->   Operation 63 'alloca' 'buff_A_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%buff_A_55 = alloca i64 1" [src/gemm.c:7]   --->   Operation 64 'alloca' 'buff_A_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%buff_A_56 = alloca i64 1" [src/gemm.c:7]   --->   Operation 65 'alloca' 'buff_A_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%buff_A_57 = alloca i64 1" [src/gemm.c:7]   --->   Operation 66 'alloca' 'buff_A_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%buff_A_58 = alloca i64 1" [src/gemm.c:7]   --->   Operation 67 'alloca' 'buff_A_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%buff_A_59 = alloca i64 1" [src/gemm.c:7]   --->   Operation 68 'alloca' 'buff_A_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%buff_A_60 = alloca i64 1" [src/gemm.c:7]   --->   Operation 69 'alloca' 'buff_A_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%buff_A_61 = alloca i64 1" [src/gemm.c:7]   --->   Operation 70 'alloca' 'buff_A_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%buff_A_62 = alloca i64 1" [src/gemm.c:7]   --->   Operation 71 'alloca' 'buff_A_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%buff_A_63 = alloca i64 1" [src/gemm.c:7]   --->   Operation 72 'alloca' 'buff_A_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%buff_B = alloca i64 1" [src/gemm.c:8]   --->   Operation 73 'alloca' 'buff_B' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%buff_B_1 = alloca i64 1" [src/gemm.c:8]   --->   Operation 74 'alloca' 'buff_B_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%buff_B_2 = alloca i64 1" [src/gemm.c:8]   --->   Operation 75 'alloca' 'buff_B_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%buff_B_3 = alloca i64 1" [src/gemm.c:8]   --->   Operation 76 'alloca' 'buff_B_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%buff_B_4 = alloca i64 1" [src/gemm.c:8]   --->   Operation 77 'alloca' 'buff_B_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%buff_B_5 = alloca i64 1" [src/gemm.c:8]   --->   Operation 78 'alloca' 'buff_B_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%buff_B_6 = alloca i64 1" [src/gemm.c:8]   --->   Operation 79 'alloca' 'buff_B_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%buff_B_7 = alloca i64 1" [src/gemm.c:8]   --->   Operation 80 'alloca' 'buff_B_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%buff_B_8 = alloca i64 1" [src/gemm.c:8]   --->   Operation 81 'alloca' 'buff_B_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%buff_B_9 = alloca i64 1" [src/gemm.c:8]   --->   Operation 82 'alloca' 'buff_B_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%buff_B_10 = alloca i64 1" [src/gemm.c:8]   --->   Operation 83 'alloca' 'buff_B_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%buff_B_11 = alloca i64 1" [src/gemm.c:8]   --->   Operation 84 'alloca' 'buff_B_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%buff_B_12 = alloca i64 1" [src/gemm.c:8]   --->   Operation 85 'alloca' 'buff_B_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%buff_B_13 = alloca i64 1" [src/gemm.c:8]   --->   Operation 86 'alloca' 'buff_B_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%buff_B_14 = alloca i64 1" [src/gemm.c:8]   --->   Operation 87 'alloca' 'buff_B_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%buff_B_15 = alloca i64 1" [src/gemm.c:8]   --->   Operation 88 'alloca' 'buff_B_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%buff_B_16 = alloca i64 1" [src/gemm.c:8]   --->   Operation 89 'alloca' 'buff_B_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%buff_B_17 = alloca i64 1" [src/gemm.c:8]   --->   Operation 90 'alloca' 'buff_B_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%buff_B_18 = alloca i64 1" [src/gemm.c:8]   --->   Operation 91 'alloca' 'buff_B_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%buff_B_19 = alloca i64 1" [src/gemm.c:8]   --->   Operation 92 'alloca' 'buff_B_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%buff_B_20 = alloca i64 1" [src/gemm.c:8]   --->   Operation 93 'alloca' 'buff_B_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%buff_B_21 = alloca i64 1" [src/gemm.c:8]   --->   Operation 94 'alloca' 'buff_B_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%buff_B_22 = alloca i64 1" [src/gemm.c:8]   --->   Operation 95 'alloca' 'buff_B_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%buff_B_23 = alloca i64 1" [src/gemm.c:8]   --->   Operation 96 'alloca' 'buff_B_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%buff_B_24 = alloca i64 1" [src/gemm.c:8]   --->   Operation 97 'alloca' 'buff_B_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%buff_B_25 = alloca i64 1" [src/gemm.c:8]   --->   Operation 98 'alloca' 'buff_B_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%buff_B_26 = alloca i64 1" [src/gemm.c:8]   --->   Operation 99 'alloca' 'buff_B_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%buff_B_27 = alloca i64 1" [src/gemm.c:8]   --->   Operation 100 'alloca' 'buff_B_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%buff_B_28 = alloca i64 1" [src/gemm.c:8]   --->   Operation 101 'alloca' 'buff_B_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%buff_B_29 = alloca i64 1" [src/gemm.c:8]   --->   Operation 102 'alloca' 'buff_B_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%buff_B_30 = alloca i64 1" [src/gemm.c:8]   --->   Operation 103 'alloca' 'buff_B_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%buff_B_31 = alloca i64 1" [src/gemm.c:8]   --->   Operation 104 'alloca' 'buff_B_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%buff_B_32 = alloca i64 1" [src/gemm.c:8]   --->   Operation 105 'alloca' 'buff_B_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%buff_B_33 = alloca i64 1" [src/gemm.c:8]   --->   Operation 106 'alloca' 'buff_B_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%buff_B_34 = alloca i64 1" [src/gemm.c:8]   --->   Operation 107 'alloca' 'buff_B_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%buff_B_35 = alloca i64 1" [src/gemm.c:8]   --->   Operation 108 'alloca' 'buff_B_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%buff_B_36 = alloca i64 1" [src/gemm.c:8]   --->   Operation 109 'alloca' 'buff_B_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%buff_B_37 = alloca i64 1" [src/gemm.c:8]   --->   Operation 110 'alloca' 'buff_B_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%buff_B_38 = alloca i64 1" [src/gemm.c:8]   --->   Operation 111 'alloca' 'buff_B_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%buff_B_39 = alloca i64 1" [src/gemm.c:8]   --->   Operation 112 'alloca' 'buff_B_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%buff_B_40 = alloca i64 1" [src/gemm.c:8]   --->   Operation 113 'alloca' 'buff_B_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%buff_B_41 = alloca i64 1" [src/gemm.c:8]   --->   Operation 114 'alloca' 'buff_B_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%buff_B_42 = alloca i64 1" [src/gemm.c:8]   --->   Operation 115 'alloca' 'buff_B_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%buff_B_43 = alloca i64 1" [src/gemm.c:8]   --->   Operation 116 'alloca' 'buff_B_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%buff_B_44 = alloca i64 1" [src/gemm.c:8]   --->   Operation 117 'alloca' 'buff_B_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%buff_B_45 = alloca i64 1" [src/gemm.c:8]   --->   Operation 118 'alloca' 'buff_B_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%buff_B_46 = alloca i64 1" [src/gemm.c:8]   --->   Operation 119 'alloca' 'buff_B_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%buff_B_47 = alloca i64 1" [src/gemm.c:8]   --->   Operation 120 'alloca' 'buff_B_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%buff_B_48 = alloca i64 1" [src/gemm.c:8]   --->   Operation 121 'alloca' 'buff_B_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%buff_B_49 = alloca i64 1" [src/gemm.c:8]   --->   Operation 122 'alloca' 'buff_B_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%buff_B_50 = alloca i64 1" [src/gemm.c:8]   --->   Operation 123 'alloca' 'buff_B_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%buff_B_51 = alloca i64 1" [src/gemm.c:8]   --->   Operation 124 'alloca' 'buff_B_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%buff_B_52 = alloca i64 1" [src/gemm.c:8]   --->   Operation 125 'alloca' 'buff_B_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%buff_B_53 = alloca i64 1" [src/gemm.c:8]   --->   Operation 126 'alloca' 'buff_B_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%buff_B_54 = alloca i64 1" [src/gemm.c:8]   --->   Operation 127 'alloca' 'buff_B_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%buff_B_55 = alloca i64 1" [src/gemm.c:8]   --->   Operation 128 'alloca' 'buff_B_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%buff_B_56 = alloca i64 1" [src/gemm.c:8]   --->   Operation 129 'alloca' 'buff_B_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%buff_B_57 = alloca i64 1" [src/gemm.c:8]   --->   Operation 130 'alloca' 'buff_B_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%buff_B_58 = alloca i64 1" [src/gemm.c:8]   --->   Operation 131 'alloca' 'buff_B_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%buff_B_59 = alloca i64 1" [src/gemm.c:8]   --->   Operation 132 'alloca' 'buff_B_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%buff_B_60 = alloca i64 1" [src/gemm.c:8]   --->   Operation 133 'alloca' 'buff_B_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%buff_B_61 = alloca i64 1" [src/gemm.c:8]   --->   Operation 134 'alloca' 'buff_B_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%buff_B_62 = alloca i64 1" [src/gemm.c:8]   --->   Operation 135 'alloca' 'buff_B_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%buff_B_63 = alloca i64 1" [src/gemm.c:8]   --->   Operation 136 'alloca' 'buff_B_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%buff_C = alloca i64 1" [src/gemm.c:9]   --->   Operation 137 'alloca' 'buff_C' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%tmp1 = alloca i64 1" [src/gemm.c:10]   --->   Operation 138 'alloca' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [2/2] (0.00ns)   --->   "%call_ln0 = call void @gemm_Pipeline_lprd_1_lprd_2, i32 %buff_B, i32 %buff_B_1, i32 %buff_B_2, i32 %buff_B_3, i32 %buff_B_4, i32 %buff_B_5, i32 %buff_B_6, i32 %buff_B_7, i32 %buff_B_8, i32 %buff_B_9, i32 %buff_B_10, i32 %buff_B_11, i32 %buff_B_12, i32 %buff_B_13, i32 %buff_B_14, i32 %buff_B_15, i32 %buff_B_16, i32 %buff_B_17, i32 %buff_B_18, i32 %buff_B_19, i32 %buff_B_20, i32 %buff_B_21, i32 %buff_B_22, i32 %buff_B_23, i32 %buff_B_24, i32 %buff_B_25, i32 %buff_B_26, i32 %buff_B_27, i32 %buff_B_28, i32 %buff_B_29, i32 %buff_B_30, i32 %buff_B_31, i32 %buff_B_32, i32 %buff_B_33, i32 %buff_B_34, i32 %buff_B_35, i32 %buff_B_36, i32 %buff_B_37, i32 %buff_B_38, i32 %buff_B_39, i32 %buff_B_40, i32 %buff_B_41, i32 %buff_B_42, i32 %buff_B_43, i32 %buff_B_44, i32 %buff_B_45, i32 %buff_B_46, i32 %buff_B_47, i32 %buff_B_48, i32 %buff_B_49, i32 %buff_B_50, i32 %buff_B_51, i32 %buff_B_52, i32 %buff_B_53, i32 %buff_B_54, i32 %buff_B_55, i32 %buff_B_56, i32 %buff_B_57, i32 %buff_B_58, i32 %buff_B_59, i32 %buff_B_60, i32 %buff_B_61, i32 %buff_B_62, i32 %buff_B_63, i32 %buff_A, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_A_4, i32 %buff_A_5, i32 %buff_A_6, i32 %buff_A_7, i32 %buff_A_8, i32 %buff_A_9, i32 %buff_A_10, i32 %buff_A_11, i32 %buff_A_12, i32 %buff_A_13, i32 %buff_A_14, i32 %buff_A_15, i32 %buff_A_16, i32 %buff_A_17, i32 %buff_A_18, i32 %buff_A_19, i32 %buff_A_20, i32 %buff_A_21, i32 %buff_A_22, i32 %buff_A_23, i32 %buff_A_24, i32 %buff_A_25, i32 %buff_A_26, i32 %buff_A_27, i32 %buff_A_28, i32 %buff_A_29, i32 %buff_A_30, i32 %buff_A_31, i32 %buff_A_32, i32 %buff_A_33, i32 %buff_A_34, i32 %buff_A_35, i32 %buff_A_36, i32 %buff_A_37, i32 %buff_A_38, i32 %buff_A_39, i32 %buff_A_40, i32 %buff_A_41, i32 %buff_A_42, i32 %buff_A_43, i32 %buff_A_44, i32 %buff_A_45, i32 %buff_A_46, i32 %buff_A_47, i32 %buff_A_48, i32 %buff_A_49, i32 %buff_A_50, i32 %buff_A_51, i32 %buff_A_52, i32 %buff_A_53, i32 %buff_A_54, i32 %buff_A_55, i32 %buff_A_56, i32 %buff_A_57, i32 %buff_A_58, i32 %buff_A_59, i32 %buff_A_60, i32 %buff_A_61, i32 %buff_A_62, i32 %buff_A_63, i32 %A, i32 %B, i32 %C, i32 %buff_C, i32 %tmp1"   --->   Operation 139 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 140 [1/2] (0.00ns)   --->   "%call_ln0 = call void @gemm_Pipeline_lprd_1_lprd_2, i32 %buff_B, i32 %buff_B_1, i32 %buff_B_2, i32 %buff_B_3, i32 %buff_B_4, i32 %buff_B_5, i32 %buff_B_6, i32 %buff_B_7, i32 %buff_B_8, i32 %buff_B_9, i32 %buff_B_10, i32 %buff_B_11, i32 %buff_B_12, i32 %buff_B_13, i32 %buff_B_14, i32 %buff_B_15, i32 %buff_B_16, i32 %buff_B_17, i32 %buff_B_18, i32 %buff_B_19, i32 %buff_B_20, i32 %buff_B_21, i32 %buff_B_22, i32 %buff_B_23, i32 %buff_B_24, i32 %buff_B_25, i32 %buff_B_26, i32 %buff_B_27, i32 %buff_B_28, i32 %buff_B_29, i32 %buff_B_30, i32 %buff_B_31, i32 %buff_B_32, i32 %buff_B_33, i32 %buff_B_34, i32 %buff_B_35, i32 %buff_B_36, i32 %buff_B_37, i32 %buff_B_38, i32 %buff_B_39, i32 %buff_B_40, i32 %buff_B_41, i32 %buff_B_42, i32 %buff_B_43, i32 %buff_B_44, i32 %buff_B_45, i32 %buff_B_46, i32 %buff_B_47, i32 %buff_B_48, i32 %buff_B_49, i32 %buff_B_50, i32 %buff_B_51, i32 %buff_B_52, i32 %buff_B_53, i32 %buff_B_54, i32 %buff_B_55, i32 %buff_B_56, i32 %buff_B_57, i32 %buff_B_58, i32 %buff_B_59, i32 %buff_B_60, i32 %buff_B_61, i32 %buff_B_62, i32 %buff_B_63, i32 %buff_A, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_A_4, i32 %buff_A_5, i32 %buff_A_6, i32 %buff_A_7, i32 %buff_A_8, i32 %buff_A_9, i32 %buff_A_10, i32 %buff_A_11, i32 %buff_A_12, i32 %buff_A_13, i32 %buff_A_14, i32 %buff_A_15, i32 %buff_A_16, i32 %buff_A_17, i32 %buff_A_18, i32 %buff_A_19, i32 %buff_A_20, i32 %buff_A_21, i32 %buff_A_22, i32 %buff_A_23, i32 %buff_A_24, i32 %buff_A_25, i32 %buff_A_26, i32 %buff_A_27, i32 %buff_A_28, i32 %buff_A_29, i32 %buff_A_30, i32 %buff_A_31, i32 %buff_A_32, i32 %buff_A_33, i32 %buff_A_34, i32 %buff_A_35, i32 %buff_A_36, i32 %buff_A_37, i32 %buff_A_38, i32 %buff_A_39, i32 %buff_A_40, i32 %buff_A_41, i32 %buff_A_42, i32 %buff_A_43, i32 %buff_A_44, i32 %buff_A_45, i32 %buff_A_46, i32 %buff_A_47, i32 %buff_A_48, i32 %buff_A_49, i32 %buff_A_50, i32 %buff_A_51, i32 %buff_A_52, i32 %buff_A_53, i32 %buff_A_54, i32 %buff_A_55, i32 %buff_A_56, i32 %buff_A_57, i32 %buff_A_58, i32 %buff_A_59, i32 %buff_A_60, i32 %buff_A_61, i32 %buff_A_62, i32 %buff_A_63, i32 %A, i32 %B, i32 %C, i32 %buff_C, i32 %tmp1"   --->   Operation 140 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 141 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [2/2] (0.00ns)   --->   "%call_ln0 = call void @gemm_Pipeline_lp1_lp2, i32 %buff_A, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_A_4, i32 %buff_A_5, i32 %buff_A_6, i32 %buff_A_7, i32 %buff_A_8, i32 %buff_A_9, i32 %buff_A_10, i32 %buff_A_11, i32 %buff_A_12, i32 %buff_A_13, i32 %buff_A_14, i32 %buff_A_15, i32 %buff_A_16, i32 %buff_A_17, i32 %buff_A_18, i32 %buff_A_19, i32 %buff_A_20, i32 %buff_A_21, i32 %buff_A_22, i32 %buff_A_23, i32 %buff_A_24, i32 %buff_A_25, i32 %buff_A_26, i32 %buff_A_27, i32 %buff_A_28, i32 %buff_A_29, i32 %buff_A_30, i32 %buff_A_31, i32 %buff_A_32, i32 %buff_A_33, i32 %buff_A_34, i32 %buff_A_35, i32 %buff_A_36, i32 %buff_A_37, i32 %buff_A_38, i32 %buff_A_39, i32 %buff_A_40, i32 %buff_A_41, i32 %buff_A_42, i32 %buff_A_43, i32 %buff_A_44, i32 %buff_A_45, i32 %buff_A_46, i32 %buff_A_47, i32 %buff_A_48, i32 %buff_A_49, i32 %buff_A_50, i32 %buff_A_51, i32 %buff_A_52, i32 %buff_A_53, i32 %buff_A_54, i32 %buff_A_55, i32 %buff_A_56, i32 %buff_A_57, i32 %buff_A_58, i32 %buff_A_59, i32 %buff_A_60, i32 %buff_A_61, i32 %buff_A_62, i32 %buff_A_63, i32 %tmp1, i32 %alpha_read, i32 %buff_B, i32 %buff_B_1, i32 %buff_B_2, i32 %buff_B_3, i32 %buff_B_4, i32 %buff_B_5, i32 %buff_B_6, i32 %buff_B_7, i32 %buff_B_8, i32 %buff_B_9, i32 %buff_B_10, i32 %buff_B_11, i32 %buff_B_12, i32 %buff_B_13, i32 %buff_B_14, i32 %buff_B_15, i32 %buff_B_16, i32 %buff_B_17, i32 %buff_B_18, i32 %buff_B_19, i32 %buff_B_20, i32 %buff_B_21, i32 %buff_B_22, i32 %buff_B_23, i32 %buff_B_24, i32 %buff_B_25, i32 %buff_B_26, i32 %buff_B_27, i32 %buff_B_28, i32 %buff_B_29, i32 %buff_B_30, i32 %buff_B_31, i32 %buff_B_32, i32 %buff_B_33, i32 %buff_B_34, i32 %buff_B_35, i32 %buff_B_36, i32 %buff_B_37, i32 %buff_B_38, i32 %buff_B_39, i32 %buff_B_40, i32 %buff_B_41, i32 %buff_B_42, i32 %buff_B_43, i32 %buff_B_44, i32 %buff_B_45, i32 %buff_B_46, i32 %buff_B_47, i32 %buff_B_48, i32 %buff_B_49, i32 %buff_B_50, i32 %buff_B_51, i32 %buff_B_52, i32 %buff_B_53, i32 %buff_B_54, i32 %buff_B_55, i32 %buff_B_56, i32 %buff_B_57, i32 %buff_B_58, i32 %buff_B_59, i32 %buff_B_60, i32 %buff_B_61, i32 %buff_B_62, i32 %buff_B_63"   --->   Operation 142 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 143 [1/2] (0.00ns)   --->   "%call_ln0 = call void @gemm_Pipeline_lp1_lp2, i32 %buff_A, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_A_4, i32 %buff_A_5, i32 %buff_A_6, i32 %buff_A_7, i32 %buff_A_8, i32 %buff_A_9, i32 %buff_A_10, i32 %buff_A_11, i32 %buff_A_12, i32 %buff_A_13, i32 %buff_A_14, i32 %buff_A_15, i32 %buff_A_16, i32 %buff_A_17, i32 %buff_A_18, i32 %buff_A_19, i32 %buff_A_20, i32 %buff_A_21, i32 %buff_A_22, i32 %buff_A_23, i32 %buff_A_24, i32 %buff_A_25, i32 %buff_A_26, i32 %buff_A_27, i32 %buff_A_28, i32 %buff_A_29, i32 %buff_A_30, i32 %buff_A_31, i32 %buff_A_32, i32 %buff_A_33, i32 %buff_A_34, i32 %buff_A_35, i32 %buff_A_36, i32 %buff_A_37, i32 %buff_A_38, i32 %buff_A_39, i32 %buff_A_40, i32 %buff_A_41, i32 %buff_A_42, i32 %buff_A_43, i32 %buff_A_44, i32 %buff_A_45, i32 %buff_A_46, i32 %buff_A_47, i32 %buff_A_48, i32 %buff_A_49, i32 %buff_A_50, i32 %buff_A_51, i32 %buff_A_52, i32 %buff_A_53, i32 %buff_A_54, i32 %buff_A_55, i32 %buff_A_56, i32 %buff_A_57, i32 %buff_A_58, i32 %buff_A_59, i32 %buff_A_60, i32 %buff_A_61, i32 %buff_A_62, i32 %buff_A_63, i32 %tmp1, i32 %alpha_read, i32 %buff_B, i32 %buff_B_1, i32 %buff_B_2, i32 %buff_B_3, i32 %buff_B_4, i32 %buff_B_5, i32 %buff_B_6, i32 %buff_B_7, i32 %buff_B_8, i32 %buff_B_9, i32 %buff_B_10, i32 %buff_B_11, i32 %buff_B_12, i32 %buff_B_13, i32 %buff_B_14, i32 %buff_B_15, i32 %buff_B_16, i32 %buff_B_17, i32 %buff_B_18, i32 %buff_B_19, i32 %buff_B_20, i32 %buff_B_21, i32 %buff_B_22, i32 %buff_B_23, i32 %buff_B_24, i32 %buff_B_25, i32 %buff_B_26, i32 %buff_B_27, i32 %buff_B_28, i32 %buff_B_29, i32 %buff_B_30, i32 %buff_B_31, i32 %buff_B_32, i32 %buff_B_33, i32 %buff_B_34, i32 %buff_B_35, i32 %buff_B_36, i32 %buff_B_37, i32 %buff_B_38, i32 %buff_B_39, i32 %buff_B_40, i32 %buff_B_41, i32 %buff_B_42, i32 %buff_B_43, i32 %buff_B_44, i32 %buff_B_45, i32 %buff_B_46, i32 %buff_B_47, i32 %buff_B_48, i32 %buff_B_49, i32 %buff_B_50, i32 %buff_B_51, i32 %buff_B_52, i32 %buff_B_53, i32 %buff_B_54, i32 %buff_B_55, i32 %buff_B_56, i32 %buff_B_57, i32 %buff_B_58, i32 %buff_B_59, i32 %buff_B_60, i32 %buff_B_61, i32 %buff_B_62, i32 %buff_B_63"   --->   Operation 143 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta"   --->   Operation 144 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [2/2] (0.00ns)   --->   "%call_ln0 = call void @gemm_Pipeline_lp4_lp5, i32 %buff_C, i32 %tmp1, i32 %beta_read"   --->   Operation 145 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 146 [1/2] (0.00ns)   --->   "%call_ln0 = call void @gemm_Pipeline_lp4_lp5, i32 %buff_C, i32 %tmp1, i32 %beta_read"   --->   Operation 146 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 147 [2/2] (0.00ns)   --->   "%call_ln0 = call void @gemm_Pipeline_lpwr_1_lpwr_2, i32 %D_out, i32 %buff_C"   --->   Operation 147 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [src/gemm.c:3]   --->   Operation 148 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha"   --->   Operation 149 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %beta"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %beta, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 158 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %D_out"   --->   Operation 160 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/2] (0.00ns)   --->   "%call_ln0 = call void @gemm_Pipeline_lpwr_1_lpwr_2, i32 %D_out, i32 %buff_C"   --->   Operation 161 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [src/gemm.c:40]   --->   Operation 162 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
