;include head.conf

[verilog]
    regex = Verilog: (.*)
    default = n/a

;include basic.conf

[synthesis_time(ms)]
    regex = Elaboration Time: (.*)ms
    threshold = 100
    default = -1