
gallinasIncub.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000066f8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e8  08006898  08006898  00007898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a80  08006a80  0000808c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006a80  08006a80  00007a80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a88  08006a88  0000808c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a88  08006a88  00007a88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006a8c  08006a8c  00007a8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  08006a90  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000808c  2**0
                  CONTENTS
 10 .bss          0000025c  2000008c  2000008c  0000808c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200002e8  200002e8  0000808c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000808c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ceb2  00000000  00000000  000080bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002478  00000000  00000000  00014f6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ce8  00000000  00000000  000173e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009e2  00000000  00000000  000180d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021f2f  00000000  00000000  00018ab2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000152f6  00000000  00000000  0003a9e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ce6c3  00000000  00000000  0004fcd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011e39a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000038a0  00000000  00000000  0011e3e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  00121c80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000008c 	.word	0x2000008c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006880 	.word	0x08006880

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000090 	.word	0x20000090
 80001dc:	08006880 	.word	0x08006880

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b090      	sub	sp, #64	@ 0x40
 8000284:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000286:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800028a:	2200      	movs	r2, #0
 800028c:	601a      	str	r2, [r3, #0]
 800028e:	605a      	str	r2, [r3, #4]
 8000290:	609a      	str	r2, [r3, #8]
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8000292:	f107 031c 	add.w	r3, r7, #28
 8000296:	2200      	movs	r2, #0
 8000298:	601a      	str	r2, [r3, #0]
 800029a:	605a      	str	r2, [r3, #4]
 800029c:	609a      	str	r2, [r3, #8]
 800029e:	60da      	str	r2, [r3, #12]
 80002a0:	611a      	str	r2, [r3, #16]
 80002a2:	615a      	str	r2, [r3, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80002a4:	1d3b      	adds	r3, r7, #4
 80002a6:	2200      	movs	r2, #0
 80002a8:	601a      	str	r2, [r3, #0]
 80002aa:	605a      	str	r2, [r3, #4]
 80002ac:	609a      	str	r2, [r3, #8]
 80002ae:	60da      	str	r2, [r3, #12]
 80002b0:	611a      	str	r2, [r3, #16]
 80002b2:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80002b4:	4b3a      	ldr	r3, [pc, #232]	@ (80003a0 <MX_ADC1_Init+0x120>)
 80002b6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80002ba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80002bc:	4b38      	ldr	r3, [pc, #224]	@ (80003a0 <MX_ADC1_Init+0x120>)
 80002be:	2200      	movs	r2, #0
 80002c0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80002c2:	4b37      	ldr	r3, [pc, #220]	@ (80003a0 <MX_ADC1_Init+0x120>)
 80002c4:	2200      	movs	r2, #0
 80002c6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80002c8:	4b35      	ldr	r3, [pc, #212]	@ (80003a0 <MX_ADC1_Init+0x120>)
 80002ca:	2200      	movs	r2, #0
 80002cc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80002ce:	4b34      	ldr	r3, [pc, #208]	@ (80003a0 <MX_ADC1_Init+0x120>)
 80002d0:	2200      	movs	r2, #0
 80002d2:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80002d4:	4b32      	ldr	r3, [pc, #200]	@ (80003a0 <MX_ADC1_Init+0x120>)
 80002d6:	2200      	movs	r2, #0
 80002d8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80002dc:	4b30      	ldr	r3, [pc, #192]	@ (80003a0 <MX_ADC1_Init+0x120>)
 80002de:	2200      	movs	r2, #0
 80002e0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80002e2:	4b2f      	ldr	r3, [pc, #188]	@ (80003a0 <MX_ADC1_Init+0x120>)
 80002e4:	2201      	movs	r2, #1
 80002e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80002e8:	4b2d      	ldr	r3, [pc, #180]	@ (80003a0 <MX_ADC1_Init+0x120>)
 80002ea:	2200      	movs	r2, #0
 80002ec:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80002ee:	4b2c      	ldr	r3, [pc, #176]	@ (80003a0 <MX_ADC1_Init+0x120>)
 80002f0:	2201      	movs	r2, #1
 80002f2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80002f4:	4b2a      	ldr	r3, [pc, #168]	@ (80003a0 <MX_ADC1_Init+0x120>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80002fc:	4b28      	ldr	r3, [pc, #160]	@ (80003a0 <MX_ADC1_Init+0x120>)
 80002fe:	2204      	movs	r2, #4
 8000300:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000302:	4b27      	ldr	r3, [pc, #156]	@ (80003a0 <MX_ADC1_Init+0x120>)
 8000304:	2200      	movs	r2, #0
 8000306:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000308:	4b25      	ldr	r3, [pc, #148]	@ (80003a0 <MX_ADC1_Init+0x120>)
 800030a:	2200      	movs	r2, #0
 800030c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800030e:	4824      	ldr	r0, [pc, #144]	@ (80003a0 <MX_ADC1_Init+0x120>)
 8000310:	f000 ffda 	bl	80012c8 <HAL_ADC_Init>
 8000314:	4603      	mov	r3, r0
 8000316:	2b00      	cmp	r3, #0
 8000318:	d001      	beq.n	800031e <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 800031a:	f000 fcbc 	bl	8000c96 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800031e:	2300      	movs	r3, #0
 8000320:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000322:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000326:	4619      	mov	r1, r3
 8000328:	481d      	ldr	r0, [pc, #116]	@ (80003a0 <MX_ADC1_Init+0x120>)
 800032a:	f002 fd83 	bl	8002e34 <HAL_ADCEx_MultiModeConfigChannel>
 800032e:	4603      	mov	r3, r0
 8000330:	2b00      	cmp	r3, #0
 8000332:	d001      	beq.n	8000338 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 8000334:	f000 fcaf 	bl	8000c96 <Error_Handler>
  }

  /** Configure Analog WatchDog 1
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8000338:	2301      	movs	r3, #1
 800033a:	61fb      	str	r3, [r7, #28]
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 800033c:	f44f 0340 	mov.w	r3, #12582912	@ 0xc00000
 8000340:	623b      	str	r3, [r7, #32]
  AnalogWDGConfig.HighThreshold = 0;
 8000342:	2300      	movs	r3, #0
 8000344:	62fb      	str	r3, [r7, #44]	@ 0x2c
  AnalogWDGConfig.LowThreshold = 0;
 8000346:	2300      	movs	r3, #0
 8000348:	633b      	str	r3, [r7, #48]	@ 0x30
  AnalogWDGConfig.Channel = ADC_CHANNEL_14;
 800034a:	230e      	movs	r3, #14
 800034c:	627b      	str	r3, [r7, #36]	@ 0x24
  AnalogWDGConfig.ITMode = DISABLE;
 800034e:	2300      	movs	r3, #0
 8000350:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8000354:	f107 031c 	add.w	r3, r7, #28
 8000358:	4619      	mov	r1, r3
 800035a:	4811      	ldr	r0, [pc, #68]	@ (80003a0 <MX_ADC1_Init+0x120>)
 800035c:	f002 faec 	bl	8002938 <HAL_ADC_AnalogWDGConfig>
 8000360:	4603      	mov	r3, r0
 8000362:	2b00      	cmp	r3, #0
 8000364:	d001      	beq.n	800036a <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 8000366:	f000 fc96 	bl	8000c96 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800036a:	230e      	movs	r3, #14
 800036c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800036e:	2301      	movs	r3, #1
 8000370:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000372:	2300      	movs	r3, #0
 8000374:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000376:	2300      	movs	r3, #0
 8000378:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800037a:	2300      	movs	r3, #0
 800037c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800037e:	2300      	movs	r3, #0
 8000380:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000382:	1d3b      	adds	r3, r7, #4
 8000384:	4619      	mov	r1, r3
 8000386:	4806      	ldr	r0, [pc, #24]	@ (80003a0 <MX_ADC1_Init+0x120>)
 8000388:	f001 fe62 	bl	8002050 <HAL_ADC_ConfigChannel>
 800038c:	4603      	mov	r3, r0
 800038e:	2b00      	cmp	r3, #0
 8000390:	d001      	beq.n	8000396 <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 8000392:	f000 fc80 	bl	8000c96 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000396:	bf00      	nop
 8000398:	3740      	adds	r7, #64	@ 0x40
 800039a:	46bd      	mov	sp, r7
 800039c:	bd80      	pop	{r7, pc}
 800039e:	bf00      	nop
 80003a0:	200000a8 	.word	0x200000a8

080003a4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b08a      	sub	sp, #40	@ 0x28
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ac:	f107 0314 	add.w	r3, r7, #20
 80003b0:	2200      	movs	r2, #0
 80003b2:	601a      	str	r2, [r3, #0]
 80003b4:	605a      	str	r2, [r3, #4]
 80003b6:	609a      	str	r2, [r3, #8]
 80003b8:	60da      	str	r2, [r3, #12]
 80003ba:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80003c4:	d12c      	bne.n	8000420 <HAL_ADC_MspInit+0x7c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80003c6:	4b18      	ldr	r3, [pc, #96]	@ (8000428 <HAL_ADC_MspInit+0x84>)
 80003c8:	695b      	ldr	r3, [r3, #20]
 80003ca:	4a17      	ldr	r2, [pc, #92]	@ (8000428 <HAL_ADC_MspInit+0x84>)
 80003cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003d0:	6153      	str	r3, [r2, #20]
 80003d2:	4b15      	ldr	r3, [pc, #84]	@ (8000428 <HAL_ADC_MspInit+0x84>)
 80003d4:	695b      	ldr	r3, [r3, #20]
 80003d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003da:	613b      	str	r3, [r7, #16]
 80003dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80003de:	4b12      	ldr	r3, [pc, #72]	@ (8000428 <HAL_ADC_MspInit+0x84>)
 80003e0:	695b      	ldr	r3, [r3, #20]
 80003e2:	4a11      	ldr	r2, [pc, #68]	@ (8000428 <HAL_ADC_MspInit+0x84>)
 80003e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80003e8:	6153      	str	r3, [r2, #20]
 80003ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000428 <HAL_ADC_MspInit+0x84>)
 80003ec:	695b      	ldr	r3, [r3, #20]
 80003ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80003f2:	60fb      	str	r3, [r7, #12]
 80003f4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB11     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80003f6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80003fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80003fc:	2303      	movs	r3, #3
 80003fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000400:	2300      	movs	r3, #0
 8000402:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000404:	f107 0314 	add.w	r3, r7, #20
 8000408:	4619      	mov	r1, r3
 800040a:	4808      	ldr	r0, [pc, #32]	@ (800042c <HAL_ADC_MspInit+0x88>)
 800040c:	f003 f834 	bl	8003478 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000410:	2200      	movs	r2, #0
 8000412:	2100      	movs	r1, #0
 8000414:	2012      	movs	r0, #18
 8000416:	f002 ffdf 	bl	80033d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800041a:	2012      	movs	r0, #18
 800041c:	f003 f808 	bl	8003430 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000420:	bf00      	nop
 8000422:	3728      	adds	r7, #40	@ 0x28
 8000424:	46bd      	mov	sp, r7
 8000426:	bd80      	pop	{r7, pc}
 8000428:	40021000 	.word	0x40021000
 800042c:	48000400 	.word	0x48000400

08000430 <buzzer_init>:
#include "stm32f3xx_hal.h"

#define BUZZER_PORT GPIOA
#define BUZZER_PIN  GPIO_PIN_8

void buzzer_init(void) {
 8000430:	b480      	push	{r7}
 8000432:	af00      	add	r7, sp, #0
  //configurado como GPIO_Output
}
 8000434:	bf00      	nop
 8000436:	46bd      	mov	sp, r7
 8000438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043c:	4770      	bx	lr
	...

08000440 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	b08a      	sub	sp, #40	@ 0x28
 8000444:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000446:	f107 0314 	add.w	r3, r7, #20
 800044a:	2200      	movs	r2, #0
 800044c:	601a      	str	r2, [r3, #0]
 800044e:	605a      	str	r2, [r3, #4]
 8000450:	609a      	str	r2, [r3, #8]
 8000452:	60da      	str	r2, [r3, #12]
 8000454:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000456:	4b81      	ldr	r3, [pc, #516]	@ (800065c <MX_GPIO_Init+0x21c>)
 8000458:	695b      	ldr	r3, [r3, #20]
 800045a:	4a80      	ldr	r2, [pc, #512]	@ (800065c <MX_GPIO_Init+0x21c>)
 800045c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000460:	6153      	str	r3, [r2, #20]
 8000462:	4b7e      	ldr	r3, [pc, #504]	@ (800065c <MX_GPIO_Init+0x21c>)
 8000464:	695b      	ldr	r3, [r3, #20]
 8000466:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800046a:	613b      	str	r3, [r7, #16]
 800046c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800046e:	4b7b      	ldr	r3, [pc, #492]	@ (800065c <MX_GPIO_Init+0x21c>)
 8000470:	695b      	ldr	r3, [r3, #20]
 8000472:	4a7a      	ldr	r2, [pc, #488]	@ (800065c <MX_GPIO_Init+0x21c>)
 8000474:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000478:	6153      	str	r3, [r2, #20]
 800047a:	4b78      	ldr	r3, [pc, #480]	@ (800065c <MX_GPIO_Init+0x21c>)
 800047c:	695b      	ldr	r3, [r3, #20]
 800047e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000482:	60fb      	str	r3, [r7, #12]
 8000484:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000486:	4b75      	ldr	r3, [pc, #468]	@ (800065c <MX_GPIO_Init+0x21c>)
 8000488:	695b      	ldr	r3, [r3, #20]
 800048a:	4a74      	ldr	r2, [pc, #464]	@ (800065c <MX_GPIO_Init+0x21c>)
 800048c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000490:	6153      	str	r3, [r2, #20]
 8000492:	4b72      	ldr	r3, [pc, #456]	@ (800065c <MX_GPIO_Init+0x21c>)
 8000494:	695b      	ldr	r3, [r3, #20]
 8000496:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800049a:	60bb      	str	r3, [r7, #8]
 800049c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800049e:	4b6f      	ldr	r3, [pc, #444]	@ (800065c <MX_GPIO_Init+0x21c>)
 80004a0:	695b      	ldr	r3, [r3, #20]
 80004a2:	4a6e      	ldr	r2, [pc, #440]	@ (800065c <MX_GPIO_Init+0x21c>)
 80004a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80004a8:	6153      	str	r3, [r2, #20]
 80004aa:	4b6c      	ldr	r3, [pc, #432]	@ (800065c <MX_GPIO_Init+0x21c>)
 80004ac:	695b      	ldr	r3, [r3, #20]
 80004ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80004b2:	607b      	str	r3, [r7, #4]
 80004b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80004b6:	4b69      	ldr	r3, [pc, #420]	@ (800065c <MX_GPIO_Init+0x21c>)
 80004b8:	695b      	ldr	r3, [r3, #20]
 80004ba:	4a68      	ldr	r2, [pc, #416]	@ (800065c <MX_GPIO_Init+0x21c>)
 80004bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80004c0:	6153      	str	r3, [r2, #20]
 80004c2:	4b66      	ldr	r3, [pc, #408]	@ (800065c <MX_GPIO_Init+0x21c>)
 80004c4:	695b      	ldr	r3, [r3, #20]
 80004c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80004ca:	603b      	str	r3, [r7, #0]
 80004cc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80004ce:	2200      	movs	r2, #0
 80004d0:	210f      	movs	r1, #15
 80004d2:	4863      	ldr	r0, [pc, #396]	@ (8000660 <MX_GPIO_Init+0x220>)
 80004d4:	f003 fa5a 	bl	800398c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80004d8:	2200      	movs	r2, #0
 80004da:	f240 11ff 	movw	r1, #511	@ 0x1ff
 80004de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80004e2:	f003 fa53 	bl	800398c <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 80004e6:	2200      	movs	r2, #0
 80004e8:	f240 51ff 	movw	r1, #1535	@ 0x5ff
 80004ec:	485d      	ldr	r0, [pc, #372]	@ (8000664 <MX_GPIO_Init+0x224>)
 80004ee:	f003 fa4d 	bl	800398c <HAL_GPIO_WritePin>
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80004f2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80004f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80004f8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80004fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004fe:	2300      	movs	r3, #0
 8000500:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000502:	f107 0314 	add.w	r3, r7, #20
 8000506:	4619      	mov	r1, r3
 8000508:	4855      	ldr	r0, [pc, #340]	@ (8000660 <MX_GPIO_Init+0x220>)
 800050a:	f002 ffb5 	bl	8003478 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800050e:	230f      	movs	r3, #15
 8000510:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000512:	2301      	movs	r3, #1
 8000514:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000516:	2300      	movs	r3, #0
 8000518:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800051a:	2300      	movs	r3, #0
 800051c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800051e:	f107 0314 	add.w	r3, r7, #20
 8000522:	4619      	mov	r1, r3
 8000524:	484e      	ldr	r0, [pc, #312]	@ (8000660 <MX_GPIO_Init+0x220>)
 8000526:	f002 ffa7 	bl	8003478 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 PA7
                           PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800052a:	f240 13ff 	movw	r3, #511	@ 0x1ff
 800052e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000530:	2301      	movs	r3, #1
 8000532:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000534:	2300      	movs	r3, #0
 8000536:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000538:	2300      	movs	r3, #0
 800053a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800053c:	f107 0314 	add.w	r3, r7, #20
 8000540:	4619      	mov	r1, r3
 8000542:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000546:	f002 ff97 	bl	8003478 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800054a:	2330      	movs	r3, #48	@ 0x30
 800054c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800054e:	2300      	movs	r3, #0
 8000550:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000552:	2301      	movs	r3, #1
 8000554:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000556:	f107 0314 	add.w	r3, r7, #20
 800055a:	4619      	mov	r1, r3
 800055c:	4840      	ldr	r0, [pc, #256]	@ (8000660 <MX_GPIO_Init+0x220>)
 800055e:	f002 ff8b 	bl	8003478 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB3 PB4 PB5 PB6
                           PB7 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8000562:	f240 53ff 	movw	r3, #1535	@ 0x5ff
 8000566:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000568:	2301      	movs	r3, #1
 800056a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800056c:	2300      	movs	r3, #0
 800056e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000570:	2300      	movs	r3, #0
 8000572:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000574:	f107 0314 	add.w	r3, r7, #20
 8000578:	4619      	mov	r1, r3
 800057a:	483a      	ldr	r0, [pc, #232]	@ (8000664 <MX_GPIO_Init+0x224>)
 800057c:	f002 ff7c 	bl	8003478 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000580:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000584:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000586:	2300      	movs	r3, #0
 8000588:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800058a:	2300      	movs	r3, #0
 800058c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800058e:	f107 0314 	add.w	r3, r7, #20
 8000592:	4619      	mov	r1, r3
 8000594:	4833      	ldr	r0, [pc, #204]	@ (8000664 <MX_GPIO_Init+0x224>)
 8000596:	f002 ff6f 	bl	8003478 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 PB15 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_9;
 800059a:	f44f 4362 	mov.w	r3, #57856	@ 0xe200
 800059e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005a0:	2303      	movs	r3, #3
 80005a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a4:	2300      	movs	r3, #0
 80005a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005a8:	f107 0314 	add.w	r3, r7, #20
 80005ac:	4619      	mov	r1, r3
 80005ae:	482d      	ldr	r0, [pc, #180]	@ (8000664 <MX_GPIO_Init+0x224>)
 80005b0:	f002 ff62 	bl	8003478 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80005b4:	23c0      	movs	r3, #192	@ 0xc0
 80005b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005b8:	2300      	movs	r3, #0
 80005ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005bc:	2300      	movs	r3, #0
 80005be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005c0:	f107 0314 	add.w	r3, r7, #20
 80005c4:	4619      	mov	r1, r3
 80005c6:	4826      	ldr	r0, [pc, #152]	@ (8000660 <MX_GPIO_Init+0x220>)
 80005c8:	f002 ff56 	bl	8003478 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80005cc:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80005d0:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005d2:	2303      	movs	r3, #3
 80005d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d6:	2300      	movs	r3, #0
 80005d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005da:	f107 0314 	add.w	r3, r7, #20
 80005de:	4619      	mov	r1, r3
 80005e0:	481f      	ldr	r0, [pc, #124]	@ (8000660 <MX_GPIO_Init+0x220>)
 80005e2:	f002 ff49 	bl	8003478 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80005e6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80005ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005ec:	2300      	movs	r3, #0
 80005ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f0:	2300      	movs	r3, #0
 80005f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005f4:	f107 0314 	add.w	r3, r7, #20
 80005f8:	4619      	mov	r1, r3
 80005fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005fe:	f002 ff3b 	bl	8003478 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000602:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000606:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000608:	2300      	movs	r3, #0
 800060a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800060c:	2301      	movs	r3, #1
 800060e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000610:	f107 0314 	add.w	r3, r7, #20
 8000614:	4619      	mov	r1, r3
 8000616:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800061a:	f002 ff2d 	bl	8003478 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800061e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000622:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000624:	2303      	movs	r3, #3
 8000626:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000628:	2300      	movs	r3, #0
 800062a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800062c:	f107 0314 	add.w	r3, r7, #20
 8000630:	4619      	mov	r1, r3
 8000632:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000636:	f002 ff1f 	bl	8003478 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800063a:	2304      	movs	r3, #4
 800063c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800063e:	2303      	movs	r3, #3
 8000640:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000642:	2300      	movs	r3, #0
 8000644:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000646:	f107 0314 	add.w	r3, r7, #20
 800064a:	4619      	mov	r1, r3
 800064c:	4806      	ldr	r0, [pc, #24]	@ (8000668 <MX_GPIO_Init+0x228>)
 800064e:	f002 ff13 	bl	8003478 <HAL_GPIO_Init>

}
 8000652:	bf00      	nop
 8000654:	3728      	adds	r7, #40	@ 0x28
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}
 800065a:	bf00      	nop
 800065c:	40021000 	.word	0x40021000
 8000660:	48000800 	.word	0x48000800
 8000664:	48000400 	.word	0x48000400
 8000668:	48000c00 	.word	0x48000c00

0800066c <keypad_read>:

void keypad_init(void) {
  // Ya configurado en CubeMX: filas como salidas, columnas como entradas con Pull-Up
}

char keypad_read(void) {
 800066c:	b580      	push	{r7, lr}
 800066e:	b084      	sub	sp, #16
 8000670:	af00      	add	r7, sp, #0
  for (int row = 0; row < 4; row++) {
 8000672:	2300      	movs	r3, #0
 8000674:	60fb      	str	r3, [r7, #12]
 8000676:	e050      	b.n	800071a <keypad_read+0xae>
    // Desactivar todas las filas
    for (int r = 0; r < 4; r++) {
 8000678:	2300      	movs	r3, #0
 800067a:	60bb      	str	r3, [r7, #8]
 800067c:	e00b      	b.n	8000696 <keypad_read+0x2a>
      HAL_GPIO_WritePin(ROW_PORT, row_pins[r], GPIO_PIN_SET);
 800067e:	4a2b      	ldr	r2, [pc, #172]	@ (800072c <keypad_read+0xc0>)
 8000680:	68bb      	ldr	r3, [r7, #8]
 8000682:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000686:	2201      	movs	r2, #1
 8000688:	4619      	mov	r1, r3
 800068a:	4829      	ldr	r0, [pc, #164]	@ (8000730 <keypad_read+0xc4>)
 800068c:	f003 f97e 	bl	800398c <HAL_GPIO_WritePin>
    for (int r = 0; r < 4; r++) {
 8000690:	68bb      	ldr	r3, [r7, #8]
 8000692:	3301      	adds	r3, #1
 8000694:	60bb      	str	r3, [r7, #8]
 8000696:	68bb      	ldr	r3, [r7, #8]
 8000698:	2b03      	cmp	r3, #3
 800069a:	ddf0      	ble.n	800067e <keypad_read+0x12>
    }

    // Activar fila actual
    HAL_GPIO_WritePin(ROW_PORT, row_pins[row], GPIO_PIN_RESET);
 800069c:	4a23      	ldr	r2, [pc, #140]	@ (800072c <keypad_read+0xc0>)
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006a4:	2200      	movs	r2, #0
 80006a6:	4619      	mov	r1, r3
 80006a8:	4821      	ldr	r0, [pc, #132]	@ (8000730 <keypad_read+0xc4>)
 80006aa:	f003 f96f 	bl	800398c <HAL_GPIO_WritePin>

    for (int col = 0; col < 4; col++) {
 80006ae:	2300      	movs	r3, #0
 80006b0:	607b      	str	r3, [r7, #4]
 80006b2:	e02c      	b.n	800070e <keypad_read+0xa2>
      if (HAL_GPIO_ReadPin(col_ports[col], col_pins[col]) == GPIO_PIN_RESET) {
 80006b4:	4a1f      	ldr	r2, [pc, #124]	@ (8000734 <keypad_read+0xc8>)
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006bc:	491e      	ldr	r1, [pc, #120]	@ (8000738 <keypad_read+0xcc>)
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80006c4:	4619      	mov	r1, r3
 80006c6:	4610      	mov	r0, r2
 80006c8:	f003 f940 	bl	800394c <HAL_GPIO_ReadPin>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d11a      	bne.n	8000708 <keypad_read+0x9c>
        HAL_Delay(50); // Antirrebote
 80006d2:	2032      	movs	r0, #50	@ 0x32
 80006d4:	f000 fdb6 	bl	8001244 <HAL_Delay>
        while (HAL_GPIO_ReadPin(col_ports[col], col_pins[col]) == GPIO_PIN_RESET); // Esperar liberaci√≥n
 80006d8:	bf00      	nop
 80006da:	4a16      	ldr	r2, [pc, #88]	@ (8000734 <keypad_read+0xc8>)
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006e2:	4915      	ldr	r1, [pc, #84]	@ (8000738 <keypad_read+0xcc>)
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80006ea:	4619      	mov	r1, r3
 80006ec:	4610      	mov	r0, r2
 80006ee:	f003 f92d 	bl	800394c <HAL_GPIO_ReadPin>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d0f0      	beq.n	80006da <keypad_read+0x6e>
        return keymap[row][col];
 80006f8:	4a10      	ldr	r2, [pc, #64]	@ (800073c <keypad_read+0xd0>)
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	009b      	lsls	r3, r3, #2
 80006fe:	441a      	add	r2, r3
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	4413      	add	r3, r2
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	e00c      	b.n	8000722 <keypad_read+0xb6>
    for (int col = 0; col < 4; col++) {
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	3301      	adds	r3, #1
 800070c:	607b      	str	r3, [r7, #4]
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	2b03      	cmp	r3, #3
 8000712:	ddcf      	ble.n	80006b4 <keypad_read+0x48>
  for (int row = 0; row < 4; row++) {
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	3301      	adds	r3, #1
 8000718:	60fb      	str	r3, [r7, #12]
 800071a:	68fb      	ldr	r3, [r7, #12]
 800071c:	2b03      	cmp	r3, #3
 800071e:	ddab      	ble.n	8000678 <keypad_read+0xc>
      }
    }
  }

  return 0; // Ninguna tecla presionada
 8000720:	2300      	movs	r3, #0
}
 8000722:	4618      	mov	r0, r3
 8000724:	3710      	adds	r7, #16
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	20000000 	.word	0x20000000
 8000730:	48000800 	.word	0x48000800
 8000734:	20000008 	.word	0x20000008
 8000738:	20000018 	.word	0x20000018
 800073c:	20000020 	.word	0x20000020

08000740 <keypad_logic_init>:

static uint16_t tiempo_simulado = 0;
static uint16_t tiempo_confirmado = 0;
static bool entrada_completa = false;

void keypad_logic_init(void) {
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  tiempo_simulado = 0;
 8000744:	4b06      	ldr	r3, [pc, #24]	@ (8000760 <keypad_logic_init+0x20>)
 8000746:	2200      	movs	r2, #0
 8000748:	801a      	strh	r2, [r3, #0]
  tiempo_confirmado = 0;
 800074a:	4b06      	ldr	r3, [pc, #24]	@ (8000764 <keypad_logic_init+0x24>)
 800074c:	2200      	movs	r2, #0
 800074e:	801a      	strh	r2, [r3, #0]
  entrada_completa = false;
 8000750:	4b05      	ldr	r3, [pc, #20]	@ (8000768 <keypad_logic_init+0x28>)
 8000752:	2200      	movs	r2, #0
 8000754:	701a      	strb	r2, [r3, #0]
}
 8000756:	bf00      	nop
 8000758:	46bd      	mov	sp, r7
 800075a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075e:	4770      	bx	lr
 8000760:	200000f8 	.word	0x200000f8
 8000764:	200000fa 	.word	0x200000fa
 8000768:	200000fc 	.word	0x200000fc

0800076c <keypad_logic_update>:

KeypadEvent keypad_logic_update(void) {
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
  char tecla = keypad_read();
 8000772:	f7ff ff7b 	bl	800066c <keypad_read>
 8000776:	4603      	mov	r3, r0
 8000778:	71fb      	strb	r3, [r7, #7]
  if (tecla == 0 || entrada_completa) return KEYPAD_EVENT_NONE;
 800077a:	79fb      	ldrb	r3, [r7, #7]
 800077c:	2b00      	cmp	r3, #0
 800077e:	d003      	beq.n	8000788 <keypad_logic_update+0x1c>
 8000780:	4b36      	ldr	r3, [pc, #216]	@ (800085c <keypad_logic_update+0xf0>)
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <keypad_logic_update+0x20>
 8000788:	2300      	movs	r3, #0
 800078a:	e062      	b.n	8000852 <keypad_logic_update+0xe6>

  if (tecla >= '0' && tecla <= '9') {
 800078c:	79fb      	ldrb	r3, [r7, #7]
 800078e:	2b2f      	cmp	r3, #47	@ 0x2f
 8000790:	d918      	bls.n	80007c4 <keypad_logic_update+0x58>
 8000792:	79fb      	ldrb	r3, [r7, #7]
 8000794:	2b39      	cmp	r3, #57	@ 0x39
 8000796:	d815      	bhi.n	80007c4 <keypad_logic_update+0x58>
    if (tiempo_simulado < 9999) {
 8000798:	4b31      	ldr	r3, [pc, #196]	@ (8000860 <keypad_logic_update+0xf4>)
 800079a:	881b      	ldrh	r3, [r3, #0]
 800079c:	f242 720e 	movw	r2, #9998	@ 0x270e
 80007a0:	4293      	cmp	r3, r2
 80007a2:	d855      	bhi.n	8000850 <keypad_logic_update+0xe4>
      tiempo_simulado = tiempo_simulado * 10 + (tecla - '0');
 80007a4:	4b2e      	ldr	r3, [pc, #184]	@ (8000860 <keypad_logic_update+0xf4>)
 80007a6:	881b      	ldrh	r3, [r3, #0]
 80007a8:	461a      	mov	r2, r3
 80007aa:	0092      	lsls	r2, r2, #2
 80007ac:	4413      	add	r3, r2
 80007ae:	005b      	lsls	r3, r3, #1
 80007b0:	b29a      	uxth	r2, r3
 80007b2:	79fb      	ldrb	r3, [r7, #7]
 80007b4:	b29b      	uxth	r3, r3
 80007b6:	4413      	add	r3, r2
 80007b8:	b29b      	uxth	r3, r3
 80007ba:	3b30      	subs	r3, #48	@ 0x30
 80007bc:	b29a      	uxth	r2, r3
 80007be:	4b28      	ldr	r3, [pc, #160]	@ (8000860 <keypad_logic_update+0xf4>)
 80007c0:	801a      	strh	r2, [r3, #0]
    if (tiempo_simulado < 9999) {
 80007c2:	e045      	b.n	8000850 <keypad_logic_update+0xe4>
    }
  } else if (tecla == '#') {
 80007c4:	79fb      	ldrb	r3, [r7, #7]
 80007c6:	2b23      	cmp	r3, #35	@ 0x23
 80007c8:	d117      	bne.n	80007fa <keypad_logic_update+0x8e>
    if (!entrada_completa) {
 80007ca:	4b24      	ldr	r3, [pc, #144]	@ (800085c <keypad_logic_update+0xf0>)
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	f083 0301 	eor.w	r3, r3, #1
 80007d2:	b2db      	uxtb	r3, r3
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d03b      	beq.n	8000850 <keypad_logic_update+0xe4>
      tiempo_confirmado = tiempo_simulado * 10;
 80007d8:	4b21      	ldr	r3, [pc, #132]	@ (8000860 <keypad_logic_update+0xf4>)
 80007da:	881b      	ldrh	r3, [r3, #0]
 80007dc:	461a      	mov	r2, r3
 80007de:	0092      	lsls	r2, r2, #2
 80007e0:	4413      	add	r3, r2
 80007e2:	005b      	lsls	r3, r3, #1
 80007e4:	b29a      	uxth	r2, r3
 80007e6:	4b1f      	ldr	r3, [pc, #124]	@ (8000864 <keypad_logic_update+0xf8>)
 80007e8:	801a      	strh	r2, [r3, #0]
      entrada_completa = true;
 80007ea:	4b1c      	ldr	r3, [pc, #112]	@ (800085c <keypad_logic_update+0xf0>)
 80007ec:	2201      	movs	r2, #1
 80007ee:	701a      	strb	r2, [r3, #0]
      tiempo_simulado = 0;
 80007f0:	4b1b      	ldr	r3, [pc, #108]	@ (8000860 <keypad_logic_update+0xf4>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	801a      	strh	r2, [r3, #0]
      return KEYPAD_EVENT_CONFIRMADO;
 80007f6:	2301      	movs	r3, #1
 80007f8:	e02b      	b.n	8000852 <keypad_logic_update+0xe6>
    }

  } else if (tecla == 'A') {
 80007fa:	79fb      	ldrb	r3, [r7, #7]
 80007fc:	2b41      	cmp	r3, #65	@ 0x41
 80007fe:	d107      	bne.n	8000810 <keypad_logic_update+0xa4>
    tiempo_confirmado = 20;
 8000800:	4b18      	ldr	r3, [pc, #96]	@ (8000864 <keypad_logic_update+0xf8>)
 8000802:	2214      	movs	r2, #20
 8000804:	801a      	strh	r2, [r3, #0]
    entrada_completa = true;
 8000806:	4b15      	ldr	r3, [pc, #84]	@ (800085c <keypad_logic_update+0xf0>)
 8000808:	2201      	movs	r2, #1
 800080a:	701a      	strb	r2, [r3, #0]
    return KEYPAD_EVENT_CONFIRMADO;
 800080c:	2301      	movs	r3, #1
 800080e:	e020      	b.n	8000852 <keypad_logic_update+0xe6>
  } else if (tecla == 'B') {
 8000810:	79fb      	ldrb	r3, [r7, #7]
 8000812:	2b42      	cmp	r3, #66	@ 0x42
 8000814:	d107      	bne.n	8000826 <keypad_logic_update+0xba>
    tiempo_confirmado = 10;
 8000816:	4b13      	ldr	r3, [pc, #76]	@ (8000864 <keypad_logic_update+0xf8>)
 8000818:	220a      	movs	r2, #10
 800081a:	801a      	strh	r2, [r3, #0]
    entrada_completa = true;
 800081c:	4b0f      	ldr	r3, [pc, #60]	@ (800085c <keypad_logic_update+0xf0>)
 800081e:	2201      	movs	r2, #1
 8000820:	701a      	strb	r2, [r3, #0]
    return KEYPAD_EVENT_CONFIRMADO;
 8000822:	2301      	movs	r3, #1
 8000824:	e015      	b.n	8000852 <keypad_logic_update+0xe6>
  } else if (tecla == 'C') {
 8000826:	79fb      	ldrb	r3, [r7, #7]
 8000828:	2b43      	cmp	r3, #67	@ 0x43
 800082a:	d107      	bne.n	800083c <keypad_logic_update+0xd0>
    tiempo_confirmado = 5;
 800082c:	4b0d      	ldr	r3, [pc, #52]	@ (8000864 <keypad_logic_update+0xf8>)
 800082e:	2205      	movs	r2, #5
 8000830:	801a      	strh	r2, [r3, #0]
    entrada_completa = true;
 8000832:	4b0a      	ldr	r3, [pc, #40]	@ (800085c <keypad_logic_update+0xf0>)
 8000834:	2201      	movs	r2, #1
 8000836:	701a      	strb	r2, [r3, #0]
    return KEYPAD_EVENT_CONFIRMADO;
 8000838:	2301      	movs	r3, #1
 800083a:	e00a      	b.n	8000852 <keypad_logic_update+0xe6>
  } else if (tecla == 'D' || tecla == '*') {
 800083c:	79fb      	ldrb	r3, [r7, #7]
 800083e:	2b44      	cmp	r3, #68	@ 0x44
 8000840:	d002      	beq.n	8000848 <keypad_logic_update+0xdc>
 8000842:	79fb      	ldrb	r3, [r7, #7]
 8000844:	2b2a      	cmp	r3, #42	@ 0x2a
 8000846:	d103      	bne.n	8000850 <keypad_logic_update+0xe4>
    reset_entrada();
 8000848:	f000 f81a 	bl	8000880 <reset_entrada>
    return KEYPAD_EVENT_CANCELADO;
 800084c:	2302      	movs	r3, #2
 800084e:	e000      	b.n	8000852 <keypad_logic_update+0xe6>
  }

  return KEYPAD_EVENT_NONE;
 8000850:	2300      	movs	r3, #0
}
 8000852:	4618      	mov	r0, r3
 8000854:	3708      	adds	r7, #8
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	200000fc 	.word	0x200000fc
 8000860:	200000f8 	.word	0x200000f8
 8000864:	200000fa 	.word	0x200000fa

08000868 <get_tiempo_confirmado>:

bool entrada_finalizada(void) {
  return entrada_completa;
}

uint16_t get_tiempo_confirmado(void) {
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
  return tiempo_confirmado;
 800086c:	4b03      	ldr	r3, [pc, #12]	@ (800087c <get_tiempo_confirmado+0x14>)
 800086e:	881b      	ldrh	r3, [r3, #0]
}
 8000870:	4618      	mov	r0, r3
 8000872:	46bd      	mov	sp, r7
 8000874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000878:	4770      	bx	lr
 800087a:	bf00      	nop
 800087c:	200000fa 	.word	0x200000fa

08000880 <reset_entrada>:

void reset_entrada(void) {
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
  tiempo_simulado = 0;
 8000884:	4b06      	ldr	r3, [pc, #24]	@ (80008a0 <reset_entrada+0x20>)
 8000886:	2200      	movs	r2, #0
 8000888:	801a      	strh	r2, [r3, #0]
  tiempo_confirmado = 0;
 800088a:	4b06      	ldr	r3, [pc, #24]	@ (80008a4 <reset_entrada+0x24>)
 800088c:	2200      	movs	r2, #0
 800088e:	801a      	strh	r2, [r3, #0]
  entrada_completa = false;
 8000890:	4b05      	ldr	r3, [pc, #20]	@ (80008a8 <reset_entrada+0x28>)
 8000892:	2200      	movs	r2, #0
 8000894:	701a      	strb	r2, [r3, #0]
}
 8000896:	bf00      	nop
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr
 80008a0:	200000f8 	.word	0x200000f8
 80008a4:	200000fa 	.word	0x200000fa
 80008a8:	200000fc 	.word	0x200000fc

080008ac <lcd_print_number>:

static void lcd_send_nibble(uint8_t nibble);
static void lcd_send_cmd(uint8_t cmd);
static void lcd_send_data(uint8_t data);

void lcd_print_number(uint8_t row, uint16_t number) {
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b084      	sub	sp, #16
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	4603      	mov	r3, r0
 80008b4:	460a      	mov	r2, r1
 80008b6:	71fb      	strb	r3, [r7, #7]
 80008b8:	4613      	mov	r3, r2
 80008ba:	80bb      	strh	r3, [r7, #4]
  char buffer[6]; // suficiente para "65535\0"
  sprintf(buffer, "%u", number);
 80008bc:	88ba      	ldrh	r2, [r7, #4]
 80008be:	f107 0308 	add.w	r3, r7, #8
 80008c2:	4907      	ldr	r1, [pc, #28]	@ (80008e0 <lcd_print_number+0x34>)
 80008c4:	4618      	mov	r0, r3
 80008c6:	f005 fb3b 	bl	8005f40 <siprintf>
  lcd_print_line(row, buffer);
 80008ca:	f107 0208 	add.w	r2, r7, #8
 80008ce:	79fb      	ldrb	r3, [r7, #7]
 80008d0:	4611      	mov	r1, r2
 80008d2:	4618      	mov	r0, r3
 80008d4:	f000 f868 	bl	80009a8 <lcd_print_line>
}
 80008d8:	bf00      	nop
 80008da:	3710      	adds	r7, #16
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	08006898 	.word	0x08006898

080008e4 <lcd_init>:
void lcd_init(void) {
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  HAL_Delay(50);
 80008e8:	2032      	movs	r0, #50	@ 0x32
 80008ea:	f000 fcab 	bl	8001244 <HAL_Delay>
  lcd_send_cmd(0x33);
 80008ee:	2033      	movs	r0, #51	@ 0x33
 80008f0:	f000 f86c 	bl	80009cc <lcd_send_cmd>
  lcd_send_cmd(0x32);
 80008f4:	2032      	movs	r0, #50	@ 0x32
 80008f6:	f000 f869 	bl	80009cc <lcd_send_cmd>
  lcd_send_cmd(0x28); // 4-bit, 2 lines
 80008fa:	2028      	movs	r0, #40	@ 0x28
 80008fc:	f000 f866 	bl	80009cc <lcd_send_cmd>
  lcd_send_cmd(0x0C); // Display ON, cursor OFF
 8000900:	200c      	movs	r0, #12
 8000902:	f000 f863 	bl	80009cc <lcd_send_cmd>
  lcd_send_cmd(0x06); // Entry mode
 8000906:	2006      	movs	r0, #6
 8000908:	f000 f860 	bl	80009cc <lcd_send_cmd>
  lcd_clear();
 800090c:	f000 f812 	bl	8000934 <lcd_clear>
  lcd_setCursor(0, 0);
 8000910:	2100      	movs	r1, #0
 8000912:	2000      	movs	r0, #0
 8000914:	f000 f818 	bl	8000948 <lcd_setCursor>
  lcd_print("LCD OK");
 8000918:	4805      	ldr	r0, [pc, #20]	@ (8000930 <lcd_init+0x4c>)
 800091a:	f000 f830 	bl	800097e <lcd_print>
  HAL_Delay(1000);
 800091e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000922:	f000 fc8f 	bl	8001244 <HAL_Delay>
  lcd_clear();
 8000926:	f000 f805 	bl	8000934 <lcd_clear>
}
 800092a:	bf00      	nop
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	0800689c 	.word	0x0800689c

08000934 <lcd_clear>:

void lcd_clear(void) {
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  lcd_send_cmd(0x01);
 8000938:	2001      	movs	r0, #1
 800093a:	f000 f847 	bl	80009cc <lcd_send_cmd>
  HAL_Delay(2);
 800093e:	2002      	movs	r0, #2
 8000940:	f000 fc80 	bl	8001244 <HAL_Delay>
}
 8000944:	bf00      	nop
 8000946:	bd80      	pop	{r7, pc}

08000948 <lcd_setCursor>:

void lcd_setCursor(uint8_t row, uint8_t col) {
 8000948:	b580      	push	{r7, lr}
 800094a:	b084      	sub	sp, #16
 800094c:	af00      	add	r7, sp, #0
 800094e:	4603      	mov	r3, r0
 8000950:	460a      	mov	r2, r1
 8000952:	71fb      	strb	r3, [r7, #7]
 8000954:	4613      	mov	r3, r2
 8000956:	71bb      	strb	r3, [r7, #6]
  uint8_t addr = (row == 0) ? 0x80 + col : 0xC0 + col;
 8000958:	79fb      	ldrb	r3, [r7, #7]
 800095a:	2b00      	cmp	r3, #0
 800095c:	d103      	bne.n	8000966 <lcd_setCursor+0x1e>
 800095e:	79bb      	ldrb	r3, [r7, #6]
 8000960:	3b80      	subs	r3, #128	@ 0x80
 8000962:	b2db      	uxtb	r3, r3
 8000964:	e002      	b.n	800096c <lcd_setCursor+0x24>
 8000966:	79bb      	ldrb	r3, [r7, #6]
 8000968:	3b40      	subs	r3, #64	@ 0x40
 800096a:	b2db      	uxtb	r3, r3
 800096c:	73fb      	strb	r3, [r7, #15]
  lcd_send_cmd(addr);
 800096e:	7bfb      	ldrb	r3, [r7, #15]
 8000970:	4618      	mov	r0, r3
 8000972:	f000 f82b 	bl	80009cc <lcd_send_cmd>
}
 8000976:	bf00      	nop
 8000978:	3710      	adds	r7, #16
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}

0800097e <lcd_print>:

void lcd_print(char *str) {
 800097e:	b580      	push	{r7, lr}
 8000980:	b082      	sub	sp, #8
 8000982:	af00      	add	r7, sp, #0
 8000984:	6078      	str	r0, [r7, #4]
  while (*str) lcd_send_data(*str++);
 8000986:	e006      	b.n	8000996 <lcd_print+0x18>
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	1c5a      	adds	r2, r3, #1
 800098c:	607a      	str	r2, [r7, #4]
 800098e:	781b      	ldrb	r3, [r3, #0]
 8000990:	4618      	mov	r0, r3
 8000992:	f000 f83a 	bl	8000a0a <lcd_send_data>
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	781b      	ldrb	r3, [r3, #0]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d1f4      	bne.n	8000988 <lcd_print+0xa>
}
 800099e:	bf00      	nop
 80009a0:	bf00      	nop
 80009a2:	3708      	adds	r7, #8
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}

080009a8 <lcd_print_line>:
  char buf[6];
  sprintf(buf, "%u", num);
  lcd_print(buf);
}

void lcd_print_line(uint8_t row, char *str) {
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	4603      	mov	r3, r0
 80009b0:	6039      	str	r1, [r7, #0]
 80009b2:	71fb      	strb	r3, [r7, #7]
  lcd_setCursor(row, 0);
 80009b4:	79fb      	ldrb	r3, [r7, #7]
 80009b6:	2100      	movs	r1, #0
 80009b8:	4618      	mov	r0, r3
 80009ba:	f7ff ffc5 	bl	8000948 <lcd_setCursor>
  lcd_print(str);
 80009be:	6838      	ldr	r0, [r7, #0]
 80009c0:	f7ff ffdd 	bl	800097e <lcd_print>
}
 80009c4:	bf00      	nop
 80009c6:	3708      	adds	r7, #8
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}

080009cc <lcd_send_cmd>:
  lcd_clear();
  lcd_setCursor(1, 0);
  lcd_print(estado);
}

static void lcd_send_cmd(uint8_t cmd) {
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	4603      	mov	r3, r0
 80009d4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_RESET);
 80009d6:	2200      	movs	r2, #0
 80009d8:	2110      	movs	r1, #16
 80009da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009de:	f002 ffd5 	bl	800398c <HAL_GPIO_WritePin>
  lcd_send_nibble(cmd >> 4);
 80009e2:	79fb      	ldrb	r3, [r7, #7]
 80009e4:	091b      	lsrs	r3, r3, #4
 80009e6:	b2db      	uxtb	r3, r3
 80009e8:	4618      	mov	r0, r3
 80009ea:	f000 f82d 	bl	8000a48 <lcd_send_nibble>
  lcd_send_nibble(cmd & 0x0F);
 80009ee:	79fb      	ldrb	r3, [r7, #7]
 80009f0:	f003 030f 	and.w	r3, r3, #15
 80009f4:	b2db      	uxtb	r3, r3
 80009f6:	4618      	mov	r0, r3
 80009f8:	f000 f826 	bl	8000a48 <lcd_send_nibble>
  HAL_Delay(2);
 80009fc:	2002      	movs	r0, #2
 80009fe:	f000 fc21 	bl	8001244 <HAL_Delay>
}
 8000a02:	bf00      	nop
 8000a04:	3708      	adds	r7, #8
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}

08000a0a <lcd_send_data>:

static void lcd_send_data(uint8_t data) {
 8000a0a:	b580      	push	{r7, lr}
 8000a0c:	b082      	sub	sp, #8
 8000a0e:	af00      	add	r7, sp, #0
 8000a10:	4603      	mov	r3, r0
 8000a12:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_SET);
 8000a14:	2201      	movs	r2, #1
 8000a16:	2110      	movs	r1, #16
 8000a18:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a1c:	f002 ffb6 	bl	800398c <HAL_GPIO_WritePin>
  lcd_send_nibble(data >> 4);
 8000a20:	79fb      	ldrb	r3, [r7, #7]
 8000a22:	091b      	lsrs	r3, r3, #4
 8000a24:	b2db      	uxtb	r3, r3
 8000a26:	4618      	mov	r0, r3
 8000a28:	f000 f80e 	bl	8000a48 <lcd_send_nibble>
  lcd_send_nibble(data & 0x0F);
 8000a2c:	79fb      	ldrb	r3, [r7, #7]
 8000a2e:	f003 030f 	and.w	r3, r3, #15
 8000a32:	b2db      	uxtb	r3, r3
 8000a34:	4618      	mov	r0, r3
 8000a36:	f000 f807 	bl	8000a48 <lcd_send_nibble>
  HAL_Delay(2);
 8000a3a:	2002      	movs	r0, #2
 8000a3c:	f000 fc02 	bl	8001244 <HAL_Delay>
}
 8000a40:	bf00      	nop
 8000a42:	3708      	adds	r7, #8
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd80      	pop	{r7, pc}

08000a48 <lcd_send_nibble>:

static void lcd_send_nibble(uint8_t nibble) {
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	4603      	mov	r3, r0
 8000a50:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(D4_PORT, D4_PIN, (nibble >> 0) & 1);
 8000a52:	79fb      	ldrb	r3, [r7, #7]
 8000a54:	f003 0301 	and.w	r3, r3, #1
 8000a58:	b2db      	uxtb	r3, r3
 8000a5a:	461a      	mov	r2, r3
 8000a5c:	2140      	movs	r1, #64	@ 0x40
 8000a5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a62:	f002 ff93 	bl	800398c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(D5_PORT, D5_PIN, (nibble >> 1) & 1);
 8000a66:	79fb      	ldrb	r3, [r7, #7]
 8000a68:	085b      	lsrs	r3, r3, #1
 8000a6a:	b2db      	uxtb	r3, r3
 8000a6c:	f003 0301 	and.w	r3, r3, #1
 8000a70:	b2db      	uxtb	r3, r3
 8000a72:	461a      	mov	r2, r3
 8000a74:	2180      	movs	r1, #128	@ 0x80
 8000a76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a7a:	f002 ff87 	bl	800398c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(D6_PORT, D6_PIN, (nibble >> 2) & 1);
 8000a7e:	79fb      	ldrb	r3, [r7, #7]
 8000a80:	089b      	lsrs	r3, r3, #2
 8000a82:	b2db      	uxtb	r3, r3
 8000a84:	f003 0301 	and.w	r3, r3, #1
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	461a      	mov	r2, r3
 8000a8c:	2180      	movs	r1, #128	@ 0x80
 8000a8e:	4811      	ldr	r0, [pc, #68]	@ (8000ad4 <lcd_send_nibble+0x8c>)
 8000a90:	f002 ff7c 	bl	800398c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(D7_PORT, D7_PIN, (nibble >> 3) & 1);
 8000a94:	79fb      	ldrb	r3, [r7, #7]
 8000a96:	08db      	lsrs	r3, r3, #3
 8000a98:	b2db      	uxtb	r3, r3
 8000a9a:	f003 0301 	and.w	r3, r3, #1
 8000a9e:	b2db      	uxtb	r3, r3
 8000aa0:	461a      	mov	r2, r3
 8000aa2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000aa6:	480b      	ldr	r0, [pc, #44]	@ (8000ad4 <lcd_send_nibble+0x8c>)
 8000aa8:	f002 ff70 	bl	800398c <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_SET);
 8000aac:	2201      	movs	r2, #1
 8000aae:	2120      	movs	r1, #32
 8000ab0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ab4:	f002 ff6a 	bl	800398c <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8000ab8:	2001      	movs	r0, #1
 8000aba:	f000 fbc3 	bl	8001244 <HAL_Delay>
  HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_RESET);
 8000abe:	2200      	movs	r2, #0
 8000ac0:	2120      	movs	r1, #32
 8000ac2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ac6:	f002 ff61 	bl	800398c <HAL_GPIO_WritePin>
}
 8000aca:	bf00      	nop
 8000acc:	3708      	adds	r7, #8
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	48000400 	.word	0x48000400

08000ad8 <SystemClock_Config>:
#include "buzzer.h"
#include "servo.h"
/* USER CODE END Includes */

void SystemClock_Config(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  // configuraci√≥n del reloj (CubeMX la genera)
}
 8000adc:	bf00      	nop
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr
	...

08000ae8 <main>:

int main(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0
  HAL_Init();
 8000aee:	f000 fb43 	bl	8001178 <HAL_Init>
  SystemClock_Config();
 8000af2:	f7ff fff1 	bl	8000ad8 <SystemClock_Config>

  MX_GPIO_Init();
 8000af6:	f7ff fca3 	bl	8000440 <MX_GPIO_Init>
  MX_TIM4_Init();
 8000afa:	f000 fa8b 	bl	8001014 <MX_TIM4_Init>
  MX_ADC1_Init();
 8000afe:	f7ff fbbf 	bl	8000280 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000b02:	f000 f9db 	bl	8000ebc <MX_TIM1_Init>

  lcd_init();
 8000b06:	f7ff feed 	bl	80008e4 <lcd_init>
  buzzer_init();
 8000b0a:	f7ff fc91 	bl	8000430 <buzzer_init>
  servo_init();
 8000b0e:	f000 f8c9 	bl	8000ca4 <servo_init>
  keypad_logic_init();
 8000b12:	f7ff fe15 	bl	8000740 <keypad_logic_init>

  HAL_TIM_PWM_Start(&htim1_sm, TIM_CHANNEL_3); // PWM para servo
 8000b16:	2108      	movs	r1, #8
 8000b18:	484e      	ldr	r0, [pc, #312]	@ (8000c54 <main+0x16c>)
 8000b1a:	f003 f979 	bl	8003e10 <HAL_TIM_PWM_Start>

  lcd_clear();
 8000b1e:	f7ff ff09 	bl	8000934 <lcd_clear>
  lcd_print_line(0, "Tiempo:");
 8000b22:	494d      	ldr	r1, [pc, #308]	@ (8000c58 <main+0x170>)
 8000b24:	2000      	movs	r0, #0
 8000b26:	f7ff ff3f 	bl	80009a8 <lcd_print_line>
  lcd_print_line(1, "Ingrese segs");
 8000b2a:	494c      	ldr	r1, [pc, #304]	@ (8000c5c <main+0x174>)
 8000b2c:	2001      	movs	r0, #1
 8000b2e:	f7ff ff3b 	bl	80009a8 <lcd_print_line>

  while (1)
  {
    KeypadEvent evento = keypad_logic_update();
 8000b32:	f7ff fe1b 	bl	800076c <keypad_logic_update>
 8000b36:	4603      	mov	r3, r0
 8000b38:	717b      	strb	r3, [r7, #5]

    if (evento == KEYPAD_EVENT_CONFIRMADO)
 8000b3a:	797b      	ldrb	r3, [r7, #5]
 8000b3c:	2b01      	cmp	r3, #1
 8000b3e:	d172      	bne.n	8000c26 <main+0x13e>
    {
      uint16_t tiempo = get_tiempo_confirmado();
 8000b40:	f7ff fe92 	bl	8000868 <get_tiempo_confirmado>
 8000b44:	4603      	mov	r3, r0
 8000b46:	807b      	strh	r3, [r7, #2]

      lcd_clear();
 8000b48:	f7ff fef4 	bl	8000934 <lcd_clear>
      lcd_print_line(0, "CONFIRMADO");
 8000b4c:	4944      	ldr	r1, [pc, #272]	@ (8000c60 <main+0x178>)
 8000b4e:	2000      	movs	r0, #0
 8000b50:	f7ff ff2a 	bl	80009a8 <lcd_print_line>
      lcd_print_number(1, tiempo);
 8000b54:	887b      	ldrh	r3, [r7, #2]
 8000b56:	4619      	mov	r1, r3
 8000b58:	2001      	movs	r0, #1
 8000b5a:	f7ff fea7 	bl	80008ac <lcd_print_number>
      HAL_Delay(1500);
 8000b5e:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000b62:	f000 fb6f 	bl	8001244 <HAL_Delay>

      for (uint16_t i = tiempo; i > 0; i--)
 8000b66:	887b      	ldrh	r3, [r7, #2]
 8000b68:	80fb      	strh	r3, [r7, #6]
 8000b6a:	e02b      	b.n	8000bc4 <main+0xdc>
      {
        lcd_clear();
 8000b6c:	f7ff fee2 	bl	8000934 <lcd_clear>
        lcd_print_line(0, "Contando...");
 8000b70:	493c      	ldr	r1, [pc, #240]	@ (8000c64 <main+0x17c>)
 8000b72:	2000      	movs	r0, #0
 8000b74:	f7ff ff18 	bl	80009a8 <lcd_print_line>
        lcd_print_number(1, i);
 8000b78:	88fb      	ldrh	r3, [r7, #6]
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	2001      	movs	r0, #1
 8000b7e:	f7ff fe95 	bl	80008ac <lcd_print_number>
        HAL_Delay(1000);
 8000b82:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b86:	f000 fb5d 	bl	8001244 <HAL_Delay>

        if (i % 5 == 0)
 8000b8a:	88fa      	ldrh	r2, [r7, #6]
 8000b8c:	4b36      	ldr	r3, [pc, #216]	@ (8000c68 <main+0x180>)
 8000b8e:	fba3 1302 	umull	r1, r3, r3, r2
 8000b92:	0899      	lsrs	r1, r3, #2
 8000b94:	460b      	mov	r3, r1
 8000b96:	009b      	lsls	r3, r3, #2
 8000b98:	440b      	add	r3, r1
 8000b9a:	1ad3      	subs	r3, r2, r3
 8000b9c:	b29b      	uxth	r3, r3
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d10d      	bne.n	8000bbe <main+0xd6>
        {
          lcd_clear();
 8000ba2:	f7ff fec7 	bl	8000934 <lcd_clear>
          lcd_print_line(0, "Midiendo temp...");
 8000ba6:	4931      	ldr	r1, [pc, #196]	@ (8000c6c <main+0x184>)
 8000ba8:	2000      	movs	r0, #0
 8000baa:	f7ff fefd 	bl	80009a8 <lcd_print_line>
          lcd_print_line(1, "ALERTA!");
 8000bae:	4930      	ldr	r1, [pc, #192]	@ (8000c70 <main+0x188>)
 8000bb0:	2001      	movs	r0, #1
 8000bb2:	f7ff fef9 	bl	80009a8 <lcd_print_line>
          HAL_Delay(1500);
 8000bb6:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000bba:	f000 fb43 	bl	8001244 <HAL_Delay>
      for (uint16_t i = tiempo; i > 0; i--)
 8000bbe:	88fb      	ldrh	r3, [r7, #6]
 8000bc0:	3b01      	subs	r3, #1
 8000bc2:	80fb      	strh	r3, [r7, #6]
 8000bc4:	88fb      	ldrh	r3, [r7, #6]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d1d0      	bne.n	8000b6c <main+0x84>
            HAL_Delay(1500);
          }*/
        }
      }

      lcd_clear();
 8000bca:	f7ff feb3 	bl	8000934 <lcd_clear>
      lcd_print_line(0, "Ciclo finalizado");
 8000bce:	4929      	ldr	r1, [pc, #164]	@ (8000c74 <main+0x18c>)
 8000bd0:	2000      	movs	r0, #0
 8000bd2:	f7ff fee9 	bl	80009a8 <lcd_print_line>
      HAL_Delay(1500);
 8000bd6:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000bda:	f000 fb33 	bl	8001244 <HAL_Delay>

      lcd_clear();
 8000bde:	f7ff fea9 	bl	8000934 <lcd_clear>
      lcd_print_line(0, "Girando servo...");
 8000be2:	4925      	ldr	r1, [pc, #148]	@ (8000c78 <main+0x190>)
 8000be4:	2000      	movs	r0, #0
 8000be6:	f7ff fedf 	bl	80009a8 <lcd_print_line>
      servo_set_speed(100);
 8000bea:	2064      	movs	r0, #100	@ 0x64
 8000bec:	f000 f864 	bl	8000cb8 <servo_set_speed>
      HAL_Delay(1000);
 8000bf0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000bf4:	f000 fb26 	bl	8001244 <HAL_Delay>
      servo_set_speed(-100);
 8000bf8:	f06f 0063 	mvn.w	r0, #99	@ 0x63
 8000bfc:	f000 f85c 	bl	8000cb8 <servo_set_speed>
      HAL_Delay(1000);
 8000c00:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c04:	f000 fb1e 	bl	8001244 <HAL_Delay>
      servo_set_speed(0);
 8000c08:	2000      	movs	r0, #0
 8000c0a:	f000 f855 	bl	8000cb8 <servo_set_speed>

      reset_entrada();
 8000c0e:	f7ff fe37 	bl	8000880 <reset_entrada>
      lcd_clear();
 8000c12:	f7ff fe8f 	bl	8000934 <lcd_clear>
      lcd_print_line(0, "Tiempo:");
 8000c16:	4910      	ldr	r1, [pc, #64]	@ (8000c58 <main+0x170>)
 8000c18:	2000      	movs	r0, #0
 8000c1a:	f7ff fec5 	bl	80009a8 <lcd_print_line>
      lcd_print_line(1, "Ingrese segs");
 8000c1e:	490f      	ldr	r1, [pc, #60]	@ (8000c5c <main+0x174>)
 8000c20:	2001      	movs	r0, #1
 8000c22:	f7ff fec1 	bl	80009a8 <lcd_print_line>
    }

    if (evento == KEYPAD_EVENT_CANCELADO)
 8000c26:	797b      	ldrb	r3, [r7, #5]
 8000c28:	2b02      	cmp	r3, #2
 8000c2a:	d182      	bne.n	8000b32 <main+0x4a>
    {
      lcd_clear();
 8000c2c:	f7ff fe82 	bl	8000934 <lcd_clear>
      lcd_print_line(0, "Cancelado");
 8000c30:	4912      	ldr	r1, [pc, #72]	@ (8000c7c <main+0x194>)
 8000c32:	2000      	movs	r0, #0
 8000c34:	f7ff feb8 	bl	80009a8 <lcd_print_line>
      HAL_Delay(1000);
 8000c38:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c3c:	f000 fb02 	bl	8001244 <HAL_Delay>
      lcd_print_line(0, "Tiempo:");
 8000c40:	4905      	ldr	r1, [pc, #20]	@ (8000c58 <main+0x170>)
 8000c42:	2000      	movs	r0, #0
 8000c44:	f7ff feb0 	bl	80009a8 <lcd_print_line>
      lcd_print_line(1, "Ingrese segs");
 8000c48:	4904      	ldr	r1, [pc, #16]	@ (8000c5c <main+0x174>)
 8000c4a:	2001      	movs	r0, #1
 8000c4c:	f7ff feac 	bl	80009a8 <lcd_print_line>
  {
 8000c50:	e76f      	b.n	8000b32 <main+0x4a>
 8000c52:	bf00      	nop
 8000c54:	20000104 	.word	0x20000104
 8000c58:	080068a4 	.word	0x080068a4
 8000c5c:	080068ac 	.word	0x080068ac
 8000c60:	080068bc 	.word	0x080068bc
 8000c64:	080068c8 	.word	0x080068c8
 8000c68:	cccccccd 	.word	0xcccccccd
 8000c6c:	080068d4 	.word	0x080068d4
 8000c70:	080068e8 	.word	0x080068e8
 8000c74:	080068f0 	.word	0x080068f0
 8000c78:	08006904 	.word	0x08006904
 8000c7c:	08006918 	.word	0x08006918

08000c80 <assert_failed>:
  }
}

#ifdef USE_FULL_ASSERT
void assert_failed(uint8_t *file, uint32_t line)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
 8000c88:	6039      	str	r1, [r7, #0]
  // Pod√©s dejarlo vac√≠o o imprimir algo si quer√©s
}
 8000c8a:	bf00      	nop
 8000c8c:	370c      	adds	r7, #12
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr

08000c96 <Error_Handler>:
#endif

void Error_Handler(void)
{
 8000c96:	b480      	push	{r7}
 8000c98:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c9a:	b672      	cpsid	i
}
 8000c9c:	bf00      	nop
  __disable_irq();
  while (1) {}
 8000c9e:	bf00      	nop
 8000ca0:	e7fd      	b.n	8000c9e <Error_Handler+0x8>
	...

08000ca4 <servo_init>:

#define SERVO_MIN_PULSE 500   // 0¬∞ ‚Üí 0.5 ms
#define SERVO_MAX_PULSE 2500  // 180¬∞ ‚Üí 2.5 ms
#define SERVO_PERIOD     20000 // 20 ms (50 Hz)

void servo_init(void) {
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0

  HAL_TIM_PWM_Start(&htim1_sm, TIM_CHANNEL_3);
 8000ca8:	2108      	movs	r1, #8
 8000caa:	4802      	ldr	r0, [pc, #8]	@ (8000cb4 <servo_init+0x10>)
 8000cac:	f003 f8b0 	bl	8003e10 <HAL_TIM_PWM_Start>
 // servo_set_angle(0); // Posici√≥n inicial
}
 8000cb0:	bf00      	nop
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	20000104 	.word	0x20000104

08000cb8 <servo_set_speed>:

void servo_set_speed(int8_t speed) {
 8000cb8:	b480      	push	{r7}
 8000cba:	b085      	sub	sp, #20
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	71fb      	strb	r3, [r7, #7]
  // speed: -100 (giro m√°ximo izquierda) a +100 (giro m√°ximo derecha)
  // 0 = detenido
  uint32_t pulse = 1500 + (speed * 9); // escala lineal
 8000cc2:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000cc6:	4613      	mov	r3, r2
 8000cc8:	00db      	lsls	r3, r3, #3
 8000cca:	4413      	add	r3, r2
 8000ccc:	f203 53dc 	addw	r3, r3, #1500	@ 0x5dc
 8000cd0:	60fb      	str	r3, [r7, #12]
  __HAL_TIM_SET_COMPARE(&htim1_sm, TIM_CHANNEL_3, pulse);
 8000cd2:	4b05      	ldr	r3, [pc, #20]	@ (8000ce8 <servo_set_speed+0x30>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	68fa      	ldr	r2, [r7, #12]
 8000cd8:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8000cda:	bf00      	nop
 8000cdc:	3714      	adds	r7, #20
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop
 8000ce8:	20000104 	.word	0x20000104

08000cec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cf2:	4b0f      	ldr	r3, [pc, #60]	@ (8000d30 <HAL_MspInit+0x44>)
 8000cf4:	699b      	ldr	r3, [r3, #24]
 8000cf6:	4a0e      	ldr	r2, [pc, #56]	@ (8000d30 <HAL_MspInit+0x44>)
 8000cf8:	f043 0301 	orr.w	r3, r3, #1
 8000cfc:	6193      	str	r3, [r2, #24]
 8000cfe:	4b0c      	ldr	r3, [pc, #48]	@ (8000d30 <HAL_MspInit+0x44>)
 8000d00:	699b      	ldr	r3, [r3, #24]
 8000d02:	f003 0301 	and.w	r3, r3, #1
 8000d06:	607b      	str	r3, [r7, #4]
 8000d08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d0a:	4b09      	ldr	r3, [pc, #36]	@ (8000d30 <HAL_MspInit+0x44>)
 8000d0c:	69db      	ldr	r3, [r3, #28]
 8000d0e:	4a08      	ldr	r2, [pc, #32]	@ (8000d30 <HAL_MspInit+0x44>)
 8000d10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d14:	61d3      	str	r3, [r2, #28]
 8000d16:	4b06      	ldr	r3, [pc, #24]	@ (8000d30 <HAL_MspInit+0x44>)
 8000d18:	69db      	ldr	r3, [r3, #28]
 8000d1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d1e:	603b      	str	r3, [r7, #0]
 8000d20:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000d22:	2007      	movs	r0, #7
 8000d24:	f002 fb38 	bl	8003398 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d28:	bf00      	nop
 8000d2a:	3708      	adds	r7, #8
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	40021000 	.word	0x40021000

08000d34 <HAL_TIM_MspPostInit>:

/* USER CODE BEGIN 1 */
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b088      	sub	sp, #32
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d3c:	f107 030c 	add.w	r3, r7, #12
 8000d40:	2200      	movs	r2, #0
 8000d42:	601a      	str	r2, [r3, #0]
 8000d44:	605a      	str	r2, [r3, #4]
 8000d46:	609a      	str	r2, [r3, #8]
 8000d48:	60da      	str	r2, [r3, #12]
 8000d4a:	611a      	str	r2, [r3, #16]
  if(htim->Instance == TIM4)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a12      	ldr	r2, [pc, #72]	@ (8000d9c <HAL_TIM_MspPostInit+0x68>)
 8000d52:	4293      	cmp	r3, r2
 8000d54:	d11d      	bne.n	8000d92 <HAL_TIM_MspPostInit+0x5e>
  {
    __HAL_RCC_GPIOA_CLK_ENABLE(); // Asegurate que el puerto est√© habilitado
 8000d56:	4b12      	ldr	r3, [pc, #72]	@ (8000da0 <HAL_TIM_MspPostInit+0x6c>)
 8000d58:	695b      	ldr	r3, [r3, #20]
 8000d5a:	4a11      	ldr	r2, [pc, #68]	@ (8000da0 <HAL_TIM_MspPostInit+0x6c>)
 8000d5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d60:	6153      	str	r3, [r2, #20]
 8000d62:	4b0f      	ldr	r3, [pc, #60]	@ (8000da0 <HAL_TIM_MspPostInit+0x6c>)
 8000d64:	695b      	ldr	r3, [r3, #20]
 8000d66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d6a:	60bb      	str	r3, [r7, #8]
 8000d6c:	68bb      	ldr	r3, [r7, #8]

    /**TIM4 GPIO Configuration
    PA10     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d72:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d74:	2302      	movs	r3, #2
 8000d76:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000d80:	2302      	movs	r3, #2
 8000d82:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d84:	f107 030c 	add.w	r3, r7, #12
 8000d88:	4619      	mov	r1, r3
 8000d8a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d8e:	f002 fb73 	bl	8003478 <HAL_GPIO_Init>
  }
}
 8000d92:	bf00      	nop
 8000d94:	3720      	adds	r7, #32
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	40000800 	.word	0x40000800
 8000da0:	40021000 	.word	0x40021000

08000da4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000da8:	bf00      	nop
 8000daa:	e7fd      	b.n	8000da8 <NMI_Handler+0x4>

08000dac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000db0:	bf00      	nop
 8000db2:	e7fd      	b.n	8000db0 <HardFault_Handler+0x4>

08000db4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000db8:	bf00      	nop
 8000dba:	e7fd      	b.n	8000db8 <MemManage_Handler+0x4>

08000dbc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dc0:	bf00      	nop
 8000dc2:	e7fd      	b.n	8000dc0 <BusFault_Handler+0x4>

08000dc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dc8:	bf00      	nop
 8000dca:	e7fd      	b.n	8000dc8 <UsageFault_Handler+0x4>

08000dcc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dd0:	bf00      	nop
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr

08000dda <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dda:	b480      	push	{r7}
 8000ddc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dde:	bf00      	nop
 8000de0:	46bd      	mov	sp, r7
 8000de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de6:	4770      	bx	lr

08000de8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dec:	bf00      	nop
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr

08000df6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000df6:	b580      	push	{r7, lr}
 8000df8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dfa:	f000 fa03 	bl	8001204 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dfe:	bf00      	nop
 8000e00:	bd80      	pop	{r7, pc}
	...

08000e04 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000e08:	4802      	ldr	r0, [pc, #8]	@ (8000e14 <ADC1_2_IRQHandler+0x10>)
 8000e0a:	f000 fdd7 	bl	80019bc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8000e0e:	bf00      	nop
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	200000a8 	.word	0x200000a8

08000e18 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000e1c:	4802      	ldr	r0, [pc, #8]	@ (8000e28 <TIM4_IRQHandler+0x10>)
 8000e1e:	f003 f9b3 	bl	8004188 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000e22:	bf00      	nop
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	20000150 	.word	0x20000150

08000e2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b086      	sub	sp, #24
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e34:	4a14      	ldr	r2, [pc, #80]	@ (8000e88 <_sbrk+0x5c>)
 8000e36:	4b15      	ldr	r3, [pc, #84]	@ (8000e8c <_sbrk+0x60>)
 8000e38:	1ad3      	subs	r3, r2, r3
 8000e3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e3c:	697b      	ldr	r3, [r7, #20]
 8000e3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e40:	4b13      	ldr	r3, [pc, #76]	@ (8000e90 <_sbrk+0x64>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d102      	bne.n	8000e4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e48:	4b11      	ldr	r3, [pc, #68]	@ (8000e90 <_sbrk+0x64>)
 8000e4a:	4a12      	ldr	r2, [pc, #72]	@ (8000e94 <_sbrk+0x68>)
 8000e4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e4e:	4b10      	ldr	r3, [pc, #64]	@ (8000e90 <_sbrk+0x64>)
 8000e50:	681a      	ldr	r2, [r3, #0]
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	4413      	add	r3, r2
 8000e56:	693a      	ldr	r2, [r7, #16]
 8000e58:	429a      	cmp	r2, r3
 8000e5a:	d207      	bcs.n	8000e6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e5c:	f005 f89a 	bl	8005f94 <__errno>
 8000e60:	4603      	mov	r3, r0
 8000e62:	220c      	movs	r2, #12
 8000e64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e66:	f04f 33ff 	mov.w	r3, #4294967295
 8000e6a:	e009      	b.n	8000e80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e6c:	4b08      	ldr	r3, [pc, #32]	@ (8000e90 <_sbrk+0x64>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e72:	4b07      	ldr	r3, [pc, #28]	@ (8000e90 <_sbrk+0x64>)
 8000e74:	681a      	ldr	r2, [r3, #0]
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	4413      	add	r3, r2
 8000e7a:	4a05      	ldr	r2, [pc, #20]	@ (8000e90 <_sbrk+0x64>)
 8000e7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e7e:	68fb      	ldr	r3, [r7, #12]
}
 8000e80:	4618      	mov	r0, r3
 8000e82:	3718      	adds	r7, #24
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	20010000 	.word	0x20010000
 8000e8c:	00000400 	.word	0x00000400
 8000e90:	20000100 	.word	0x20000100
 8000e94:	200002e8 	.word	0x200002e8

08000e98 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e9c:	4b06      	ldr	r3, [pc, #24]	@ (8000eb8 <SystemInit+0x20>)
 8000e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ea2:	4a05      	ldr	r2, [pc, #20]	@ (8000eb8 <SystemInit+0x20>)
 8000ea4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ea8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000eac:	bf00      	nop
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop
 8000eb8:	e000ed00 	.word	0xe000ed00

08000ebc <MX_TIM1_Init>:
TIM_HandleTypeDef htim1_sm;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b09a      	sub	sp, #104	@ 0x68
 8000ec0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ec2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	601a      	str	r2, [r3, #0]
 8000eca:	605a      	str	r2, [r3, #4]
 8000ecc:	609a      	str	r2, [r3, #8]
 8000ece:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ed0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	601a      	str	r2, [r3, #0]
 8000ed8:	605a      	str	r2, [r3, #4]
 8000eda:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000edc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	601a      	str	r2, [r3, #0]
 8000ee4:	605a      	str	r2, [r3, #4]
 8000ee6:	609a      	str	r2, [r3, #8]
 8000ee8:	60da      	str	r2, [r3, #12]
 8000eea:	611a      	str	r2, [r3, #16]
 8000eec:	615a      	str	r2, [r3, #20]
 8000eee:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000ef0:	1d3b      	adds	r3, r7, #4
 8000ef2:	222c      	movs	r2, #44	@ 0x2c
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f005 f844 	bl	8005f84 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1_sm.Instance = TIM1;
 8000efc:	4b43      	ldr	r3, [pc, #268]	@ (800100c <MX_TIM1_Init+0x150>)
 8000efe:	4a44      	ldr	r2, [pc, #272]	@ (8001010 <MX_TIM1_Init+0x154>)
 8000f00:	601a      	str	r2, [r3, #0]
  htim1_sm.Init.Prescaler = 0;
 8000f02:	4b42      	ldr	r3, [pc, #264]	@ (800100c <MX_TIM1_Init+0x150>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	605a      	str	r2, [r3, #4]
  htim1_sm.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f08:	4b40      	ldr	r3, [pc, #256]	@ (800100c <MX_TIM1_Init+0x150>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	609a      	str	r2, [r3, #8]
  htim1_sm.Init.Period = 65535;
 8000f0e:	4b3f      	ldr	r3, [pc, #252]	@ (800100c <MX_TIM1_Init+0x150>)
 8000f10:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f14:	60da      	str	r2, [r3, #12]
  htim1_sm.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f16:	4b3d      	ldr	r3, [pc, #244]	@ (800100c <MX_TIM1_Init+0x150>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	611a      	str	r2, [r3, #16]
  htim1_sm.Init.RepetitionCounter = 0;
 8000f1c:	4b3b      	ldr	r3, [pc, #236]	@ (800100c <MX_TIM1_Init+0x150>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	615a      	str	r2, [r3, #20]
  htim1_sm.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f22:	4b3a      	ldr	r3, [pc, #232]	@ (800100c <MX_TIM1_Init+0x150>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1_sm) != HAL_OK)
 8000f28:	4838      	ldr	r0, [pc, #224]	@ (800100c <MX_TIM1_Init+0x150>)
 8000f2a:	f002 fd5b 	bl	80039e4 <HAL_TIM_Base_Init>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d001      	beq.n	8000f38 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000f34:	f7ff feaf 	bl	8000c96 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f3c:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1_sm, &sClockSourceConfig) != HAL_OK)
 8000f3e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000f42:	4619      	mov	r1, r3
 8000f44:	4831      	ldr	r0, [pc, #196]	@ (800100c <MX_TIM1_Init+0x150>)
 8000f46:	f003 fc79 	bl	800483c <HAL_TIM_ConfigClockSource>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000f50:	f7ff fea1 	bl	8000c96 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1_sm) != HAL_OK)
 8000f54:	482d      	ldr	r0, [pc, #180]	@ (800100c <MX_TIM1_Init+0x150>)
 8000f56:	f002 fe4b 	bl	8003bf0 <HAL_TIM_PWM_Init>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000f60:	f7ff fe99 	bl	8000c96 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f64:	2300      	movs	r3, #0
 8000f66:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1_sm, &sMasterConfig) != HAL_OK)
 8000f70:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000f74:	4619      	mov	r1, r3
 8000f76:	4825      	ldr	r0, [pc, #148]	@ (800100c <MX_TIM1_Init+0x150>)
 8000f78:	f004 fd24 	bl	80059c4 <HAL_TIMEx_MasterConfigSynchronization>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8000f82:	f7ff fe88 	bl	8000c96 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f86:	2360      	movs	r3, #96	@ 0x60
 8000f88:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000f92:	2300      	movs	r3, #0
 8000f94:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f96:	2300      	movs	r3, #0
 8000f98:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1_sm, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000fa2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000fa6:	2208      	movs	r2, #8
 8000fa8:	4619      	mov	r1, r3
 8000faa:	4818      	ldr	r0, [pc, #96]	@ (800100c <MX_TIM1_Init+0x150>)
 8000fac:	f003 f9ee 	bl	800438c <HAL_TIM_PWM_ConfigChannel>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d001      	beq.n	8000fba <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8000fb6:	f7ff fe6e 	bl	8000c96 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000fce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000fd2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000fdc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000fe0:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1_sm, &sBreakDeadTimeConfig) != HAL_OK)
 8000fea:	1d3b      	adds	r3, r7, #4
 8000fec:	4619      	mov	r1, r3
 8000fee:	4807      	ldr	r0, [pc, #28]	@ (800100c <MX_TIM1_Init+0x150>)
 8000ff0:	f004 fe44 	bl	8005c7c <HAL_TIMEx_ConfigBreakDeadTime>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8000ffa:	f7ff fe4c 	bl	8000c96 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1_sm);
 8000ffe:	4803      	ldr	r0, [pc, #12]	@ (800100c <MX_TIM1_Init+0x150>)
 8001000:	f7ff fe98 	bl	8000d34 <HAL_TIM_MspPostInit>

}
 8001004:	bf00      	nop
 8001006:	3768      	adds	r7, #104	@ 0x68
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	20000104 	.word	0x20000104
 8001010:	40012c00 	.word	0x40012c00

08001014 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b088      	sub	sp, #32
 8001018:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800101a:	f107 0310 	add.w	r3, r7, #16
 800101e:	2200      	movs	r2, #0
 8001020:	601a      	str	r2, [r3, #0]
 8001022:	605a      	str	r2, [r3, #4]
 8001024:	609a      	str	r2, [r3, #8]
 8001026:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001028:	1d3b      	adds	r3, r7, #4
 800102a:	2200      	movs	r2, #0
 800102c:	601a      	str	r2, [r3, #0]
 800102e:	605a      	str	r2, [r3, #4]
 8001030:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001032:	4b1d      	ldr	r3, [pc, #116]	@ (80010a8 <MX_TIM4_Init+0x94>)
 8001034:	4a1d      	ldr	r2, [pc, #116]	@ (80010ac <MX_TIM4_Init+0x98>)
 8001036:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001038:	4b1b      	ldr	r3, [pc, #108]	@ (80010a8 <MX_TIM4_Init+0x94>)
 800103a:	2200      	movs	r2, #0
 800103c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800103e:	4b1a      	ldr	r3, [pc, #104]	@ (80010a8 <MX_TIM4_Init+0x94>)
 8001040:	2200      	movs	r2, #0
 8001042:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001044:	4b18      	ldr	r3, [pc, #96]	@ (80010a8 <MX_TIM4_Init+0x94>)
 8001046:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800104a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800104c:	4b16      	ldr	r3, [pc, #88]	@ (80010a8 <MX_TIM4_Init+0x94>)
 800104e:	2200      	movs	r2, #0
 8001050:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001052:	4b15      	ldr	r3, [pc, #84]	@ (80010a8 <MX_TIM4_Init+0x94>)
 8001054:	2200      	movs	r2, #0
 8001056:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001058:	4813      	ldr	r0, [pc, #76]	@ (80010a8 <MX_TIM4_Init+0x94>)
 800105a:	f002 fcc3 	bl	80039e4 <HAL_TIM_Base_Init>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001064:	f7ff fe17 	bl	8000c96 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001068:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800106c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800106e:	f107 0310 	add.w	r3, r7, #16
 8001072:	4619      	mov	r1, r3
 8001074:	480c      	ldr	r0, [pc, #48]	@ (80010a8 <MX_TIM4_Init+0x94>)
 8001076:	f003 fbe1 	bl	800483c <HAL_TIM_ConfigClockSource>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001080:	f7ff fe09 	bl	8000c96 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001084:	2300      	movs	r3, #0
 8001086:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001088:	2300      	movs	r3, #0
 800108a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800108c:	1d3b      	adds	r3, r7, #4
 800108e:	4619      	mov	r1, r3
 8001090:	4805      	ldr	r0, [pc, #20]	@ (80010a8 <MX_TIM4_Init+0x94>)
 8001092:	f004 fc97 	bl	80059c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 800109c:	f7ff fdfb 	bl	8000c96 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80010a0:	bf00      	nop
 80010a2:	3720      	adds	r7, #32
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	20000150 	.word	0x20000150
 80010ac:	40000800 	.word	0x40000800

080010b0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4a16      	ldr	r2, [pc, #88]	@ (8001118 <HAL_TIM_Base_MspInit+0x68>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d10c      	bne.n	80010dc <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80010c2:	4b16      	ldr	r3, [pc, #88]	@ (800111c <HAL_TIM_Base_MspInit+0x6c>)
 80010c4:	699b      	ldr	r3, [r3, #24]
 80010c6:	4a15      	ldr	r2, [pc, #84]	@ (800111c <HAL_TIM_Base_MspInit+0x6c>)
 80010c8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80010cc:	6193      	str	r3, [r2, #24]
 80010ce:	4b13      	ldr	r3, [pc, #76]	@ (800111c <HAL_TIM_Base_MspInit+0x6c>)
 80010d0:	699b      	ldr	r3, [r3, #24]
 80010d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80010d6:	60fb      	str	r3, [r7, #12]
 80010d8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80010da:	e018      	b.n	800110e <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM4)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a0f      	ldr	r2, [pc, #60]	@ (8001120 <HAL_TIM_Base_MspInit+0x70>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d113      	bne.n	800110e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80010e6:	4b0d      	ldr	r3, [pc, #52]	@ (800111c <HAL_TIM_Base_MspInit+0x6c>)
 80010e8:	69db      	ldr	r3, [r3, #28]
 80010ea:	4a0c      	ldr	r2, [pc, #48]	@ (800111c <HAL_TIM_Base_MspInit+0x6c>)
 80010ec:	f043 0304 	orr.w	r3, r3, #4
 80010f0:	61d3      	str	r3, [r2, #28]
 80010f2:	4b0a      	ldr	r3, [pc, #40]	@ (800111c <HAL_TIM_Base_MspInit+0x6c>)
 80010f4:	69db      	ldr	r3, [r3, #28]
 80010f6:	f003 0304 	and.w	r3, r3, #4
 80010fa:	60bb      	str	r3, [r7, #8]
 80010fc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80010fe:	2200      	movs	r2, #0
 8001100:	2100      	movs	r1, #0
 8001102:	201e      	movs	r0, #30
 8001104:	f002 f968 	bl	80033d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001108:	201e      	movs	r0, #30
 800110a:	f002 f991 	bl	8003430 <HAL_NVIC_EnableIRQ>
}
 800110e:	bf00      	nop
 8001110:	3710      	adds	r7, #16
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40012c00 	.word	0x40012c00
 800111c:	40021000 	.word	0x40021000
 8001120:	40000800 	.word	0x40000800

08001124 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001124:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800115c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001128:	f7ff feb6 	bl	8000e98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800112c:	480c      	ldr	r0, [pc, #48]	@ (8001160 <LoopForever+0x6>)
  ldr r1, =_edata
 800112e:	490d      	ldr	r1, [pc, #52]	@ (8001164 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001130:	4a0d      	ldr	r2, [pc, #52]	@ (8001168 <LoopForever+0xe>)
  movs r3, #0
 8001132:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001134:	e002      	b.n	800113c <LoopCopyDataInit>

08001136 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001136:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001138:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800113a:	3304      	adds	r3, #4

0800113c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800113c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800113e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001140:	d3f9      	bcc.n	8001136 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001142:	4a0a      	ldr	r2, [pc, #40]	@ (800116c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001144:	4c0a      	ldr	r4, [pc, #40]	@ (8001170 <LoopForever+0x16>)
  movs r3, #0
 8001146:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001148:	e001      	b.n	800114e <LoopFillZerobss>

0800114a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800114a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800114c:	3204      	adds	r2, #4

0800114e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800114e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001150:	d3fb      	bcc.n	800114a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001152:	f004 ff25 	bl	8005fa0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001156:	f7ff fcc7 	bl	8000ae8 <main>

0800115a <LoopForever>:

LoopForever:
    b LoopForever
 800115a:	e7fe      	b.n	800115a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800115c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001160:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001164:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8001168:	08006a90 	.word	0x08006a90
  ldr r2, =_sbss
 800116c:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8001170:	200002e8 	.word	0x200002e8

08001174 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001174:	e7fe      	b.n	8001174 <ADC3_IRQHandler>
	...

08001178 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800117c:	4b08      	ldr	r3, [pc, #32]	@ (80011a0 <HAL_Init+0x28>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a07      	ldr	r2, [pc, #28]	@ (80011a0 <HAL_Init+0x28>)
 8001182:	f043 0310 	orr.w	r3, r3, #16
 8001186:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001188:	2003      	movs	r0, #3
 800118a:	f002 f905 	bl	8003398 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800118e:	2000      	movs	r0, #0
 8001190:	f000 f808 	bl	80011a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001194:	f7ff fdaa 	bl	8000cec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001198:	2300      	movs	r3, #0
}
 800119a:	4618      	mov	r0, r3
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	40022000 	.word	0x40022000

080011a4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011ac:	4b12      	ldr	r3, [pc, #72]	@ (80011f8 <HAL_InitTick+0x54>)
 80011ae:	681a      	ldr	r2, [r3, #0]
 80011b0:	4b12      	ldr	r3, [pc, #72]	@ (80011fc <HAL_InitTick+0x58>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	4619      	mov	r1, r3
 80011b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80011be:	fbb2 f3f3 	udiv	r3, r2, r3
 80011c2:	4618      	mov	r0, r3
 80011c4:	f002 f94c 	bl	8003460 <HAL_SYSTICK_Config>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011ce:	2301      	movs	r3, #1
 80011d0:	e00e      	b.n	80011f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	2b0f      	cmp	r3, #15
 80011d6:	d80a      	bhi.n	80011ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011d8:	2200      	movs	r2, #0
 80011da:	6879      	ldr	r1, [r7, #4]
 80011dc:	f04f 30ff 	mov.w	r0, #4294967295
 80011e0:	f002 f8fa 	bl	80033d8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011e4:	4a06      	ldr	r2, [pc, #24]	@ (8001200 <HAL_InitTick+0x5c>)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80011ea:	2300      	movs	r3, #0
 80011ec:	e000      	b.n	80011f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011ee:	2301      	movs	r3, #1
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	20000030 	.word	0x20000030
 80011fc:	20000038 	.word	0x20000038
 8001200:	20000034 	.word	0x20000034

08001204 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001208:	4b06      	ldr	r3, [pc, #24]	@ (8001224 <HAL_IncTick+0x20>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	461a      	mov	r2, r3
 800120e:	4b06      	ldr	r3, [pc, #24]	@ (8001228 <HAL_IncTick+0x24>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4413      	add	r3, r2
 8001214:	4a04      	ldr	r2, [pc, #16]	@ (8001228 <HAL_IncTick+0x24>)
 8001216:	6013      	str	r3, [r2, #0]
}
 8001218:	bf00      	nop
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	20000038 	.word	0x20000038
 8001228:	2000019c 	.word	0x2000019c

0800122c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001230:	4b03      	ldr	r3, [pc, #12]	@ (8001240 <HAL_GetTick+0x14>)
 8001232:	681b      	ldr	r3, [r3, #0]
}
 8001234:	4618      	mov	r0, r3
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	2000019c 	.word	0x2000019c

08001244 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800124c:	f7ff ffee 	bl	800122c <HAL_GetTick>
 8001250:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800125c:	d005      	beq.n	800126a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800125e:	4b0a      	ldr	r3, [pc, #40]	@ (8001288 <HAL_Delay+0x44>)
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	461a      	mov	r2, r3
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	4413      	add	r3, r2
 8001268:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800126a:	bf00      	nop
 800126c:	f7ff ffde 	bl	800122c <HAL_GetTick>
 8001270:	4602      	mov	r2, r0
 8001272:	68bb      	ldr	r3, [r7, #8]
 8001274:	1ad3      	subs	r3, r2, r3
 8001276:	68fa      	ldr	r2, [r7, #12]
 8001278:	429a      	cmp	r2, r3
 800127a:	d8f7      	bhi.n	800126c <HAL_Delay+0x28>
  {
  }
}
 800127c:	bf00      	nop
 800127e:	bf00      	nop
 8001280:	3710      	adds	r7, #16
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	20000038 	.word	0x20000038

0800128c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001294:	bf00      	nop
 8001296:	370c      	adds	r7, #12
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr

080012a0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 80012a8:	bf00      	nop
 80012aa:	370c      	adds	r7, #12
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr

080012b4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80012bc:	bf00      	nop
 80012be:	370c      	adds	r7, #12
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr

080012c8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b09a      	sub	sp, #104	@ 0x68
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012d0:	2300      	movs	r3, #0
 80012d2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80012d6:	2300      	movs	r3, #0
 80012d8:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 80012da:	2300      	movs	r3, #0
 80012dc:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d101      	bne.n	80012e8 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80012e4:	2301      	movs	r3, #1
 80012e6:	e35e      	b.n	80019a6 <HAL_ADC_Init+0x6de>
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80012f0:	d012      	beq.n	8001318 <HAL_ADC_Init+0x50>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a8b      	ldr	r2, [pc, #556]	@ (8001524 <HAL_ADC_Init+0x25c>)
 80012f8:	4293      	cmp	r3, r2
 80012fa:	d00d      	beq.n	8001318 <HAL_ADC_Init+0x50>
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a89      	ldr	r2, [pc, #548]	@ (8001528 <HAL_ADC_Init+0x260>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d008      	beq.n	8001318 <HAL_ADC_Init+0x50>
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4a88      	ldr	r2, [pc, #544]	@ (800152c <HAL_ADC_Init+0x264>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d003      	beq.n	8001318 <HAL_ADC_Init+0x50>
 8001310:	21f2      	movs	r1, #242	@ 0xf2
 8001312:	4887      	ldr	r0, [pc, #540]	@ (8001530 <HAL_ADC_Init+0x268>)
 8001314:	f7ff fcb4 	bl	8000c80 <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d012      	beq.n	8001346 <HAL_ADC_Init+0x7e>
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001328:	d00d      	beq.n	8001346 <HAL_ADC_Init+0x7e>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001332:	d008      	beq.n	8001346 <HAL_ADC_Init+0x7e>
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800133c:	d003      	beq.n	8001346 <HAL_ADC_Init+0x7e>
 800133e:	21f3      	movs	r1, #243	@ 0xf3
 8001340:	487b      	ldr	r0, [pc, #492]	@ (8001530 <HAL_ADC_Init+0x268>)
 8001342:	f7ff fc9d 	bl	8000c80 <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	689b      	ldr	r3, [r3, #8]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d00f      	beq.n	800136e <HAL_ADC_Init+0xa6>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	689b      	ldr	r3, [r3, #8]
 8001352:	2b08      	cmp	r3, #8
 8001354:	d00b      	beq.n	800136e <HAL_ADC_Init+0xa6>
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	2b10      	cmp	r3, #16
 800135c:	d007      	beq.n	800136e <HAL_ADC_Init+0xa6>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	689b      	ldr	r3, [r3, #8]
 8001362:	2b18      	cmp	r3, #24
 8001364:	d003      	beq.n	800136e <HAL_ADC_Init+0xa6>
 8001366:	21f4      	movs	r1, #244	@ 0xf4
 8001368:	4871      	ldr	r0, [pc, #452]	@ (8001530 <HAL_ADC_Init+0x268>)
 800136a:	f7ff fc89 	bl	8000c80 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign)); 
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	68db      	ldr	r3, [r3, #12]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d007      	beq.n	8001386 <HAL_ADC_Init+0xbe>
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	68db      	ldr	r3, [r3, #12]
 800137a:	2b20      	cmp	r3, #32
 800137c:	d003      	beq.n	8001386 <HAL_ADC_Init+0xbe>
 800137e:	21f5      	movs	r1, #245	@ 0xf5
 8001380:	486b      	ldr	r0, [pc, #428]	@ (8001530 <HAL_ADC_Init+0x268>)
 8001382:	f7ff fc7d 	bl	8000c80 <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	691b      	ldr	r3, [r3, #16]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d007      	beq.n	800139e <HAL_ADC_Init+0xd6>
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	691b      	ldr	r3, [r3, #16]
 8001392:	2b01      	cmp	r3, #1
 8001394:	d003      	beq.n	800139e <HAL_ADC_Init+0xd6>
 8001396:	21f6      	movs	r1, #246	@ 0xf6
 8001398:	4865      	ldr	r0, [pc, #404]	@ (8001530 <HAL_ADC_Init+0x268>)
 800139a:	f7ff fc71 	bl	8000c80 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	7e5b      	ldrb	r3, [r3, #25]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d007      	beq.n	80013b6 <HAL_ADC_Init+0xee>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	7e5b      	ldrb	r3, [r3, #25]
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d003      	beq.n	80013b6 <HAL_ADC_Init+0xee>
 80013ae:	21f7      	movs	r1, #247	@ 0xf7
 80013b0:	485f      	ldr	r0, [pc, #380]	@ (8001530 <HAL_ADC_Init+0x268>)
 80013b2:	f7ff fc65 	bl	8000c80 <assert_failed>
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d012      	beq.n	80013e4 <HAL_ADC_Init+0x11c>
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013c6:	d00d      	beq.n	80013e4 <HAL_ADC_Init+0x11c>
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80013d0:	d008      	beq.n	80013e4 <HAL_ADC_Init+0x11c>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013d6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80013da:	d003      	beq.n	80013e4 <HAL_ADC_Init+0x11c>
 80013dc:	21f8      	movs	r1, #248	@ 0xf8
 80013de:	4854      	ldr	r0, [pc, #336]	@ (8001530 <HAL_ADC_Init+0x268>)
 80013e0:	f7ff fc4e 	bl	8000c80 <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	f000 808b 	beq.w	8001504 <HAL_ADC_Init+0x23c>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013f2:	2b40      	cmp	r3, #64	@ 0x40
 80013f4:	f000 8086 	beq.w	8001504 <HAL_ADC_Init+0x23c>
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013fc:	2bc0      	cmp	r3, #192	@ 0xc0
 80013fe:	f000 8081 	beq.w	8001504 <HAL_ADC_Init+0x23c>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001406:	f5b3 7f70 	cmp.w	r3, #960	@ 0x3c0
 800140a:	d07b      	beq.n	8001504 <HAL_ADC_Init+0x23c>
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001410:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001414:	d076      	beq.n	8001504 <HAL_ADC_Init+0x23c>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800141a:	f5b3 7f50 	cmp.w	r3, #832	@ 0x340
 800141e:	d071      	beq.n	8001504 <HAL_ADC_Init+0x23c>
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001424:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8001428:	d06c      	beq.n	8001504 <HAL_ADC_Init+0x23c>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800142e:	f5b3 7f70 	cmp.w	r3, #960	@ 0x3c0
 8001432:	d067      	beq.n	8001504 <HAL_ADC_Init+0x23c>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001438:	2b40      	cmp	r3, #64	@ 0x40
 800143a:	d063      	beq.n	8001504 <HAL_ADC_Init+0x23c>
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001440:	2b00      	cmp	r3, #0
 8001442:	d05f      	beq.n	8001504 <HAL_ADC_Init+0x23c>
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001448:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 800144c:	d05a      	beq.n	8001504 <HAL_ADC_Init+0x23c>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001452:	f5b3 7f50 	cmp.w	r3, #832	@ 0x340
 8001456:	d055      	beq.n	8001504 <HAL_ADC_Init+0x23c>
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800145c:	2bc0      	cmp	r3, #192	@ 0xc0
 800145e:	d051      	beq.n	8001504 <HAL_ADC_Init+0x23c>
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001464:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001468:	d04c      	beq.n	8001504 <HAL_ADC_Init+0x23c>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800146e:	2b80      	cmp	r3, #128	@ 0x80
 8001470:	d048      	beq.n	8001504 <HAL_ADC_Init+0x23c>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001476:	f5b3 7f10 	cmp.w	r3, #576	@ 0x240
 800147a:	d043      	beq.n	8001504 <HAL_ADC_Init+0x23c>
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001480:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8001484:	d03e      	beq.n	8001504 <HAL_ADC_Init+0x23c>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800148a:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 800148e:	d039      	beq.n	8001504 <HAL_ADC_Init+0x23c>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001494:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001498:	d034      	beq.n	8001504 <HAL_ADC_Init+0x23c>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800149e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80014a2:	d02f      	beq.n	8001504 <HAL_ADC_Init+0x23c>
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014a8:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 80014ac:	d02a      	beq.n	8001504 <HAL_ADC_Init+0x23c>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80014b6:	d025      	beq.n	8001504 <HAL_ADC_Init+0x23c>
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014bc:	f5b3 7f60 	cmp.w	r3, #896	@ 0x380
 80014c0:	d020      	beq.n	8001504 <HAL_ADC_Init+0x23c>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014c6:	f5b3 7f50 	cmp.w	r3, #832	@ 0x340
 80014ca:	d01b      	beq.n	8001504 <HAL_ADC_Init+0x23c>
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014d0:	f5b3 7f70 	cmp.w	r3, #960	@ 0x3c0
 80014d4:	d016      	beq.n	8001504 <HAL_ADC_Init+0x23c>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014da:	f5b3 5f8a 	cmp.w	r3, #4416	@ 0x1140
 80014de:	d011      	beq.n	8001504 <HAL_ADC_Init+0x23c>
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014e4:	f5b3 5f84 	cmp.w	r3, #4224	@ 0x1080
 80014e8:	d00c      	beq.n	8001504 <HAL_ADC_Init+0x23c>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014ee:	f5b3 5f86 	cmp.w	r3, #4288	@ 0x10c0
 80014f2:	d007      	beq.n	8001504 <HAL_ADC_Init+0x23c>
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014f8:	2b01      	cmp	r3, #1
 80014fa:	d003      	beq.n	8001504 <HAL_ADC_Init+0x23c>
 80014fc:	21f9      	movs	r1, #249	@ 0xf9
 80014fe:	480c      	ldr	r0, [pc, #48]	@ (8001530 <HAL_ADC_Init+0x268>)
 8001500:	f7ff fbbe 	bl	8000c80 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800150a:	2b00      	cmp	r3, #0
 800150c:	d012      	beq.n	8001534 <HAL_ADC_Init+0x26c>
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001514:	2b01      	cmp	r3, #1
 8001516:	d00d      	beq.n	8001534 <HAL_ADC_Init+0x26c>
 8001518:	21fa      	movs	r1, #250	@ 0xfa
 800151a:	4805      	ldr	r0, [pc, #20]	@ (8001530 <HAL_ADC_Init+0x268>)
 800151c:	f7ff fbb0 	bl	8000c80 <assert_failed>
 8001520:	e008      	b.n	8001534 <HAL_ADC_Init+0x26c>
 8001522:	bf00      	nop
 8001524:	50000100 	.word	0x50000100
 8001528:	50000400 	.word	0x50000400
 800152c:	50000500 	.word	0x50000500
 8001530:	08006924 	.word	0x08006924
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	695b      	ldr	r3, [r3, #20]
 8001538:	2b04      	cmp	r3, #4
 800153a:	d007      	beq.n	800154c <HAL_ADC_Init+0x284>
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	695b      	ldr	r3, [r3, #20]
 8001540:	2b08      	cmp	r3, #8
 8001542:	d003      	beq.n	800154c <HAL_ADC_Init+0x284>
 8001544:	21fb      	movs	r1, #251	@ 0xfb
 8001546:	4893      	ldr	r0, [pc, #588]	@ (8001794 <HAL_ADC_Init+0x4cc>)
 8001548:	f7ff fb9a 	bl	8000c80 <assert_failed>
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001550:	2b01      	cmp	r3, #1
 8001552:	d007      	beq.n	8001564 <HAL_ADC_Init+0x29c>
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001558:	2b00      	cmp	r3, #0
 800155a:	d003      	beq.n	8001564 <HAL_ADC_Init+0x29c>
 800155c:	21fc      	movs	r1, #252	@ 0xfc
 800155e:	488d      	ldr	r0, [pc, #564]	@ (8001794 <HAL_ADC_Init+0x4cc>)
 8001560:	f7ff fb8e 	bl	8000c80 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	7e1b      	ldrb	r3, [r3, #24]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d007      	beq.n	800157c <HAL_ADC_Init+0x2b4>
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	7e1b      	ldrb	r3, [r3, #24]
 8001570:	2b01      	cmp	r3, #1
 8001572:	d003      	beq.n	800157c <HAL_ADC_Init+0x2b4>
 8001574:	21fd      	movs	r1, #253	@ 0xfd
 8001576:	4887      	ldr	r0, [pc, #540]	@ (8001794 <HAL_ADC_Init+0x4cc>)
 8001578:	f7ff fb82 	bl	8000c80 <assert_failed>
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	691b      	ldr	r3, [r3, #16]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d02d      	beq.n	80015e0 <HAL_ADC_Init+0x318>
  {
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	69db      	ldr	r3, [r3, #28]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d003      	beq.n	8001594 <HAL_ADC_Init+0x2cc>
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	69db      	ldr	r3, [r3, #28]
 8001590:	2b10      	cmp	r3, #16
 8001592:	d904      	bls.n	800159e <HAL_ADC_Init+0x2d6>
 8001594:	f240 1101 	movw	r1, #257	@ 0x101
 8001598:	487e      	ldr	r0, [pc, #504]	@ (8001794 <HAL_ADC_Init+0x4cc>)
 800159a:	f7ff fb71 	bl	8000c80 <assert_failed>
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d009      	beq.n	80015bc <HAL_ADC_Init+0x2f4>
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	d004      	beq.n	80015bc <HAL_ADC_Init+0x2f4>
 80015b2:	f44f 7181 	mov.w	r1, #258	@ 0x102
 80015b6:	4877      	ldr	r0, [pc, #476]	@ (8001794 <HAL_ADC_Init+0x4cc>)
 80015b8:	f7ff fb62 	bl	8000c80 <assert_failed>
    if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d00c      	beq.n	80015e0 <HAL_ADC_Init+0x318>
    {
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d003      	beq.n	80015d6 <HAL_ADC_Init+0x30e>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015d2:	2b08      	cmp	r3, #8
 80015d4:	d904      	bls.n	80015e0 <HAL_ADC_Init+0x318>
 80015d6:	f240 1105 	movw	r1, #261	@ 0x105
 80015da:	486e      	ldr	r0, [pc, #440]	@ (8001794 <HAL_ADC_Init+0x4cc>)
 80015dc:	f7ff fb50 	bl	8000c80 <assert_failed>
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e4:	f003 0310 	and.w	r3, r3, #16
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d176      	bne.n	80016da <HAL_ADC_Init+0x412>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d152      	bne.n	800169a <HAL_ADC_Init+0x3d2>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2200      	movs	r2, #0
 80015f8:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2200      	movs	r2, #0
 80015fe:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2200      	movs	r2, #0
 8001604:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2200      	movs	r2, #0
 800160a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	f7fe fec8 	bl	80003a4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800161e:	2b00      	cmp	r3, #0
 8001620:	d13b      	bne.n	800169a <HAL_ADC_Init+0x3d2>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001622:	6878      	ldr	r0, [r7, #4]
 8001624:	f001 fd82 	bl	800312c <ADC_Disable>
 8001628:	4603      	mov	r3, r0
 800162a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001632:	f003 0310 	and.w	r3, r3, #16
 8001636:	2b00      	cmp	r3, #0
 8001638:	d12f      	bne.n	800169a <HAL_ADC_Init+0x3d2>
 800163a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800163e:	2b00      	cmp	r3, #0
 8001640:	d12b      	bne.n	800169a <HAL_ADC_Init+0x3d2>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001646:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800164a:	f023 0302 	bic.w	r3, r3, #2
 800164e:	f043 0202 	orr.w	r2, r3, #2
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	689a      	ldr	r2, [r3, #8]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001664:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	689a      	ldr	r2, [r3, #8]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001674:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001676:	4b48      	ldr	r3, [pc, #288]	@ (8001798 <HAL_ADC_Init+0x4d0>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a48      	ldr	r2, [pc, #288]	@ (800179c <HAL_ADC_Init+0x4d4>)
 800167c:	fba2 2303 	umull	r2, r3, r2, r3
 8001680:	0c9a      	lsrs	r2, r3, #18
 8001682:	4613      	mov	r3, r2
 8001684:	009b      	lsls	r3, r3, #2
 8001686:	4413      	add	r3, r2
 8001688:	005b      	lsls	r3, r3, #1
 800168a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800168c:	e002      	b.n	8001694 <HAL_ADC_Init+0x3cc>
          {
            wait_loop_index--;
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	3b01      	subs	r3, #1
 8001692:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d1f9      	bne.n	800168e <HAL_ADC_Init+0x3c6>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d007      	beq.n	80016b8 <HAL_ADC_Init+0x3f0>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80016b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80016b6:	d110      	bne.n	80016da <HAL_ADC_Init+0x412>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016bc:	f023 0312 	bic.w	r3, r3, #18
 80016c0:	f043 0210 	orr.w	r2, r3, #16
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016cc:	f043 0201 	orr.w	r2, r3, #1
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
 80016d6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016de:	f003 0310 	and.w	r3, r3, #16
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	f040 8152 	bne.w	800198c <HAL_ADC_Init+0x6c4>
 80016e8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	f040 814d 	bne.w	800198c <HAL_ADC_Init+0x6c4>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	689b      	ldr	r3, [r3, #8]
 80016f8:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	f040 8145 	bne.w	800198c <HAL_ADC_Init+0x6c4>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001706:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800170a:	f043 0202 	orr.w	r2, r3, #2
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800171a:	d004      	beq.n	8001726 <HAL_ADC_Init+0x45e>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a1f      	ldr	r2, [pc, #124]	@ (80017a0 <HAL_ADC_Init+0x4d8>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d101      	bne.n	800172a <HAL_ADC_Init+0x462>
 8001726:	4b1f      	ldr	r3, [pc, #124]	@ (80017a4 <HAL_ADC_Init+0x4dc>)
 8001728:	e000      	b.n	800172c <HAL_ADC_Init+0x464>
 800172a:	4b1f      	ldr	r3, [pc, #124]	@ (80017a8 <HAL_ADC_Init+0x4e0>)
 800172c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001736:	d102      	bne.n	800173e <HAL_ADC_Init+0x476>
 8001738:	4b19      	ldr	r3, [pc, #100]	@ (80017a0 <HAL_ADC_Init+0x4d8>)
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	e01a      	b.n	8001774 <HAL_ADC_Init+0x4ac>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a17      	ldr	r2, [pc, #92]	@ (80017a0 <HAL_ADC_Init+0x4d8>)
 8001744:	4293      	cmp	r3, r2
 8001746:	d103      	bne.n	8001750 <HAL_ADC_Init+0x488>
 8001748:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800174c:	60fb      	str	r3, [r7, #12]
 800174e:	e011      	b.n	8001774 <HAL_ADC_Init+0x4ac>
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a15      	ldr	r2, [pc, #84]	@ (80017ac <HAL_ADC_Init+0x4e4>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d102      	bne.n	8001760 <HAL_ADC_Init+0x498>
 800175a:	4b15      	ldr	r3, [pc, #84]	@ (80017b0 <HAL_ADC_Init+0x4e8>)
 800175c:	60fb      	str	r3, [r7, #12]
 800175e:	e009      	b.n	8001774 <HAL_ADC_Init+0x4ac>
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a12      	ldr	r2, [pc, #72]	@ (80017b0 <HAL_ADC_Init+0x4e8>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d102      	bne.n	8001770 <HAL_ADC_Init+0x4a8>
 800176a:	4b10      	ldr	r3, [pc, #64]	@ (80017ac <HAL_ADC_Init+0x4e4>)
 800176c:	60fb      	str	r3, [r7, #12]
 800176e:	e001      	b.n	8001774 <HAL_ADC_Init+0x4ac>
 8001770:	2300      	movs	r3, #0
 8001772:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	f003 0303 	and.w	r3, r3, #3
 800177e:	2b01      	cmp	r3, #1
 8001780:	d118      	bne.n	80017b4 <HAL_ADC_Init+0x4ec>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f003 0301 	and.w	r3, r3, #1
 800178c:	2b01      	cmp	r3, #1
 800178e:	d111      	bne.n	80017b4 <HAL_ADC_Init+0x4ec>
 8001790:	2301      	movs	r3, #1
 8001792:	e010      	b.n	80017b6 <HAL_ADC_Init+0x4ee>
 8001794:	08006924 	.word	0x08006924
 8001798:	20000030 	.word	0x20000030
 800179c:	431bde83 	.word	0x431bde83
 80017a0:	50000100 	.word	0x50000100
 80017a4:	50000300 	.word	0x50000300
 80017a8:	50000700 	.word	0x50000700
 80017ac:	50000400 	.word	0x50000400
 80017b0:	50000500 	.word	0x50000500
 80017b4:	2300      	movs	r3, #0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d11c      	bne.n	80017f4 <HAL_ADC_Init+0x52c>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80017ba:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d010      	beq.n	80017e2 <HAL_ADC_Init+0x51a>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	f003 0303 	and.w	r3, r3, #3
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d107      	bne.n	80017dc <HAL_ADC_Init+0x514>
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f003 0301 	and.w	r3, r3, #1
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d101      	bne.n	80017dc <HAL_ADC_Init+0x514>
 80017d8:	2301      	movs	r3, #1
 80017da:	e000      	b.n	80017de <HAL_ADC_Init+0x516>
 80017dc:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d108      	bne.n	80017f4 <HAL_ADC_Init+0x52c>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80017e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	431a      	orrs	r2, r3
 80017f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80017f2:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	7e5b      	ldrb	r3, [r3, #25]
 80017f8:	035b      	lsls	r3, r3, #13
 80017fa:	687a      	ldr	r2, [r7, #4]
 80017fc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80017fe:	2a01      	cmp	r2, #1
 8001800:	d002      	beq.n	8001808 <HAL_ADC_Init+0x540>
 8001802:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001806:	e000      	b.n	800180a <HAL_ADC_Init+0x542>
 8001808:	2200      	movs	r2, #0
 800180a:	431a      	orrs	r2, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	68db      	ldr	r3, [r3, #12]
 8001810:	431a      	orrs	r2, r3
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	4313      	orrs	r3, r2
 8001818:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800181a:	4313      	orrs	r3, r2
 800181c:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001824:	2b01      	cmp	r3, #1
 8001826:	d11b      	bne.n	8001860 <HAL_ADC_Init+0x598>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	7e5b      	ldrb	r3, [r3, #25]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d109      	bne.n	8001844 <HAL_ADC_Init+0x57c>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001834:	3b01      	subs	r3, #1
 8001836:	045a      	lsls	r2, r3, #17
 8001838:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800183a:	4313      	orrs	r3, r2
 800183c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001840:	663b      	str	r3, [r7, #96]	@ 0x60
 8001842:	e00d      	b.n	8001860 <HAL_ADC_Init+0x598>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001848:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800184c:	f043 0220 	orr.w	r2, r3, #32
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001858:	f043 0201 	orr.w	r2, r3, #1
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001864:	2b01      	cmp	r3, #1
 8001866:	d046      	beq.n	80018f6 <HAL_ADC_Init+0x62e>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a50      	ldr	r2, [pc, #320]	@ (80019b0 <HAL_ADC_Init+0x6e8>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d004      	beq.n	800187c <HAL_ADC_Init+0x5b4>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a4f      	ldr	r2, [pc, #316]	@ (80019b4 <HAL_ADC_Init+0x6ec>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d132      	bne.n	80018e2 <HAL_ADC_Init+0x61a>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001880:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 8001884:	d02a      	beq.n	80018dc <HAL_ADC_Init+0x614>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800188a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800188e:	d022      	beq.n	80018d6 <HAL_ADC_Init+0x60e>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001894:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 8001898:	d01a      	beq.n	80018d0 <HAL_ADC_Init+0x608>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800189e:	f5b3 5f8a 	cmp.w	r3, #4416	@ 0x1140
 80018a2:	d012      	beq.n	80018ca <HAL_ADC_Init+0x602>
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018a8:	f5b3 5f84 	cmp.w	r3, #4224	@ 0x1080
 80018ac:	d00a      	beq.n	80018c4 <HAL_ADC_Init+0x5fc>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018b2:	f5b3 5f86 	cmp.w	r3, #4288	@ 0x10c0
 80018b6:	d002      	beq.n	80018be <HAL_ADC_Init+0x5f6>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018bc:	e015      	b.n	80018ea <HAL_ADC_Init+0x622>
 80018be:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80018c2:	e012      	b.n	80018ea <HAL_ADC_Init+0x622>
 80018c4:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80018c8:	e00f      	b.n	80018ea <HAL_ADC_Init+0x622>
 80018ca:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80018ce:	e00c      	b.n	80018ea <HAL_ADC_Init+0x622>
 80018d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018d4:	e009      	b.n	80018ea <HAL_ADC_Init+0x622>
 80018d6:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 80018da:	e006      	b.n	80018ea <HAL_ADC_Init+0x622>
 80018dc:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 80018e0:	e003      	b.n	80018ea <HAL_ADC_Init+0x622>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80018ea:	687a      	ldr	r2, [r7, #4]
 80018ec:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80018ee:	4313      	orrs	r3, r2
 80018f0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80018f2:	4313      	orrs	r3, r2
 80018f4:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	f003 030c 	and.w	r3, r3, #12
 8001900:	2b00      	cmp	r3, #0
 8001902:	d114      	bne.n	800192e <HAL_ADC_Init+0x666>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	68db      	ldr	r3, [r3, #12]
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	6812      	ldr	r2, [r2, #0]
 800190e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001912:	f023 0302 	bic.w	r3, r3, #2
 8001916:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	7e1b      	ldrb	r3, [r3, #24]
 800191c:	039a      	lsls	r2, r3, #14
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001924:	005b      	lsls	r3, r3, #1
 8001926:	4313      	orrs	r3, r2
 8001928:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800192a:	4313      	orrs	r3, r2
 800192c:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	68da      	ldr	r2, [r3, #12]
 8001934:	4b20      	ldr	r3, [pc, #128]	@ (80019b8 <HAL_ADC_Init+0x6f0>)
 8001936:	4013      	ands	r3, r2
 8001938:	687a      	ldr	r2, [r7, #4]
 800193a:	6812      	ldr	r2, [r2, #0]
 800193c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800193e:	430b      	orrs	r3, r1
 8001940:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	691b      	ldr	r3, [r3, #16]
 8001946:	2b01      	cmp	r3, #1
 8001948:	d10c      	bne.n	8001964 <HAL_ADC_Init+0x69c>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001950:	f023 010f 	bic.w	r1, r3, #15
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	69db      	ldr	r3, [r3, #28]
 8001958:	1e5a      	subs	r2, r3, #1
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	430a      	orrs	r2, r1
 8001960:	631a      	str	r2, [r3, #48]	@ 0x30
 8001962:	e007      	b.n	8001974 <HAL_ADC_Init+0x6ac>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f022 020f 	bic.w	r2, r2, #15
 8001972:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2200      	movs	r2, #0
 8001978:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800197e:	f023 0303 	bic.w	r3, r3, #3
 8001982:	f043 0201 	orr.w	r2, r3, #1
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	641a      	str	r2, [r3, #64]	@ 0x40
 800198a:	e00a      	b.n	80019a2 <HAL_ADC_Init+0x6da>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001990:	f023 0312 	bic.w	r3, r3, #18
 8001994:	f043 0210 	orr.w	r2, r3, #16
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 800199c:	2301      	movs	r3, #1
 800199e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80019a2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3768      	adds	r7, #104	@ 0x68
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	50000400 	.word	0x50000400
 80019b4:	50000500 	.word	0x50000500
 80019b8:	fff0c007 	.word	0xfff0c007

080019bc <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b088      	sub	sp, #32
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 80019c4:	2300      	movs	r3, #0
 80019c6:	61fb      	str	r3, [r7, #28]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 80019c8:	2300      	movs	r3, #0
 80019ca:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr_jqm = 0x0U;
 80019cc:	2300      	movs	r3, #0
 80019ce:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80019e8:	d013      	beq.n	8001a12 <HAL_ADC_IRQHandler+0x56>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4a92      	ldr	r2, [pc, #584]	@ (8001c38 <HAL_ADC_IRQHandler+0x27c>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d00e      	beq.n	8001a12 <HAL_ADC_IRQHandler+0x56>
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a90      	ldr	r2, [pc, #576]	@ (8001c3c <HAL_ADC_IRQHandler+0x280>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d009      	beq.n	8001a12 <HAL_ADC_IRQHandler+0x56>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a8f      	ldr	r2, [pc, #572]	@ (8001c40 <HAL_ADC_IRQHandler+0x284>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d004      	beq.n	8001a12 <HAL_ADC_IRQHandler+0x56>
 8001a08:	f640 3142 	movw	r1, #2882	@ 0xb42
 8001a0c:	488d      	ldr	r0, [pc, #564]	@ (8001c44 <HAL_ADC_IRQHandler+0x288>)
 8001a0e:	f7ff f937 	bl	8000c80 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	7e5b      	ldrb	r3, [r3, #25]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d008      	beq.n	8001a2c <HAL_ADC_IRQHandler+0x70>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	7e5b      	ldrb	r3, [r3, #25]
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d004      	beq.n	8001a2c <HAL_ADC_IRQHandler+0x70>
 8001a22:	f640 3143 	movw	r1, #2883	@ 0xb43
 8001a26:	4887      	ldr	r0, [pc, #540]	@ (8001c44 <HAL_ADC_IRQHandler+0x288>)
 8001a28:	f7ff f92a 	bl	8000c80 <assert_failed>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	695b      	ldr	r3, [r3, #20]
 8001a30:	2b04      	cmp	r3, #4
 8001a32:	d008      	beq.n	8001a46 <HAL_ADC_IRQHandler+0x8a>
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	695b      	ldr	r3, [r3, #20]
 8001a38:	2b08      	cmp	r3, #8
 8001a3a:	d004      	beq.n	8001a46 <HAL_ADC_IRQHandler+0x8a>
 8001a3c:	f640 3144 	movw	r1, #2884	@ 0xb44
 8001a40:	4880      	ldr	r0, [pc, #512]	@ (8001c44 <HAL_ADC_IRQHandler+0x288>)
 8001a42:	f7ff f91d 	bl	8000c80 <assert_failed>
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	f003 0304 	and.w	r3, r3, #4
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d004      	beq.n	8001a5a <HAL_ADC_IRQHandler+0x9e>
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	f003 0304 	and.w	r3, r3, #4
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d10b      	bne.n	8001a72 <HAL_ADC_IRQHandler+0xb6>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	f003 0308 	and.w	r3, r3, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	f000 80bc 	beq.w	8001bde <HAL_ADC_IRQHandler+0x222>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	f003 0308 	and.w	r3, r3, #8
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	f000 80b6 	beq.w	8001bde <HAL_ADC_IRQHandler+0x222>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a76:	f003 0310 	and.w	r3, r3, #16
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d105      	bne.n	8001a8a <HAL_ADC_IRQHandler+0xce>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a82:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001a92:	d004      	beq.n	8001a9e <HAL_ADC_IRQHandler+0xe2>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a67      	ldr	r2, [pc, #412]	@ (8001c38 <HAL_ADC_IRQHandler+0x27c>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d106      	bne.n	8001aac <HAL_ADC_IRQHandler+0xf0>
 8001a9e:	4b6a      	ldr	r3, [pc, #424]	@ (8001c48 <HAL_ADC_IRQHandler+0x28c>)
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	f003 031f 	and.w	r3, r3, #31
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d03e      	beq.n	8001b28 <HAL_ADC_IRQHandler+0x16c>
 8001aaa:	e005      	b.n	8001ab8 <HAL_ADC_IRQHandler+0xfc>
 8001aac:	4b67      	ldr	r3, [pc, #412]	@ (8001c4c <HAL_ADC_IRQHandler+0x290>)
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	f003 031f 	and.w	r3, r3, #31
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d037      	beq.n	8001b28 <HAL_ADC_IRQHandler+0x16c>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001ac0:	d004      	beq.n	8001acc <HAL_ADC_IRQHandler+0x110>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a5c      	ldr	r2, [pc, #368]	@ (8001c38 <HAL_ADC_IRQHandler+0x27c>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d106      	bne.n	8001ada <HAL_ADC_IRQHandler+0x11e>
 8001acc:	4b5e      	ldr	r3, [pc, #376]	@ (8001c48 <HAL_ADC_IRQHandler+0x28c>)
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	f003 031f 	and.w	r3, r3, #31
 8001ad4:	2b05      	cmp	r3, #5
 8001ad6:	d027      	beq.n	8001b28 <HAL_ADC_IRQHandler+0x16c>
 8001ad8:	e005      	b.n	8001ae6 <HAL_ADC_IRQHandler+0x12a>
 8001ada:	4b5c      	ldr	r3, [pc, #368]	@ (8001c4c <HAL_ADC_IRQHandler+0x290>)
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	f003 031f 	and.w	r3, r3, #31
 8001ae2:	2b05      	cmp	r3, #5
 8001ae4:	d020      	beq.n	8001b28 <HAL_ADC_IRQHandler+0x16c>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001aee:	d004      	beq.n	8001afa <HAL_ADC_IRQHandler+0x13e>
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a50      	ldr	r2, [pc, #320]	@ (8001c38 <HAL_ADC_IRQHandler+0x27c>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d106      	bne.n	8001b08 <HAL_ADC_IRQHandler+0x14c>
 8001afa:	4b53      	ldr	r3, [pc, #332]	@ (8001c48 <HAL_ADC_IRQHandler+0x28c>)
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	f003 031f 	and.w	r3, r3, #31
 8001b02:	2b09      	cmp	r3, #9
 8001b04:	d010      	beq.n	8001b28 <HAL_ADC_IRQHandler+0x16c>
 8001b06:	e005      	b.n	8001b14 <HAL_ADC_IRQHandler+0x158>
 8001b08:	4b50      	ldr	r3, [pc, #320]	@ (8001c4c <HAL_ADC_IRQHandler+0x290>)
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	f003 031f 	and.w	r3, r3, #31
 8001b10:	2b09      	cmp	r3, #9
 8001b12:	d009      	beq.n	8001b28 <HAL_ADC_IRQHandler+0x16c>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001b1c:	d004      	beq.n	8001b28 <HAL_ADC_IRQHandler+0x16c>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a46      	ldr	r2, [pc, #280]	@ (8001c3c <HAL_ADC_IRQHandler+0x280>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d104      	bne.n	8001b32 <HAL_ADC_IRQHandler+0x176>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	68db      	ldr	r3, [r3, #12]
 8001b2e:	61bb      	str	r3, [r7, #24]
 8001b30:	e00f      	b.n	8001b52 <HAL_ADC_IRQHandler+0x196>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001b3a:	d004      	beq.n	8001b46 <HAL_ADC_IRQHandler+0x18a>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a3d      	ldr	r2, [pc, #244]	@ (8001c38 <HAL_ADC_IRQHandler+0x27c>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d102      	bne.n	8001b4c <HAL_ADC_IRQHandler+0x190>
 8001b46:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001b4a:	e000      	b.n	8001b4e <HAL_ADC_IRQHandler+0x192>
 8001b4c:	4b3b      	ldr	r3, [pc, #236]	@ (8001c3c <HAL_ADC_IRQHandler+0x280>)
 8001b4e:	68db      	ldr	r3, [r3, #12]
 8001b50:	61bb      	str	r3, [r7, #24]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	68db      	ldr	r3, [r3, #12]
 8001b58:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d137      	bne.n	8001bd0 <HAL_ADC_IRQHandler+0x214>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 8001b60:	69bb      	ldr	r3, [r7, #24]
 8001b62:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d132      	bne.n	8001bd0 <HAL_ADC_IRQHandler+0x214>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	f003 0308 	and.w	r3, r3, #8
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d02d      	beq.n	8001bd0 <HAL_ADC_IRQHandler+0x214>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	f003 0304 	and.w	r3, r3, #4
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d11a      	bne.n	8001bb8 <HAL_ADC_IRQHandler+0x1fc>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	685a      	ldr	r2, [r3, #4]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f022 020c 	bic.w	r2, r2, #12
 8001b90:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b96:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	641a      	str	r2, [r3, #64]	@ 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d112      	bne.n	8001bd0 <HAL_ADC_IRQHandler+0x214>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bae:	f043 0201 	orr.w	r2, r3, #1
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	641a      	str	r2, [r3, #64]	@ 0x40
 8001bb6:	e00b      	b.n	8001bd0 <HAL_ADC_IRQHandler+0x214>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bbc:	f043 0210 	orr.w	r2, r3, #16
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	641a      	str	r2, [r3, #64]	@ 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bc8:	f043 0201 	orr.w	r2, r3, #1
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	645a      	str	r2, [r3, #68]	@ 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f7ff fb5b 	bl	800128c <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	220c      	movs	r2, #12
 8001bdc:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	f003 0320 	and.w	r3, r3, #32
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d004      	beq.n	8001bf2 <HAL_ADC_IRQHandler+0x236>
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	f003 0320 	and.w	r3, r3, #32
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d10b      	bne.n	8001c0a <HAL_ADC_IRQHandler+0x24e>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	f000 8144 	beq.w	8001e86 <HAL_ADC_IRQHandler+0x4ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	f000 813e 	beq.w	8001e86 <HAL_ADC_IRQHandler+0x4ca>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0e:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	641a      	str	r2, [r3, #64]	@ 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c1e:	d004      	beq.n	8001c2a <HAL_ADC_IRQHandler+0x26e>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a04      	ldr	r2, [pc, #16]	@ (8001c38 <HAL_ADC_IRQHandler+0x27c>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d112      	bne.n	8001c50 <HAL_ADC_IRQHandler+0x294>
 8001c2a:	4b07      	ldr	r3, [pc, #28]	@ (8001c48 <HAL_ADC_IRQHandler+0x28c>)
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	f003 031f 	and.w	r3, r3, #31
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d04a      	beq.n	8001ccc <HAL_ADC_IRQHandler+0x310>
 8001c36:	e011      	b.n	8001c5c <HAL_ADC_IRQHandler+0x2a0>
 8001c38:	50000100 	.word	0x50000100
 8001c3c:	50000400 	.word	0x50000400
 8001c40:	50000500 	.word	0x50000500
 8001c44:	08006924 	.word	0x08006924
 8001c48:	50000300 	.word	0x50000300
 8001c4c:	50000700 	.word	0x50000700
 8001c50:	4b7f      	ldr	r3, [pc, #508]	@ (8001e50 <HAL_ADC_IRQHandler+0x494>)
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	f003 031f 	and.w	r3, r3, #31
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d037      	beq.n	8001ccc <HAL_ADC_IRQHandler+0x310>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c64:	d004      	beq.n	8001c70 <HAL_ADC_IRQHandler+0x2b4>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a7a      	ldr	r2, [pc, #488]	@ (8001e54 <HAL_ADC_IRQHandler+0x498>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d106      	bne.n	8001c7e <HAL_ADC_IRQHandler+0x2c2>
 8001c70:	4b79      	ldr	r3, [pc, #484]	@ (8001e58 <HAL_ADC_IRQHandler+0x49c>)
 8001c72:	689b      	ldr	r3, [r3, #8]
 8001c74:	f003 031f 	and.w	r3, r3, #31
 8001c78:	2b05      	cmp	r3, #5
 8001c7a:	d027      	beq.n	8001ccc <HAL_ADC_IRQHandler+0x310>
 8001c7c:	e005      	b.n	8001c8a <HAL_ADC_IRQHandler+0x2ce>
 8001c7e:	4b74      	ldr	r3, [pc, #464]	@ (8001e50 <HAL_ADC_IRQHandler+0x494>)
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	f003 031f 	and.w	r3, r3, #31
 8001c86:	2b05      	cmp	r3, #5
 8001c88:	d020      	beq.n	8001ccc <HAL_ADC_IRQHandler+0x310>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c92:	d004      	beq.n	8001c9e <HAL_ADC_IRQHandler+0x2e2>
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a6e      	ldr	r2, [pc, #440]	@ (8001e54 <HAL_ADC_IRQHandler+0x498>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d106      	bne.n	8001cac <HAL_ADC_IRQHandler+0x2f0>
 8001c9e:	4b6e      	ldr	r3, [pc, #440]	@ (8001e58 <HAL_ADC_IRQHandler+0x49c>)
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	f003 031f 	and.w	r3, r3, #31
 8001ca6:	2b09      	cmp	r3, #9
 8001ca8:	d010      	beq.n	8001ccc <HAL_ADC_IRQHandler+0x310>
 8001caa:	e005      	b.n	8001cb8 <HAL_ADC_IRQHandler+0x2fc>
 8001cac:	4b68      	ldr	r3, [pc, #416]	@ (8001e50 <HAL_ADC_IRQHandler+0x494>)
 8001cae:	689b      	ldr	r3, [r3, #8]
 8001cb0:	f003 031f 	and.w	r3, r3, #31
 8001cb4:	2b09      	cmp	r3, #9
 8001cb6:	d009      	beq.n	8001ccc <HAL_ADC_IRQHandler+0x310>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001cc0:	d004      	beq.n	8001ccc <HAL_ADC_IRQHandler+0x310>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a65      	ldr	r2, [pc, #404]	@ (8001e5c <HAL_ADC_IRQHandler+0x4a0>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d104      	bne.n	8001cd6 <HAL_ADC_IRQHandler+0x31a>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	68db      	ldr	r3, [r3, #12]
 8001cd2:	61bb      	str	r3, [r7, #24]
 8001cd4:	e00f      	b.n	8001cf6 <HAL_ADC_IRQHandler+0x33a>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001cde:	d004      	beq.n	8001cea <HAL_ADC_IRQHandler+0x32e>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a5b      	ldr	r2, [pc, #364]	@ (8001e54 <HAL_ADC_IRQHandler+0x498>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d102      	bne.n	8001cf0 <HAL_ADC_IRQHandler+0x334>
 8001cea:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001cee:	e000      	b.n	8001cf2 <HAL_ADC_IRQHandler+0x336>
 8001cf0:	4b5a      	ldr	r3, [pc, #360]	@ (8001e5c <HAL_ADC_IRQHandler+0x4a0>)
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	61bb      	str	r3, [r7, #24]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cfc:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	f040 80b9 	bne.w	8001e78 <HAL_ADC_IRQHandler+0x4bc>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8001d06:	69bb      	ldr	r3, [r7, #24]
 8001d08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d00d      	beq.n	8001d2c <HAL_ADC_IRQHandler+0x370>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	68db      	ldr	r3, [r3, #12]
 8001d16:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	f040 80ac 	bne.w	8001e78 <HAL_ADC_IRQHandler+0x4bc>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 8001d20:	69bb      	ldr	r3, [r7, #24]
 8001d22:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	f040 80a6 	bne.w	8001e78 <HAL_ADC_IRQHandler+0x4bc>
      {
        /* If End of Sequence is reached, disable interrupts */
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	f000 80a0 	beq.w	8001e78 <HAL_ADC_IRQHandler+0x4bc>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001d40:	d004      	beq.n	8001d4c <HAL_ADC_IRQHandler+0x390>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a43      	ldr	r2, [pc, #268]	@ (8001e54 <HAL_ADC_IRQHandler+0x498>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d106      	bne.n	8001d5a <HAL_ADC_IRQHandler+0x39e>
 8001d4c:	4b42      	ldr	r3, [pc, #264]	@ (8001e58 <HAL_ADC_IRQHandler+0x49c>)
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	f003 031f 	and.w	r3, r3, #31
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d03e      	beq.n	8001dd6 <HAL_ADC_IRQHandler+0x41a>
 8001d58:	e005      	b.n	8001d66 <HAL_ADC_IRQHandler+0x3aa>
 8001d5a:	4b3d      	ldr	r3, [pc, #244]	@ (8001e50 <HAL_ADC_IRQHandler+0x494>)
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	f003 031f 	and.w	r3, r3, #31
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d037      	beq.n	8001dd6 <HAL_ADC_IRQHandler+0x41a>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001d6e:	d004      	beq.n	8001d7a <HAL_ADC_IRQHandler+0x3be>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a37      	ldr	r2, [pc, #220]	@ (8001e54 <HAL_ADC_IRQHandler+0x498>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d106      	bne.n	8001d88 <HAL_ADC_IRQHandler+0x3cc>
 8001d7a:	4b37      	ldr	r3, [pc, #220]	@ (8001e58 <HAL_ADC_IRQHandler+0x49c>)
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	f003 031f 	and.w	r3, r3, #31
 8001d82:	2b06      	cmp	r3, #6
 8001d84:	d027      	beq.n	8001dd6 <HAL_ADC_IRQHandler+0x41a>
 8001d86:	e005      	b.n	8001d94 <HAL_ADC_IRQHandler+0x3d8>
 8001d88:	4b31      	ldr	r3, [pc, #196]	@ (8001e50 <HAL_ADC_IRQHandler+0x494>)
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	f003 031f 	and.w	r3, r3, #31
 8001d90:	2b06      	cmp	r3, #6
 8001d92:	d020      	beq.n	8001dd6 <HAL_ADC_IRQHandler+0x41a>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001d9c:	d004      	beq.n	8001da8 <HAL_ADC_IRQHandler+0x3ec>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a2c      	ldr	r2, [pc, #176]	@ (8001e54 <HAL_ADC_IRQHandler+0x498>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d106      	bne.n	8001db6 <HAL_ADC_IRQHandler+0x3fa>
 8001da8:	4b2b      	ldr	r3, [pc, #172]	@ (8001e58 <HAL_ADC_IRQHandler+0x49c>)
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	f003 031f 	and.w	r3, r3, #31
 8001db0:	2b07      	cmp	r3, #7
 8001db2:	d010      	beq.n	8001dd6 <HAL_ADC_IRQHandler+0x41a>
 8001db4:	e005      	b.n	8001dc2 <HAL_ADC_IRQHandler+0x406>
 8001db6:	4b26      	ldr	r3, [pc, #152]	@ (8001e50 <HAL_ADC_IRQHandler+0x494>)
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	f003 031f 	and.w	r3, r3, #31
 8001dbe:	2b07      	cmp	r3, #7
 8001dc0:	d009      	beq.n	8001dd6 <HAL_ADC_IRQHandler+0x41a>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001dca:	d004      	beq.n	8001dd6 <HAL_ADC_IRQHandler+0x41a>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a22      	ldr	r2, [pc, #136]	@ (8001e5c <HAL_ADC_IRQHandler+0x4a0>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d104      	bne.n	8001de0 <HAL_ADC_IRQHandler+0x424>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	617b      	str	r3, [r7, #20]
 8001dde:	e00f      	b.n	8001e00 <HAL_ADC_IRQHandler+0x444>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001de8:	d004      	beq.n	8001df4 <HAL_ADC_IRQHandler+0x438>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a19      	ldr	r2, [pc, #100]	@ (8001e54 <HAL_ADC_IRQHandler+0x498>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d102      	bne.n	8001dfa <HAL_ADC_IRQHandler+0x43e>
 8001df4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001df8:	e000      	b.n	8001dfc <HAL_ADC_IRQHandler+0x440>
 8001dfa:	4b18      	ldr	r3, [pc, #96]	@ (8001e5c <HAL_ADC_IRQHandler+0x4a0>)
 8001dfc:	68db      	ldr	r3, [r3, #12]
 8001dfe:	617b      	str	r3, [r7, #20]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d136      	bne.n	8001e78 <HAL_ADC_IRQHandler+0x4bc>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	f003 0308 	and.w	r3, r3, #8
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d123      	bne.n	8001e60 <HAL_ADC_IRQHandler+0x4a4>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	685a      	ldr	r2, [r3, #4]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001e26:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e2c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	641a      	str	r2, [r3, #64]	@ 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d11b      	bne.n	8001e78 <HAL_ADC_IRQHandler+0x4bc>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e44:	f043 0201 	orr.w	r2, r3, #1
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	641a      	str	r2, [r3, #64]	@ 0x40
 8001e4c:	e014      	b.n	8001e78 <HAL_ADC_IRQHandler+0x4bc>
 8001e4e:	bf00      	nop
 8001e50:	50000700 	.word	0x50000700
 8001e54:	50000100 	.word	0x50000100
 8001e58:	50000300 	.word	0x50000300
 8001e5c:	50000400 	.word	0x50000400
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e64:	f043 0210 	orr.w	r2, r3, #16
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	641a      	str	r2, [r3, #64]	@ 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e70:	f043 0201 	orr.w	r2, r3, #1
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	645a      	str	r2, [r3, #68]	@ 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001e78:	6878      	ldr	r0, [r7, #4]
 8001e7a:	f000 f8c1 	bl	8002000 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	2260      	movs	r2, #96	@ 0x60
 8001e84:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d011      	beq.n	8001eb4 <HAL_ADC_IRQHandler+0x4f8>
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d00c      	beq.n	8001eb4 <HAL_ADC_IRQHandler+0x4f8>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e9e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001ea6:	6878      	ldr	r0, [r7, #4]
 8001ea8:	f7ff f9fa 	bl	80012a0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	2280      	movs	r2, #128	@ 0x80
 8001eb2:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d012      	beq.n	8001ee4 <HAL_ADC_IRQHandler+0x528>
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d00d      	beq.n	8001ee4 <HAL_ADC_IRQHandler+0x528>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ecc:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f000 f8a7 	bl	8002028 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ee2:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d012      	beq.n	8001f14 <HAL_ADC_IRQHandler+0x558>
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d00d      	beq.n	8001f14 <HAL_ADC_IRQHandler+0x558>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001efc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	f000 f899 	bl	800203c <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f12:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001f14:	693b      	ldr	r3, [r7, #16]
 8001f16:	f003 0310 	and.w	r3, r3, #16
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d047      	beq.n	8001fae <HAL_ADC_IRQHandler+0x5f2>
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	f003 0310 	and.w	r3, r3, #16
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d042      	beq.n	8001fae <HAL_ADC_IRQHandler+0x5f2>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f2c:	2b01      	cmp	r3, #1
 8001f2e:	d102      	bne.n	8001f36 <HAL_ADC_IRQHandler+0x57a>
    {
      overrun_error = 1U;
 8001f30:	2301      	movs	r3, #1
 8001f32:	61fb      	str	r3, [r7, #28]
 8001f34:	e025      	b.n	8001f82 <HAL_ADC_IRQHandler+0x5c6>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f3e:	d004      	beq.n	8001f4a <HAL_ADC_IRQHandler+0x58e>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a2b      	ldr	r2, [pc, #172]	@ (8001ff4 <HAL_ADC_IRQHandler+0x638>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d101      	bne.n	8001f4e <HAL_ADC_IRQHandler+0x592>
 8001f4a:	4b2b      	ldr	r3, [pc, #172]	@ (8001ff8 <HAL_ADC_IRQHandler+0x63c>)
 8001f4c:	e000      	b.n	8001f50 <HAL_ADC_IRQHandler+0x594>
 8001f4e:	4b2b      	ldr	r3, [pc, #172]	@ (8001ffc <HAL_ADC_IRQHandler+0x640>)
 8001f50:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	f003 031f 	and.w	r3, r3, #31
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d109      	bne.n	8001f72 <HAL_ADC_IRQHandler+0x5b6>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	68db      	ldr	r3, [r3, #12]
 8001f64:	f003 0301 	and.w	r3, r3, #1
 8001f68:	2b01      	cmp	r3, #1
 8001f6a:	d10a      	bne.n	8001f82 <HAL_ADC_IRQHandler+0x5c6>
        {
          overrun_error = 1U;  
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	61fb      	str	r3, [r7, #28]
 8001f70:	e007      	b.n	8001f82 <HAL_ADC_IRQHandler+0x5c6>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <HAL_ADC_IRQHandler+0x5c6>
        {
          overrun_error = 1U;  
 8001f7e:	2301      	movs	r3, #1
 8001f80:	61fb      	str	r3, [r7, #28]
        }
      }
    }
    
    if (overrun_error == 1U)
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	d10e      	bne.n	8001fa6 <HAL_ADC_IRQHandler+0x5ea>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f8c:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	641a      	str	r2, [r3, #64]	@ 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f98:	f043 0202 	orr.w	r2, r3, #2
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	f7ff f987 	bl	80012b4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	2210      	movs	r2, #16
 8001fac:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d018      	beq.n	8001fea <HAL_ADC_IRQHandler+0x62e>
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d013      	beq.n	8001fea <HAL_ADC_IRQHandler+0x62e>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc6:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	641a      	str	r2, [r3, #64]	@ 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fd2:	f043 0208 	orr.w	r2, r3, #8
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001fe2:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f000 f815 	bl	8002014 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8001fea:	bf00      	nop
 8001fec:	3720      	adds	r7, #32
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	50000100 	.word	0x50000100
 8001ff8:	50000300 	.word	0x50000300
 8001ffc:	50000700 	.word	0x50000700

08002000 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002008:	bf00      	nop
 800200a:	370c      	adds	r7, #12
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr

08002014 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 800201c:	bf00      	nop
 800201e:	370c      	adds	r7, #12
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr

08002028 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 8002030:	bf00      	nop
 8002032:	370c      	adds	r7, #12
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr

0800203c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8002044:	bf00      	nop
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b09a      	sub	sp, #104	@ 0x68
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800205a:	2300      	movs	r3, #0
 800205c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002060:	2300      	movs	r3, #0
 8002062:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800206c:	d013      	beq.n	8002096 <HAL_ADC_ConfigChannel+0x46>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a6b      	ldr	r2, [pc, #428]	@ (8002220 <HAL_ADC_ConfigChannel+0x1d0>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d00e      	beq.n	8002096 <HAL_ADC_ConfigChannel+0x46>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a69      	ldr	r2, [pc, #420]	@ (8002224 <HAL_ADC_ConfigChannel+0x1d4>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d009      	beq.n	8002096 <HAL_ADC_ConfigChannel+0x46>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a68      	ldr	r2, [pc, #416]	@ (8002228 <HAL_ADC_ConfigChannel+0x1d8>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d004      	beq.n	8002096 <HAL_ADC_ConfigChannel+0x46>
 800208c:	f241 51b8 	movw	r1, #5560	@ 0x15b8
 8002090:	4866      	ldr	r0, [pc, #408]	@ (800222c <HAL_ADC_ConfigChannel+0x1dc>)
 8002092:	f7fe fdf5 	bl	8000c80 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	2b01      	cmp	r3, #1
 800209c:	d040      	beq.n	8002120 <HAL_ADC_ConfigChannel+0xd0>
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	2b02      	cmp	r3, #2
 80020a4:	d03c      	beq.n	8002120 <HAL_ADC_ConfigChannel+0xd0>
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	2b03      	cmp	r3, #3
 80020ac:	d038      	beq.n	8002120 <HAL_ADC_ConfigChannel+0xd0>
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	2b04      	cmp	r3, #4
 80020b4:	d034      	beq.n	8002120 <HAL_ADC_ConfigChannel+0xd0>
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	2b05      	cmp	r3, #5
 80020bc:	d030      	beq.n	8002120 <HAL_ADC_ConfigChannel+0xd0>
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	2b06      	cmp	r3, #6
 80020c4:	d02c      	beq.n	8002120 <HAL_ADC_ConfigChannel+0xd0>
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	2b07      	cmp	r3, #7
 80020cc:	d028      	beq.n	8002120 <HAL_ADC_ConfigChannel+0xd0>
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	2b08      	cmp	r3, #8
 80020d4:	d024      	beq.n	8002120 <HAL_ADC_ConfigChannel+0xd0>
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	2b09      	cmp	r3, #9
 80020dc:	d020      	beq.n	8002120 <HAL_ADC_ConfigChannel+0xd0>
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	2b0a      	cmp	r3, #10
 80020e4:	d01c      	beq.n	8002120 <HAL_ADC_ConfigChannel+0xd0>
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	2b0b      	cmp	r3, #11
 80020ec:	d018      	beq.n	8002120 <HAL_ADC_ConfigChannel+0xd0>
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	2b0c      	cmp	r3, #12
 80020f4:	d014      	beq.n	8002120 <HAL_ADC_ConfigChannel+0xd0>
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	2b0d      	cmp	r3, #13
 80020fc:	d010      	beq.n	8002120 <HAL_ADC_ConfigChannel+0xd0>
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	2b0e      	cmp	r3, #14
 8002104:	d00c      	beq.n	8002120 <HAL_ADC_ConfigChannel+0xd0>
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	2b0f      	cmp	r3, #15
 800210c:	d008      	beq.n	8002120 <HAL_ADC_ConfigChannel+0xd0>
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	2b10      	cmp	r3, #16
 8002114:	d004      	beq.n	8002120 <HAL_ADC_ConfigChannel+0xd0>
 8002116:	f241 51b9 	movw	r1, #5561	@ 0x15b9
 800211a:	4844      	ldr	r0, [pc, #272]	@ (800222c <HAL_ADC_ConfigChannel+0x1dc>)
 800211c:	f7fe fdb0 	bl	8000c80 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d020      	beq.n	800216a <HAL_ADC_ConfigChannel+0x11a>
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	2b01      	cmp	r3, #1
 800212e:	d01c      	beq.n	800216a <HAL_ADC_ConfigChannel+0x11a>
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	2b02      	cmp	r3, #2
 8002136:	d018      	beq.n	800216a <HAL_ADC_ConfigChannel+0x11a>
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	2b03      	cmp	r3, #3
 800213e:	d014      	beq.n	800216a <HAL_ADC_ConfigChannel+0x11a>
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	2b04      	cmp	r3, #4
 8002146:	d010      	beq.n	800216a <HAL_ADC_ConfigChannel+0x11a>
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	689b      	ldr	r3, [r3, #8]
 800214c:	2b05      	cmp	r3, #5
 800214e:	d00c      	beq.n	800216a <HAL_ADC_ConfigChannel+0x11a>
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	2b06      	cmp	r3, #6
 8002156:	d008      	beq.n	800216a <HAL_ADC_ConfigChannel+0x11a>
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	2b07      	cmp	r3, #7
 800215e:	d004      	beq.n	800216a <HAL_ADC_ConfigChannel+0x11a>
 8002160:	f241 51ba 	movw	r1, #5562	@ 0x15ba
 8002164:	4831      	ldr	r0, [pc, #196]	@ (800222c <HAL_ADC_ConfigChannel+0x1dc>)
 8002166:	f7fe fd8b 	bl	8000c80 <assert_failed>
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	68db      	ldr	r3, [r3, #12]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d008      	beq.n	8002184 <HAL_ADC_ConfigChannel+0x134>
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	68db      	ldr	r3, [r3, #12]
 8002176:	2b01      	cmp	r3, #1
 8002178:	d004      	beq.n	8002184 <HAL_ADC_ConfigChannel+0x134>
 800217a:	f241 51bb 	movw	r1, #5563	@ 0x15bb
 800217e:	482b      	ldr	r0, [pc, #172]	@ (800222c <HAL_ADC_ConfigChannel+0x1dc>)
 8002180:	f7fe fd7e 	bl	8000c80 <assert_failed>
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	691b      	ldr	r3, [r3, #16]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d014      	beq.n	80021b6 <HAL_ADC_ConfigChannel+0x166>
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	691b      	ldr	r3, [r3, #16]
 8002190:	2b01      	cmp	r3, #1
 8002192:	d010      	beq.n	80021b6 <HAL_ADC_ConfigChannel+0x166>
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	691b      	ldr	r3, [r3, #16]
 8002198:	2b02      	cmp	r3, #2
 800219a:	d00c      	beq.n	80021b6 <HAL_ADC_ConfigChannel+0x166>
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	691b      	ldr	r3, [r3, #16]
 80021a0:	2b03      	cmp	r3, #3
 80021a2:	d008      	beq.n	80021b6 <HAL_ADC_ConfigChannel+0x166>
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	691b      	ldr	r3, [r3, #16]
 80021a8:	2b04      	cmp	r3, #4
 80021aa:	d004      	beq.n	80021b6 <HAL_ADC_ConfigChannel+0x166>
 80021ac:	f241 51bc 	movw	r1, #5564	@ 0x15bc
 80021b0:	481e      	ldr	r0, [pc, #120]	@ (800222c <HAL_ADC_ConfigChannel+0x1dc>)
 80021b2:	f7fe fd65 	bl	8000c80 <assert_failed>
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), sConfig->Offset));
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	f003 0318 	and.w	r3, r3, #24
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d104      	bne.n	80021ce <HAL_ADC_ConfigChannel+0x17e>
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	695b      	ldr	r3, [r3, #20]
 80021c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80021cc:	d330      	bcc.n	8002230 <HAL_ADC_ConfigChannel+0x1e0>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	f003 0318 	and.w	r3, r3, #24
 80021d8:	2b08      	cmp	r3, #8
 80021da:	d104      	bne.n	80021e6 <HAL_ADC_ConfigChannel+0x196>
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	695b      	ldr	r3, [r3, #20]
 80021e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021e4:	d324      	bcc.n	8002230 <HAL_ADC_ConfigChannel+0x1e0>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	f003 0318 	and.w	r3, r3, #24
 80021f0:	2b10      	cmp	r3, #16
 80021f2:	d103      	bne.n	80021fc <HAL_ADC_ConfigChannel+0x1ac>
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	695b      	ldr	r3, [r3, #20]
 80021f8:	2bff      	cmp	r3, #255	@ 0xff
 80021fa:	d919      	bls.n	8002230 <HAL_ADC_ConfigChannel+0x1e0>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	68db      	ldr	r3, [r3, #12]
 8002202:	f003 0318 	and.w	r3, r3, #24
 8002206:	2b18      	cmp	r3, #24
 8002208:	d103      	bne.n	8002212 <HAL_ADC_ConfigChannel+0x1c2>
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	695b      	ldr	r3, [r3, #20]
 800220e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002210:	d90e      	bls.n	8002230 <HAL_ADC_ConfigChannel+0x1e0>
 8002212:	f241 51bd 	movw	r1, #5565	@ 0x15bd
 8002216:	4805      	ldr	r0, [pc, #20]	@ (800222c <HAL_ADC_ConfigChannel+0x1dc>)
 8002218:	f7fe fd32 	bl	8000c80 <assert_failed>
 800221c:	e008      	b.n	8002230 <HAL_ADC_ConfigChannel+0x1e0>
 800221e:	bf00      	nop
 8002220:	50000100 	.word	0x50000100
 8002224:	50000400 	.word	0x50000400
 8002228:	50000500 	.word	0x50000500
 800222c:	08006924 	.word	0x08006924
  
  
  /* Verification of channel number: Channels 1 to 14 are available in        */  
  /* differential mode. Channels 15U, 16U, 17U, 18 can be used only in           */
  /* single-ended mode.                                                       */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	68db      	ldr	r3, [r3, #12]
 8002234:	2b01      	cmp	r3, #1
 8002236:	d063      	beq.n	8002300 <HAL_ADC_ConfigChannel+0x2b0>
  {
    assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	2b01      	cmp	r3, #1
 800223e:	f000 809c 	beq.w	800237a <HAL_ADC_ConfigChannel+0x32a>
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	2b02      	cmp	r3, #2
 8002248:	f000 8097 	beq.w	800237a <HAL_ADC_ConfigChannel+0x32a>
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2b03      	cmp	r3, #3
 8002252:	f000 8092 	beq.w	800237a <HAL_ADC_ConfigChannel+0x32a>
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	2b04      	cmp	r3, #4
 800225c:	f000 808d 	beq.w	800237a <HAL_ADC_ConfigChannel+0x32a>
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	2b05      	cmp	r3, #5
 8002266:	f000 8088 	beq.w	800237a <HAL_ADC_ConfigChannel+0x32a>
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2b06      	cmp	r3, #6
 8002270:	f000 8083 	beq.w	800237a <HAL_ADC_ConfigChannel+0x32a>
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	2b07      	cmp	r3, #7
 800227a:	d07e      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2b08      	cmp	r3, #8
 8002282:	d07a      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2b09      	cmp	r3, #9
 800228a:	d076      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2b0a      	cmp	r3, #10
 8002292:	d072      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	2b0b      	cmp	r3, #11
 800229a:	d06e      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	2b0c      	cmp	r3, #12
 80022a2:	d06a      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	2b0d      	cmp	r3, #13
 80022aa:	d066      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2b0e      	cmp	r3, #14
 80022b2:	d062      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	2b0f      	cmp	r3, #15
 80022ba:	d05e      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2b10      	cmp	r3, #16
 80022c2:	d05a      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2b11      	cmp	r3, #17
 80022ca:	d056      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	2b12      	cmp	r3, #18
 80022d2:	d052      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	2b0f      	cmp	r3, #15
 80022da:	d04e      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	2b11      	cmp	r3, #17
 80022e2:	d04a      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2b11      	cmp	r3, #17
 80022ea:	d046      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2b11      	cmp	r3, #17
 80022f2:	d042      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 80022f4:	f241 51c5 	movw	r1, #5573	@ 0x15c5
 80022f8:	489b      	ldr	r0, [pc, #620]	@ (8002568 <HAL_ADC_ConfigChannel+0x518>)
 80022fa:	f7fe fcc1 	bl	8000c80 <assert_failed>
 80022fe:	e03c      	b.n	800237a <HAL_ADC_ConfigChannel+0x32a>
  }
  else
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	2b01      	cmp	r3, #1
 8002306:	d038      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	2b02      	cmp	r3, #2
 800230e:	d034      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	2b03      	cmp	r3, #3
 8002316:	d030      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2b04      	cmp	r3, #4
 800231e:	d02c      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	2b05      	cmp	r3, #5
 8002326:	d028      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2b06      	cmp	r3, #6
 800232e:	d024      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	2b07      	cmp	r3, #7
 8002336:	d020      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	2b08      	cmp	r3, #8
 800233e:	d01c      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2b09      	cmp	r3, #9
 8002346:	d018      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	2b0a      	cmp	r3, #10
 800234e:	d014      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	2b0b      	cmp	r3, #11
 8002356:	d010      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	2b0c      	cmp	r3, #12
 800235e:	d00c      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	2b0d      	cmp	r3, #13
 8002366:	d008      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	2b0e      	cmp	r3, #14
 800236e:	d004      	beq.n	800237a <HAL_ADC_ConfigChannel+0x32a>
 8002370:	f241 51c9 	movw	r1, #5577	@ 0x15c9
 8002374:	487c      	ldr	r0, [pc, #496]	@ (8002568 <HAL_ADC_ConfigChannel+0x518>)
 8002376:	f7fe fc83 	bl	8000c80 <assert_failed>
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002380:	2b01      	cmp	r3, #1
 8002382:	d101      	bne.n	8002388 <HAL_ADC_ConfigChannel+0x338>
 8002384:	2302      	movs	r3, #2
 8002386:	e2c9      	b.n	800291c <HAL_ADC_ConfigChannel+0x8cc>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2201      	movs	r2, #1
 800238c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	f003 0304 	and.w	r3, r3, #4
 800239a:	2b00      	cmp	r3, #0
 800239c:	f040 82ad 	bne.w	80028fa <HAL_ADC_ConfigChannel+0x8aa>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	2b04      	cmp	r3, #4
 80023a6:	d81c      	bhi.n	80023e2 <HAL_ADC_ConfigChannel+0x392>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	685a      	ldr	r2, [r3, #4]
 80023b2:	4613      	mov	r3, r2
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	4413      	add	r3, r2
 80023b8:	005b      	lsls	r3, r3, #1
 80023ba:	461a      	mov	r2, r3
 80023bc:	231f      	movs	r3, #31
 80023be:	4093      	lsls	r3, r2
 80023c0:	43db      	mvns	r3, r3
 80023c2:	4019      	ands	r1, r3
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	6818      	ldr	r0, [r3, #0]
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	685a      	ldr	r2, [r3, #4]
 80023cc:	4613      	mov	r3, r2
 80023ce:	005b      	lsls	r3, r3, #1
 80023d0:	4413      	add	r3, r2
 80023d2:	005b      	lsls	r3, r3, #1
 80023d4:	fa00 f203 	lsl.w	r2, r0, r3
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	430a      	orrs	r2, r1
 80023de:	631a      	str	r2, [r3, #48]	@ 0x30
 80023e0:	e063      	b.n	80024aa <HAL_ADC_ConfigChannel+0x45a>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	2b09      	cmp	r3, #9
 80023e8:	d81e      	bhi.n	8002428 <HAL_ADC_ConfigChannel+0x3d8>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685a      	ldr	r2, [r3, #4]
 80023f4:	4613      	mov	r3, r2
 80023f6:	005b      	lsls	r3, r3, #1
 80023f8:	4413      	add	r3, r2
 80023fa:	005b      	lsls	r3, r3, #1
 80023fc:	3b1e      	subs	r3, #30
 80023fe:	221f      	movs	r2, #31
 8002400:	fa02 f303 	lsl.w	r3, r2, r3
 8002404:	43db      	mvns	r3, r3
 8002406:	4019      	ands	r1, r3
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	6818      	ldr	r0, [r3, #0]
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	685a      	ldr	r2, [r3, #4]
 8002410:	4613      	mov	r3, r2
 8002412:	005b      	lsls	r3, r3, #1
 8002414:	4413      	add	r3, r2
 8002416:	005b      	lsls	r3, r3, #1
 8002418:	3b1e      	subs	r3, #30
 800241a:	fa00 f203 	lsl.w	r2, r0, r3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	430a      	orrs	r2, r1
 8002424:	635a      	str	r2, [r3, #52]	@ 0x34
 8002426:	e040      	b.n	80024aa <HAL_ADC_ConfigChannel+0x45a>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	2b0e      	cmp	r3, #14
 800242e:	d81e      	bhi.n	800246e <HAL_ADC_ConfigChannel+0x41e>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	685a      	ldr	r2, [r3, #4]
 800243a:	4613      	mov	r3, r2
 800243c:	005b      	lsls	r3, r3, #1
 800243e:	4413      	add	r3, r2
 8002440:	005b      	lsls	r3, r3, #1
 8002442:	3b3c      	subs	r3, #60	@ 0x3c
 8002444:	221f      	movs	r2, #31
 8002446:	fa02 f303 	lsl.w	r3, r2, r3
 800244a:	43db      	mvns	r3, r3
 800244c:	4019      	ands	r1, r3
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	6818      	ldr	r0, [r3, #0]
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685a      	ldr	r2, [r3, #4]
 8002456:	4613      	mov	r3, r2
 8002458:	005b      	lsls	r3, r3, #1
 800245a:	4413      	add	r3, r2
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	3b3c      	subs	r3, #60	@ 0x3c
 8002460:	fa00 f203 	lsl.w	r2, r0, r3
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	430a      	orrs	r2, r1
 800246a:	639a      	str	r2, [r3, #56]	@ 0x38
 800246c:	e01d      	b.n	80024aa <HAL_ADC_ConfigChannel+0x45a>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	685a      	ldr	r2, [r3, #4]
 8002478:	4613      	mov	r3, r2
 800247a:	005b      	lsls	r3, r3, #1
 800247c:	4413      	add	r3, r2
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	3b5a      	subs	r3, #90	@ 0x5a
 8002482:	221f      	movs	r2, #31
 8002484:	fa02 f303 	lsl.w	r3, r2, r3
 8002488:	43db      	mvns	r3, r3
 800248a:	4019      	ands	r1, r3
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	6818      	ldr	r0, [r3, #0]
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685a      	ldr	r2, [r3, #4]
 8002494:	4613      	mov	r3, r2
 8002496:	005b      	lsls	r3, r3, #1
 8002498:	4413      	add	r3, r2
 800249a:	005b      	lsls	r3, r3, #1
 800249c:	3b5a      	subs	r3, #90	@ 0x5a
 800249e:	fa00 f203 	lsl.w	r2, r0, r3
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	430a      	orrs	r2, r1
 80024a8:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	f003 030c 	and.w	r3, r3, #12
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	f040 80e6 	bne.w	8002686 <HAL_ADC_ConfigChannel+0x636>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	2b09      	cmp	r3, #9
 80024c0:	d91c      	bls.n	80024fc <HAL_ADC_ConfigChannel+0x4ac>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	6999      	ldr	r1, [r3, #24]
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	681a      	ldr	r2, [r3, #0]
 80024cc:	4613      	mov	r3, r2
 80024ce:	005b      	lsls	r3, r3, #1
 80024d0:	4413      	add	r3, r2
 80024d2:	3b1e      	subs	r3, #30
 80024d4:	2207      	movs	r2, #7
 80024d6:	fa02 f303 	lsl.w	r3, r2, r3
 80024da:	43db      	mvns	r3, r3
 80024dc:	4019      	ands	r1, r3
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	6898      	ldr	r0, [r3, #8]
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	4613      	mov	r3, r2
 80024e8:	005b      	lsls	r3, r3, #1
 80024ea:	4413      	add	r3, r2
 80024ec:	3b1e      	subs	r3, #30
 80024ee:	fa00 f203 	lsl.w	r2, r0, r3
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	430a      	orrs	r2, r1
 80024f8:	619a      	str	r2, [r3, #24]
 80024fa:	e019      	b.n	8002530 <HAL_ADC_ConfigChannel+0x4e0>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	6959      	ldr	r1, [r3, #20]
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	4613      	mov	r3, r2
 8002508:	005b      	lsls	r3, r3, #1
 800250a:	4413      	add	r3, r2
 800250c:	2207      	movs	r2, #7
 800250e:	fa02 f303 	lsl.w	r3, r2, r3
 8002512:	43db      	mvns	r3, r3
 8002514:	4019      	ands	r1, r3
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	6898      	ldr	r0, [r3, #8]
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	4613      	mov	r3, r2
 8002520:	005b      	lsls	r3, r3, #1
 8002522:	4413      	add	r3, r2
 8002524:	fa00 f203 	lsl.w	r2, r0, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	430a      	orrs	r2, r1
 800252e:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	695a      	ldr	r2, [r3, #20]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	68db      	ldr	r3, [r3, #12]
 800253a:	08db      	lsrs	r3, r3, #3
 800253c:	f003 0303 	and.w	r3, r3, #3
 8002540:	005b      	lsls	r3, r3, #1
 8002542:	fa02 f303 	lsl.w	r3, r2, r3
 8002546:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	691b      	ldr	r3, [r3, #16]
 800254c:	3b01      	subs	r3, #1
 800254e:	2b03      	cmp	r3, #3
 8002550:	d850      	bhi.n	80025f4 <HAL_ADC_ConfigChannel+0x5a4>
 8002552:	a201      	add	r2, pc, #4	@ (adr r2, 8002558 <HAL_ADC_ConfigChannel+0x508>)
 8002554:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002558:	0800256d 	.word	0x0800256d
 800255c:	0800258f 	.word	0x0800258f
 8002560:	080025b1 	.word	0x080025b1
 8002564:	080025d3 	.word	0x080025d3
 8002568:	08006924 	.word	0x08006924
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002572:	4b99      	ldr	r3, [pc, #612]	@ (80027d8 <HAL_ADC_ConfigChannel+0x788>)
 8002574:	4013      	ands	r3, r2
 8002576:	683a      	ldr	r2, [r7, #0]
 8002578:	6812      	ldr	r2, [r2, #0]
 800257a:	0691      	lsls	r1, r2, #26
 800257c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800257e:	430a      	orrs	r2, r1
 8002580:	431a      	orrs	r2, r3
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800258a:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800258c:	e07b      	b.n	8002686 <HAL_ADC_ConfigChannel+0x636>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002594:	4b90      	ldr	r3, [pc, #576]	@ (80027d8 <HAL_ADC_ConfigChannel+0x788>)
 8002596:	4013      	ands	r3, r2
 8002598:	683a      	ldr	r2, [r7, #0]
 800259a:	6812      	ldr	r2, [r2, #0]
 800259c:	0691      	lsls	r1, r2, #26
 800259e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80025a0:	430a      	orrs	r2, r1
 80025a2:	431a      	orrs	r2, r3
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80025ac:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80025ae:	e06a      	b.n	8002686 <HAL_ADC_ConfigChannel+0x636>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80025b6:	4b88      	ldr	r3, [pc, #544]	@ (80027d8 <HAL_ADC_ConfigChannel+0x788>)
 80025b8:	4013      	ands	r3, r2
 80025ba:	683a      	ldr	r2, [r7, #0]
 80025bc:	6812      	ldr	r2, [r2, #0]
 80025be:	0691      	lsls	r1, r2, #26
 80025c0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80025c2:	430a      	orrs	r2, r1
 80025c4:	431a      	orrs	r2, r3
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80025ce:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80025d0:	e059      	b.n	8002686 <HAL_ADC_ConfigChannel+0x636>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80025d8:	4b7f      	ldr	r3, [pc, #508]	@ (80027d8 <HAL_ADC_ConfigChannel+0x788>)
 80025da:	4013      	ands	r3, r2
 80025dc:	683a      	ldr	r2, [r7, #0]
 80025de:	6812      	ldr	r2, [r2, #0]
 80025e0:	0691      	lsls	r1, r2, #26
 80025e2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80025e4:	430a      	orrs	r2, r1
 80025e6:	431a      	orrs	r2, r3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80025f0:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80025f2:	e048      	b.n	8002686 <HAL_ADC_ConfigChannel+0x636>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025fa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	069b      	lsls	r3, r3, #26
 8002604:	429a      	cmp	r2, r3
 8002606:	d107      	bne.n	8002618 <HAL_ADC_ConfigChannel+0x5c8>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002616:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800261e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	069b      	lsls	r3, r3, #26
 8002628:	429a      	cmp	r2, r3
 800262a:	d107      	bne.n	800263c <HAL_ADC_ConfigChannel+0x5ec>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800263a:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002642:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	069b      	lsls	r3, r3, #26
 800264c:	429a      	cmp	r2, r3
 800264e:	d107      	bne.n	8002660 <HAL_ADC_ConfigChannel+0x610>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800265e:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002666:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	069b      	lsls	r3, r3, #26
 8002670:	429a      	cmp	r2, r3
 8002672:	d107      	bne.n	8002684 <HAL_ADC_ConfigChannel+0x634>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002682:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8002684:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	f003 0303 	and.w	r3, r3, #3
 8002690:	2b01      	cmp	r3, #1
 8002692:	d108      	bne.n	80026a6 <HAL_ADC_ConfigChannel+0x656>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 0301 	and.w	r3, r3, #1
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d101      	bne.n	80026a6 <HAL_ADC_ConfigChannel+0x656>
 80026a2:	2301      	movs	r3, #1
 80026a4:	e000      	b.n	80026a8 <HAL_ADC_ConfigChannel+0x658>
 80026a6:	2300      	movs	r3, #0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	f040 8131 	bne.w	8002910 <HAL_ADC_ConfigChannel+0x8c0>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	68db      	ldr	r3, [r3, #12]
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d00f      	beq.n	80026d6 <HAL_ADC_ConfigChannel+0x686>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	2201      	movs	r2, #1
 80026c4:	fa02 f303 	lsl.w	r3, r2, r3
 80026c8:	43da      	mvns	r2, r3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	400a      	ands	r2, r1
 80026d0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 80026d4:	e049      	b.n	800276a <HAL_ADC_ConfigChannel+0x71a>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	2201      	movs	r2, #1
 80026e4:	409a      	lsls	r2, r3
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	430a      	orrs	r2, r1
 80026ec:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2b09      	cmp	r3, #9
 80026f6:	d91c      	bls.n	8002732 <HAL_ADC_ConfigChannel+0x6e2>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	6999      	ldr	r1, [r3, #24]
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	4613      	mov	r3, r2
 8002704:	005b      	lsls	r3, r3, #1
 8002706:	4413      	add	r3, r2
 8002708:	3b1b      	subs	r3, #27
 800270a:	2207      	movs	r2, #7
 800270c:	fa02 f303 	lsl.w	r3, r2, r3
 8002710:	43db      	mvns	r3, r3
 8002712:	4019      	ands	r1, r3
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	6898      	ldr	r0, [r3, #8]
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	4613      	mov	r3, r2
 800271e:	005b      	lsls	r3, r3, #1
 8002720:	4413      	add	r3, r2
 8002722:	3b1b      	subs	r3, #27
 8002724:	fa00 f203 	lsl.w	r2, r0, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	430a      	orrs	r2, r1
 800272e:	619a      	str	r2, [r3, #24]
 8002730:	e01b      	b.n	800276a <HAL_ADC_ConfigChannel+0x71a>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	6959      	ldr	r1, [r3, #20]
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	1c5a      	adds	r2, r3, #1
 800273e:	4613      	mov	r3, r2
 8002740:	005b      	lsls	r3, r3, #1
 8002742:	4413      	add	r3, r2
 8002744:	2207      	movs	r2, #7
 8002746:	fa02 f303 	lsl.w	r3, r2, r3
 800274a:	43db      	mvns	r3, r3
 800274c:	4019      	ands	r1, r3
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	6898      	ldr	r0, [r3, #8]
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	1c5a      	adds	r2, r3, #1
 8002758:	4613      	mov	r3, r2
 800275a:	005b      	lsls	r3, r3, #1
 800275c:	4413      	add	r3, r2
 800275e:	fa00 f203 	lsl.w	r2, r0, r3
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	430a      	orrs	r2, r1
 8002768:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002772:	d004      	beq.n	800277e <HAL_ADC_ConfigChannel+0x72e>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a18      	ldr	r2, [pc, #96]	@ (80027dc <HAL_ADC_ConfigChannel+0x78c>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d101      	bne.n	8002782 <HAL_ADC_ConfigChannel+0x732>
 800277e:	4b18      	ldr	r3, [pc, #96]	@ (80027e0 <HAL_ADC_ConfigChannel+0x790>)
 8002780:	e000      	b.n	8002784 <HAL_ADC_ConfigChannel+0x734>
 8002782:	4b18      	ldr	r3, [pc, #96]	@ (80027e4 <HAL_ADC_ConfigChannel+0x794>)
 8002784:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	2b10      	cmp	r3, #16
 800278c:	d105      	bne.n	800279a <HAL_ADC_ConfigChannel+0x74a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800278e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002796:	2b00      	cmp	r3, #0
 8002798:	d015      	beq.n	80027c6 <HAL_ADC_ConfigChannel+0x776>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800279e:	2b11      	cmp	r3, #17
 80027a0:	d105      	bne.n	80027ae <HAL_ADC_ConfigChannel+0x75e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80027a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d00b      	beq.n	80027c6 <HAL_ADC_ConfigChannel+0x776>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80027b2:	2b12      	cmp	r3, #18
 80027b4:	f040 80ac 	bne.w	8002910 <HAL_ADC_ConfigChannel+0x8c0>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80027b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	f040 80a5 	bne.w	8002910 <HAL_ADC_ConfigChannel+0x8c0>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80027ce:	d10b      	bne.n	80027e8 <HAL_ADC_ConfigChannel+0x798>
 80027d0:	4b02      	ldr	r3, [pc, #8]	@ (80027dc <HAL_ADC_ConfigChannel+0x78c>)
 80027d2:	60fb      	str	r3, [r7, #12]
 80027d4:	e023      	b.n	800281e <HAL_ADC_ConfigChannel+0x7ce>
 80027d6:	bf00      	nop
 80027d8:	83fff000 	.word	0x83fff000
 80027dc:	50000100 	.word	0x50000100
 80027e0:	50000300 	.word	0x50000300
 80027e4:	50000700 	.word	0x50000700
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a4d      	ldr	r2, [pc, #308]	@ (8002924 <HAL_ADC_ConfigChannel+0x8d4>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d103      	bne.n	80027fa <HAL_ADC_ConfigChannel+0x7aa>
 80027f2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80027f6:	60fb      	str	r3, [r7, #12]
 80027f8:	e011      	b.n	800281e <HAL_ADC_ConfigChannel+0x7ce>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a4a      	ldr	r2, [pc, #296]	@ (8002928 <HAL_ADC_ConfigChannel+0x8d8>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d102      	bne.n	800280a <HAL_ADC_ConfigChannel+0x7ba>
 8002804:	4b49      	ldr	r3, [pc, #292]	@ (800292c <HAL_ADC_ConfigChannel+0x8dc>)
 8002806:	60fb      	str	r3, [r7, #12]
 8002808:	e009      	b.n	800281e <HAL_ADC_ConfigChannel+0x7ce>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a47      	ldr	r2, [pc, #284]	@ (800292c <HAL_ADC_ConfigChannel+0x8dc>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d102      	bne.n	800281a <HAL_ADC_ConfigChannel+0x7ca>
 8002814:	4b44      	ldr	r3, [pc, #272]	@ (8002928 <HAL_ADC_ConfigChannel+0x8d8>)
 8002816:	60fb      	str	r3, [r7, #12]
 8002818:	e001      	b.n	800281e <HAL_ADC_ConfigChannel+0x7ce>
 800281a:	2300      	movs	r3, #0
 800281c:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	f003 0303 	and.w	r3, r3, #3
 8002828:	2b01      	cmp	r3, #1
 800282a:	d108      	bne.n	800283e <HAL_ADC_ConfigChannel+0x7ee>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 0301 	and.w	r3, r3, #1
 8002836:	2b01      	cmp	r3, #1
 8002838:	d101      	bne.n	800283e <HAL_ADC_ConfigChannel+0x7ee>
 800283a:	2301      	movs	r3, #1
 800283c:	e000      	b.n	8002840 <HAL_ADC_ConfigChannel+0x7f0>
 800283e:	2300      	movs	r3, #0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d150      	bne.n	80028e6 <HAL_ADC_ConfigChannel+0x896>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002844:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002846:	2b00      	cmp	r3, #0
 8002848:	d010      	beq.n	800286c <HAL_ADC_ConfigChannel+0x81c>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	f003 0303 	and.w	r3, r3, #3
 8002852:	2b01      	cmp	r3, #1
 8002854:	d107      	bne.n	8002866 <HAL_ADC_ConfigChannel+0x816>
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 0301 	and.w	r3, r3, #1
 800285e:	2b01      	cmp	r3, #1
 8002860:	d101      	bne.n	8002866 <HAL_ADC_ConfigChannel+0x816>
 8002862:	2301      	movs	r3, #1
 8002864:	e000      	b.n	8002868 <HAL_ADC_ConfigChannel+0x818>
 8002866:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002868:	2b00      	cmp	r3, #0
 800286a:	d13c      	bne.n	80028e6 <HAL_ADC_ConfigChannel+0x896>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2b10      	cmp	r3, #16
 8002872:	d11d      	bne.n	80028b0 <HAL_ADC_ConfigChannel+0x860>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800287c:	d118      	bne.n	80028b0 <HAL_ADC_ConfigChannel+0x860>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800287e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002886:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002888:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800288a:	4b29      	ldr	r3, [pc, #164]	@ (8002930 <HAL_ADC_ConfigChannel+0x8e0>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a29      	ldr	r2, [pc, #164]	@ (8002934 <HAL_ADC_ConfigChannel+0x8e4>)
 8002890:	fba2 2303 	umull	r2, r3, r2, r3
 8002894:	0c9a      	lsrs	r2, r3, #18
 8002896:	4613      	mov	r3, r2
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	4413      	add	r3, r2
 800289c:	005b      	lsls	r3, r3, #1
 800289e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80028a0:	e002      	b.n	80028a8 <HAL_ADC_ConfigChannel+0x858>
          {
            wait_loop_index--;
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	3b01      	subs	r3, #1
 80028a6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d1f9      	bne.n	80028a2 <HAL_ADC_ConfigChannel+0x852>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80028ae:	e02e      	b.n	800290e <HAL_ADC_ConfigChannel+0x8be>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	2b11      	cmp	r3, #17
 80028b6:	d10b      	bne.n	80028d0 <HAL_ADC_ConfigChannel+0x880>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80028c0:	d106      	bne.n	80028d0 <HAL_ADC_ConfigChannel+0x880>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80028c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 80028ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80028cc:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80028ce:	e01e      	b.n	800290e <HAL_ADC_ConfigChannel+0x8be>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	2b12      	cmp	r3, #18
 80028d6:	d11a      	bne.n	800290e <HAL_ADC_ConfigChannel+0x8be>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80028d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80028e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80028e2:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80028e4:	e013      	b.n	800290e <HAL_ADC_ConfigChannel+0x8be>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ea:	f043 0220 	orr.w	r2, r3, #32
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80028f8:	e00a      	b.n	8002910 <HAL_ADC_ConfigChannel+0x8c0>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028fe:	f043 0220 	orr.w	r2, r3, #32
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800290c:	e000      	b.n	8002910 <HAL_ADC_ConfigChannel+0x8c0>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800290e:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2200      	movs	r2, #0
 8002914:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002918:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800291c:	4618      	mov	r0, r3
 800291e:	3768      	adds	r7, #104	@ 0x68
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	50000100 	.word	0x50000100
 8002928:	50000400 	.word	0x50000400
 800292c:	50000500 	.word	0x50000500
 8002930:	20000030 	.word	0x20000030
 8002934:	431bde83 	.word	0x431bde83

08002938 <HAL_ADC_AnalogWDGConfig>:
  * @param  hadc ADC handle
  * @param  AnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef* hadc, ADC_AnalogWDGConfTypeDef* AnalogWDGConfig)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b088      	sub	sp, #32
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
 8002940:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002942:	2300      	movs	r3, #0
 8002944:	77fb      	strb	r3, [r7, #31]
  
  uint32_t tmpADCFlagAWD2orAWD3;
  uint32_t tmpADCITAWD2orAWD3;
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800294e:	d013      	beq.n	8002978 <HAL_ADC_AnalogWDGConfig+0x40>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a66      	ldr	r2, [pc, #408]	@ (8002af0 <HAL_ADC_AnalogWDGConfig+0x1b8>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d00e      	beq.n	8002978 <HAL_ADC_AnalogWDGConfig+0x40>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a65      	ldr	r2, [pc, #404]	@ (8002af4 <HAL_ADC_AnalogWDGConfig+0x1bc>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d009      	beq.n	8002978 <HAL_ADC_AnalogWDGConfig+0x40>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a63      	ldr	r2, [pc, #396]	@ (8002af8 <HAL_ADC_AnalogWDGConfig+0x1c0>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d004      	beq.n	8002978 <HAL_ADC_AnalogWDGConfig+0x40>
 800296e:	f641 217c 	movw	r1, #6780	@ 0x1a7c
 8002972:	4862      	ldr	r0, [pc, #392]	@ (8002afc <HAL_ADC_AnalogWDGConfig+0x1c4>)
 8002974:	f7fe f984 	bl	8000c80 <assert_failed>
  assert_param(IS_ADC_ANALOG_WATCHDOG_NUMBER(AnalogWDGConfig->WatchdogNumber));
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	2b01      	cmp	r3, #1
 800297e:	d00c      	beq.n	800299a <HAL_ADC_AnalogWDGConfig+0x62>
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	2b02      	cmp	r3, #2
 8002986:	d008      	beq.n	800299a <HAL_ADC_AnalogWDGConfig+0x62>
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	2b03      	cmp	r3, #3
 800298e:	d004      	beq.n	800299a <HAL_ADC_AnalogWDGConfig+0x62>
 8002990:	f641 217d 	movw	r1, #6781	@ 0x1a7d
 8002994:	4859      	ldr	r0, [pc, #356]	@ (8002afc <HAL_ADC_AnalogWDGConfig+0x1c4>)
 8002996:	f7fe f973 	bl	8000c80 <assert_failed>
  assert_param(IS_ADC_ANALOG_WATCHDOG_MODE(AnalogWDGConfig->WatchdogMode));
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d022      	beq.n	80029e8 <HAL_ADC_AnalogWDGConfig+0xb0>
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80029aa:	d01d      	beq.n	80029e8 <HAL_ADC_AnalogWDGConfig+0xb0>
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80029b4:	d018      	beq.n	80029e8 <HAL_ADC_AnalogWDGConfig+0xb0>
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 80029be:	d013      	beq.n	80029e8 <HAL_ADC_AnalogWDGConfig+0xb0>
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80029c8:	d00e      	beq.n	80029e8 <HAL_ADC_AnalogWDGConfig+0xb0>
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029d2:	d009      	beq.n	80029e8 <HAL_ADC_AnalogWDGConfig+0xb0>
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80029dc:	d004      	beq.n	80029e8 <HAL_ADC_AnalogWDGConfig+0xb0>
 80029de:	f641 217e 	movw	r1, #6782	@ 0x1a7e
 80029e2:	4846      	ldr	r0, [pc, #280]	@ (8002afc <HAL_ADC_AnalogWDGConfig+0x1c4>)
 80029e4:	f7fe f94c 	bl	8000c80 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(AnalogWDGConfig->ITMode));
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	7b1b      	ldrb	r3, [r3, #12]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d008      	beq.n	8002a02 <HAL_ADC_AnalogWDGConfig+0xca>
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	7b1b      	ldrb	r3, [r3, #12]
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d004      	beq.n	8002a02 <HAL_ADC_AnalogWDGConfig+0xca>
 80029f8:	f641 217f 	movw	r1, #6783	@ 0x1a7f
 80029fc:	483f      	ldr	r0, [pc, #252]	@ (8002afc <HAL_ADC_AnalogWDGConfig+0x1c4>)
 80029fe:	f7fe f93f 	bl	8000c80 <assert_failed>

  /* Verify if threshold is within the selected ADC resolution */
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), AnalogWDGConfig->HighThreshold));
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	f003 0318 	and.w	r3, r3, #24
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d104      	bne.n	8002a1a <HAL_ADC_AnalogWDGConfig+0xe2>
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	691b      	ldr	r3, [r3, #16]
 8002a14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a18:	d326      	bcc.n	8002a68 <HAL_ADC_AnalogWDGConfig+0x130>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	68db      	ldr	r3, [r3, #12]
 8002a20:	f003 0318 	and.w	r3, r3, #24
 8002a24:	2b08      	cmp	r3, #8
 8002a26:	d104      	bne.n	8002a32 <HAL_ADC_AnalogWDGConfig+0xfa>
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	691b      	ldr	r3, [r3, #16]
 8002a2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a30:	d31a      	bcc.n	8002a68 <HAL_ADC_AnalogWDGConfig+0x130>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	f003 0318 	and.w	r3, r3, #24
 8002a3c:	2b10      	cmp	r3, #16
 8002a3e:	d103      	bne.n	8002a48 <HAL_ADC_AnalogWDGConfig+0x110>
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	691b      	ldr	r3, [r3, #16]
 8002a44:	2bff      	cmp	r3, #255	@ 0xff
 8002a46:	d90f      	bls.n	8002a68 <HAL_ADC_AnalogWDGConfig+0x130>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	68db      	ldr	r3, [r3, #12]
 8002a4e:	f003 0318 	and.w	r3, r3, #24
 8002a52:	2b18      	cmp	r3, #24
 8002a54:	d103      	bne.n	8002a5e <HAL_ADC_AnalogWDGConfig+0x126>
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	691b      	ldr	r3, [r3, #16]
 8002a5a:	2b3f      	cmp	r3, #63	@ 0x3f
 8002a5c:	d904      	bls.n	8002a68 <HAL_ADC_AnalogWDGConfig+0x130>
 8002a5e:	f641 2182 	movw	r1, #6786	@ 0x1a82
 8002a62:	4826      	ldr	r0, [pc, #152]	@ (8002afc <HAL_ADC_AnalogWDGConfig+0x1c4>)
 8002a64:	f7fe f90c 	bl	8000c80 <assert_failed>
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), AnalogWDGConfig->LowThreshold));
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	68db      	ldr	r3, [r3, #12]
 8002a6e:	f003 0318 	and.w	r3, r3, #24
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d104      	bne.n	8002a80 <HAL_ADC_AnalogWDGConfig+0x148>
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	695b      	ldr	r3, [r3, #20]
 8002a7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a7e:	d326      	bcc.n	8002ace <HAL_ADC_AnalogWDGConfig+0x196>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	68db      	ldr	r3, [r3, #12]
 8002a86:	f003 0318 	and.w	r3, r3, #24
 8002a8a:	2b08      	cmp	r3, #8
 8002a8c:	d104      	bne.n	8002a98 <HAL_ADC_AnalogWDGConfig+0x160>
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	695b      	ldr	r3, [r3, #20]
 8002a92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a96:	d31a      	bcc.n	8002ace <HAL_ADC_AnalogWDGConfig+0x196>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	68db      	ldr	r3, [r3, #12]
 8002a9e:	f003 0318 	and.w	r3, r3, #24
 8002aa2:	2b10      	cmp	r3, #16
 8002aa4:	d103      	bne.n	8002aae <HAL_ADC_AnalogWDGConfig+0x176>
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	695b      	ldr	r3, [r3, #20]
 8002aaa:	2bff      	cmp	r3, #255	@ 0xff
 8002aac:	d90f      	bls.n	8002ace <HAL_ADC_AnalogWDGConfig+0x196>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	f003 0318 	and.w	r3, r3, #24
 8002ab8:	2b18      	cmp	r3, #24
 8002aba:	d103      	bne.n	8002ac4 <HAL_ADC_AnalogWDGConfig+0x18c>
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	695b      	ldr	r3, [r3, #20]
 8002ac0:	2b3f      	cmp	r3, #63	@ 0x3f
 8002ac2:	d904      	bls.n	8002ace <HAL_ADC_AnalogWDGConfig+0x196>
 8002ac4:	f641 2183 	movw	r1, #6787	@ 0x1a83
 8002ac8:	480c      	ldr	r0, [pc, #48]	@ (8002afc <HAL_ADC_AnalogWDGConfig+0x1c4>)
 8002aca:	f7fe f8d9 	bl	8000c80 <assert_failed>

  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002ad6:	d013      	beq.n	8002b00 <HAL_ADC_AnalogWDGConfig+0x1c8>
     (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	685b      	ldr	r3, [r3, #4]
  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8002adc:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8002ae0:	d00e      	beq.n	8002b00 <HAL_ADC_AnalogWDGConfig+0x1c8>
     (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REGINJEC)  )
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	685b      	ldr	r3, [r3, #4]
     (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 8002ae6:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 8002aea:	d166      	bne.n	8002bba <HAL_ADC_AnalogWDGConfig+0x282>
 8002aec:	e008      	b.n	8002b00 <HAL_ADC_AnalogWDGConfig+0x1c8>
 8002aee:	bf00      	nop
 8002af0:	50000100 	.word	0x50000100
 8002af4:	50000400 	.word	0x50000400
 8002af8:	50000500 	.word	0x50000500
 8002afc:	08006924 	.word	0x08006924
  {
    assert_param(IS_ADC_CHANNEL(AnalogWDGConfig->Channel));
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d058      	beq.n	8002bba <HAL_ADC_AnalogWDGConfig+0x282>
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	2b02      	cmp	r3, #2
 8002b0e:	d054      	beq.n	8002bba <HAL_ADC_AnalogWDGConfig+0x282>
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	2b03      	cmp	r3, #3
 8002b16:	d050      	beq.n	8002bba <HAL_ADC_AnalogWDGConfig+0x282>
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	2b04      	cmp	r3, #4
 8002b1e:	d04c      	beq.n	8002bba <HAL_ADC_AnalogWDGConfig+0x282>
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	2b05      	cmp	r3, #5
 8002b26:	d048      	beq.n	8002bba <HAL_ADC_AnalogWDGConfig+0x282>
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	2b06      	cmp	r3, #6
 8002b2e:	d044      	beq.n	8002bba <HAL_ADC_AnalogWDGConfig+0x282>
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	2b07      	cmp	r3, #7
 8002b36:	d040      	beq.n	8002bba <HAL_ADC_AnalogWDGConfig+0x282>
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	689b      	ldr	r3, [r3, #8]
 8002b3c:	2b08      	cmp	r3, #8
 8002b3e:	d03c      	beq.n	8002bba <HAL_ADC_AnalogWDGConfig+0x282>
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	2b09      	cmp	r3, #9
 8002b46:	d038      	beq.n	8002bba <HAL_ADC_AnalogWDGConfig+0x282>
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	2b0a      	cmp	r3, #10
 8002b4e:	d034      	beq.n	8002bba <HAL_ADC_AnalogWDGConfig+0x282>
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	2b0b      	cmp	r3, #11
 8002b56:	d030      	beq.n	8002bba <HAL_ADC_AnalogWDGConfig+0x282>
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	2b0c      	cmp	r3, #12
 8002b5e:	d02c      	beq.n	8002bba <HAL_ADC_AnalogWDGConfig+0x282>
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	2b0d      	cmp	r3, #13
 8002b66:	d028      	beq.n	8002bba <HAL_ADC_AnalogWDGConfig+0x282>
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	2b0e      	cmp	r3, #14
 8002b6e:	d024      	beq.n	8002bba <HAL_ADC_AnalogWDGConfig+0x282>
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	2b0f      	cmp	r3, #15
 8002b76:	d020      	beq.n	8002bba <HAL_ADC_AnalogWDGConfig+0x282>
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	2b10      	cmp	r3, #16
 8002b7e:	d01c      	beq.n	8002bba <HAL_ADC_AnalogWDGConfig+0x282>
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	2b11      	cmp	r3, #17
 8002b86:	d018      	beq.n	8002bba <HAL_ADC_AnalogWDGConfig+0x282>
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	2b12      	cmp	r3, #18
 8002b8e:	d014      	beq.n	8002bba <HAL_ADC_AnalogWDGConfig+0x282>
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	2b0f      	cmp	r3, #15
 8002b96:	d010      	beq.n	8002bba <HAL_ADC_AnalogWDGConfig+0x282>
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	2b11      	cmp	r3, #17
 8002b9e:	d00c      	beq.n	8002bba <HAL_ADC_AnalogWDGConfig+0x282>
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	2b11      	cmp	r3, #17
 8002ba6:	d008      	beq.n	8002bba <HAL_ADC_AnalogWDGConfig+0x282>
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	2b11      	cmp	r3, #17
 8002bae:	d004      	beq.n	8002bba <HAL_ADC_AnalogWDGConfig+0x282>
 8002bb0:	f641 2189 	movw	r1, #6793	@ 0x1a89
 8002bb4:	489d      	ldr	r0, [pc, #628]	@ (8002e2c <HAL_ADC_AnalogWDGConfig+0x4f4>)
 8002bb6:	f7fe f863 	bl	8000c80 <assert_failed>
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d101      	bne.n	8002bc8 <HAL_ADC_AnalogWDGConfig+0x290>
 8002bc4:	2302      	movs	r3, #2
 8002bc6:	e12c      	b.n	8002e22 <HAL_ADC_AnalogWDGConfig+0x4ea>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2201      	movs	r2, #1
 8002bcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular and injected groups:                      */
  /*  - Analog watchdog channels                                              */
  /*  - Analog watchdog thresholds                                            */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f003 030c 	and.w	r3, r3, #12
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	f040 8114 	bne.w	8002e08 <HAL_ADC_AnalogWDGConfig+0x4d0>
  {
  
    /* Analog watchdogs configuration */
    if(AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d14f      	bne.n	8002c88 <HAL_ADC_AnalogWDGConfig+0x350>
      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: regular and/or injected      */
      /*    groups, one or overall group of channels.                         */
      /*  - Set the Analog watchdog channel (is not used if watchdog          */
      /*    mode "all channels": ADC_CFGR_AWD1SGL=0U).                         */
      MODIFY_REG(hadc->Instance->CFGR                             ,
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	68db      	ldr	r3, [r3, #12]
 8002bee:	f023 43fb 	bic.w	r3, r3, #2105540608	@ 0x7d800000
 8002bf2:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002bf6:	683a      	ldr	r2, [r7, #0]
 8002bf8:	6851      	ldr	r1, [r2, #4]
 8002bfa:	683a      	ldr	r2, [r7, #0]
 8002bfc:	6892      	ldr	r2, [r2, #8]
 8002bfe:	0692      	lsls	r2, r2, #26
 8002c00:	4311      	orrs	r1, r2
 8002c02:	687a      	ldr	r2, [r7, #4]
 8002c04:	6812      	ldr	r2, [r2, #0]
 8002c06:	430b      	orrs	r3, r1
 8002c08:	60d3      	str	r3, [r2, #12]
                 ADC_CFGR_AWD1CH_SHIFT(AnalogWDGConfig->Channel)   );

      /* Shift the offset in function of the selected ADC resolution:         */
      /* Thresholds have to be left-aligned on bit 11U, the LSB (right bits)   */
      /* are set to 0                                                         */ 
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	691a      	ldr	r2, [r3, #16]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	08db      	lsrs	r3, r3, #3
 8002c16:	f003 0303 	and.w	r3, r3, #3
 8002c1a:	005b      	lsls	r3, r3, #1
 8002c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c20:	613b      	str	r3, [r7, #16]
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	695a      	ldr	r2, [r3, #20]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	08db      	lsrs	r3, r3, #3
 8002c2e:	f003 0303 	and.w	r3, r3, #3
 8002c32:	005b      	lsls	r3, r3, #1
 8002c34:	fa02 f303 	lsl.w	r3, r2, r3
 8002c38:	60fb      	str	r3, [r7, #12]
      
      /* Set the high and low thresholds */
      MODIFY_REG(hadc->Instance->TR1                                ,
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	6a1b      	ldr	r3, [r3, #32]
 8002c40:	f003 21f0 	and.w	r1, r3, #4026593280	@ 0xf000f000
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	041a      	lsls	r2, r3, #16
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	431a      	orrs	r2, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	430a      	orrs	r2, r1
 8002c52:	621a      	str	r2, [r3, #32]
                 tmpAWDLowThresholdShifted                           );
      
      /* Clear the ADC Analog watchdog flag (in case of left enabled by       */
      /* previous ADC operations) to be ready to use for HAL_ADC_IRQHandler() */
      /* or HAL_ADC_PollForEvent().                                           */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_IT_AWD1);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	2280      	movs	r2, #128	@ 0x80
 8002c5a:	601a      	str	r2, [r3, #0]
      
      /* Configure ADC Analog watchdog interrupt */
      if(AnalogWDGConfig->ITMode == ENABLE)
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	7b1b      	ldrb	r3, [r3, #12]
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d108      	bne.n	8002c76 <HAL_ADC_AnalogWDGConfig+0x33e>
      {
        /* Enable the ADC Analog watchdog interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD1);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	685a      	ldr	r2, [r3, #4]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002c72:	605a      	str	r2, [r3, #4]
 8002c74:	e0d0      	b.n	8002e18 <HAL_ADC_AnalogWDGConfig+0x4e0>
      }
      else
      {
        /* Disable the ADC Analog watchdog interrupt */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD1);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	685a      	ldr	r2, [r3, #4]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002c84:	605a      	str	r2, [r3, #4]
 8002c86:	e0c7      	b.n	8002e18 <HAL_ADC_AnalogWDGConfig+0x4e0>
    /* Case of ADC_ANALOGWATCHDOG_2 and ADC_ANALOGWATCHDOG_3 */
    else
    {
    /* Shift the threshold in function of the selected ADC resolution */
    /* have to be left-aligned on bit 7U, the LSB (right bits) are set to 0    */
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	f003 0318 	and.w	r3, r3, #24
 8002c92:	2b18      	cmp	r3, #24
 8002c94:	d00d      	beq.n	8002cb2 <HAL_ADC_AnalogWDGConfig+0x37a>
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	691a      	ldr	r2, [r3, #16]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	08db      	lsrs	r3, r3, #3
 8002ca2:	f003 0303 	and.w	r3, r3, #3
 8002ca6:	f1c3 0302 	rsb	r3, r3, #2
 8002caa:	005b      	lsls	r3, r3, #1
 8002cac:	fa22 f303 	lsr.w	r3, r2, r3
 8002cb0:	e002      	b.n	8002cb8 <HAL_ADC_AnalogWDGConfig+0x380>
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	691b      	ldr	r3, [r3, #16]
 8002cb6:	009b      	lsls	r3, r3, #2
 8002cb8:	613b      	str	r3, [r7, #16]
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	f003 0318 	and.w	r3, r3, #24
 8002cc4:	2b18      	cmp	r3, #24
 8002cc6:	d00d      	beq.n	8002ce4 <HAL_ADC_AnalogWDGConfig+0x3ac>
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	695a      	ldr	r2, [r3, #20]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	08db      	lsrs	r3, r3, #3
 8002cd4:	f003 0303 	and.w	r3, r3, #3
 8002cd8:	f1c3 0302 	rsb	r3, r3, #2
 8002cdc:	005b      	lsls	r3, r3, #1
 8002cde:	fa22 f303 	lsr.w	r3, r2, r3
 8002ce2:	e002      	b.n	8002cea <HAL_ADC_AnalogWDGConfig+0x3b2>
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	695b      	ldr	r3, [r3, #20]
 8002ce8:	009b      	lsls	r3, r3, #2
 8002cea:	60fb      	str	r3, [r7, #12]

      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	d137      	bne.n	8002d64 <HAL_ADC_AnalogWDGConfig+0x42c>
      {
        /* Set the Analog watchdog channel or group of channels. This also    */
        /* enables the watchdog.                                              */
        /* Note: Conditional register reset, because several channels can be  */
        /*       set by successive calls of this function.                    */
        if (AnalogWDGConfig->WatchdogMode != ADC_ANALOGWATCHDOG_NONE) 
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d01a      	beq.n	8002d32 <HAL_ADC_AnalogWDGConfig+0x3fa>
        {
          /* Set the high and low thresholds */
          MODIFY_REG(hadc->Instance->TR2                                ,
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d02:	f003 21ff 	and.w	r1, r3, #4278255360	@ 0xff00ff00
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	041a      	lsls	r2, r3, #16
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	431a      	orrs	r2, r3
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	430a      	orrs	r2, r1
 8002d14:	625a      	str	r2, [r3, #36]	@ 0x24
                     ADC_TR2_HT2 |
                     ADC_TR2_LT2                                        ,
                     ADC_TRX_HIGHTHRESHOLD(tmpAWDHighThresholdShifted) |
                     tmpAWDLowThresholdShifted                           );
          
          SET_BIT(hadc->Instance->AWD2CR, ADC_CFGR_AWD23CR(AnalogWDGConfig->Channel));
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	2201      	movs	r2, #1
 8002d24:	409a      	lsls	r2, r3
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	430a      	orrs	r2, r1
 8002d2c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 8002d30:	e011      	b.n	8002d56 <HAL_ADC_AnalogWDGConfig+0x41e>
        }
        else
        {
          CLEAR_BIT(hadc->Instance->TR2, ADC_TR2_HT2 | ADC_TR2_LT2);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f002 22ff 	and.w	r2, r2, #4278255360	@ 0xff00ff00
 8002d40:	625a      	str	r2, [r3, #36]	@ 0x24
          CLEAR_BIT(hadc->Instance->AWD2CR, ADC_AWD2CR_AWD2CH);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	4b38      	ldr	r3, [pc, #224]	@ (8002e30 <HAL_ADC_AnalogWDGConfig+0x4f8>)
 8002d50:	400b      	ands	r3, r1
 8002d52:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
        }
                
        /* Set temporary variable to flag and IT of AWD2 or AWD3 for further  */
        /* settings.                                                          */
        tmpADCFlagAWD2orAWD3 = ADC_FLAG_AWD2;
 8002d56:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d5a:	61bb      	str	r3, [r7, #24]
        tmpADCITAWD2orAWD3 = ADC_IT_AWD2;
 8002d5c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d60:	617b      	str	r3, [r7, #20]
 8002d62:	e036      	b.n	8002dd2 <HAL_ADC_AnalogWDGConfig+0x49a>
      {
        /* Set the Analog watchdog channel or group of channels. This also    */
        /* enables the watchdog.                                              */
        /* Note: Conditional register reset, because several channels can be */
        /*       set by successive calls of this function.                    */
        if (AnalogWDGConfig->WatchdogMode != ADC_ANALOGWATCHDOG_NONE) 
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d01a      	beq.n	8002da2 <HAL_ADC_AnalogWDGConfig+0x46a>
        {
          /* Set the high and low thresholds */
          MODIFY_REG(hadc->Instance->TR3                                ,
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d72:	f003 21ff 	and.w	r1, r3, #4278255360	@ 0xff00ff00
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	041a      	lsls	r2, r3, #16
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	431a      	orrs	r2, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	430a      	orrs	r2, r1
 8002d84:	629a      	str	r2, [r3, #40]	@ 0x28
                     ADC_TR3_HT3 |
                     ADC_TR3_LT3                                        ,
                     ADC_TRX_HIGHTHRESHOLD(tmpAWDHighThresholdShifted) |
                     tmpAWDLowThresholdShifted                           );
          
          SET_BIT(hadc->Instance->AWD3CR, ADC_CFGR_AWD23CR(AnalogWDGConfig->Channel));
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f8d3 10a4 	ldr.w	r1, [r3, #164]	@ 0xa4
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	2201      	movs	r2, #1
 8002d94:	409a      	lsls	r2, r3
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	430a      	orrs	r2, r1
 8002d9c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 8002da0:	e011      	b.n	8002dc6 <HAL_ADC_AnalogWDGConfig+0x48e>
        }
        else
        {
          CLEAR_BIT(hadc->Instance->TR3, ADC_TR3_HT3 | ADC_TR3_LT3);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f002 22ff 	and.w	r2, r2, #4278255360	@ 0xff00ff00
 8002db0:	629a      	str	r2, [r3, #40]	@ 0x28
          CLEAR_BIT(hadc->Instance->AWD3CR, ADC_AWD3CR_AWD3CH);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f8d3 10a4 	ldr.w	r1, [r3, #164]	@ 0xa4
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	4b1c      	ldr	r3, [pc, #112]	@ (8002e30 <HAL_ADC_AnalogWDGConfig+0x4f8>)
 8002dc0:	400b      	ands	r3, r1
 8002dc2:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
        }
        
        /* Set temporary variable to flag and IT of AWD2 or AWD3 for further  */
        /* settings.                                                          */
        tmpADCFlagAWD2orAWD3 = ADC_FLAG_AWD3;
 8002dc6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002dca:	61bb      	str	r3, [r7, #24]
        tmpADCITAWD2orAWD3 = ADC_IT_AWD3;
 8002dcc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002dd0:	617b      	str	r3, [r7, #20]
      }

      /* Clear the ADC Analog watchdog flag (in case of left enabled by       */
      /* previous ADC operations) to be ready to use for HAL_ADC_IRQHandler() */
      /* or HAL_ADC_PollForEvent().                                           */
      __HAL_ADC_CLEAR_FLAG(hadc, tmpADCFlagAWD2orAWD3);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	69ba      	ldr	r2, [r7, #24]
 8002dd8:	601a      	str	r2, [r3, #0]

      /* Configure ADC Analog watchdog interrupt */
      if(AnalogWDGConfig->ITMode == ENABLE)
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	7b1b      	ldrb	r3, [r3, #12]
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	d108      	bne.n	8002df4 <HAL_ADC_AnalogWDGConfig+0x4bc>
      {
        __HAL_ADC_ENABLE_IT(hadc, tmpADCITAWD2orAWD3);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	6859      	ldr	r1, [r3, #4]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	697a      	ldr	r2, [r7, #20]
 8002dee:	430a      	orrs	r2, r1
 8002df0:	605a      	str	r2, [r3, #4]
 8002df2:	e011      	b.n	8002e18 <HAL_ADC_AnalogWDGConfig+0x4e0>
      }
      else
      {
        __HAL_ADC_DISABLE_IT(hadc, tmpADCITAWD2orAWD3);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	6859      	ldr	r1, [r3, #4]
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	43da      	mvns	r2, r3
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	400a      	ands	r2, r1
 8002e04:	605a      	str	r2, [r3, #4]
 8002e06:	e007      	b.n	8002e18 <HAL_ADC_AnalogWDGConfig+0x4e0>
  /* If a conversion is on going on regular or injected groups, no update     */
  /* could be done on neither of the AWD configuration structure parameters.  */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e0c:	f043 0220 	orr.w	r2, r3, #32
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	77fb      	strb	r3, [r7, #31]
  }
  
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002e20:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3720      	adds	r7, #32
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	08006924 	.word	0x08006924
 8002e30:	fff80001 	.word	0xfff80001

08002e34 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b098      	sub	sp, #96	@ 0x60
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e4c:	d009      	beq.n	8002e62 <HAL_ADCEx_MultiModeConfigChannel+0x2e>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a8c      	ldr	r2, [pc, #560]	@ (8003084 <HAL_ADCEx_MultiModeConfigChannel+0x250>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d004      	beq.n	8002e62 <HAL_ADCEx_MultiModeConfigChannel+0x2e>
 8002e58:	f641 3195 	movw	r1, #7061	@ 0x1b95
 8002e5c:	488a      	ldr	r0, [pc, #552]	@ (8003088 <HAL_ADCEx_MultiModeConfigChannel+0x254>)
 8002e5e:	f7fd ff0f 	bl	8000c80 <assert_failed>
  assert_param(IS_ADC_MODE(multimode->Mode));
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d020      	beq.n	8002eac <HAL_ADCEx_MultiModeConfigChannel+0x78>
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d01c      	beq.n	8002eac <HAL_ADCEx_MultiModeConfigChannel+0x78>
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2b02      	cmp	r3, #2
 8002e78:	d018      	beq.n	8002eac <HAL_ADCEx_MultiModeConfigChannel+0x78>
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	2b03      	cmp	r3, #3
 8002e80:	d014      	beq.n	8002eac <HAL_ADCEx_MultiModeConfigChannel+0x78>
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	2b05      	cmp	r3, #5
 8002e88:	d010      	beq.n	8002eac <HAL_ADCEx_MultiModeConfigChannel+0x78>
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	2b06      	cmp	r3, #6
 8002e90:	d00c      	beq.n	8002eac <HAL_ADCEx_MultiModeConfigChannel+0x78>
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	2b07      	cmp	r3, #7
 8002e98:	d008      	beq.n	8002eac <HAL_ADCEx_MultiModeConfigChannel+0x78>
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	2b09      	cmp	r3, #9
 8002ea0:	d004      	beq.n	8002eac <HAL_ADCEx_MultiModeConfigChannel+0x78>
 8002ea2:	f641 3196 	movw	r1, #7062	@ 0x1b96
 8002ea6:	4878      	ldr	r0, [pc, #480]	@ (8003088 <HAL_ADCEx_MultiModeConfigChannel+0x254>)
 8002ea8:	f7fd feea 	bl	8000c80 <assert_failed>
  if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d052      	beq.n	8002f5a <HAL_ADCEx_MultiModeConfigChannel+0x126>
  {
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d00e      	beq.n	8002eda <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ec4:	d009      	beq.n	8002eda <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002ece:	d004      	beq.n	8002eda <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 8002ed0:	f641 3199 	movw	r1, #7065	@ 0x1b99
 8002ed4:	486c      	ldr	r0, [pc, #432]	@ (8003088 <HAL_ADCEx_MultiModeConfigChannel+0x254>)
 8002ed6:	f7fd fed3 	bl	8000c80 <assert_failed>
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d03b      	beq.n	8002f5a <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002eea:	d036      	beq.n	8002f5a <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ef4:	d031      	beq.n	8002f5a <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002efe:	d02c      	beq.n	8002f5a <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f08:	d027      	beq.n	8002f5a <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8002f12:	d022      	beq.n	8002f5a <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8002f1c:	d01d      	beq.n	8002f5a <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002f26:	d018      	beq.n	8002f5a <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f30:	d013      	beq.n	8002f5a <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	f5b3 6f10 	cmp.w	r3, #2304	@ 0x900
 8002f3a:	d00e      	beq.n	8002f5a <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8002f44:	d009      	beq.n	8002f5a <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 8002f4e:	d004      	beq.n	8002f5a <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8002f50:	f641 319a 	movw	r1, #7066	@ 0x1b9a
 8002f54:	484c      	ldr	r0, [pc, #304]	@ (8003088 <HAL_ADCEx_MultiModeConfigChannel+0x254>)
 8002f56:	f7fd fe93 	bl	8000c80 <assert_failed>
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002f62:	d102      	bne.n	8002f6a <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8002f64:	4b49      	ldr	r3, [pc, #292]	@ (800308c <HAL_ADCEx_MultiModeConfigChannel+0x258>)
 8002f66:	60bb      	str	r3, [r7, #8]
 8002f68:	e01a      	b.n	8002fa0 <HAL_ADCEx_MultiModeConfigChannel+0x16c>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a47      	ldr	r2, [pc, #284]	@ (800308c <HAL_ADCEx_MultiModeConfigChannel+0x258>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d103      	bne.n	8002f7c <HAL_ADCEx_MultiModeConfigChannel+0x148>
 8002f74:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002f78:	60bb      	str	r3, [r7, #8]
 8002f7a:	e011      	b.n	8002fa0 <HAL_ADCEx_MultiModeConfigChannel+0x16c>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a40      	ldr	r2, [pc, #256]	@ (8003084 <HAL_ADCEx_MultiModeConfigChannel+0x250>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d102      	bne.n	8002f8c <HAL_ADCEx_MultiModeConfigChannel+0x158>
 8002f86:	4b42      	ldr	r3, [pc, #264]	@ (8003090 <HAL_ADCEx_MultiModeConfigChannel+0x25c>)
 8002f88:	60bb      	str	r3, [r7, #8]
 8002f8a:	e009      	b.n	8002fa0 <HAL_ADCEx_MultiModeConfigChannel+0x16c>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a3f      	ldr	r2, [pc, #252]	@ (8003090 <HAL_ADCEx_MultiModeConfigChannel+0x25c>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d102      	bne.n	8002f9c <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002f96:	4b3b      	ldr	r3, [pc, #236]	@ (8003084 <HAL_ADCEx_MultiModeConfigChannel+0x250>)
 8002f98:	60bb      	str	r3, [r7, #8]
 8002f9a:	e001      	b.n	8002fa0 <HAL_ADCEx_MultiModeConfigChannel+0x16c>
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d101      	bne.n	8002faa <HAL_ADCEx_MultiModeConfigChannel+0x176>
  {
    /* Return function status */
    return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e0bc      	b.n	8003124 <HAL_ADCEx_MultiModeConfigChannel+0x2f0>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d101      	bne.n	8002fb8 <HAL_ADCEx_MultiModeConfigChannel+0x184>
 8002fb4:	2302      	movs	r3, #2
 8002fb6:	e0b5      	b.n	8003124 <HAL_ADCEx_MultiModeConfigChannel+0x2f0>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2201      	movs	r2, #1
 8002fbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	f003 0304 	and.w	r3, r3, #4
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	f040 8099 	bne.w	8003102 <HAL_ADCEx_MultiModeConfigChannel+0x2ce>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	f003 0304 	and.w	r3, r3, #4
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	f040 8092 	bne.w	8003102 <HAL_ADCEx_MultiModeConfigChannel+0x2ce>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002fe6:	d004      	beq.n	8002ff2 <HAL_ADCEx_MultiModeConfigChannel+0x1be>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a27      	ldr	r2, [pc, #156]	@ (800308c <HAL_ADCEx_MultiModeConfigChannel+0x258>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d101      	bne.n	8002ff6 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8002ff2:	4b28      	ldr	r3, [pc, #160]	@ (8003094 <HAL_ADCEx_MultiModeConfigChannel+0x260>)
 8002ff4:	e000      	b.n	8002ff8 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
 8002ff6:	4b28      	ldr	r3, [pc, #160]	@ (8003098 <HAL_ADCEx_MultiModeConfigChannel+0x264>)
 8002ff8:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d04c      	beq.n	800309c <HAL_ADCEx_MultiModeConfigChannel+0x268>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003002:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	6859      	ldr	r1, [r3, #4]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003014:	035b      	lsls	r3, r3, #13
 8003016:	430b      	orrs	r3, r1
 8003018:	431a      	orrs	r2, r3
 800301a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800301c:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	f003 0303 	and.w	r3, r3, #3
 8003028:	2b01      	cmp	r3, #1
 800302a:	d108      	bne.n	800303e <HAL_ADCEx_MultiModeConfigChannel+0x20a>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0301 	and.w	r3, r3, #1
 8003036:	2b01      	cmp	r3, #1
 8003038:	d101      	bne.n	800303e <HAL_ADCEx_MultiModeConfigChannel+0x20a>
 800303a:	2301      	movs	r3, #1
 800303c:	e000      	b.n	8003040 <HAL_ADCEx_MultiModeConfigChannel+0x20c>
 800303e:	2300      	movs	r3, #0
 8003040:	2b00      	cmp	r3, #0
 8003042:	d168      	bne.n	8003116 <HAL_ADCEx_MultiModeConfigChannel+0x2e2>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	f003 0303 	and.w	r3, r3, #3
 800304c:	2b01      	cmp	r3, #1
 800304e:	d107      	bne.n	8003060 <HAL_ADCEx_MultiModeConfigChannel+0x22c>
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0301 	and.w	r3, r3, #1
 8003058:	2b01      	cmp	r3, #1
 800305a:	d101      	bne.n	8003060 <HAL_ADCEx_MultiModeConfigChannel+0x22c>
 800305c:	2301      	movs	r3, #1
 800305e:	e000      	b.n	8003062 <HAL_ADCEx_MultiModeConfigChannel+0x22e>
 8003060:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003062:	2b00      	cmp	r3, #0
 8003064:	d157      	bne.n	8003116 <HAL_ADCEx_MultiModeConfigChannel+0x2e2>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003066:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800306e:	f023 030f 	bic.w	r3, r3, #15
 8003072:	683a      	ldr	r2, [r7, #0]
 8003074:	6811      	ldr	r1, [r2, #0]
 8003076:	683a      	ldr	r2, [r7, #0]
 8003078:	6892      	ldr	r2, [r2, #8]
 800307a:	430a      	orrs	r2, r1
 800307c:	431a      	orrs	r2, r3
 800307e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003080:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003082:	e048      	b.n	8003116 <HAL_ADCEx_MultiModeConfigChannel+0x2e2>
 8003084:	50000400 	.word	0x50000400
 8003088:	08006924 	.word	0x08006924
 800308c:	50000100 	.word	0x50000100
 8003090:	50000500 	.word	0x50000500
 8003094:	50000300 	.word	0x50000300
 8003098:	50000700 	.word	0x50000700
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800309c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80030a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80030a6:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	f003 0303 	and.w	r3, r3, #3
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d108      	bne.n	80030c8 <HAL_ADCEx_MultiModeConfigChannel+0x294>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 0301 	and.w	r3, r3, #1
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d101      	bne.n	80030c8 <HAL_ADCEx_MultiModeConfigChannel+0x294>
 80030c4:	2301      	movs	r3, #1
 80030c6:	e000      	b.n	80030ca <HAL_ADCEx_MultiModeConfigChannel+0x296>
 80030c8:	2300      	movs	r3, #0
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d123      	bne.n	8003116 <HAL_ADCEx_MultiModeConfigChannel+0x2e2>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	f003 0303 	and.w	r3, r3, #3
 80030d6:	2b01      	cmp	r3, #1
 80030d8:	d107      	bne.n	80030ea <HAL_ADCEx_MultiModeConfigChannel+0x2b6>
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 0301 	and.w	r3, r3, #1
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d101      	bne.n	80030ea <HAL_ADCEx_MultiModeConfigChannel+0x2b6>
 80030e6:	2301      	movs	r3, #1
 80030e8:	e000      	b.n	80030ec <HAL_ADCEx_MultiModeConfigChannel+0x2b8>
 80030ea:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d112      	bne.n	8003116 <HAL_ADCEx_MultiModeConfigChannel+0x2e2>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80030f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80030f8:	f023 030f 	bic.w	r3, r3, #15
 80030fc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80030fe:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003100:	e009      	b.n	8003116 <HAL_ADCEx_MultiModeConfigChannel+0x2e2>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003106:	f043 0220 	orr.w	r2, r3, #32
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8003114:	e000      	b.n	8003118 <HAL_ADCEx_MultiModeConfigChannel+0x2e4>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003116:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2200      	movs	r2, #0
 800311c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003120:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 8003124:	4618      	mov	r0, r3
 8003126:	3760      	adds	r7, #96	@ 0x60
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}

0800312c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003134:	2300      	movs	r3, #0
 8003136:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	f003 0303 	and.w	r3, r3, #3
 8003142:	2b01      	cmp	r3, #1
 8003144:	d108      	bne.n	8003158 <ADC_Disable+0x2c>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0301 	and.w	r3, r3, #1
 8003150:	2b01      	cmp	r3, #1
 8003152:	d101      	bne.n	8003158 <ADC_Disable+0x2c>
 8003154:	2301      	movs	r3, #1
 8003156:	e000      	b.n	800315a <ADC_Disable+0x2e>
 8003158:	2300      	movs	r3, #0
 800315a:	2b00      	cmp	r3, #0
 800315c:	d047      	beq.n	80031ee <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	f003 030d 	and.w	r3, r3, #13
 8003168:	2b01      	cmp	r3, #1
 800316a:	d10f      	bne.n	800318c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	689a      	ldr	r2, [r3, #8]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f042 0202 	orr.w	r2, r2, #2
 800317a:	609a      	str	r2, [r3, #8]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	2203      	movs	r2, #3
 8003182:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003184:	f7fe f852 	bl	800122c <HAL_GetTick>
 8003188:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800318a:	e029      	b.n	80031e0 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003190:	f043 0210 	orr.w	r2, r3, #16
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800319c:	f043 0201 	orr.w	r2, r3, #1
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	e023      	b.n	80031f0 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80031a8:	f7fe f840 	bl	800122c <HAL_GetTick>
 80031ac:	4602      	mov	r2, r0
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	2b02      	cmp	r3, #2
 80031b4:	d914      	bls.n	80031e0 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	f003 0301 	and.w	r3, r3, #1
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d10d      	bne.n	80031e0 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c8:	f043 0210 	orr.w	r2, r3, #16
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031d4:	f043 0201 	orr.w	r2, r3, #1
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e007      	b.n	80031f0 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	f003 0301 	and.w	r3, r3, #1
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d0dc      	beq.n	80031a8 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80031ee:	2300      	movs	r3, #0
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3710      	adds	r7, #16
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}

080031f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b085      	sub	sp, #20
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f003 0307 	and.w	r3, r3, #7
 8003206:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003208:	4b0c      	ldr	r3, [pc, #48]	@ (800323c <__NVIC_SetPriorityGrouping+0x44>)
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800320e:	68ba      	ldr	r2, [r7, #8]
 8003210:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003214:	4013      	ands	r3, r2
 8003216:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003220:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003224:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003228:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800322a:	4a04      	ldr	r2, [pc, #16]	@ (800323c <__NVIC_SetPriorityGrouping+0x44>)
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	60d3      	str	r3, [r2, #12]
}
 8003230:	bf00      	nop
 8003232:	3714      	adds	r7, #20
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr
 800323c:	e000ed00 	.word	0xe000ed00

08003240 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003240:	b480      	push	{r7}
 8003242:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003244:	4b04      	ldr	r3, [pc, #16]	@ (8003258 <__NVIC_GetPriorityGrouping+0x18>)
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	0a1b      	lsrs	r3, r3, #8
 800324a:	f003 0307 	and.w	r3, r3, #7
}
 800324e:	4618      	mov	r0, r3
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr
 8003258:	e000ed00 	.word	0xe000ed00

0800325c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	4603      	mov	r3, r0
 8003264:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800326a:	2b00      	cmp	r3, #0
 800326c:	db0b      	blt.n	8003286 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800326e:	79fb      	ldrb	r3, [r7, #7]
 8003270:	f003 021f 	and.w	r2, r3, #31
 8003274:	4907      	ldr	r1, [pc, #28]	@ (8003294 <__NVIC_EnableIRQ+0x38>)
 8003276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800327a:	095b      	lsrs	r3, r3, #5
 800327c:	2001      	movs	r0, #1
 800327e:	fa00 f202 	lsl.w	r2, r0, r2
 8003282:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003286:	bf00      	nop
 8003288:	370c      	adds	r7, #12
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop
 8003294:	e000e100 	.word	0xe000e100

08003298 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003298:	b480      	push	{r7}
 800329a:	b083      	sub	sp, #12
 800329c:	af00      	add	r7, sp, #0
 800329e:	4603      	mov	r3, r0
 80032a0:	6039      	str	r1, [r7, #0]
 80032a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	db0a      	blt.n	80032c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	b2da      	uxtb	r2, r3
 80032b0:	490c      	ldr	r1, [pc, #48]	@ (80032e4 <__NVIC_SetPriority+0x4c>)
 80032b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b6:	0112      	lsls	r2, r2, #4
 80032b8:	b2d2      	uxtb	r2, r2
 80032ba:	440b      	add	r3, r1
 80032bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032c0:	e00a      	b.n	80032d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	b2da      	uxtb	r2, r3
 80032c6:	4908      	ldr	r1, [pc, #32]	@ (80032e8 <__NVIC_SetPriority+0x50>)
 80032c8:	79fb      	ldrb	r3, [r7, #7]
 80032ca:	f003 030f 	and.w	r3, r3, #15
 80032ce:	3b04      	subs	r3, #4
 80032d0:	0112      	lsls	r2, r2, #4
 80032d2:	b2d2      	uxtb	r2, r2
 80032d4:	440b      	add	r3, r1
 80032d6:	761a      	strb	r2, [r3, #24]
}
 80032d8:	bf00      	nop
 80032da:	370c      	adds	r7, #12
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr
 80032e4:	e000e100 	.word	0xe000e100
 80032e8:	e000ed00 	.word	0xe000ed00

080032ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b089      	sub	sp, #36	@ 0x24
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	60f8      	str	r0, [r7, #12]
 80032f4:	60b9      	str	r1, [r7, #8]
 80032f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	f003 0307 	and.w	r3, r3, #7
 80032fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003300:	69fb      	ldr	r3, [r7, #28]
 8003302:	f1c3 0307 	rsb	r3, r3, #7
 8003306:	2b04      	cmp	r3, #4
 8003308:	bf28      	it	cs
 800330a:	2304      	movcs	r3, #4
 800330c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800330e:	69fb      	ldr	r3, [r7, #28]
 8003310:	3304      	adds	r3, #4
 8003312:	2b06      	cmp	r3, #6
 8003314:	d902      	bls.n	800331c <NVIC_EncodePriority+0x30>
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	3b03      	subs	r3, #3
 800331a:	e000      	b.n	800331e <NVIC_EncodePriority+0x32>
 800331c:	2300      	movs	r3, #0
 800331e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003320:	f04f 32ff 	mov.w	r2, #4294967295
 8003324:	69bb      	ldr	r3, [r7, #24]
 8003326:	fa02 f303 	lsl.w	r3, r2, r3
 800332a:	43da      	mvns	r2, r3
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	401a      	ands	r2, r3
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003334:	f04f 31ff 	mov.w	r1, #4294967295
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	fa01 f303 	lsl.w	r3, r1, r3
 800333e:	43d9      	mvns	r1, r3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003344:	4313      	orrs	r3, r2
         );
}
 8003346:	4618      	mov	r0, r3
 8003348:	3724      	adds	r7, #36	@ 0x24
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr
	...

08003354 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b082      	sub	sp, #8
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	3b01      	subs	r3, #1
 8003360:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003364:	d301      	bcc.n	800336a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003366:	2301      	movs	r3, #1
 8003368:	e00f      	b.n	800338a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800336a:	4a0a      	ldr	r2, [pc, #40]	@ (8003394 <SysTick_Config+0x40>)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	3b01      	subs	r3, #1
 8003370:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003372:	210f      	movs	r1, #15
 8003374:	f04f 30ff 	mov.w	r0, #4294967295
 8003378:	f7ff ff8e 	bl	8003298 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800337c:	4b05      	ldr	r3, [pc, #20]	@ (8003394 <SysTick_Config+0x40>)
 800337e:	2200      	movs	r2, #0
 8003380:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003382:	4b04      	ldr	r3, [pc, #16]	@ (8003394 <SysTick_Config+0x40>)
 8003384:	2207      	movs	r2, #7
 8003386:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003388:	2300      	movs	r3, #0
}
 800338a:	4618      	mov	r0, r3
 800338c:	3708      	adds	r7, #8
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	e000e010 	.word	0xe000e010

08003398 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b082      	sub	sp, #8
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2b07      	cmp	r3, #7
 80033a4:	d00f      	beq.n	80033c6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2b06      	cmp	r3, #6
 80033aa:	d00c      	beq.n	80033c6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2b05      	cmp	r3, #5
 80033b0:	d009      	beq.n	80033c6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2b04      	cmp	r3, #4
 80033b6:	d006      	beq.n	80033c6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2b03      	cmp	r3, #3
 80033bc:	d003      	beq.n	80033c6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80033be:	21ab      	movs	r1, #171	@ 0xab
 80033c0:	4804      	ldr	r0, [pc, #16]	@ (80033d4 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80033c2:	f7fd fc5d 	bl	8000c80 <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f7ff ff16 	bl	80031f8 <__NVIC_SetPriorityGrouping>
}
 80033cc:	bf00      	nop
 80033ce:	3708      	adds	r7, #8
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}
 80033d4:	08006960 	.word	0x08006960

080033d8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b086      	sub	sp, #24
 80033dc:	af00      	add	r7, sp, #0
 80033de:	4603      	mov	r3, r0
 80033e0:	60b9      	str	r1, [r7, #8]
 80033e2:	607a      	str	r2, [r7, #4]
 80033e4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033e6:	2300      	movs	r3, #0
 80033e8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2b0f      	cmp	r3, #15
 80033ee:	d903      	bls.n	80033f8 <HAL_NVIC_SetPriority+0x20>
 80033f0:	21c3      	movs	r1, #195	@ 0xc3
 80033f2:	480e      	ldr	r0, [pc, #56]	@ (800342c <HAL_NVIC_SetPriority+0x54>)
 80033f4:	f7fd fc44 	bl	8000c80 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	2b0f      	cmp	r3, #15
 80033fc:	d903      	bls.n	8003406 <HAL_NVIC_SetPriority+0x2e>
 80033fe:	21c4      	movs	r1, #196	@ 0xc4
 8003400:	480a      	ldr	r0, [pc, #40]	@ (800342c <HAL_NVIC_SetPriority+0x54>)
 8003402:	f7fd fc3d 	bl	8000c80 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003406:	f7ff ff1b 	bl	8003240 <__NVIC_GetPriorityGrouping>
 800340a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800340c:	687a      	ldr	r2, [r7, #4]
 800340e:	68b9      	ldr	r1, [r7, #8]
 8003410:	6978      	ldr	r0, [r7, #20]
 8003412:	f7ff ff6b 	bl	80032ec <NVIC_EncodePriority>
 8003416:	4602      	mov	r2, r0
 8003418:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800341c:	4611      	mov	r1, r2
 800341e:	4618      	mov	r0, r3
 8003420:	f7ff ff3a 	bl	8003298 <__NVIC_SetPriority>
}
 8003424:	bf00      	nop
 8003426:	3718      	adds	r7, #24
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}
 800342c:	08006960 	.word	0x08006960

08003430 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b082      	sub	sp, #8
 8003434:	af00      	add	r7, sp, #0
 8003436:	4603      	mov	r3, r0
 8003438:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800343a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800343e:	2b00      	cmp	r3, #0
 8003440:	da03      	bge.n	800344a <HAL_NVIC_EnableIRQ+0x1a>
 8003442:	21d7      	movs	r1, #215	@ 0xd7
 8003444:	4805      	ldr	r0, [pc, #20]	@ (800345c <HAL_NVIC_EnableIRQ+0x2c>)
 8003446:	f7fd fc1b 	bl	8000c80 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800344a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800344e:	4618      	mov	r0, r3
 8003450:	f7ff ff04 	bl	800325c <__NVIC_EnableIRQ>
}
 8003454:	bf00      	nop
 8003456:	3708      	adds	r7, #8
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}
 800345c:	08006960 	.word	0x08006960

08003460 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b082      	sub	sp, #8
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	f7ff ff73 	bl	8003354 <SysTick_Config>
 800346e:	4603      	mov	r3, r0
}
 8003470:	4618      	mov	r0, r3
 8003472:	3708      	adds	r7, #8
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}

08003478 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b086      	sub	sp, #24
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003482:	2300      	movs	r3, #0
 8003484:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent;
  uint32_t temp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800348c:	d01f      	beq.n	80034ce <HAL_GPIO_Init+0x56>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a39      	ldr	r2, [pc, #228]	@ (8003578 <HAL_GPIO_Init+0x100>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d01b      	beq.n	80034ce <HAL_GPIO_Init+0x56>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4a38      	ldr	r2, [pc, #224]	@ (800357c <HAL_GPIO_Init+0x104>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d017      	beq.n	80034ce <HAL_GPIO_Init+0x56>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a37      	ldr	r2, [pc, #220]	@ (8003580 <HAL_GPIO_Init+0x108>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d013      	beq.n	80034ce <HAL_GPIO_Init+0x56>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a36      	ldr	r2, [pc, #216]	@ (8003584 <HAL_GPIO_Init+0x10c>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d00f      	beq.n	80034ce <HAL_GPIO_Init+0x56>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4a35      	ldr	r2, [pc, #212]	@ (8003588 <HAL_GPIO_Init+0x110>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d00b      	beq.n	80034ce <HAL_GPIO_Init+0x56>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4a34      	ldr	r2, [pc, #208]	@ (800358c <HAL_GPIO_Init+0x114>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d007      	beq.n	80034ce <HAL_GPIO_Init+0x56>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4a33      	ldr	r2, [pc, #204]	@ (8003590 <HAL_GPIO_Init+0x118>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d003      	beq.n	80034ce <HAL_GPIO_Init+0x56>
 80034c6:	21b2      	movs	r1, #178	@ 0xb2
 80034c8:	4832      	ldr	r0, [pc, #200]	@ (8003594 <HAL_GPIO_Init+0x11c>)
 80034ca:	f7fd fbd9 	bl	8000c80 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	b29b      	uxth	r3, r3
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d004      	beq.n	80034e2 <HAL_GPIO_Init+0x6a>
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034e0:	d303      	bcc.n	80034ea <HAL_GPIO_Init+0x72>
 80034e2:	21b3      	movs	r1, #179	@ 0xb3
 80034e4:	482b      	ldr	r0, [pc, #172]	@ (8003594 <HAL_GPIO_Init+0x11c>)
 80034e6:	f7fd fbcb 	bl	8000c80 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	f000 821b 	beq.w	800392a <HAL_GPIO_Init+0x4b2>
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	2b01      	cmp	r3, #1
 80034fa:	f000 8216 	beq.w	800392a <HAL_GPIO_Init+0x4b2>
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	2b11      	cmp	r3, #17
 8003504:	f000 8211 	beq.w	800392a <HAL_GPIO_Init+0x4b2>
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	2b02      	cmp	r3, #2
 800350e:	f000 820c 	beq.w	800392a <HAL_GPIO_Init+0x4b2>
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	2b12      	cmp	r3, #18
 8003518:	f000 8207 	beq.w	800392a <HAL_GPIO_Init+0x4b2>
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 8003524:	f000 8201 	beq.w	800392a <HAL_GPIO_Init+0x4b2>
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8003530:	f000 81fb 	beq.w	800392a <HAL_GPIO_Init+0x4b2>
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 800353c:	f000 81f5 	beq.w	800392a <HAL_GPIO_Init+0x4b2>
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 8003548:	f000 81ef 	beq.w	800392a <HAL_GPIO_Init+0x4b2>
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8003554:	f000 81e9 	beq.w	800392a <HAL_GPIO_Init+0x4b2>
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8003560:	f000 81e3 	beq.w	800392a <HAL_GPIO_Init+0x4b2>
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	2b03      	cmp	r3, #3
 800356a:	f000 81de 	beq.w	800392a <HAL_GPIO_Init+0x4b2>
 800356e:	21b4      	movs	r1, #180	@ 0xb4
 8003570:	4808      	ldr	r0, [pc, #32]	@ (8003594 <HAL_GPIO_Init+0x11c>)
 8003572:	f7fd fb85 	bl	8000c80 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003576:	e1d8      	b.n	800392a <HAL_GPIO_Init+0x4b2>
 8003578:	48000400 	.word	0x48000400
 800357c:	48000800 	.word	0x48000800
 8003580:	48000c00 	.word	0x48000c00
 8003584:	48001000 	.word	0x48001000
 8003588:	48001400 	.word	0x48001400
 800358c:	48001800 	.word	0x48001800
 8003590:	48001c00 	.word	0x48001c00
 8003594:	0800699c 	.word	0x0800699c
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	2101      	movs	r1, #1
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	fa01 f303 	lsl.w	r3, r1, r3
 80035a4:	4013      	ands	r3, r2
 80035a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	f000 81ba 	beq.w	8003924 <HAL_GPIO_Init+0x4ac>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	f003 0303 	and.w	r3, r3, #3
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d005      	beq.n	80035c8 <HAL_GPIO_Init+0x150>
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	f003 0303 	and.w	r3, r3, #3
 80035c4:	2b02      	cmp	r3, #2
 80035c6:	d140      	bne.n	800364a <HAL_GPIO_Init+0x1d2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d00b      	beq.n	80035e8 <HAL_GPIO_Init+0x170>
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	68db      	ldr	r3, [r3, #12]
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d007      	beq.n	80035e8 <HAL_GPIO_Init+0x170>
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	2b03      	cmp	r3, #3
 80035de:	d003      	beq.n	80035e8 <HAL_GPIO_Init+0x170>
 80035e0:	21c3      	movs	r1, #195	@ 0xc3
 80035e2:	4894      	ldr	r0, [pc, #592]	@ (8003834 <HAL_GPIO_Init+0x3bc>)
 80035e4:	f7fd fb4c 	bl	8000c80 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	005b      	lsls	r3, r3, #1
 80035f2:	2203      	movs	r2, #3
 80035f4:	fa02 f303 	lsl.w	r3, r2, r3
 80035f8:	43db      	mvns	r3, r3
 80035fa:	693a      	ldr	r2, [r7, #16]
 80035fc:	4013      	ands	r3, r2
 80035fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	68da      	ldr	r2, [r3, #12]
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	005b      	lsls	r3, r3, #1
 8003608:	fa02 f303 	lsl.w	r3, r2, r3
 800360c:	693a      	ldr	r2, [r7, #16]
 800360e:	4313      	orrs	r3, r2
 8003610:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	693a      	ldr	r2, [r7, #16]
 8003616:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800361e:	2201      	movs	r2, #1
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	fa02 f303 	lsl.w	r3, r2, r3
 8003626:	43db      	mvns	r3, r3
 8003628:	693a      	ldr	r2, [r7, #16]
 800362a:	4013      	ands	r3, r2
 800362c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	091b      	lsrs	r3, r3, #4
 8003634:	f003 0201 	and.w	r2, r3, #1
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	fa02 f303 	lsl.w	r3, r2, r3
 800363e:	693a      	ldr	r2, [r7, #16]
 8003640:	4313      	orrs	r3, r2
 8003642:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	693a      	ldr	r2, [r7, #16]
 8003648:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	f003 0303 	and.w	r3, r3, #3
 8003652:	2b03      	cmp	r3, #3
 8003654:	d027      	beq.n	80036a6 <HAL_GPIO_Init+0x22e>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d00b      	beq.n	8003676 <HAL_GPIO_Init+0x1fe>
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	2b01      	cmp	r3, #1
 8003664:	d007      	beq.n	8003676 <HAL_GPIO_Init+0x1fe>
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	2b02      	cmp	r3, #2
 800366c:	d003      	beq.n	8003676 <HAL_GPIO_Init+0x1fe>
 800366e:	21d4      	movs	r1, #212	@ 0xd4
 8003670:	4870      	ldr	r0, [pc, #448]	@ (8003834 <HAL_GPIO_Init+0x3bc>)
 8003672:	f7fd fb05 	bl	8000c80 <assert_failed>

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	68db      	ldr	r3, [r3, #12]
 800367a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	005b      	lsls	r3, r3, #1
 8003680:	2203      	movs	r2, #3
 8003682:	fa02 f303 	lsl.w	r3, r2, r3
 8003686:	43db      	mvns	r3, r3
 8003688:	693a      	ldr	r2, [r7, #16]
 800368a:	4013      	ands	r3, r2
 800368c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	689a      	ldr	r2, [r3, #8]
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	005b      	lsls	r3, r3, #1
 8003696:	fa02 f303 	lsl.w	r3, r2, r3
 800369a:	693a      	ldr	r2, [r7, #16]
 800369c:	4313      	orrs	r3, r2
 800369e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	693a      	ldr	r2, [r7, #16]
 80036a4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	f003 0303 	and.w	r3, r3, #3
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d157      	bne.n	8003762 <HAL_GPIO_Init+0x2ea>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80036b8:	d01f      	beq.n	80036fa <HAL_GPIO_Init+0x282>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	4a5e      	ldr	r2, [pc, #376]	@ (8003838 <HAL_GPIO_Init+0x3c0>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d01b      	beq.n	80036fa <HAL_GPIO_Init+0x282>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	4a5d      	ldr	r2, [pc, #372]	@ (800383c <HAL_GPIO_Init+0x3c4>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d017      	beq.n	80036fa <HAL_GPIO_Init+0x282>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	4a5c      	ldr	r2, [pc, #368]	@ (8003840 <HAL_GPIO_Init+0x3c8>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d013      	beq.n	80036fa <HAL_GPIO_Init+0x282>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	4a5b      	ldr	r2, [pc, #364]	@ (8003844 <HAL_GPIO_Init+0x3cc>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d00f      	beq.n	80036fa <HAL_GPIO_Init+0x282>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	4a5a      	ldr	r2, [pc, #360]	@ (8003848 <HAL_GPIO_Init+0x3d0>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d00b      	beq.n	80036fa <HAL_GPIO_Init+0x282>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	4a59      	ldr	r2, [pc, #356]	@ (800384c <HAL_GPIO_Init+0x3d4>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d007      	beq.n	80036fa <HAL_GPIO_Init+0x282>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	4a58      	ldr	r2, [pc, #352]	@ (8003850 <HAL_GPIO_Init+0x3d8>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d003      	beq.n	80036fa <HAL_GPIO_Init+0x282>
 80036f2:	21e2      	movs	r1, #226	@ 0xe2
 80036f4:	484f      	ldr	r0, [pc, #316]	@ (8003834 <HAL_GPIO_Init+0x3bc>)
 80036f6:	f7fd fac3 	bl	8000c80 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	691b      	ldr	r3, [r3, #16]
 80036fe:	2b0c      	cmp	r3, #12
 8003700:	d90b      	bls.n	800371a <HAL_GPIO_Init+0x2a2>
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	691b      	ldr	r3, [r3, #16]
 8003706:	2b0e      	cmp	r3, #14
 8003708:	d007      	beq.n	800371a <HAL_GPIO_Init+0x2a2>
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	691b      	ldr	r3, [r3, #16]
 800370e:	2b0f      	cmp	r3, #15
 8003710:	d003      	beq.n	800371a <HAL_GPIO_Init+0x2a2>
 8003712:	21e3      	movs	r1, #227	@ 0xe3
 8003714:	4847      	ldr	r0, [pc, #284]	@ (8003834 <HAL_GPIO_Init+0x3bc>)
 8003716:	f7fd fab3 	bl	8000c80 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	08da      	lsrs	r2, r3, #3
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	3208      	adds	r2, #8
 8003722:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003726:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	f003 0307 	and.w	r3, r3, #7
 800372e:	009b      	lsls	r3, r3, #2
 8003730:	220f      	movs	r2, #15
 8003732:	fa02 f303 	lsl.w	r3, r2, r3
 8003736:	43db      	mvns	r3, r3
 8003738:	693a      	ldr	r2, [r7, #16]
 800373a:	4013      	ands	r3, r2
 800373c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	691a      	ldr	r2, [r3, #16]
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	f003 0307 	and.w	r3, r3, #7
 8003748:	009b      	lsls	r3, r3, #2
 800374a:	fa02 f303 	lsl.w	r3, r2, r3
 800374e:	693a      	ldr	r2, [r7, #16]
 8003750:	4313      	orrs	r3, r2
 8003752:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	08da      	lsrs	r2, r3, #3
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	3208      	adds	r2, #8
 800375c:	6939      	ldr	r1, [r7, #16]
 800375e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	005b      	lsls	r3, r3, #1
 800376c:	2203      	movs	r2, #3
 800376e:	fa02 f303 	lsl.w	r3, r2, r3
 8003772:	43db      	mvns	r3, r3
 8003774:	693a      	ldr	r2, [r7, #16]
 8003776:	4013      	ands	r3, r2
 8003778:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	f003 0203 	and.w	r2, r3, #3
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	005b      	lsls	r3, r3, #1
 8003786:	fa02 f303 	lsl.w	r3, r2, r3
 800378a:	693a      	ldr	r2, [r7, #16]
 800378c:	4313      	orrs	r3, r2
 800378e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	693a      	ldr	r2, [r7, #16]
 8003794:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800379e:	2b00      	cmp	r3, #0
 80037a0:	f000 80c0 	beq.w	8003924 <HAL_GPIO_Init+0x4ac>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037a4:	4b2b      	ldr	r3, [pc, #172]	@ (8003854 <HAL_GPIO_Init+0x3dc>)
 80037a6:	699b      	ldr	r3, [r3, #24]
 80037a8:	4a2a      	ldr	r2, [pc, #168]	@ (8003854 <HAL_GPIO_Init+0x3dc>)
 80037aa:	f043 0301 	orr.w	r3, r3, #1
 80037ae:	6193      	str	r3, [r2, #24]
 80037b0:	4b28      	ldr	r3, [pc, #160]	@ (8003854 <HAL_GPIO_Init+0x3dc>)
 80037b2:	699b      	ldr	r3, [r3, #24]
 80037b4:	f003 0301 	and.w	r3, r3, #1
 80037b8:	60bb      	str	r3, [r7, #8]
 80037ba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80037bc:	4a26      	ldr	r2, [pc, #152]	@ (8003858 <HAL_GPIO_Init+0x3e0>)
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	089b      	lsrs	r3, r3, #2
 80037c2:	3302      	adds	r3, #2
 80037c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	f003 0303 	and.w	r3, r3, #3
 80037d0:	009b      	lsls	r3, r3, #2
 80037d2:	220f      	movs	r2, #15
 80037d4:	fa02 f303 	lsl.w	r3, r2, r3
 80037d8:	43db      	mvns	r3, r3
 80037da:	693a      	ldr	r2, [r7, #16]
 80037dc:	4013      	ands	r3, r2
 80037de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80037e6:	d039      	beq.n	800385c <HAL_GPIO_Init+0x3e4>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	4a13      	ldr	r2, [pc, #76]	@ (8003838 <HAL_GPIO_Init+0x3c0>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d01f      	beq.n	8003830 <HAL_GPIO_Init+0x3b8>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	4a12      	ldr	r2, [pc, #72]	@ (800383c <HAL_GPIO_Init+0x3c4>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d019      	beq.n	800382c <HAL_GPIO_Init+0x3b4>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	4a11      	ldr	r2, [pc, #68]	@ (8003840 <HAL_GPIO_Init+0x3c8>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d013      	beq.n	8003828 <HAL_GPIO_Init+0x3b0>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	4a10      	ldr	r2, [pc, #64]	@ (8003844 <HAL_GPIO_Init+0x3cc>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d00d      	beq.n	8003824 <HAL_GPIO_Init+0x3ac>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	4a0f      	ldr	r2, [pc, #60]	@ (8003848 <HAL_GPIO_Init+0x3d0>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d007      	beq.n	8003820 <HAL_GPIO_Init+0x3a8>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	4a0e      	ldr	r2, [pc, #56]	@ (800384c <HAL_GPIO_Init+0x3d4>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d101      	bne.n	800381c <HAL_GPIO_Init+0x3a4>
 8003818:	2306      	movs	r3, #6
 800381a:	e020      	b.n	800385e <HAL_GPIO_Init+0x3e6>
 800381c:	2307      	movs	r3, #7
 800381e:	e01e      	b.n	800385e <HAL_GPIO_Init+0x3e6>
 8003820:	2305      	movs	r3, #5
 8003822:	e01c      	b.n	800385e <HAL_GPIO_Init+0x3e6>
 8003824:	2304      	movs	r3, #4
 8003826:	e01a      	b.n	800385e <HAL_GPIO_Init+0x3e6>
 8003828:	2303      	movs	r3, #3
 800382a:	e018      	b.n	800385e <HAL_GPIO_Init+0x3e6>
 800382c:	2302      	movs	r3, #2
 800382e:	e016      	b.n	800385e <HAL_GPIO_Init+0x3e6>
 8003830:	2301      	movs	r3, #1
 8003832:	e014      	b.n	800385e <HAL_GPIO_Init+0x3e6>
 8003834:	0800699c 	.word	0x0800699c
 8003838:	48000400 	.word	0x48000400
 800383c:	48000800 	.word	0x48000800
 8003840:	48000c00 	.word	0x48000c00
 8003844:	48001000 	.word	0x48001000
 8003848:	48001400 	.word	0x48001400
 800384c:	48001800 	.word	0x48001800
 8003850:	48001c00 	.word	0x48001c00
 8003854:	40021000 	.word	0x40021000
 8003858:	40010000 	.word	0x40010000
 800385c:	2300      	movs	r3, #0
 800385e:	697a      	ldr	r2, [r7, #20]
 8003860:	f002 0203 	and.w	r2, r2, #3
 8003864:	0092      	lsls	r2, r2, #2
 8003866:	4093      	lsls	r3, r2
 8003868:	693a      	ldr	r2, [r7, #16]
 800386a:	4313      	orrs	r3, r2
 800386c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800386e:	4935      	ldr	r1, [pc, #212]	@ (8003944 <HAL_GPIO_Init+0x4cc>)
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	089b      	lsrs	r3, r3, #2
 8003874:	3302      	adds	r3, #2
 8003876:	693a      	ldr	r2, [r7, #16]
 8003878:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800387c:	4b32      	ldr	r3, [pc, #200]	@ (8003948 <HAL_GPIO_Init+0x4d0>)
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	43db      	mvns	r3, r3
 8003886:	693a      	ldr	r2, [r7, #16]
 8003888:	4013      	ands	r3, r2
 800388a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003894:	2b00      	cmp	r3, #0
 8003896:	d003      	beq.n	80038a0 <HAL_GPIO_Init+0x428>
        {
          temp |= iocurrent;
 8003898:	693a      	ldr	r2, [r7, #16]
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	4313      	orrs	r3, r2
 800389e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80038a0:	4a29      	ldr	r2, [pc, #164]	@ (8003948 <HAL_GPIO_Init+0x4d0>)
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038a6:	4b28      	ldr	r3, [pc, #160]	@ (8003948 <HAL_GPIO_Init+0x4d0>)
 80038a8:	68db      	ldr	r3, [r3, #12]
 80038aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	43db      	mvns	r3, r3
 80038b0:	693a      	ldr	r2, [r7, #16]
 80038b2:	4013      	ands	r3, r2
 80038b4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d003      	beq.n	80038ca <HAL_GPIO_Init+0x452>
        {
          temp |= iocurrent;
 80038c2:	693a      	ldr	r2, [r7, #16]
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	4313      	orrs	r3, r2
 80038c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80038ca:	4a1f      	ldr	r2, [pc, #124]	@ (8003948 <HAL_GPIO_Init+0x4d0>)
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80038d0:	4b1d      	ldr	r3, [pc, #116]	@ (8003948 <HAL_GPIO_Init+0x4d0>)
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	43db      	mvns	r3, r3
 80038da:	693a      	ldr	r2, [r7, #16]
 80038dc:	4013      	ands	r3, r2
 80038de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d003      	beq.n	80038f4 <HAL_GPIO_Init+0x47c>
        {
          temp |= iocurrent;
 80038ec:	693a      	ldr	r2, [r7, #16]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	4313      	orrs	r3, r2
 80038f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80038f4:	4a14      	ldr	r2, [pc, #80]	@ (8003948 <HAL_GPIO_Init+0x4d0>)
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80038fa:	4b13      	ldr	r3, [pc, #76]	@ (8003948 <HAL_GPIO_Init+0x4d0>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	43db      	mvns	r3, r3
 8003904:	693a      	ldr	r2, [r7, #16]
 8003906:	4013      	ands	r3, r2
 8003908:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003912:	2b00      	cmp	r3, #0
 8003914:	d003      	beq.n	800391e <HAL_GPIO_Init+0x4a6>
        {
          temp |= iocurrent;
 8003916:	693a      	ldr	r2, [r7, #16]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	4313      	orrs	r3, r2
 800391c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800391e:	4a0a      	ldr	r2, [pc, #40]	@ (8003948 <HAL_GPIO_Init+0x4d0>)
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	3301      	adds	r3, #1
 8003928:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	fa22 f303 	lsr.w	r3, r2, r3
 8003934:	2b00      	cmp	r3, #0
 8003936:	f47f ae2f 	bne.w	8003598 <HAL_GPIO_Init+0x120>
  }
}
 800393a:	bf00      	nop
 800393c:	bf00      	nop
 800393e:	3718      	adds	r7, #24
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}
 8003944:	40010000 	.word	0x40010000
 8003948:	40010400 	.word	0x40010400

0800394c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	460b      	mov	r3, r1
 8003956:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003958:	887b      	ldrh	r3, [r7, #2]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d104      	bne.n	8003968 <HAL_GPIO_ReadPin+0x1c>
 800395e:	f44f 71c2 	mov.w	r1, #388	@ 0x184
 8003962:	4809      	ldr	r0, [pc, #36]	@ (8003988 <HAL_GPIO_ReadPin+0x3c>)
 8003964:	f7fd f98c 	bl	8000c80 <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	691a      	ldr	r2, [r3, #16]
 800396c:	887b      	ldrh	r3, [r7, #2]
 800396e:	4013      	ands	r3, r2
 8003970:	2b00      	cmp	r3, #0
 8003972:	d002      	beq.n	800397a <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 8003974:	2301      	movs	r3, #1
 8003976:	73fb      	strb	r3, [r7, #15]
 8003978:	e001      	b.n	800397e <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800397a:	2300      	movs	r3, #0
 800397c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800397e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003980:	4618      	mov	r0, r3
 8003982:	3710      	adds	r7, #16
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}
 8003988:	0800699c 	.word	0x0800699c

0800398c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b082      	sub	sp, #8
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
 8003994:	460b      	mov	r3, r1
 8003996:	807b      	strh	r3, [r7, #2]
 8003998:	4613      	mov	r3, r2
 800399a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800399c:	887b      	ldrh	r3, [r7, #2]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d104      	bne.n	80039ac <HAL_GPIO_WritePin+0x20>
 80039a2:	f44f 71d2 	mov.w	r1, #420	@ 0x1a4
 80039a6:	480e      	ldr	r0, [pc, #56]	@ (80039e0 <HAL_GPIO_WritePin+0x54>)
 80039a8:	f7fd f96a 	bl	8000c80 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80039ac:	787b      	ldrb	r3, [r7, #1]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d007      	beq.n	80039c2 <HAL_GPIO_WritePin+0x36>
 80039b2:	787b      	ldrb	r3, [r7, #1]
 80039b4:	2b01      	cmp	r3, #1
 80039b6:	d004      	beq.n	80039c2 <HAL_GPIO_WritePin+0x36>
 80039b8:	f240 11a5 	movw	r1, #421	@ 0x1a5
 80039bc:	4808      	ldr	r0, [pc, #32]	@ (80039e0 <HAL_GPIO_WritePin+0x54>)
 80039be:	f7fd f95f 	bl	8000c80 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 80039c2:	787b      	ldrb	r3, [r7, #1]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d003      	beq.n	80039d0 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80039c8:	887a      	ldrh	r2, [r7, #2]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80039ce:	e002      	b.n	80039d6 <HAL_GPIO_WritePin+0x4a>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80039d0:	887a      	ldrh	r2, [r7, #2]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80039d6:	bf00      	nop
 80039d8:	3708      	adds	r7, #8
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	0800699c 	.word	0x0800699c

080039e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b082      	sub	sp, #8
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d101      	bne.n	80039f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e0e1      	b.n	8003bba <HAL_TIM_Base_Init+0x1d6>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a72      	ldr	r2, [pc, #456]	@ (8003bc4 <HAL_TIM_Base_Init+0x1e0>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d036      	beq.n	8003a6e <HAL_TIM_Base_Init+0x8a>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a08:	d031      	beq.n	8003a6e <HAL_TIM_Base_Init+0x8a>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a6e      	ldr	r2, [pc, #440]	@ (8003bc8 <HAL_TIM_Base_Init+0x1e4>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d02c      	beq.n	8003a6e <HAL_TIM_Base_Init+0x8a>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a6c      	ldr	r2, [pc, #432]	@ (8003bcc <HAL_TIM_Base_Init+0x1e8>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d027      	beq.n	8003a6e <HAL_TIM_Base_Init+0x8a>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a6b      	ldr	r2, [pc, #428]	@ (8003bd0 <HAL_TIM_Base_Init+0x1ec>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d022      	beq.n	8003a6e <HAL_TIM_Base_Init+0x8a>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a69      	ldr	r2, [pc, #420]	@ (8003bd4 <HAL_TIM_Base_Init+0x1f0>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d01d      	beq.n	8003a6e <HAL_TIM_Base_Init+0x8a>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a68      	ldr	r2, [pc, #416]	@ (8003bd8 <HAL_TIM_Base_Init+0x1f4>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d018      	beq.n	8003a6e <HAL_TIM_Base_Init+0x8a>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a66      	ldr	r2, [pc, #408]	@ (8003bdc <HAL_TIM_Base_Init+0x1f8>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d013      	beq.n	8003a6e <HAL_TIM_Base_Init+0x8a>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a65      	ldr	r2, [pc, #404]	@ (8003be0 <HAL_TIM_Base_Init+0x1fc>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d00e      	beq.n	8003a6e <HAL_TIM_Base_Init+0x8a>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a63      	ldr	r2, [pc, #396]	@ (8003be4 <HAL_TIM_Base_Init+0x200>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d009      	beq.n	8003a6e <HAL_TIM_Base_Init+0x8a>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a62      	ldr	r2, [pc, #392]	@ (8003be8 <HAL_TIM_Base_Init+0x204>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d004      	beq.n	8003a6e <HAL_TIM_Base_Init+0x8a>
 8003a64:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 8003a68:	4860      	ldr	r0, [pc, #384]	@ (8003bec <HAL_TIM_Base_Init+0x208>)
 8003a6a:	f7fd f909 	bl	8000c80 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d014      	beq.n	8003aa0 <HAL_TIM_Base_Init+0xbc>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	2b10      	cmp	r3, #16
 8003a7c:	d010      	beq.n	8003aa0 <HAL_TIM_Base_Init+0xbc>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	2b20      	cmp	r3, #32
 8003a84:	d00c      	beq.n	8003aa0 <HAL_TIM_Base_Init+0xbc>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	2b40      	cmp	r3, #64	@ 0x40
 8003a8c:	d008      	beq.n	8003aa0 <HAL_TIM_Base_Init+0xbc>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	689b      	ldr	r3, [r3, #8]
 8003a92:	2b60      	cmp	r3, #96	@ 0x60
 8003a94:	d004      	beq.n	8003aa0 <HAL_TIM_Base_Init+0xbc>
 8003a96:	f240 111b 	movw	r1, #283	@ 0x11b
 8003a9a:	4854      	ldr	r0, [pc, #336]	@ (8003bec <HAL_TIM_Base_Init+0x208>)
 8003a9c:	f7fd f8f0 	bl	8000c80 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	691b      	ldr	r3, [r3, #16]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d00e      	beq.n	8003ac6 <HAL_TIM_Base_Init+0xe2>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	691b      	ldr	r3, [r3, #16]
 8003aac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ab0:	d009      	beq.n	8003ac6 <HAL_TIM_Base_Init+0xe2>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	691b      	ldr	r3, [r3, #16]
 8003ab6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003aba:	d004      	beq.n	8003ac6 <HAL_TIM_Base_Init+0xe2>
 8003abc:	f44f 718e 	mov.w	r1, #284	@ 0x11c
 8003ac0:	484a      	ldr	r0, [pc, #296]	@ (8003bec <HAL_TIM_Base_Init+0x208>)
 8003ac2:	f7fd f8dd 	bl	8000c80 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ace:	d00f      	beq.n	8003af0 <HAL_TIM_Base_Init+0x10c>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d006      	beq.n	8003ae6 <HAL_TIM_Base_Init+0x102>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ae0:	d201      	bcs.n	8003ae6 <HAL_TIM_Base_Init+0x102>
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e000      	b.n	8003ae8 <HAL_TIM_Base_Init+0x104>
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	f003 0301 	and.w	r3, r3, #1
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	e006      	b.n	8003afe <HAL_TIM_Base_Init+0x11a>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	bf14      	ite	ne
 8003af8:	2301      	movne	r3, #1
 8003afa:	2300      	moveq	r3, #0
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d104      	bne.n	8003b0c <HAL_TIM_Base_Init+0x128>
 8003b02:	f240 111d 	movw	r1, #285	@ 0x11d
 8003b06:	4839      	ldr	r0, [pc, #228]	@ (8003bec <HAL_TIM_Base_Init+0x208>)
 8003b08:	f7fd f8ba 	bl	8000c80 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	699b      	ldr	r3, [r3, #24]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d008      	beq.n	8003b26 <HAL_TIM_Base_Init+0x142>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	699b      	ldr	r3, [r3, #24]
 8003b18:	2b80      	cmp	r3, #128	@ 0x80
 8003b1a:	d004      	beq.n	8003b26 <HAL_TIM_Base_Init+0x142>
 8003b1c:	f44f 718f 	mov.w	r1, #286	@ 0x11e
 8003b20:	4832      	ldr	r0, [pc, #200]	@ (8003bec <HAL_TIM_Base_Init+0x208>)
 8003b22:	f7fd f8ad 	bl	8000c80 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d106      	bne.n	8003b40 <HAL_TIM_Base_Init+0x15c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2200      	movs	r2, #0
 8003b36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f7fd fab8 	bl	80010b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2202      	movs	r2, #2
 8003b44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	3304      	adds	r3, #4
 8003b50:	4619      	mov	r1, r3
 8003b52:	4610      	mov	r0, r2
 8003b54:	f001 f9ea 	bl	8004f2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2201      	movs	r2, #1
 8003b64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2201      	movs	r2, #1
 8003b74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2201      	movs	r2, #1
 8003b84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2201      	movs	r2, #1
 8003b94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2201      	movs	r2, #1
 8003bac:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003bb8:	2300      	movs	r3, #0
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3708      	adds	r7, #8
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}
 8003bc2:	bf00      	nop
 8003bc4:	40012c00 	.word	0x40012c00
 8003bc8:	40000400 	.word	0x40000400
 8003bcc:	40000800 	.word	0x40000800
 8003bd0:	40001000 	.word	0x40001000
 8003bd4:	40001400 	.word	0x40001400
 8003bd8:	40013400 	.word	0x40013400
 8003bdc:	40014000 	.word	0x40014000
 8003be0:	40014400 	.word	0x40014400
 8003be4:	40014800 	.word	0x40014800
 8003be8:	40015000 	.word	0x40015000
 8003bec:	080069d8 	.word	0x080069d8

08003bf0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b082      	sub	sp, #8
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d101      	bne.n	8003c02 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e0e1      	b.n	8003dc6 <HAL_TIM_PWM_Init+0x1d6>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a72      	ldr	r2, [pc, #456]	@ (8003dd0 <HAL_TIM_PWM_Init+0x1e0>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d036      	beq.n	8003c7a <HAL_TIM_PWM_Init+0x8a>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c14:	d031      	beq.n	8003c7a <HAL_TIM_PWM_Init+0x8a>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a6e      	ldr	r2, [pc, #440]	@ (8003dd4 <HAL_TIM_PWM_Init+0x1e4>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d02c      	beq.n	8003c7a <HAL_TIM_PWM_Init+0x8a>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a6c      	ldr	r2, [pc, #432]	@ (8003dd8 <HAL_TIM_PWM_Init+0x1e8>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d027      	beq.n	8003c7a <HAL_TIM_PWM_Init+0x8a>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a6b      	ldr	r2, [pc, #428]	@ (8003ddc <HAL_TIM_PWM_Init+0x1ec>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d022      	beq.n	8003c7a <HAL_TIM_PWM_Init+0x8a>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a69      	ldr	r2, [pc, #420]	@ (8003de0 <HAL_TIM_PWM_Init+0x1f0>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d01d      	beq.n	8003c7a <HAL_TIM_PWM_Init+0x8a>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a68      	ldr	r2, [pc, #416]	@ (8003de4 <HAL_TIM_PWM_Init+0x1f4>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d018      	beq.n	8003c7a <HAL_TIM_PWM_Init+0x8a>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a66      	ldr	r2, [pc, #408]	@ (8003de8 <HAL_TIM_PWM_Init+0x1f8>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d013      	beq.n	8003c7a <HAL_TIM_PWM_Init+0x8a>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a65      	ldr	r2, [pc, #404]	@ (8003dec <HAL_TIM_PWM_Init+0x1fc>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d00e      	beq.n	8003c7a <HAL_TIM_PWM_Init+0x8a>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a63      	ldr	r2, [pc, #396]	@ (8003df0 <HAL_TIM_PWM_Init+0x200>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d009      	beq.n	8003c7a <HAL_TIM_PWM_Init+0x8a>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a62      	ldr	r2, [pc, #392]	@ (8003df4 <HAL_TIM_PWM_Init+0x204>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d004      	beq.n	8003c7a <HAL_TIM_PWM_Init+0x8a>
 8003c70:	f240 5139 	movw	r1, #1337	@ 0x539
 8003c74:	4860      	ldr	r0, [pc, #384]	@ (8003df8 <HAL_TIM_PWM_Init+0x208>)
 8003c76:	f7fd f803 	bl	8000c80 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d014      	beq.n	8003cac <HAL_TIM_PWM_Init+0xbc>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	2b10      	cmp	r3, #16
 8003c88:	d010      	beq.n	8003cac <HAL_TIM_PWM_Init+0xbc>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	2b20      	cmp	r3, #32
 8003c90:	d00c      	beq.n	8003cac <HAL_TIM_PWM_Init+0xbc>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	2b40      	cmp	r3, #64	@ 0x40
 8003c98:	d008      	beq.n	8003cac <HAL_TIM_PWM_Init+0xbc>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	2b60      	cmp	r3, #96	@ 0x60
 8003ca0:	d004      	beq.n	8003cac <HAL_TIM_PWM_Init+0xbc>
 8003ca2:	f240 513a 	movw	r1, #1338	@ 0x53a
 8003ca6:	4854      	ldr	r0, [pc, #336]	@ (8003df8 <HAL_TIM_PWM_Init+0x208>)
 8003ca8:	f7fc ffea 	bl	8000c80 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	691b      	ldr	r3, [r3, #16]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d00e      	beq.n	8003cd2 <HAL_TIM_PWM_Init+0xe2>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	691b      	ldr	r3, [r3, #16]
 8003cb8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cbc:	d009      	beq.n	8003cd2 <HAL_TIM_PWM_Init+0xe2>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	691b      	ldr	r3, [r3, #16]
 8003cc2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cc6:	d004      	beq.n	8003cd2 <HAL_TIM_PWM_Init+0xe2>
 8003cc8:	f240 513b 	movw	r1, #1339	@ 0x53b
 8003ccc:	484a      	ldr	r0, [pc, #296]	@ (8003df8 <HAL_TIM_PWM_Init+0x208>)
 8003cce:	f7fc ffd7 	bl	8000c80 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cda:	d00f      	beq.n	8003cfc <HAL_TIM_PWM_Init+0x10c>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d006      	beq.n	8003cf2 <HAL_TIM_PWM_Init+0x102>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cec:	d201      	bcs.n	8003cf2 <HAL_TIM_PWM_Init+0x102>
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e000      	b.n	8003cf4 <HAL_TIM_PWM_Init+0x104>
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	f003 0301 	and.w	r3, r3, #1
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	e006      	b.n	8003d0a <HAL_TIM_PWM_Init+0x11a>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	bf14      	ite	ne
 8003d04:	2301      	movne	r3, #1
 8003d06:	2300      	moveq	r3, #0
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d104      	bne.n	8003d18 <HAL_TIM_PWM_Init+0x128>
 8003d0e:	f240 513c 	movw	r1, #1340	@ 0x53c
 8003d12:	4839      	ldr	r0, [pc, #228]	@ (8003df8 <HAL_TIM_PWM_Init+0x208>)
 8003d14:	f7fc ffb4 	bl	8000c80 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	699b      	ldr	r3, [r3, #24]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d008      	beq.n	8003d32 <HAL_TIM_PWM_Init+0x142>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	699b      	ldr	r3, [r3, #24]
 8003d24:	2b80      	cmp	r3, #128	@ 0x80
 8003d26:	d004      	beq.n	8003d32 <HAL_TIM_PWM_Init+0x142>
 8003d28:	f240 513d 	movw	r1, #1341	@ 0x53d
 8003d2c:	4832      	ldr	r0, [pc, #200]	@ (8003df8 <HAL_TIM_PWM_Init+0x208>)
 8003d2e:	f7fc ffa7 	bl	8000c80 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d106      	bne.n	8003d4c <HAL_TIM_PWM_Init+0x15c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f000 f858 	bl	8003dfc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2202      	movs	r2, #2
 8003d50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	3304      	adds	r3, #4
 8003d5c:	4619      	mov	r1, r3
 8003d5e:	4610      	mov	r0, r2
 8003d60:	f001 f8e4 	bl	8004f2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2201      	movs	r2, #1
 8003d68:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2201      	movs	r2, #1
 8003d70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2201      	movs	r2, #1
 8003d78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2201      	movs	r2, #1
 8003d88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2201      	movs	r2, #1
 8003d90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2201      	movs	r2, #1
 8003d98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2201      	movs	r2, #1
 8003da0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2201      	movs	r2, #1
 8003da8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2201      	movs	r2, #1
 8003db0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003dc4:	2300      	movs	r3, #0
}
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	3708      	adds	r7, #8
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}
 8003dce:	bf00      	nop
 8003dd0:	40012c00 	.word	0x40012c00
 8003dd4:	40000400 	.word	0x40000400
 8003dd8:	40000800 	.word	0x40000800
 8003ddc:	40001000 	.word	0x40001000
 8003de0:	40001400 	.word	0x40001400
 8003de4:	40013400 	.word	0x40013400
 8003de8:	40014000 	.word	0x40014000
 8003dec:	40014400 	.word	0x40014400
 8003df0:	40014800 	.word	0x40014800
 8003df4:	40015000 	.word	0x40015000
 8003df8:	080069d8 	.word	0x080069d8

08003dfc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b083      	sub	sp, #12
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003e04:	bf00      	nop
 8003e06:	370c      	adds	r7, #12
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0e:	4770      	bx	lr

08003e10 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b084      	sub	sp, #16
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
 8003e18:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a89      	ldr	r2, [pc, #548]	@ (8004044 <HAL_TIM_PWM_Start+0x234>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d117      	bne.n	8003e54 <HAL_TIM_PWM_Start+0x44>
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	f000 8095 	beq.w	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	2b04      	cmp	r3, #4
 8003e30:	f000 8091 	beq.w	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	2b08      	cmp	r3, #8
 8003e38:	f000 808d 	beq.w	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	2b0c      	cmp	r3, #12
 8003e40:	f000 8089 	beq.w	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	2b10      	cmp	r3, #16
 8003e48:	f000 8085 	beq.w	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	2b14      	cmp	r3, #20
 8003e50:	f000 8081 	beq.w	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e5c:	d10b      	bne.n	8003e76 <HAL_TIM_PWM_Start+0x66>
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d078      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	2b04      	cmp	r3, #4
 8003e68:	d075      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	2b08      	cmp	r3, #8
 8003e6e:	d072      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	2b0c      	cmp	r3, #12
 8003e74:	d06f      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a73      	ldr	r2, [pc, #460]	@ (8004048 <HAL_TIM_PWM_Start+0x238>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d10b      	bne.n	8003e98 <HAL_TIM_PWM_Start+0x88>
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d067      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	2b04      	cmp	r3, #4
 8003e8a:	d064      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	2b08      	cmp	r3, #8
 8003e90:	d061      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	2b0c      	cmp	r3, #12
 8003e96:	d05e      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a6b      	ldr	r2, [pc, #428]	@ (800404c <HAL_TIM_PWM_Start+0x23c>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d10b      	bne.n	8003eba <HAL_TIM_PWM_Start+0xaa>
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d056      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	2b04      	cmp	r3, #4
 8003eac:	d053      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	2b08      	cmp	r3, #8
 8003eb2:	d050      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	2b0c      	cmp	r3, #12
 8003eb8:	d04d      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a64      	ldr	r2, [pc, #400]	@ (8004050 <HAL_TIM_PWM_Start+0x240>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d111      	bne.n	8003ee8 <HAL_TIM_PWM_Start+0xd8>
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d045      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	2b04      	cmp	r3, #4
 8003ece:	d042      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	2b08      	cmp	r3, #8
 8003ed4:	d03f      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	2b0c      	cmp	r3, #12
 8003eda:	d03c      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	2b10      	cmp	r3, #16
 8003ee0:	d039      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	2b14      	cmp	r3, #20
 8003ee6:	d036      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a59      	ldr	r2, [pc, #356]	@ (8004054 <HAL_TIM_PWM_Start+0x244>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d105      	bne.n	8003efe <HAL_TIM_PWM_Start+0xee>
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d02e      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	2b04      	cmp	r3, #4
 8003efc:	d02b      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a55      	ldr	r2, [pc, #340]	@ (8004058 <HAL_TIM_PWM_Start+0x248>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d102      	bne.n	8003f0e <HAL_TIM_PWM_Start+0xfe>
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d023      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a52      	ldr	r2, [pc, #328]	@ (800405c <HAL_TIM_PWM_Start+0x24c>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d102      	bne.n	8003f1e <HAL_TIM_PWM_Start+0x10e>
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d01b      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a4f      	ldr	r2, [pc, #316]	@ (8004060 <HAL_TIM_PWM_Start+0x250>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d111      	bne.n	8003f4c <HAL_TIM_PWM_Start+0x13c>
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d013      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	2b04      	cmp	r3, #4
 8003f32:	d010      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	2b08      	cmp	r3, #8
 8003f38:	d00d      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	2b0c      	cmp	r3, #12
 8003f3e:	d00a      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	2b10      	cmp	r3, #16
 8003f44:	d007      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	2b14      	cmp	r3, #20
 8003f4a:	d004      	beq.n	8003f56 <HAL_TIM_PWM_Start+0x146>
 8003f4c:	f240 51c3 	movw	r1, #1475	@ 0x5c3
 8003f50:	4844      	ldr	r0, [pc, #272]	@ (8004064 <HAL_TIM_PWM_Start+0x254>)
 8003f52:	f7fc fe95 	bl	8000c80 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d109      	bne.n	8003f70 <HAL_TIM_PWM_Start+0x160>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	bf14      	ite	ne
 8003f68:	2301      	movne	r3, #1
 8003f6a:	2300      	moveq	r3, #0
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	e03c      	b.n	8003fea <HAL_TIM_PWM_Start+0x1da>
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	2b04      	cmp	r3, #4
 8003f74:	d109      	bne.n	8003f8a <HAL_TIM_PWM_Start+0x17a>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	2b01      	cmp	r3, #1
 8003f80:	bf14      	ite	ne
 8003f82:	2301      	movne	r3, #1
 8003f84:	2300      	moveq	r3, #0
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	e02f      	b.n	8003fea <HAL_TIM_PWM_Start+0x1da>
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	2b08      	cmp	r3, #8
 8003f8e:	d109      	bne.n	8003fa4 <HAL_TIM_PWM_Start+0x194>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	bf14      	ite	ne
 8003f9c:	2301      	movne	r3, #1
 8003f9e:	2300      	moveq	r3, #0
 8003fa0:	b2db      	uxtb	r3, r3
 8003fa2:	e022      	b.n	8003fea <HAL_TIM_PWM_Start+0x1da>
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	2b0c      	cmp	r3, #12
 8003fa8:	d109      	bne.n	8003fbe <HAL_TIM_PWM_Start+0x1ae>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	bf14      	ite	ne
 8003fb6:	2301      	movne	r3, #1
 8003fb8:	2300      	moveq	r3, #0
 8003fba:	b2db      	uxtb	r3, r3
 8003fbc:	e015      	b.n	8003fea <HAL_TIM_PWM_Start+0x1da>
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	2b10      	cmp	r3, #16
 8003fc2:	d109      	bne.n	8003fd8 <HAL_TIM_PWM_Start+0x1c8>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003fca:	b2db      	uxtb	r3, r3
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	bf14      	ite	ne
 8003fd0:	2301      	movne	r3, #1
 8003fd2:	2300      	moveq	r3, #0
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	e008      	b.n	8003fea <HAL_TIM_PWM_Start+0x1da>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003fde:	b2db      	uxtb	r3, r3
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	bf14      	ite	ne
 8003fe4:	2301      	movne	r3, #1
 8003fe6:	2300      	moveq	r3, #0
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d001      	beq.n	8003ff2 <HAL_TIM_PWM_Start+0x1e2>
  {
    return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e0b4      	b.n	800415c <HAL_TIM_PWM_Start+0x34c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d104      	bne.n	8004002 <HAL_TIM_PWM_Start+0x1f2>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2202      	movs	r2, #2
 8003ffc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004000:	e036      	b.n	8004070 <HAL_TIM_PWM_Start+0x260>
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	2b04      	cmp	r3, #4
 8004006:	d104      	bne.n	8004012 <HAL_TIM_PWM_Start+0x202>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2202      	movs	r2, #2
 800400c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004010:	e02e      	b.n	8004070 <HAL_TIM_PWM_Start+0x260>
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	2b08      	cmp	r3, #8
 8004016:	d104      	bne.n	8004022 <HAL_TIM_PWM_Start+0x212>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2202      	movs	r2, #2
 800401c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004020:	e026      	b.n	8004070 <HAL_TIM_PWM_Start+0x260>
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	2b0c      	cmp	r3, #12
 8004026:	d104      	bne.n	8004032 <HAL_TIM_PWM_Start+0x222>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2202      	movs	r2, #2
 800402c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004030:	e01e      	b.n	8004070 <HAL_TIM_PWM_Start+0x260>
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	2b10      	cmp	r3, #16
 8004036:	d117      	bne.n	8004068 <HAL_TIM_PWM_Start+0x258>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2202      	movs	r2, #2
 800403c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004040:	e016      	b.n	8004070 <HAL_TIM_PWM_Start+0x260>
 8004042:	bf00      	nop
 8004044:	40012c00 	.word	0x40012c00
 8004048:	40000400 	.word	0x40000400
 800404c:	40000800 	.word	0x40000800
 8004050:	40013400 	.word	0x40013400
 8004054:	40014000 	.word	0x40014000
 8004058:	40014400 	.word	0x40014400
 800405c:	40014800 	.word	0x40014800
 8004060:	40015000 	.word	0x40015000
 8004064:	080069d8 	.word	0x080069d8
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2202      	movs	r2, #2
 800406c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	2201      	movs	r2, #1
 8004076:	6839      	ldr	r1, [r7, #0]
 8004078:	4618      	mov	r0, r3
 800407a:	f001 fc2b 	bl	80058d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a38      	ldr	r2, [pc, #224]	@ (8004164 <HAL_TIM_PWM_Start+0x354>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d018      	beq.n	80040ba <HAL_TIM_PWM_Start+0x2aa>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a36      	ldr	r2, [pc, #216]	@ (8004168 <HAL_TIM_PWM_Start+0x358>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d013      	beq.n	80040ba <HAL_TIM_PWM_Start+0x2aa>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a35      	ldr	r2, [pc, #212]	@ (800416c <HAL_TIM_PWM_Start+0x35c>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d00e      	beq.n	80040ba <HAL_TIM_PWM_Start+0x2aa>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a33      	ldr	r2, [pc, #204]	@ (8004170 <HAL_TIM_PWM_Start+0x360>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d009      	beq.n	80040ba <HAL_TIM_PWM_Start+0x2aa>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a32      	ldr	r2, [pc, #200]	@ (8004174 <HAL_TIM_PWM_Start+0x364>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d004      	beq.n	80040ba <HAL_TIM_PWM_Start+0x2aa>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a30      	ldr	r2, [pc, #192]	@ (8004178 <HAL_TIM_PWM_Start+0x368>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d101      	bne.n	80040be <HAL_TIM_PWM_Start+0x2ae>
 80040ba:	2301      	movs	r3, #1
 80040bc:	e000      	b.n	80040c0 <HAL_TIM_PWM_Start+0x2b0>
 80040be:	2300      	movs	r3, #0
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d007      	beq.n	80040d4 <HAL_TIM_PWM_Start+0x2c4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80040d2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a22      	ldr	r2, [pc, #136]	@ (8004164 <HAL_TIM_PWM_Start+0x354>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d01d      	beq.n	800411a <HAL_TIM_PWM_Start+0x30a>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040e6:	d018      	beq.n	800411a <HAL_TIM_PWM_Start+0x30a>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a23      	ldr	r2, [pc, #140]	@ (800417c <HAL_TIM_PWM_Start+0x36c>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d013      	beq.n	800411a <HAL_TIM_PWM_Start+0x30a>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a22      	ldr	r2, [pc, #136]	@ (8004180 <HAL_TIM_PWM_Start+0x370>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d00e      	beq.n	800411a <HAL_TIM_PWM_Start+0x30a>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a19      	ldr	r2, [pc, #100]	@ (8004168 <HAL_TIM_PWM_Start+0x358>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d009      	beq.n	800411a <HAL_TIM_PWM_Start+0x30a>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a18      	ldr	r2, [pc, #96]	@ (800416c <HAL_TIM_PWM_Start+0x35c>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d004      	beq.n	800411a <HAL_TIM_PWM_Start+0x30a>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a18      	ldr	r2, [pc, #96]	@ (8004178 <HAL_TIM_PWM_Start+0x368>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d115      	bne.n	8004146 <HAL_TIM_PWM_Start+0x336>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	689a      	ldr	r2, [r3, #8]
 8004120:	4b18      	ldr	r3, [pc, #96]	@ (8004184 <HAL_TIM_PWM_Start+0x374>)
 8004122:	4013      	ands	r3, r2
 8004124:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2b06      	cmp	r3, #6
 800412a:	d015      	beq.n	8004158 <HAL_TIM_PWM_Start+0x348>
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004132:	d011      	beq.n	8004158 <HAL_TIM_PWM_Start+0x348>
    {
      __HAL_TIM_ENABLE(htim);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f042 0201 	orr.w	r2, r2, #1
 8004142:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004144:	e008      	b.n	8004158 <HAL_TIM_PWM_Start+0x348>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f042 0201 	orr.w	r2, r2, #1
 8004154:	601a      	str	r2, [r3, #0]
 8004156:	e000      	b.n	800415a <HAL_TIM_PWM_Start+0x34a>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004158:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800415a:	2300      	movs	r3, #0
}
 800415c:	4618      	mov	r0, r3
 800415e:	3710      	adds	r7, #16
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}
 8004164:	40012c00 	.word	0x40012c00
 8004168:	40013400 	.word	0x40013400
 800416c:	40014000 	.word	0x40014000
 8004170:	40014400 	.word	0x40014400
 8004174:	40014800 	.word	0x40014800
 8004178:	40015000 	.word	0x40015000
 800417c:	40000400 	.word	0x40000400
 8004180:	40000800 	.word	0x40000800
 8004184:	00010007 	.word	0x00010007

08004188 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b084      	sub	sp, #16
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	68db      	ldr	r3, [r3, #12]
 8004196:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	691b      	ldr	r3, [r3, #16]
 800419e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	f003 0302 	and.w	r3, r3, #2
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d020      	beq.n	80041ec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	f003 0302 	and.w	r3, r3, #2
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d01b      	beq.n	80041ec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f06f 0202 	mvn.w	r2, #2
 80041bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2201      	movs	r2, #1
 80041c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	699b      	ldr	r3, [r3, #24]
 80041ca:	f003 0303 	and.w	r3, r3, #3
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d003      	beq.n	80041da <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f000 fe8c 	bl	8004ef0 <HAL_TIM_IC_CaptureCallback>
 80041d8:	e005      	b.n	80041e6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f000 fe7e 	bl	8004edc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	f000 fe8f 	bl	8004f04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	f003 0304 	and.w	r3, r3, #4
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d020      	beq.n	8004238 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	f003 0304 	and.w	r3, r3, #4
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d01b      	beq.n	8004238 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f06f 0204 	mvn.w	r2, #4
 8004208:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2202      	movs	r2, #2
 800420e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	699b      	ldr	r3, [r3, #24]
 8004216:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800421a:	2b00      	cmp	r3, #0
 800421c:	d003      	beq.n	8004226 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f000 fe66 	bl	8004ef0 <HAL_TIM_IC_CaptureCallback>
 8004224:	e005      	b.n	8004232 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f000 fe58 	bl	8004edc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	f000 fe69 	bl	8004f04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2200      	movs	r2, #0
 8004236:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	f003 0308 	and.w	r3, r3, #8
 800423e:	2b00      	cmp	r3, #0
 8004240:	d020      	beq.n	8004284 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	f003 0308 	and.w	r3, r3, #8
 8004248:	2b00      	cmp	r3, #0
 800424a:	d01b      	beq.n	8004284 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f06f 0208 	mvn.w	r2, #8
 8004254:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2204      	movs	r2, #4
 800425a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	69db      	ldr	r3, [r3, #28]
 8004262:	f003 0303 	and.w	r3, r3, #3
 8004266:	2b00      	cmp	r3, #0
 8004268:	d003      	beq.n	8004272 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f000 fe40 	bl	8004ef0 <HAL_TIM_IC_CaptureCallback>
 8004270:	e005      	b.n	800427e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f000 fe32 	bl	8004edc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004278:	6878      	ldr	r0, [r7, #4]
 800427a:	f000 fe43 	bl	8004f04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2200      	movs	r2, #0
 8004282:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	f003 0310 	and.w	r3, r3, #16
 800428a:	2b00      	cmp	r3, #0
 800428c:	d020      	beq.n	80042d0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	f003 0310 	and.w	r3, r3, #16
 8004294:	2b00      	cmp	r3, #0
 8004296:	d01b      	beq.n	80042d0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f06f 0210 	mvn.w	r2, #16
 80042a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2208      	movs	r2, #8
 80042a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	69db      	ldr	r3, [r3, #28]
 80042ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d003      	beq.n	80042be <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f000 fe1a 	bl	8004ef0 <HAL_TIM_IC_CaptureCallback>
 80042bc:	e005      	b.n	80042ca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f000 fe0c 	bl	8004edc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f000 fe1d 	bl	8004f04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	f003 0301 	and.w	r3, r3, #1
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d00c      	beq.n	80042f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	f003 0301 	and.w	r3, r3, #1
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d007      	beq.n	80042f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f06f 0201 	mvn.w	r2, #1
 80042ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f000 fdea 	bl	8004ec8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d00c      	beq.n	8004318 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004304:	2b00      	cmp	r3, #0
 8004306:	d007      	beq.n	8004318 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004310:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	f001 fe00 	bl	8005f18 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800431e:	2b00      	cmp	r3, #0
 8004320:	d00c      	beq.n	800433c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004328:	2b00      	cmp	r3, #0
 800432a:	d007      	beq.n	800433c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004334:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f001 fdf8 	bl	8005f2c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004342:	2b00      	cmp	r3, #0
 8004344:	d00c      	beq.n	8004360 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800434c:	2b00      	cmp	r3, #0
 800434e:	d007      	beq.n	8004360 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004358:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800435a:	6878      	ldr	r0, [r7, #4]
 800435c:	f000 fddc 	bl	8004f18 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	f003 0320 	and.w	r3, r3, #32
 8004366:	2b00      	cmp	r3, #0
 8004368:	d00c      	beq.n	8004384 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	f003 0320 	and.w	r3, r3, #32
 8004370:	2b00      	cmp	r3, #0
 8004372:	d007      	beq.n	8004384 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f06f 0220 	mvn.w	r2, #32
 800437c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f001 fdc0 	bl	8005f04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004384:	bf00      	nop
 8004386:	3710      	adds	r7, #16
 8004388:	46bd      	mov	sp, r7
 800438a:	bd80      	pop	{r7, pc}

0800438c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b086      	sub	sp, #24
 8004390:	af00      	add	r7, sp, #0
 8004392:	60f8      	str	r0, [r7, #12]
 8004394:	60b9      	str	r1, [r7, #8]
 8004396:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004398:	2300      	movs	r3, #0
 800439a:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d016      	beq.n	80043d0 <HAL_TIM_PWM_ConfigChannel+0x44>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2b04      	cmp	r3, #4
 80043a6:	d013      	beq.n	80043d0 <HAL_TIM_PWM_ConfigChannel+0x44>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2b08      	cmp	r3, #8
 80043ac:	d010      	beq.n	80043d0 <HAL_TIM_PWM_ConfigChannel+0x44>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2b0c      	cmp	r3, #12
 80043b2:	d00d      	beq.n	80043d0 <HAL_TIM_PWM_ConfigChannel+0x44>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2b10      	cmp	r3, #16
 80043b8:	d00a      	beq.n	80043d0 <HAL_TIM_PWM_ConfigChannel+0x44>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2b14      	cmp	r3, #20
 80043be:	d007      	beq.n	80043d0 <HAL_TIM_PWM_ConfigChannel+0x44>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2b3c      	cmp	r3, #60	@ 0x3c
 80043c4:	d004      	beq.n	80043d0 <HAL_TIM_PWM_ConfigChannel+0x44>
 80043c6:	f241 01c2 	movw	r1, #4290	@ 0x10c2
 80043ca:	488b      	ldr	r0, [pc, #556]	@ (80045f8 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 80043cc:	f7fc fc58 	bl	8000c80 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	2b60      	cmp	r3, #96	@ 0x60
 80043d6:	d01c      	beq.n	8004412 <HAL_TIM_PWM_ConfigChannel+0x86>
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	2b70      	cmp	r3, #112	@ 0x70
 80043de:	d018      	beq.n	8004412 <HAL_TIM_PWM_ConfigChannel+0x86>
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a85      	ldr	r2, [pc, #532]	@ (80045fc <HAL_TIM_PWM_ConfigChannel+0x270>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d013      	beq.n	8004412 <HAL_TIM_PWM_ConfigChannel+0x86>
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a84      	ldr	r2, [pc, #528]	@ (8004600 <HAL_TIM_PWM_ConfigChannel+0x274>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d00e      	beq.n	8004412 <HAL_TIM_PWM_ConfigChannel+0x86>
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a82      	ldr	r2, [pc, #520]	@ (8004604 <HAL_TIM_PWM_ConfigChannel+0x278>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d009      	beq.n	8004412 <HAL_TIM_PWM_ConfigChannel+0x86>
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a81      	ldr	r2, [pc, #516]	@ (8004608 <HAL_TIM_PWM_ConfigChannel+0x27c>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d004      	beq.n	8004412 <HAL_TIM_PWM_ConfigChannel+0x86>
 8004408:	f241 01c3 	movw	r1, #4291	@ 0x10c3
 800440c:	487a      	ldr	r0, [pc, #488]	@ (80045f8 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800440e:	f7fc fc37 	bl	8000c80 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	689b      	ldr	r3, [r3, #8]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d008      	beq.n	800442c <HAL_TIM_PWM_ConfigChannel+0xa0>
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	2b02      	cmp	r3, #2
 8004420:	d004      	beq.n	800442c <HAL_TIM_PWM_ConfigChannel+0xa0>
 8004422:	f241 01c4 	movw	r1, #4292	@ 0x10c4
 8004426:	4874      	ldr	r0, [pc, #464]	@ (80045f8 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 8004428:	f7fc fc2a 	bl	8000c80 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	691b      	ldr	r3, [r3, #16]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d008      	beq.n	8004446 <HAL_TIM_PWM_ConfigChannel+0xba>
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	691b      	ldr	r3, [r3, #16]
 8004438:	2b04      	cmp	r3, #4
 800443a:	d004      	beq.n	8004446 <HAL_TIM_PWM_ConfigChannel+0xba>
 800443c:	f241 01c5 	movw	r1, #4293	@ 0x10c5
 8004440:	486d      	ldr	r0, [pc, #436]	@ (80045f8 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 8004442:	f7fc fc1d 	bl	8000c80 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800444c:	2b01      	cmp	r3, #1
 800444e:	d101      	bne.n	8004454 <HAL_TIM_PWM_ConfigChannel+0xc8>
 8004450:	2302      	movs	r3, #2
 8004452:	e1e3      	b.n	800481c <HAL_TIM_PWM_ConfigChannel+0x490>
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2201      	movs	r2, #1
 8004458:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2b14      	cmp	r3, #20
 8004460:	f200 81d4 	bhi.w	800480c <HAL_TIM_PWM_ConfigChannel+0x480>
 8004464:	a201      	add	r2, pc, #4	@ (adr r2, 800446c <HAL_TIM_PWM_ConfigChannel+0xe0>)
 8004466:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800446a:	bf00      	nop
 800446c:	080044c1 	.word	0x080044c1
 8004470:	0800480d 	.word	0x0800480d
 8004474:	0800480d 	.word	0x0800480d
 8004478:	0800480d 	.word	0x0800480d
 800447c:	08004565 	.word	0x08004565
 8004480:	0800480d 	.word	0x0800480d
 8004484:	0800480d 	.word	0x0800480d
 8004488:	0800480d 	.word	0x0800480d
 800448c:	0800462d 	.word	0x0800462d
 8004490:	0800480d 	.word	0x0800480d
 8004494:	0800480d 	.word	0x0800480d
 8004498:	0800480d 	.word	0x0800480d
 800449c:	080046b3 	.word	0x080046b3
 80044a0:	0800480d 	.word	0x0800480d
 80044a4:	0800480d 	.word	0x0800480d
 80044a8:	0800480d 	.word	0x0800480d
 80044ac:	0800473b 	.word	0x0800473b
 80044b0:	0800480d 	.word	0x0800480d
 80044b4:	0800480d 	.word	0x0800480d
 80044b8:	0800480d 	.word	0x0800480d
 80044bc:	080047a3 	.word	0x080047a3
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a51      	ldr	r2, [pc, #324]	@ (800460c <HAL_TIM_PWM_ConfigChannel+0x280>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d02c      	beq.n	8004524 <HAL_TIM_PWM_ConfigChannel+0x198>
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044d2:	d027      	beq.n	8004524 <HAL_TIM_PWM_ConfigChannel+0x198>
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a4d      	ldr	r2, [pc, #308]	@ (8004610 <HAL_TIM_PWM_ConfigChannel+0x284>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d022      	beq.n	8004524 <HAL_TIM_PWM_ConfigChannel+0x198>
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a4c      	ldr	r2, [pc, #304]	@ (8004614 <HAL_TIM_PWM_ConfigChannel+0x288>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d01d      	beq.n	8004524 <HAL_TIM_PWM_ConfigChannel+0x198>
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a4a      	ldr	r2, [pc, #296]	@ (8004618 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d018      	beq.n	8004524 <HAL_TIM_PWM_ConfigChannel+0x198>
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a49      	ldr	r2, [pc, #292]	@ (800461c <HAL_TIM_PWM_ConfigChannel+0x290>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d013      	beq.n	8004524 <HAL_TIM_PWM_ConfigChannel+0x198>
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a47      	ldr	r2, [pc, #284]	@ (8004620 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d00e      	beq.n	8004524 <HAL_TIM_PWM_ConfigChannel+0x198>
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a46      	ldr	r2, [pc, #280]	@ (8004624 <HAL_TIM_PWM_ConfigChannel+0x298>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d009      	beq.n	8004524 <HAL_TIM_PWM_ConfigChannel+0x198>
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a44      	ldr	r2, [pc, #272]	@ (8004628 <HAL_TIM_PWM_ConfigChannel+0x29c>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d004      	beq.n	8004524 <HAL_TIM_PWM_ConfigChannel+0x198>
 800451a:	f241 01cf 	movw	r1, #4303	@ 0x10cf
 800451e:	4836      	ldr	r0, [pc, #216]	@ (80045f8 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 8004520:	f7fc fbae 	bl	8000c80 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	68b9      	ldr	r1, [r7, #8]
 800452a:	4618      	mov	r0, r3
 800452c:	f000 fda8 	bl	8005080 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	699a      	ldr	r2, [r3, #24]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f042 0208 	orr.w	r2, r2, #8
 800453e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	699a      	ldr	r2, [r3, #24]
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f022 0204 	bic.w	r2, r2, #4
 800454e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	6999      	ldr	r1, [r3, #24]
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	691a      	ldr	r2, [r3, #16]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	430a      	orrs	r2, r1
 8004560:	619a      	str	r2, [r3, #24]
      break;
 8004562:	e156      	b.n	8004812 <HAL_TIM_PWM_ConfigChannel+0x486>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a28      	ldr	r2, [pc, #160]	@ (800460c <HAL_TIM_PWM_ConfigChannel+0x280>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d022      	beq.n	80045b4 <HAL_TIM_PWM_ConfigChannel+0x228>
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004576:	d01d      	beq.n	80045b4 <HAL_TIM_PWM_ConfigChannel+0x228>
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a24      	ldr	r2, [pc, #144]	@ (8004610 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d018      	beq.n	80045b4 <HAL_TIM_PWM_ConfigChannel+0x228>
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a23      	ldr	r2, [pc, #140]	@ (8004614 <HAL_TIM_PWM_ConfigChannel+0x288>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d013      	beq.n	80045b4 <HAL_TIM_PWM_ConfigChannel+0x228>
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a21      	ldr	r2, [pc, #132]	@ (8004618 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d00e      	beq.n	80045b4 <HAL_TIM_PWM_ConfigChannel+0x228>
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a20      	ldr	r2, [pc, #128]	@ (800461c <HAL_TIM_PWM_ConfigChannel+0x290>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d009      	beq.n	80045b4 <HAL_TIM_PWM_ConfigChannel+0x228>
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a20      	ldr	r2, [pc, #128]	@ (8004628 <HAL_TIM_PWM_ConfigChannel+0x29c>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d004      	beq.n	80045b4 <HAL_TIM_PWM_ConfigChannel+0x228>
 80045aa:	f44f 5187 	mov.w	r1, #4320	@ 0x10e0
 80045ae:	4812      	ldr	r0, [pc, #72]	@ (80045f8 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 80045b0:	f7fc fb66 	bl	8000c80 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	68b9      	ldr	r1, [r7, #8]
 80045ba:	4618      	mov	r0, r3
 80045bc:	f000 fe24 	bl	8005208 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	699a      	ldr	r2, [r3, #24]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80045ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	699a      	ldr	r2, [r3, #24]
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	6999      	ldr	r1, [r3, #24]
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	691b      	ldr	r3, [r3, #16]
 80045ea:	021a      	lsls	r2, r3, #8
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	430a      	orrs	r2, r1
 80045f2:	619a      	str	r2, [r3, #24]
      break;
 80045f4:	e10d      	b.n	8004812 <HAL_TIM_PWM_ConfigChannel+0x486>
 80045f6:	bf00      	nop
 80045f8:	080069d8 	.word	0x080069d8
 80045fc:	00010040 	.word	0x00010040
 8004600:	00010050 	.word	0x00010050
 8004604:	00010060 	.word	0x00010060
 8004608:	00010070 	.word	0x00010070
 800460c:	40012c00 	.word	0x40012c00
 8004610:	40000400 	.word	0x40000400
 8004614:	40000800 	.word	0x40000800
 8004618:	40013400 	.word	0x40013400
 800461c:	40014000 	.word	0x40014000
 8004620:	40014400 	.word	0x40014400
 8004624:	40014800 	.word	0x40014800
 8004628:	40015000 	.word	0x40015000
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a7c      	ldr	r2, [pc, #496]	@ (8004824 <HAL_TIM_PWM_ConfigChannel+0x498>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d01d      	beq.n	8004672 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800463e:	d018      	beq.n	8004672 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a78      	ldr	r2, [pc, #480]	@ (8004828 <HAL_TIM_PWM_ConfigChannel+0x49c>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d013      	beq.n	8004672 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a77      	ldr	r2, [pc, #476]	@ (800482c <HAL_TIM_PWM_ConfigChannel+0x4a0>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d00e      	beq.n	8004672 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a75      	ldr	r2, [pc, #468]	@ (8004830 <HAL_TIM_PWM_ConfigChannel+0x4a4>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d009      	beq.n	8004672 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a74      	ldr	r2, [pc, #464]	@ (8004834 <HAL_TIM_PWM_ConfigChannel+0x4a8>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d004      	beq.n	8004672 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 8004668:	f241 01f1 	movw	r1, #4337	@ 0x10f1
 800466c:	4872      	ldr	r0, [pc, #456]	@ (8004838 <HAL_TIM_PWM_ConfigChannel+0x4ac>)
 800466e:	f7fc fb07 	bl	8000c80 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	68b9      	ldr	r1, [r7, #8]
 8004678:	4618      	mov	r0, r3
 800467a:	f000 fe81 	bl	8005380 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	69da      	ldr	r2, [r3, #28]
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f042 0208 	orr.w	r2, r2, #8
 800468c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	69da      	ldr	r2, [r3, #28]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f022 0204 	bic.w	r2, r2, #4
 800469c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	69d9      	ldr	r1, [r3, #28]
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	691a      	ldr	r2, [r3, #16]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	430a      	orrs	r2, r1
 80046ae:	61da      	str	r2, [r3, #28]
      break;
 80046b0:	e0af      	b.n	8004812 <HAL_TIM_PWM_ConfigChannel+0x486>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a5b      	ldr	r2, [pc, #364]	@ (8004824 <HAL_TIM_PWM_ConfigChannel+0x498>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d01d      	beq.n	80046f8 <HAL_TIM_PWM_ConfigChannel+0x36c>
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046c4:	d018      	beq.n	80046f8 <HAL_TIM_PWM_ConfigChannel+0x36c>
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a57      	ldr	r2, [pc, #348]	@ (8004828 <HAL_TIM_PWM_ConfigChannel+0x49c>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d013      	beq.n	80046f8 <HAL_TIM_PWM_ConfigChannel+0x36c>
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a55      	ldr	r2, [pc, #340]	@ (800482c <HAL_TIM_PWM_ConfigChannel+0x4a0>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d00e      	beq.n	80046f8 <HAL_TIM_PWM_ConfigChannel+0x36c>
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a54      	ldr	r2, [pc, #336]	@ (8004830 <HAL_TIM_PWM_ConfigChannel+0x4a4>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d009      	beq.n	80046f8 <HAL_TIM_PWM_ConfigChannel+0x36c>
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a52      	ldr	r2, [pc, #328]	@ (8004834 <HAL_TIM_PWM_ConfigChannel+0x4a8>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d004      	beq.n	80046f8 <HAL_TIM_PWM_ConfigChannel+0x36c>
 80046ee:	f241 1102 	movw	r1, #4354	@ 0x1102
 80046f2:	4851      	ldr	r0, [pc, #324]	@ (8004838 <HAL_TIM_PWM_ConfigChannel+0x4ac>)
 80046f4:	f7fc fac4 	bl	8000c80 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	68b9      	ldr	r1, [r7, #8]
 80046fe:	4618      	mov	r0, r3
 8004700:	f000 fefa 	bl	80054f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	69da      	ldr	r2, [r3, #28]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004712:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	69da      	ldr	r2, [r3, #28]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004722:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	69d9      	ldr	r1, [r3, #28]
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	691b      	ldr	r3, [r3, #16]
 800472e:	021a      	lsls	r2, r3, #8
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	430a      	orrs	r2, r1
 8004736:	61da      	str	r2, [r3, #28]
      break;
 8004738:	e06b      	b.n	8004812 <HAL_TIM_PWM_ConfigChannel+0x486>

#if defined(TIM_CCER_CC5E)
    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a39      	ldr	r2, [pc, #228]	@ (8004824 <HAL_TIM_PWM_ConfigChannel+0x498>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d00e      	beq.n	8004762 <HAL_TIM_PWM_ConfigChannel+0x3d6>
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a39      	ldr	r2, [pc, #228]	@ (8004830 <HAL_TIM_PWM_ConfigChannel+0x4a4>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d009      	beq.n	8004762 <HAL_TIM_PWM_ConfigChannel+0x3d6>
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a38      	ldr	r2, [pc, #224]	@ (8004834 <HAL_TIM_PWM_ConfigChannel+0x4a8>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d004      	beq.n	8004762 <HAL_TIM_PWM_ConfigChannel+0x3d6>
 8004758:	f241 1114 	movw	r1, #4372	@ 0x1114
 800475c:	4836      	ldr	r0, [pc, #216]	@ (8004838 <HAL_TIM_PWM_ConfigChannel+0x4ac>)
 800475e:	f7fc fa8f 	bl	8000c80 <assert_failed>

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	68b9      	ldr	r1, [r7, #8]
 8004768:	4618      	mov	r0, r3
 800476a:	f000 ff43 	bl	80055f4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f042 0208 	orr.w	r2, r2, #8
 800477c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f022 0204 	bic.w	r2, r2, #4
 800478c:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	691a      	ldr	r2, [r3, #16]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	430a      	orrs	r2, r1
 800479e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80047a0:	e037      	b.n	8004812 <HAL_TIM_PWM_ConfigChannel+0x486>

#if defined(TIM_CCER_CC6E)
    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a1f      	ldr	r2, [pc, #124]	@ (8004824 <HAL_TIM_PWM_ConfigChannel+0x498>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d00e      	beq.n	80047ca <HAL_TIM_PWM_ConfigChannel+0x43e>
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a1f      	ldr	r2, [pc, #124]	@ (8004830 <HAL_TIM_PWM_ConfigChannel+0x4a4>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d009      	beq.n	80047ca <HAL_TIM_PWM_ConfigChannel+0x43e>
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a1e      	ldr	r2, [pc, #120]	@ (8004834 <HAL_TIM_PWM_ConfigChannel+0x4a8>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d004      	beq.n	80047ca <HAL_TIM_PWM_ConfigChannel+0x43e>
 80047c0:	f241 1127 	movw	r1, #4391	@ 0x1127
 80047c4:	481c      	ldr	r0, [pc, #112]	@ (8004838 <HAL_TIM_PWM_ConfigChannel+0x4ac>)
 80047c6:	f7fc fa5b 	bl	8000c80 <assert_failed>

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	68b9      	ldr	r1, [r7, #8]
 80047d0:	4618      	mov	r0, r3
 80047d2:	f000 ff79 	bl	80056c8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047e4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047f4:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	691b      	ldr	r3, [r3, #16]
 8004800:	021a      	lsls	r2, r3, #8
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	430a      	orrs	r2, r1
 8004808:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800480a:	e002      	b.n	8004812 <HAL_TIM_PWM_ConfigChannel+0x486>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	75fb      	strb	r3, [r7, #23]
      break;
 8004810:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2200      	movs	r2, #0
 8004816:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800481a:	7dfb      	ldrb	r3, [r7, #23]
}
 800481c:	4618      	mov	r0, r3
 800481e:	3718      	adds	r7, #24
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}
 8004824:	40012c00 	.word	0x40012c00
 8004828:	40000400 	.word	0x40000400
 800482c:	40000800 	.word	0x40000800
 8004830:	40013400 	.word	0x40013400
 8004834:	40015000 	.word	0x40015000
 8004838:	080069d8 	.word	0x080069d8

0800483c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b084      	sub	sp, #16
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
 8004844:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004846:	2300      	movs	r3, #0
 8004848:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004850:	2b01      	cmp	r3, #1
 8004852:	d101      	bne.n	8004858 <HAL_TIM_ConfigClockSource+0x1c>
 8004854:	2302      	movs	r3, #2
 8004856:	e325      	b.n	8004ea4 <HAL_TIM_ConfigClockSource+0x668>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2201      	movs	r2, #1
 800485c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2202      	movs	r2, #2
 8004864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004870:	d029      	beq.n	80048c6 <HAL_TIM_ConfigClockSource+0x8a>
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	2b70      	cmp	r3, #112	@ 0x70
 8004878:	d025      	beq.n	80048c6 <HAL_TIM_ConfigClockSource+0x8a>
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004882:	d020      	beq.n	80048c6 <HAL_TIM_ConfigClockSource+0x8a>
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	2b40      	cmp	r3, #64	@ 0x40
 800488a:	d01c      	beq.n	80048c6 <HAL_TIM_ConfigClockSource+0x8a>
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	2b50      	cmp	r3, #80	@ 0x50
 8004892:	d018      	beq.n	80048c6 <HAL_TIM_ConfigClockSource+0x8a>
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	2b60      	cmp	r3, #96	@ 0x60
 800489a:	d014      	beq.n	80048c6 <HAL_TIM_ConfigClockSource+0x8a>
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d010      	beq.n	80048c6 <HAL_TIM_ConfigClockSource+0x8a>
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	2b10      	cmp	r3, #16
 80048aa:	d00c      	beq.n	80048c6 <HAL_TIM_ConfigClockSource+0x8a>
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	2b20      	cmp	r3, #32
 80048b2:	d008      	beq.n	80048c6 <HAL_TIM_ConfigClockSource+0x8a>
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	2b30      	cmp	r3, #48	@ 0x30
 80048ba:	d004      	beq.n	80048c6 <HAL_TIM_ConfigClockSource+0x8a>
 80048bc:	f241 5172 	movw	r1, #5490	@ 0x1572
 80048c0:	4886      	ldr	r0, [pc, #536]	@ (8004adc <HAL_TIM_ConfigClockSource+0x2a0>)
 80048c2:	f7fc f9dd 	bl	8000c80 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048d4:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80048d8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048da:	68bb      	ldr	r3, [r7, #8]
 80048dc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80048e0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	68ba      	ldr	r2, [r7, #8]
 80048e8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048f2:	f000 8109 	beq.w	8004b08 <HAL_TIM_ConfigClockSource+0x2cc>
 80048f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048fa:	f200 82c6 	bhi.w	8004e8a <HAL_TIM_ConfigClockSource+0x64e>
 80048fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004902:	d02d      	beq.n	8004960 <HAL_TIM_ConfigClockSource+0x124>
 8004904:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004908:	f200 82bf 	bhi.w	8004e8a <HAL_TIM_ConfigClockSource+0x64e>
 800490c:	2b70      	cmp	r3, #112	@ 0x70
 800490e:	d06f      	beq.n	80049f0 <HAL_TIM_ConfigClockSource+0x1b4>
 8004910:	2b70      	cmp	r3, #112	@ 0x70
 8004912:	f200 82ba 	bhi.w	8004e8a <HAL_TIM_ConfigClockSource+0x64e>
 8004916:	2b60      	cmp	r3, #96	@ 0x60
 8004918:	f000 81d0 	beq.w	8004cbc <HAL_TIM_ConfigClockSource+0x480>
 800491c:	2b60      	cmp	r3, #96	@ 0x60
 800491e:	f200 82b4 	bhi.w	8004e8a <HAL_TIM_ConfigClockSource+0x64e>
 8004922:	2b50      	cmp	r3, #80	@ 0x50
 8004924:	f000 8161 	beq.w	8004bea <HAL_TIM_ConfigClockSource+0x3ae>
 8004928:	2b50      	cmp	r3, #80	@ 0x50
 800492a:	f200 82ae 	bhi.w	8004e8a <HAL_TIM_ConfigClockSource+0x64e>
 800492e:	2b40      	cmp	r3, #64	@ 0x40
 8004930:	f000 821f 	beq.w	8004d72 <HAL_TIM_ConfigClockSource+0x536>
 8004934:	2b40      	cmp	r3, #64	@ 0x40
 8004936:	f200 82a8 	bhi.w	8004e8a <HAL_TIM_ConfigClockSource+0x64e>
 800493a:	2b30      	cmp	r3, #48	@ 0x30
 800493c:	f000 8274 	beq.w	8004e28 <HAL_TIM_ConfigClockSource+0x5ec>
 8004940:	2b30      	cmp	r3, #48	@ 0x30
 8004942:	f200 82a2 	bhi.w	8004e8a <HAL_TIM_ConfigClockSource+0x64e>
 8004946:	2b20      	cmp	r3, #32
 8004948:	f000 826e 	beq.w	8004e28 <HAL_TIM_ConfigClockSource+0x5ec>
 800494c:	2b20      	cmp	r3, #32
 800494e:	f200 829c 	bhi.w	8004e8a <HAL_TIM_ConfigClockSource+0x64e>
 8004952:	2b00      	cmp	r3, #0
 8004954:	f000 8268 	beq.w	8004e28 <HAL_TIM_ConfigClockSource+0x5ec>
 8004958:	2b10      	cmp	r3, #16
 800495a:	f000 8265 	beq.w	8004e28 <HAL_TIM_ConfigClockSource+0x5ec>
 800495e:	e294      	b.n	8004e8a <HAL_TIM_ConfigClockSource+0x64e>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4a5e      	ldr	r2, [pc, #376]	@ (8004ae0 <HAL_TIM_ConfigClockSource+0x2a4>)
 8004966:	4293      	cmp	r3, r2
 8004968:	f000 8292 	beq.w	8004e90 <HAL_TIM_ConfigClockSource+0x654>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004974:	f000 828c 	beq.w	8004e90 <HAL_TIM_ConfigClockSource+0x654>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a59      	ldr	r2, [pc, #356]	@ (8004ae4 <HAL_TIM_ConfigClockSource+0x2a8>)
 800497e:	4293      	cmp	r3, r2
 8004980:	f000 8286 	beq.w	8004e90 <HAL_TIM_ConfigClockSource+0x654>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a57      	ldr	r2, [pc, #348]	@ (8004ae8 <HAL_TIM_ConfigClockSource+0x2ac>)
 800498a:	4293      	cmp	r3, r2
 800498c:	f000 8280 	beq.w	8004e90 <HAL_TIM_ConfigClockSource+0x654>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a55      	ldr	r2, [pc, #340]	@ (8004aec <HAL_TIM_ConfigClockSource+0x2b0>)
 8004996:	4293      	cmp	r3, r2
 8004998:	f000 827a 	beq.w	8004e90 <HAL_TIM_ConfigClockSource+0x654>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4a53      	ldr	r2, [pc, #332]	@ (8004af0 <HAL_TIM_ConfigClockSource+0x2b4>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	f000 8274 	beq.w	8004e90 <HAL_TIM_ConfigClockSource+0x654>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a51      	ldr	r2, [pc, #324]	@ (8004af4 <HAL_TIM_ConfigClockSource+0x2b8>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	f000 826e 	beq.w	8004e90 <HAL_TIM_ConfigClockSource+0x654>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a4f      	ldr	r2, [pc, #316]	@ (8004af8 <HAL_TIM_ConfigClockSource+0x2bc>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	f000 8268 	beq.w	8004e90 <HAL_TIM_ConfigClockSource+0x654>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a4d      	ldr	r2, [pc, #308]	@ (8004afc <HAL_TIM_ConfigClockSource+0x2c0>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	f000 8262 	beq.w	8004e90 <HAL_TIM_ConfigClockSource+0x654>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a4b      	ldr	r2, [pc, #300]	@ (8004b00 <HAL_TIM_ConfigClockSource+0x2c4>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	f000 825c 	beq.w	8004e90 <HAL_TIM_ConfigClockSource+0x654>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a49      	ldr	r2, [pc, #292]	@ (8004b04 <HAL_TIM_ConfigClockSource+0x2c8>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	f000 8256 	beq.w	8004e90 <HAL_TIM_ConfigClockSource+0x654>
 80049e4:	f241 517e 	movw	r1, #5502	@ 0x157e
 80049e8:	483c      	ldr	r0, [pc, #240]	@ (8004adc <HAL_TIM_ConfigClockSource+0x2a0>)
 80049ea:	f7fc f949 	bl	8000c80 <assert_failed>
      break;
 80049ee:	e24f      	b.n	8004e90 <HAL_TIM_ConfigClockSource+0x654>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a3a      	ldr	r2, [pc, #232]	@ (8004ae0 <HAL_TIM_ConfigClockSource+0x2a4>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d01d      	beq.n	8004a36 <HAL_TIM_ConfigClockSource+0x1fa>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a02:	d018      	beq.n	8004a36 <HAL_TIM_ConfigClockSource+0x1fa>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a36      	ldr	r2, [pc, #216]	@ (8004ae4 <HAL_TIM_ConfigClockSource+0x2a8>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d013      	beq.n	8004a36 <HAL_TIM_ConfigClockSource+0x1fa>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a35      	ldr	r2, [pc, #212]	@ (8004ae8 <HAL_TIM_ConfigClockSource+0x2ac>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d00e      	beq.n	8004a36 <HAL_TIM_ConfigClockSource+0x1fa>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a35      	ldr	r2, [pc, #212]	@ (8004af4 <HAL_TIM_ConfigClockSource+0x2b8>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d009      	beq.n	8004a36 <HAL_TIM_ConfigClockSource+0x1fa>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a37      	ldr	r2, [pc, #220]	@ (8004b04 <HAL_TIM_ConfigClockSource+0x2c8>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d004      	beq.n	8004a36 <HAL_TIM_ConfigClockSource+0x1fa>
 8004a2c:	f241 5185 	movw	r1, #5509	@ 0x1585
 8004a30:	482a      	ldr	r0, [pc, #168]	@ (8004adc <HAL_TIM_ConfigClockSource+0x2a0>)
 8004a32:	f7fc f925 	bl	8000c80 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d013      	beq.n	8004a66 <HAL_TIM_ConfigClockSource+0x22a>
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a46:	d00e      	beq.n	8004a66 <HAL_TIM_ConfigClockSource+0x22a>
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a50:	d009      	beq.n	8004a66 <HAL_TIM_ConfigClockSource+0x22a>
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004a5a:	d004      	beq.n	8004a66 <HAL_TIM_ConfigClockSource+0x22a>
 8004a5c:	f241 5188 	movw	r1, #5512	@ 0x1588
 8004a60:	481e      	ldr	r0, [pc, #120]	@ (8004adc <HAL_TIM_ConfigClockSource+0x2a0>)
 8004a62:	f7fc f90d 	bl	8000c80 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a6e:	d014      	beq.n	8004a9a <HAL_TIM_ConfigClockSource+0x25e>
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d010      	beq.n	8004a9a <HAL_TIM_ConfigClockSource+0x25e>
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d00c      	beq.n	8004a9a <HAL_TIM_ConfigClockSource+0x25e>
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	2b02      	cmp	r3, #2
 8004a86:	d008      	beq.n	8004a9a <HAL_TIM_ConfigClockSource+0x25e>
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	2b0a      	cmp	r3, #10
 8004a8e:	d004      	beq.n	8004a9a <HAL_TIM_ConfigClockSource+0x25e>
 8004a90:	f241 5189 	movw	r1, #5513	@ 0x1589
 8004a94:	4811      	ldr	r0, [pc, #68]	@ (8004adc <HAL_TIM_ConfigClockSource+0x2a0>)
 8004a96:	f7fc f8f3 	bl	8000c80 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	68db      	ldr	r3, [r3, #12]
 8004a9e:	2b0f      	cmp	r3, #15
 8004aa0:	d904      	bls.n	8004aac <HAL_TIM_ConfigClockSource+0x270>
 8004aa2:	f241 518a 	movw	r1, #5514	@ 0x158a
 8004aa6:	480d      	ldr	r0, [pc, #52]	@ (8004adc <HAL_TIM_ConfigClockSource+0x2a0>)
 8004aa8:	f7fc f8ea 	bl	8000c80 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004abc:	f000 feea 	bl	8005894 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	689b      	ldr	r3, [r3, #8]
 8004ac6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004ace:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	68ba      	ldr	r2, [r7, #8]
 8004ad6:	609a      	str	r2, [r3, #8]
      break;
 8004ad8:	e1db      	b.n	8004e92 <HAL_TIM_ConfigClockSource+0x656>
 8004ada:	bf00      	nop
 8004adc:	080069d8 	.word	0x080069d8
 8004ae0:	40012c00 	.word	0x40012c00
 8004ae4:	40000400 	.word	0x40000400
 8004ae8:	40000800 	.word	0x40000800
 8004aec:	40001000 	.word	0x40001000
 8004af0:	40001400 	.word	0x40001400
 8004af4:	40013400 	.word	0x40013400
 8004af8:	40014000 	.word	0x40014000
 8004afc:	40014400 	.word	0x40014400
 8004b00:	40014800 	.word	0x40014800
 8004b04:	40015000 	.word	0x40015000
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a64      	ldr	r2, [pc, #400]	@ (8004ca0 <HAL_TIM_ConfigClockSource+0x464>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d01d      	beq.n	8004b4e <HAL_TIM_ConfigClockSource+0x312>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b1a:	d018      	beq.n	8004b4e <HAL_TIM_ConfigClockSource+0x312>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a60      	ldr	r2, [pc, #384]	@ (8004ca4 <HAL_TIM_ConfigClockSource+0x468>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d013      	beq.n	8004b4e <HAL_TIM_ConfigClockSource+0x312>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a5f      	ldr	r2, [pc, #380]	@ (8004ca8 <HAL_TIM_ConfigClockSource+0x46c>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d00e      	beq.n	8004b4e <HAL_TIM_ConfigClockSource+0x312>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a5d      	ldr	r2, [pc, #372]	@ (8004cac <HAL_TIM_ConfigClockSource+0x470>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d009      	beq.n	8004b4e <HAL_TIM_ConfigClockSource+0x312>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a5c      	ldr	r2, [pc, #368]	@ (8004cb0 <HAL_TIM_ConfigClockSource+0x474>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d004      	beq.n	8004b4e <HAL_TIM_ConfigClockSource+0x312>
 8004b44:	f241 519d 	movw	r1, #5533	@ 0x159d
 8004b48:	485a      	ldr	r0, [pc, #360]	@ (8004cb4 <HAL_TIM_ConfigClockSource+0x478>)
 8004b4a:	f7fc f899 	bl	8000c80 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d013      	beq.n	8004b7e <HAL_TIM_ConfigClockSource+0x342>
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b5e:	d00e      	beq.n	8004b7e <HAL_TIM_ConfigClockSource+0x342>
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b68:	d009      	beq.n	8004b7e <HAL_TIM_ConfigClockSource+0x342>
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004b72:	d004      	beq.n	8004b7e <HAL_TIM_ConfigClockSource+0x342>
 8004b74:	f44f 51ad 	mov.w	r1, #5536	@ 0x15a0
 8004b78:	484e      	ldr	r0, [pc, #312]	@ (8004cb4 <HAL_TIM_ConfigClockSource+0x478>)
 8004b7a:	f7fc f881 	bl	8000c80 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b86:	d014      	beq.n	8004bb2 <HAL_TIM_ConfigClockSource+0x376>
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d010      	beq.n	8004bb2 <HAL_TIM_ConfigClockSource+0x376>
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d00c      	beq.n	8004bb2 <HAL_TIM_ConfigClockSource+0x376>
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	2b02      	cmp	r3, #2
 8004b9e:	d008      	beq.n	8004bb2 <HAL_TIM_ConfigClockSource+0x376>
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	2b0a      	cmp	r3, #10
 8004ba6:	d004      	beq.n	8004bb2 <HAL_TIM_ConfigClockSource+0x376>
 8004ba8:	f241 51a1 	movw	r1, #5537	@ 0x15a1
 8004bac:	4841      	ldr	r0, [pc, #260]	@ (8004cb4 <HAL_TIM_ConfigClockSource+0x478>)
 8004bae:	f7fc f867 	bl	8000c80 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	68db      	ldr	r3, [r3, #12]
 8004bb6:	2b0f      	cmp	r3, #15
 8004bb8:	d904      	bls.n	8004bc4 <HAL_TIM_ConfigClockSource+0x388>
 8004bba:	f241 51a2 	movw	r1, #5538	@ 0x15a2
 8004bbe:	483d      	ldr	r0, [pc, #244]	@ (8004cb4 <HAL_TIM_ConfigClockSource+0x478>)
 8004bc0:	f7fc f85e 	bl	8000c80 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004bd4:	f000 fe5e 	bl	8005894 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	689a      	ldr	r2, [r3, #8]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004be6:	609a      	str	r2, [r3, #8]
      break;
 8004be8:	e153      	b.n	8004e92 <HAL_TIM_ConfigClockSource+0x656>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a2c      	ldr	r2, [pc, #176]	@ (8004ca0 <HAL_TIM_ConfigClockSource+0x464>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d022      	beq.n	8004c3a <HAL_TIM_ConfigClockSource+0x3fe>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bfc:	d01d      	beq.n	8004c3a <HAL_TIM_ConfigClockSource+0x3fe>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a28      	ldr	r2, [pc, #160]	@ (8004ca4 <HAL_TIM_ConfigClockSource+0x468>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d018      	beq.n	8004c3a <HAL_TIM_ConfigClockSource+0x3fe>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a26      	ldr	r2, [pc, #152]	@ (8004ca8 <HAL_TIM_ConfigClockSource+0x46c>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d013      	beq.n	8004c3a <HAL_TIM_ConfigClockSource+0x3fe>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a25      	ldr	r2, [pc, #148]	@ (8004cac <HAL_TIM_ConfigClockSource+0x470>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d00e      	beq.n	8004c3a <HAL_TIM_ConfigClockSource+0x3fe>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a25      	ldr	r2, [pc, #148]	@ (8004cb8 <HAL_TIM_ConfigClockSource+0x47c>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d009      	beq.n	8004c3a <HAL_TIM_ConfigClockSource+0x3fe>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a21      	ldr	r2, [pc, #132]	@ (8004cb0 <HAL_TIM_ConfigClockSource+0x474>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d004      	beq.n	8004c3a <HAL_TIM_ConfigClockSource+0x3fe>
 8004c30:	f241 51b1 	movw	r1, #5553	@ 0x15b1
 8004c34:	481f      	ldr	r0, [pc, #124]	@ (8004cb4 <HAL_TIM_ConfigClockSource+0x478>)
 8004c36:	f7fc f823 	bl	8000c80 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c42:	d014      	beq.n	8004c6e <HAL_TIM_ConfigClockSource+0x432>
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d010      	beq.n	8004c6e <HAL_TIM_ConfigClockSource+0x432>
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d00c      	beq.n	8004c6e <HAL_TIM_ConfigClockSource+0x432>
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	2b02      	cmp	r3, #2
 8004c5a:	d008      	beq.n	8004c6e <HAL_TIM_ConfigClockSource+0x432>
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	2b0a      	cmp	r3, #10
 8004c62:	d004      	beq.n	8004c6e <HAL_TIM_ConfigClockSource+0x432>
 8004c64:	f241 51b4 	movw	r1, #5556	@ 0x15b4
 8004c68:	4812      	ldr	r0, [pc, #72]	@ (8004cb4 <HAL_TIM_ConfigClockSource+0x478>)
 8004c6a:	f7fc f809 	bl	8000c80 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	68db      	ldr	r3, [r3, #12]
 8004c72:	2b0f      	cmp	r3, #15
 8004c74:	d904      	bls.n	8004c80 <HAL_TIM_ConfigClockSource+0x444>
 8004c76:	f241 51b5 	movw	r1, #5557	@ 0x15b5
 8004c7a:	480e      	ldr	r0, [pc, #56]	@ (8004cb4 <HAL_TIM_ConfigClockSource+0x478>)
 8004c7c:	f7fc f800 	bl	8000c80 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c8c:	461a      	mov	r2, r3
 8004c8e:	f000 fd87 	bl	80057a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2150      	movs	r1, #80	@ 0x50
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f000 fde0 	bl	800585e <TIM_ITRx_SetConfig>
      break;
 8004c9e:	e0f8      	b.n	8004e92 <HAL_TIM_ConfigClockSource+0x656>
 8004ca0:	40012c00 	.word	0x40012c00
 8004ca4:	40000400 	.word	0x40000400
 8004ca8:	40000800 	.word	0x40000800
 8004cac:	40013400 	.word	0x40013400
 8004cb0:	40015000 	.word	0x40015000
 8004cb4:	080069d8 	.word	0x080069d8
 8004cb8:	40014000 	.word	0x40014000
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a7a      	ldr	r2, [pc, #488]	@ (8004eac <HAL_TIM_ConfigClockSource+0x670>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d022      	beq.n	8004d0c <HAL_TIM_ConfigClockSource+0x4d0>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cce:	d01d      	beq.n	8004d0c <HAL_TIM_ConfigClockSource+0x4d0>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a76      	ldr	r2, [pc, #472]	@ (8004eb0 <HAL_TIM_ConfigClockSource+0x674>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d018      	beq.n	8004d0c <HAL_TIM_ConfigClockSource+0x4d0>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4a75      	ldr	r2, [pc, #468]	@ (8004eb4 <HAL_TIM_ConfigClockSource+0x678>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d013      	beq.n	8004d0c <HAL_TIM_ConfigClockSource+0x4d0>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a73      	ldr	r2, [pc, #460]	@ (8004eb8 <HAL_TIM_ConfigClockSource+0x67c>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d00e      	beq.n	8004d0c <HAL_TIM_ConfigClockSource+0x4d0>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a72      	ldr	r2, [pc, #456]	@ (8004ebc <HAL_TIM_ConfigClockSource+0x680>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d009      	beq.n	8004d0c <HAL_TIM_ConfigClockSource+0x4d0>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a70      	ldr	r2, [pc, #448]	@ (8004ec0 <HAL_TIM_ConfigClockSource+0x684>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d004      	beq.n	8004d0c <HAL_TIM_ConfigClockSource+0x4d0>
 8004d02:	f241 51c1 	movw	r1, #5569	@ 0x15c1
 8004d06:	486f      	ldr	r0, [pc, #444]	@ (8004ec4 <HAL_TIM_ConfigClockSource+0x688>)
 8004d08:	f7fb ffba 	bl	8000c80 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d14:	d014      	beq.n	8004d40 <HAL_TIM_ConfigClockSource+0x504>
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d010      	beq.n	8004d40 <HAL_TIM_ConfigClockSource+0x504>
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d00c      	beq.n	8004d40 <HAL_TIM_ConfigClockSource+0x504>
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	2b02      	cmp	r3, #2
 8004d2c:	d008      	beq.n	8004d40 <HAL_TIM_ConfigClockSource+0x504>
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	2b0a      	cmp	r3, #10
 8004d34:	d004      	beq.n	8004d40 <HAL_TIM_ConfigClockSource+0x504>
 8004d36:	f241 51c4 	movw	r1, #5572	@ 0x15c4
 8004d3a:	4862      	ldr	r0, [pc, #392]	@ (8004ec4 <HAL_TIM_ConfigClockSource+0x688>)
 8004d3c:	f7fb ffa0 	bl	8000c80 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	68db      	ldr	r3, [r3, #12]
 8004d44:	2b0f      	cmp	r3, #15
 8004d46:	d904      	bls.n	8004d52 <HAL_TIM_ConfigClockSource+0x516>
 8004d48:	f241 51c5 	movw	r1, #5573	@ 0x15c5
 8004d4c:	485d      	ldr	r0, [pc, #372]	@ (8004ec4 <HAL_TIM_ConfigClockSource+0x688>)
 8004d4e:	f7fb ff97 	bl	8000c80 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d5e:	461a      	mov	r2, r3
 8004d60:	f000 fd4d 	bl	80057fe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	2160      	movs	r1, #96	@ 0x60
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f000 fd77 	bl	800585e <TIM_ITRx_SetConfig>
      break;
 8004d70:	e08f      	b.n	8004e92 <HAL_TIM_ConfigClockSource+0x656>
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a4d      	ldr	r2, [pc, #308]	@ (8004eac <HAL_TIM_ConfigClockSource+0x670>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d022      	beq.n	8004dc2 <HAL_TIM_ConfigClockSource+0x586>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d84:	d01d      	beq.n	8004dc2 <HAL_TIM_ConfigClockSource+0x586>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a49      	ldr	r2, [pc, #292]	@ (8004eb0 <HAL_TIM_ConfigClockSource+0x674>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d018      	beq.n	8004dc2 <HAL_TIM_ConfigClockSource+0x586>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a47      	ldr	r2, [pc, #284]	@ (8004eb4 <HAL_TIM_ConfigClockSource+0x678>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d013      	beq.n	8004dc2 <HAL_TIM_ConfigClockSource+0x586>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a46      	ldr	r2, [pc, #280]	@ (8004eb8 <HAL_TIM_ConfigClockSource+0x67c>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d00e      	beq.n	8004dc2 <HAL_TIM_ConfigClockSource+0x586>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a44      	ldr	r2, [pc, #272]	@ (8004ebc <HAL_TIM_ConfigClockSource+0x680>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d009      	beq.n	8004dc2 <HAL_TIM_ConfigClockSource+0x586>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4a43      	ldr	r2, [pc, #268]	@ (8004ec0 <HAL_TIM_ConfigClockSource+0x684>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d004      	beq.n	8004dc2 <HAL_TIM_ConfigClockSource+0x586>
 8004db8:	f241 51d1 	movw	r1, #5585	@ 0x15d1
 8004dbc:	4841      	ldr	r0, [pc, #260]	@ (8004ec4 <HAL_TIM_ConfigClockSource+0x688>)
 8004dbe:	f7fb ff5f 	bl	8000c80 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004dca:	d014      	beq.n	8004df6 <HAL_TIM_ConfigClockSource+0x5ba>
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d010      	beq.n	8004df6 <HAL_TIM_ConfigClockSource+0x5ba>
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d00c      	beq.n	8004df6 <HAL_TIM_ConfigClockSource+0x5ba>
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	2b02      	cmp	r3, #2
 8004de2:	d008      	beq.n	8004df6 <HAL_TIM_ConfigClockSource+0x5ba>
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	2b0a      	cmp	r3, #10
 8004dea:	d004      	beq.n	8004df6 <HAL_TIM_ConfigClockSource+0x5ba>
 8004dec:	f241 51d4 	movw	r1, #5588	@ 0x15d4
 8004df0:	4834      	ldr	r0, [pc, #208]	@ (8004ec4 <HAL_TIM_ConfigClockSource+0x688>)
 8004df2:	f7fb ff45 	bl	8000c80 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	68db      	ldr	r3, [r3, #12]
 8004dfa:	2b0f      	cmp	r3, #15
 8004dfc:	d904      	bls.n	8004e08 <HAL_TIM_ConfigClockSource+0x5cc>
 8004dfe:	f241 51d5 	movw	r1, #5589	@ 0x15d5
 8004e02:	4830      	ldr	r0, [pc, #192]	@ (8004ec4 <HAL_TIM_ConfigClockSource+0x688>)
 8004e04:	f7fb ff3c 	bl	8000c80 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e14:	461a      	mov	r2, r3
 8004e16:	f000 fcc3 	bl	80057a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	2140      	movs	r1, #64	@ 0x40
 8004e20:	4618      	mov	r0, r3
 8004e22:	f000 fd1c 	bl	800585e <TIM_ITRx_SetConfig>
      break;
 8004e26:	e034      	b.n	8004e92 <HAL_TIM_ConfigClockSource+0x656>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a1f      	ldr	r2, [pc, #124]	@ (8004eac <HAL_TIM_ConfigClockSource+0x670>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d022      	beq.n	8004e78 <HAL_TIM_ConfigClockSource+0x63c>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e3a:	d01d      	beq.n	8004e78 <HAL_TIM_ConfigClockSource+0x63c>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a1b      	ldr	r2, [pc, #108]	@ (8004eb0 <HAL_TIM_ConfigClockSource+0x674>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d018      	beq.n	8004e78 <HAL_TIM_ConfigClockSource+0x63c>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a1a      	ldr	r2, [pc, #104]	@ (8004eb4 <HAL_TIM_ConfigClockSource+0x678>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d013      	beq.n	8004e78 <HAL_TIM_ConfigClockSource+0x63c>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a18      	ldr	r2, [pc, #96]	@ (8004eb8 <HAL_TIM_ConfigClockSource+0x67c>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d00e      	beq.n	8004e78 <HAL_TIM_ConfigClockSource+0x63c>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a17      	ldr	r2, [pc, #92]	@ (8004ebc <HAL_TIM_ConfigClockSource+0x680>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d009      	beq.n	8004e78 <HAL_TIM_ConfigClockSource+0x63c>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a15      	ldr	r2, [pc, #84]	@ (8004ec0 <HAL_TIM_ConfigClockSource+0x684>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d004      	beq.n	8004e78 <HAL_TIM_ConfigClockSource+0x63c>
 8004e6e:	f241 51e4 	movw	r1, #5604	@ 0x15e4
 8004e72:	4814      	ldr	r0, [pc, #80]	@ (8004ec4 <HAL_TIM_ConfigClockSource+0x688>)
 8004e74:	f7fb ff04 	bl	8000c80 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4619      	mov	r1, r3
 8004e82:	4610      	mov	r0, r2
 8004e84:	f000 fceb 	bl	800585e <TIM_ITRx_SetConfig>
      break;
 8004e88:	e003      	b.n	8004e92 <HAL_TIM_ConfigClockSource+0x656>
    }

    default:
      status = HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	73fb      	strb	r3, [r7, #15]
      break;
 8004e8e:	e000      	b.n	8004e92 <HAL_TIM_ConfigClockSource+0x656>
      break;
 8004e90:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2201      	movs	r2, #1
 8004e96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004ea2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	3710      	adds	r7, #16
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}
 8004eac:	40012c00 	.word	0x40012c00
 8004eb0:	40000400 	.word	0x40000400
 8004eb4:	40000800 	.word	0x40000800
 8004eb8:	40013400 	.word	0x40013400
 8004ebc:	40014000 	.word	0x40014000
 8004ec0:	40015000 	.word	0x40015000
 8004ec4:	080069d8 	.word	0x080069d8

08004ec8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b083      	sub	sp, #12
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004ed0:	bf00      	nop
 8004ed2:	370c      	adds	r7, #12
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr

08004edc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b083      	sub	sp, #12
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ee4:	bf00      	nop
 8004ee6:	370c      	adds	r7, #12
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eee:	4770      	bx	lr

08004ef0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	b083      	sub	sp, #12
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004ef8:	bf00      	nop
 8004efa:	370c      	adds	r7, #12
 8004efc:	46bd      	mov	sp, r7
 8004efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f02:	4770      	bx	lr

08004f04 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b083      	sub	sp, #12
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f0c:	bf00      	nop
 8004f0e:	370c      	adds	r7, #12
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr

08004f18 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b083      	sub	sp, #12
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f20:	bf00      	nop
 8004f22:	370c      	adds	r7, #12
 8004f24:	46bd      	mov	sp, r7
 8004f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2a:	4770      	bx	lr

08004f2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b085      	sub	sp, #20
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
 8004f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	4a48      	ldr	r2, [pc, #288]	@ (8005060 <TIM_Base_SetConfig+0x134>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d013      	beq.n	8004f6c <TIM_Base_SetConfig+0x40>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f4a:	d00f      	beq.n	8004f6c <TIM_Base_SetConfig+0x40>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	4a45      	ldr	r2, [pc, #276]	@ (8005064 <TIM_Base_SetConfig+0x138>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d00b      	beq.n	8004f6c <TIM_Base_SetConfig+0x40>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	4a44      	ldr	r2, [pc, #272]	@ (8005068 <TIM_Base_SetConfig+0x13c>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d007      	beq.n	8004f6c <TIM_Base_SetConfig+0x40>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	4a43      	ldr	r2, [pc, #268]	@ (800506c <TIM_Base_SetConfig+0x140>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d003      	beq.n	8004f6c <TIM_Base_SetConfig+0x40>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	4a42      	ldr	r2, [pc, #264]	@ (8005070 <TIM_Base_SetConfig+0x144>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d108      	bne.n	8004f7e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	68fa      	ldr	r2, [r7, #12]
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4a37      	ldr	r2, [pc, #220]	@ (8005060 <TIM_Base_SetConfig+0x134>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d01f      	beq.n	8004fc6 <TIM_Base_SetConfig+0x9a>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f8c:	d01b      	beq.n	8004fc6 <TIM_Base_SetConfig+0x9a>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	4a34      	ldr	r2, [pc, #208]	@ (8005064 <TIM_Base_SetConfig+0x138>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d017      	beq.n	8004fc6 <TIM_Base_SetConfig+0x9a>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	4a33      	ldr	r2, [pc, #204]	@ (8005068 <TIM_Base_SetConfig+0x13c>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d013      	beq.n	8004fc6 <TIM_Base_SetConfig+0x9a>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	4a32      	ldr	r2, [pc, #200]	@ (800506c <TIM_Base_SetConfig+0x140>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d00f      	beq.n	8004fc6 <TIM_Base_SetConfig+0x9a>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	4a32      	ldr	r2, [pc, #200]	@ (8005074 <TIM_Base_SetConfig+0x148>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d00b      	beq.n	8004fc6 <TIM_Base_SetConfig+0x9a>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	4a31      	ldr	r2, [pc, #196]	@ (8005078 <TIM_Base_SetConfig+0x14c>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d007      	beq.n	8004fc6 <TIM_Base_SetConfig+0x9a>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	4a30      	ldr	r2, [pc, #192]	@ (800507c <TIM_Base_SetConfig+0x150>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d003      	beq.n	8004fc6 <TIM_Base_SetConfig+0x9a>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	4a2b      	ldr	r2, [pc, #172]	@ (8005070 <TIM_Base_SetConfig+0x144>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d108      	bne.n	8004fd8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fcc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	68fa      	ldr	r2, [r7, #12]
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	695b      	ldr	r3, [r3, #20]
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	68fa      	ldr	r2, [r7, #12]
 8004fea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	689a      	ldr	r2, [r3, #8]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	4a18      	ldr	r2, [pc, #96]	@ (8005060 <TIM_Base_SetConfig+0x134>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d013      	beq.n	800502c <TIM_Base_SetConfig+0x100>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	4a19      	ldr	r2, [pc, #100]	@ (800506c <TIM_Base_SetConfig+0x140>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d00f      	beq.n	800502c <TIM_Base_SetConfig+0x100>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	4a19      	ldr	r2, [pc, #100]	@ (8005074 <TIM_Base_SetConfig+0x148>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d00b      	beq.n	800502c <TIM_Base_SetConfig+0x100>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	4a18      	ldr	r2, [pc, #96]	@ (8005078 <TIM_Base_SetConfig+0x14c>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d007      	beq.n	800502c <TIM_Base_SetConfig+0x100>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	4a17      	ldr	r2, [pc, #92]	@ (800507c <TIM_Base_SetConfig+0x150>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d003      	beq.n	800502c <TIM_Base_SetConfig+0x100>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	4a12      	ldr	r2, [pc, #72]	@ (8005070 <TIM_Base_SetConfig+0x144>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d103      	bne.n	8005034 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	691a      	ldr	r2, [r3, #16]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2201      	movs	r2, #1
 8005038:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	691b      	ldr	r3, [r3, #16]
 800503e:	f003 0301 	and.w	r3, r3, #1
 8005042:	2b01      	cmp	r3, #1
 8005044:	d105      	bne.n	8005052 <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	691b      	ldr	r3, [r3, #16]
 800504a:	f023 0201 	bic.w	r2, r3, #1
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	611a      	str	r2, [r3, #16]
  }
}
 8005052:	bf00      	nop
 8005054:	3714      	adds	r7, #20
 8005056:	46bd      	mov	sp, r7
 8005058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505c:	4770      	bx	lr
 800505e:	bf00      	nop
 8005060:	40012c00 	.word	0x40012c00
 8005064:	40000400 	.word	0x40000400
 8005068:	40000800 	.word	0x40000800
 800506c:	40013400 	.word	0x40013400
 8005070:	40015000 	.word	0x40015000
 8005074:	40014000 	.word	0x40014000
 8005078:	40014400 	.word	0x40014400
 800507c:	40014800 	.word	0x40014800

08005080 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b086      	sub	sp, #24
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
 8005088:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6a1b      	ldr	r3, [r3, #32]
 800508e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6a1b      	ldr	r3, [r3, #32]
 8005094:	f023 0201 	bic.w	r2, r3, #1
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	699b      	ldr	r3, [r3, #24]
 80050a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	f023 0303 	bic.w	r3, r3, #3
 80050ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	68fa      	ldr	r2, [r7, #12]
 80050c2:	4313      	orrs	r3, r2
 80050c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	f023 0302 	bic.w	r3, r3, #2
 80050cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	697a      	ldr	r2, [r7, #20]
 80050d4:	4313      	orrs	r3, r2
 80050d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	4a44      	ldr	r2, [pc, #272]	@ (80051ec <TIM_OC1_SetConfig+0x16c>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d013      	beq.n	8005108 <TIM_OC1_SetConfig+0x88>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	4a43      	ldr	r2, [pc, #268]	@ (80051f0 <TIM_OC1_SetConfig+0x170>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d00f      	beq.n	8005108 <TIM_OC1_SetConfig+0x88>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	4a42      	ldr	r2, [pc, #264]	@ (80051f4 <TIM_OC1_SetConfig+0x174>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d00b      	beq.n	8005108 <TIM_OC1_SetConfig+0x88>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	4a41      	ldr	r2, [pc, #260]	@ (80051f8 <TIM_OC1_SetConfig+0x178>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d007      	beq.n	8005108 <TIM_OC1_SetConfig+0x88>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	4a40      	ldr	r2, [pc, #256]	@ (80051fc <TIM_OC1_SetConfig+0x17c>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d003      	beq.n	8005108 <TIM_OC1_SetConfig+0x88>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	4a3f      	ldr	r2, [pc, #252]	@ (8005200 <TIM_OC1_SetConfig+0x180>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d119      	bne.n	800513c <TIM_OC1_SetConfig+0xbc>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	68db      	ldr	r3, [r3, #12]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d008      	beq.n	8005122 <TIM_OC1_SetConfig+0xa2>
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	68db      	ldr	r3, [r3, #12]
 8005114:	2b08      	cmp	r3, #8
 8005116:	d004      	beq.n	8005122 <TIM_OC1_SetConfig+0xa2>
 8005118:	f641 3192 	movw	r1, #7058	@ 0x1b92
 800511c:	4839      	ldr	r0, [pc, #228]	@ (8005204 <TIM_OC1_SetConfig+0x184>)
 800511e:	f7fb fdaf 	bl	8000c80 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	f023 0308 	bic.w	r3, r3, #8
 8005128:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	68db      	ldr	r3, [r3, #12]
 800512e:	697a      	ldr	r2, [r7, #20]
 8005130:	4313      	orrs	r3, r2
 8005132:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005134:	697b      	ldr	r3, [r7, #20]
 8005136:	f023 0304 	bic.w	r3, r3, #4
 800513a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	4a2b      	ldr	r2, [pc, #172]	@ (80051ec <TIM_OC1_SetConfig+0x16c>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d013      	beq.n	800516c <TIM_OC1_SetConfig+0xec>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	4a2a      	ldr	r2, [pc, #168]	@ (80051f0 <TIM_OC1_SetConfig+0x170>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d00f      	beq.n	800516c <TIM_OC1_SetConfig+0xec>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	4a29      	ldr	r2, [pc, #164]	@ (80051f4 <TIM_OC1_SetConfig+0x174>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d00b      	beq.n	800516c <TIM_OC1_SetConfig+0xec>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	4a28      	ldr	r2, [pc, #160]	@ (80051f8 <TIM_OC1_SetConfig+0x178>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d007      	beq.n	800516c <TIM_OC1_SetConfig+0xec>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	4a27      	ldr	r2, [pc, #156]	@ (80051fc <TIM_OC1_SetConfig+0x17c>)
 8005160:	4293      	cmp	r3, r2
 8005162:	d003      	beq.n	800516c <TIM_OC1_SetConfig+0xec>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	4a26      	ldr	r2, [pc, #152]	@ (8005200 <TIM_OC1_SetConfig+0x180>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d12d      	bne.n	80051c8 <TIM_OC1_SetConfig+0x148>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	699b      	ldr	r3, [r3, #24]
 8005170:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005174:	d008      	beq.n	8005188 <TIM_OC1_SetConfig+0x108>
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	699b      	ldr	r3, [r3, #24]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d004      	beq.n	8005188 <TIM_OC1_SetConfig+0x108>
 800517e:	f641 319f 	movw	r1, #7071	@ 0x1b9f
 8005182:	4820      	ldr	r0, [pc, #128]	@ (8005204 <TIM_OC1_SetConfig+0x184>)
 8005184:	f7fb fd7c 	bl	8000c80 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	695b      	ldr	r3, [r3, #20]
 800518c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005190:	d008      	beq.n	80051a4 <TIM_OC1_SetConfig+0x124>
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	695b      	ldr	r3, [r3, #20]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d004      	beq.n	80051a4 <TIM_OC1_SetConfig+0x124>
 800519a:	f44f 51dd 	mov.w	r1, #7072	@ 0x1ba0
 800519e:	4819      	ldr	r0, [pc, #100]	@ (8005204 <TIM_OC1_SetConfig+0x184>)
 80051a0:	f7fb fd6e 	bl	8000c80 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80051aa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80051ac:	693b      	ldr	r3, [r7, #16]
 80051ae:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80051b2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	695b      	ldr	r3, [r3, #20]
 80051b8:	693a      	ldr	r2, [r7, #16]
 80051ba:	4313      	orrs	r3, r2
 80051bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	699b      	ldr	r3, [r3, #24]
 80051c2:	693a      	ldr	r2, [r7, #16]
 80051c4:	4313      	orrs	r3, r2
 80051c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	693a      	ldr	r2, [r7, #16]
 80051cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	68fa      	ldr	r2, [r7, #12]
 80051d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	685a      	ldr	r2, [r3, #4]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	697a      	ldr	r2, [r7, #20]
 80051e0:	621a      	str	r2, [r3, #32]
}
 80051e2:	bf00      	nop
 80051e4:	3718      	adds	r7, #24
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}
 80051ea:	bf00      	nop
 80051ec:	40012c00 	.word	0x40012c00
 80051f0:	40013400 	.word	0x40013400
 80051f4:	40014000 	.word	0x40014000
 80051f8:	40014400 	.word	0x40014400
 80051fc:	40014800 	.word	0x40014800
 8005200:	40015000 	.word	0x40015000
 8005204:	080069d8 	.word	0x080069d8

08005208 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b086      	sub	sp, #24
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a1b      	ldr	r3, [r3, #32]
 8005216:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6a1b      	ldr	r3, [r3, #32]
 800521c:	f023 0210 	bic.w	r2, r3, #16
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	699b      	ldr	r3, [r3, #24]
 800522e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005236:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800523a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005242:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	021b      	lsls	r3, r3, #8
 800524a:	68fa      	ldr	r2, [r7, #12]
 800524c:	4313      	orrs	r3, r2
 800524e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	f023 0320 	bic.w	r3, r3, #32
 8005256:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	011b      	lsls	r3, r3, #4
 800525e:	697a      	ldr	r2, [r7, #20]
 8005260:	4313      	orrs	r3, r2
 8005262:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	4a3f      	ldr	r2, [pc, #252]	@ (8005364 <TIM_OC2_SetConfig+0x15c>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d007      	beq.n	800527c <TIM_OC2_SetConfig+0x74>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	4a3e      	ldr	r2, [pc, #248]	@ (8005368 <TIM_OC2_SetConfig+0x160>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d003      	beq.n	800527c <TIM_OC2_SetConfig+0x74>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	4a3d      	ldr	r2, [pc, #244]	@ (800536c <TIM_OC2_SetConfig+0x164>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d11a      	bne.n	80052b2 <TIM_OC2_SetConfig+0xaa>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	68db      	ldr	r3, [r3, #12]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d008      	beq.n	8005296 <TIM_OC2_SetConfig+0x8e>
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	68db      	ldr	r3, [r3, #12]
 8005288:	2b08      	cmp	r3, #8
 800528a:	d004      	beq.n	8005296 <TIM_OC2_SetConfig+0x8e>
 800528c:	f641 31de 	movw	r1, #7134	@ 0x1bde
 8005290:	4837      	ldr	r0, [pc, #220]	@ (8005370 <TIM_OC2_SetConfig+0x168>)
 8005292:	f7fb fcf5 	bl	8000c80 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800529c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	68db      	ldr	r3, [r3, #12]
 80052a2:	011b      	lsls	r3, r3, #4
 80052a4:	697a      	ldr	r2, [r7, #20]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80052aa:	697b      	ldr	r3, [r7, #20]
 80052ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	4a2b      	ldr	r2, [pc, #172]	@ (8005364 <TIM_OC2_SetConfig+0x15c>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d013      	beq.n	80052e2 <TIM_OC2_SetConfig+0xda>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	4a2a      	ldr	r2, [pc, #168]	@ (8005368 <TIM_OC2_SetConfig+0x160>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d00f      	beq.n	80052e2 <TIM_OC2_SetConfig+0xda>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	4a2b      	ldr	r2, [pc, #172]	@ (8005374 <TIM_OC2_SetConfig+0x16c>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d00b      	beq.n	80052e2 <TIM_OC2_SetConfig+0xda>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	4a2a      	ldr	r2, [pc, #168]	@ (8005378 <TIM_OC2_SetConfig+0x170>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d007      	beq.n	80052e2 <TIM_OC2_SetConfig+0xda>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	4a29      	ldr	r2, [pc, #164]	@ (800537c <TIM_OC2_SetConfig+0x174>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d003      	beq.n	80052e2 <TIM_OC2_SetConfig+0xda>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	4a23      	ldr	r2, [pc, #140]	@ (800536c <TIM_OC2_SetConfig+0x164>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d12f      	bne.n	8005342 <TIM_OC2_SetConfig+0x13a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	699b      	ldr	r3, [r3, #24]
 80052e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052ea:	d008      	beq.n	80052fe <TIM_OC2_SetConfig+0xf6>
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	699b      	ldr	r3, [r3, #24]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d004      	beq.n	80052fe <TIM_OC2_SetConfig+0xf6>
 80052f4:	f641 31eb 	movw	r1, #7147	@ 0x1beb
 80052f8:	481d      	ldr	r0, [pc, #116]	@ (8005370 <TIM_OC2_SetConfig+0x168>)
 80052fa:	f7fb fcc1 	bl	8000c80 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	695b      	ldr	r3, [r3, #20]
 8005302:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005306:	d008      	beq.n	800531a <TIM_OC2_SetConfig+0x112>
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	695b      	ldr	r3, [r3, #20]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d004      	beq.n	800531a <TIM_OC2_SetConfig+0x112>
 8005310:	f641 31ec 	movw	r1, #7148	@ 0x1bec
 8005314:	4816      	ldr	r0, [pc, #88]	@ (8005370 <TIM_OC2_SetConfig+0x168>)
 8005316:	f7fb fcb3 	bl	8000c80 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005320:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005322:	693b      	ldr	r3, [r7, #16]
 8005324:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005328:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	695b      	ldr	r3, [r3, #20]
 800532e:	009b      	lsls	r3, r3, #2
 8005330:	693a      	ldr	r2, [r7, #16]
 8005332:	4313      	orrs	r3, r2
 8005334:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	699b      	ldr	r3, [r3, #24]
 800533a:	009b      	lsls	r3, r3, #2
 800533c:	693a      	ldr	r2, [r7, #16]
 800533e:	4313      	orrs	r3, r2
 8005340:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	693a      	ldr	r2, [r7, #16]
 8005346:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	68fa      	ldr	r2, [r7, #12]
 800534c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	685a      	ldr	r2, [r3, #4]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	697a      	ldr	r2, [r7, #20]
 800535a:	621a      	str	r2, [r3, #32]
}
 800535c:	bf00      	nop
 800535e:	3718      	adds	r7, #24
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}
 8005364:	40012c00 	.word	0x40012c00
 8005368:	40013400 	.word	0x40013400
 800536c:	40015000 	.word	0x40015000
 8005370:	080069d8 	.word	0x080069d8
 8005374:	40014000 	.word	0x40014000
 8005378:	40014400 	.word	0x40014400
 800537c:	40014800 	.word	0x40014800

08005380 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b086      	sub	sp, #24
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
 8005388:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6a1b      	ldr	r3, [r3, #32]
 800538e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6a1b      	ldr	r3, [r3, #32]
 8005394:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	69db      	ldr	r3, [r3, #28]
 80053a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f023 0303 	bic.w	r3, r3, #3
 80053ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	68fa      	ldr	r2, [r7, #12]
 80053c2:	4313      	orrs	r3, r2
 80053c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80053cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	021b      	lsls	r3, r3, #8
 80053d4:	697a      	ldr	r2, [r7, #20]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	4a3f      	ldr	r2, [pc, #252]	@ (80054dc <TIM_OC3_SetConfig+0x15c>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d007      	beq.n	80053f2 <TIM_OC3_SetConfig+0x72>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4a3e      	ldr	r2, [pc, #248]	@ (80054e0 <TIM_OC3_SetConfig+0x160>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d003      	beq.n	80053f2 <TIM_OC3_SetConfig+0x72>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	4a3d      	ldr	r2, [pc, #244]	@ (80054e4 <TIM_OC3_SetConfig+0x164>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d11a      	bne.n	8005428 <TIM_OC3_SetConfig+0xa8>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	68db      	ldr	r3, [r3, #12]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d008      	beq.n	800540c <TIM_OC3_SetConfig+0x8c>
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	68db      	ldr	r3, [r3, #12]
 80053fe:	2b08      	cmp	r3, #8
 8005400:	d004      	beq.n	800540c <TIM_OC3_SetConfig+0x8c>
 8005402:	f641 412b 	movw	r1, #7211	@ 0x1c2b
 8005406:	4838      	ldr	r0, [pc, #224]	@ (80054e8 <TIM_OC3_SetConfig+0x168>)
 8005408:	f7fb fc3a 	bl	8000c80 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005412:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	68db      	ldr	r3, [r3, #12]
 8005418:	021b      	lsls	r3, r3, #8
 800541a:	697a      	ldr	r2, [r7, #20]
 800541c:	4313      	orrs	r3, r2
 800541e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005420:	697b      	ldr	r3, [r7, #20]
 8005422:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005426:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	4a2c      	ldr	r2, [pc, #176]	@ (80054dc <TIM_OC3_SetConfig+0x15c>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d013      	beq.n	8005458 <TIM_OC3_SetConfig+0xd8>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	4a2b      	ldr	r2, [pc, #172]	@ (80054e0 <TIM_OC3_SetConfig+0x160>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d00f      	beq.n	8005458 <TIM_OC3_SetConfig+0xd8>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	4a2c      	ldr	r2, [pc, #176]	@ (80054ec <TIM_OC3_SetConfig+0x16c>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d00b      	beq.n	8005458 <TIM_OC3_SetConfig+0xd8>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	4a2b      	ldr	r2, [pc, #172]	@ (80054f0 <TIM_OC3_SetConfig+0x170>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d007      	beq.n	8005458 <TIM_OC3_SetConfig+0xd8>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	4a2a      	ldr	r2, [pc, #168]	@ (80054f4 <TIM_OC3_SetConfig+0x174>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d003      	beq.n	8005458 <TIM_OC3_SetConfig+0xd8>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	4a24      	ldr	r2, [pc, #144]	@ (80054e4 <TIM_OC3_SetConfig+0x164>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d12f      	bne.n	80054b8 <TIM_OC3_SetConfig+0x138>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	699b      	ldr	r3, [r3, #24]
 800545c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005460:	d008      	beq.n	8005474 <TIM_OC3_SetConfig+0xf4>
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	699b      	ldr	r3, [r3, #24]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d004      	beq.n	8005474 <TIM_OC3_SetConfig+0xf4>
 800546a:	f641 4139 	movw	r1, #7225	@ 0x1c39
 800546e:	481e      	ldr	r0, [pc, #120]	@ (80054e8 <TIM_OC3_SetConfig+0x168>)
 8005470:	f7fb fc06 	bl	8000c80 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	695b      	ldr	r3, [r3, #20]
 8005478:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800547c:	d008      	beq.n	8005490 <TIM_OC3_SetConfig+0x110>
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	695b      	ldr	r3, [r3, #20]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d004      	beq.n	8005490 <TIM_OC3_SetConfig+0x110>
 8005486:	f641 413a 	movw	r1, #7226	@ 0x1c3a
 800548a:	4817      	ldr	r0, [pc, #92]	@ (80054e8 <TIM_OC3_SetConfig+0x168>)
 800548c:	f7fb fbf8 	bl	8000c80 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005496:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800549e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	695b      	ldr	r3, [r3, #20]
 80054a4:	011b      	lsls	r3, r3, #4
 80054a6:	693a      	ldr	r2, [r7, #16]
 80054a8:	4313      	orrs	r3, r2
 80054aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	699b      	ldr	r3, [r3, #24]
 80054b0:	011b      	lsls	r3, r3, #4
 80054b2:	693a      	ldr	r2, [r7, #16]
 80054b4:	4313      	orrs	r3, r2
 80054b6:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	693a      	ldr	r2, [r7, #16]
 80054bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	68fa      	ldr	r2, [r7, #12]
 80054c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	685a      	ldr	r2, [r3, #4]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	697a      	ldr	r2, [r7, #20]
 80054d0:	621a      	str	r2, [r3, #32]
}
 80054d2:	bf00      	nop
 80054d4:	3718      	adds	r7, #24
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}
 80054da:	bf00      	nop
 80054dc:	40012c00 	.word	0x40012c00
 80054e0:	40013400 	.word	0x40013400
 80054e4:	40015000 	.word	0x40015000
 80054e8:	080069d8 	.word	0x080069d8
 80054ec:	40014000 	.word	0x40014000
 80054f0:	40014400 	.word	0x40014400
 80054f4:	40014800 	.word	0x40014800

080054f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b086      	sub	sp, #24
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
 8005500:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6a1b      	ldr	r3, [r3, #32]
 8005506:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6a1b      	ldr	r3, [r3, #32]
 800550c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	69db      	ldr	r3, [r3, #28]
 800551e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005526:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800552a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005532:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	021b      	lsls	r3, r3, #8
 800553a:	68fa      	ldr	r2, [r7, #12]
 800553c:	4313      	orrs	r3, r2
 800553e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005546:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	689b      	ldr	r3, [r3, #8]
 800554c:	031b      	lsls	r3, r3, #12
 800554e:	693a      	ldr	r2, [r7, #16]
 8005550:	4313      	orrs	r3, r2
 8005552:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	4a20      	ldr	r2, [pc, #128]	@ (80055d8 <TIM_OC4_SetConfig+0xe0>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d013      	beq.n	8005584 <TIM_OC4_SetConfig+0x8c>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	4a1f      	ldr	r2, [pc, #124]	@ (80055dc <TIM_OC4_SetConfig+0xe4>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d00f      	beq.n	8005584 <TIM_OC4_SetConfig+0x8c>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	4a1e      	ldr	r2, [pc, #120]	@ (80055e0 <TIM_OC4_SetConfig+0xe8>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d00b      	beq.n	8005584 <TIM_OC4_SetConfig+0x8c>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	4a1d      	ldr	r2, [pc, #116]	@ (80055e4 <TIM_OC4_SetConfig+0xec>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d007      	beq.n	8005584 <TIM_OC4_SetConfig+0x8c>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	4a1c      	ldr	r2, [pc, #112]	@ (80055e8 <TIM_OC4_SetConfig+0xf0>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d003      	beq.n	8005584 <TIM_OC4_SetConfig+0x8c>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	4a1b      	ldr	r2, [pc, #108]	@ (80055ec <TIM_OC4_SetConfig+0xf4>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d117      	bne.n	80055b4 <TIM_OC4_SetConfig+0xbc>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	695b      	ldr	r3, [r3, #20]
 8005588:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800558c:	d008      	beq.n	80055a0 <TIM_OC4_SetConfig+0xa8>
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	695b      	ldr	r3, [r3, #20]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d004      	beq.n	80055a0 <TIM_OC4_SetConfig+0xa8>
 8005596:	f641 417b 	movw	r1, #7291	@ 0x1c7b
 800559a:	4815      	ldr	r0, [pc, #84]	@ (80055f0 <TIM_OC4_SetConfig+0xf8>)
 800559c:	f7fb fb70 	bl	8000c80 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80055a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	695b      	ldr	r3, [r3, #20]
 80055ac:	019b      	lsls	r3, r3, #6
 80055ae:	697a      	ldr	r2, [r7, #20]
 80055b0:	4313      	orrs	r3, r2
 80055b2:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	697a      	ldr	r2, [r7, #20]
 80055b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	68fa      	ldr	r2, [r7, #12]
 80055be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	685a      	ldr	r2, [r3, #4]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	693a      	ldr	r2, [r7, #16]
 80055cc:	621a      	str	r2, [r3, #32]
}
 80055ce:	bf00      	nop
 80055d0:	3718      	adds	r7, #24
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}
 80055d6:	bf00      	nop
 80055d8:	40012c00 	.word	0x40012c00
 80055dc:	40013400 	.word	0x40013400
 80055e0:	40014000 	.word	0x40014000
 80055e4:	40014400 	.word	0x40014400
 80055e8:	40014800 	.word	0x40014800
 80055ec:	40015000 	.word	0x40015000
 80055f0:	080069d8 	.word	0x080069d8

080055f4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b087      	sub	sp, #28
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
 80055fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6a1b      	ldr	r3, [r3, #32]
 8005602:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6a1b      	ldr	r3, [r3, #32]
 8005608:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800561a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005622:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005626:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	68fa      	ldr	r2, [r7, #12]
 800562e:	4313      	orrs	r3, r2
 8005630:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005638:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	689b      	ldr	r3, [r3, #8]
 800563e:	041b      	lsls	r3, r3, #16
 8005640:	693a      	ldr	r2, [r7, #16]
 8005642:	4313      	orrs	r3, r2
 8005644:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	4a19      	ldr	r2, [pc, #100]	@ (80056b0 <TIM_OC5_SetConfig+0xbc>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d013      	beq.n	8005676 <TIM_OC5_SetConfig+0x82>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	4a18      	ldr	r2, [pc, #96]	@ (80056b4 <TIM_OC5_SetConfig+0xc0>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d00f      	beq.n	8005676 <TIM_OC5_SetConfig+0x82>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	4a17      	ldr	r2, [pc, #92]	@ (80056b8 <TIM_OC5_SetConfig+0xc4>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d00b      	beq.n	8005676 <TIM_OC5_SetConfig+0x82>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	4a16      	ldr	r2, [pc, #88]	@ (80056bc <TIM_OC5_SetConfig+0xc8>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d007      	beq.n	8005676 <TIM_OC5_SetConfig+0x82>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	4a15      	ldr	r2, [pc, #84]	@ (80056c0 <TIM_OC5_SetConfig+0xcc>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d003      	beq.n	8005676 <TIM_OC5_SetConfig+0x82>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	4a14      	ldr	r2, [pc, #80]	@ (80056c4 <TIM_OC5_SetConfig+0xd0>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d109      	bne.n	800568a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800567c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	695b      	ldr	r3, [r3, #20]
 8005682:	021b      	lsls	r3, r3, #8
 8005684:	697a      	ldr	r2, [r7, #20]
 8005686:	4313      	orrs	r3, r2
 8005688:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	697a      	ldr	r2, [r7, #20]
 800568e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	68fa      	ldr	r2, [r7, #12]
 8005694:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	685a      	ldr	r2, [r3, #4]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	693a      	ldr	r2, [r7, #16]
 80056a2:	621a      	str	r2, [r3, #32]
}
 80056a4:	bf00      	nop
 80056a6:	371c      	adds	r7, #28
 80056a8:	46bd      	mov	sp, r7
 80056aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ae:	4770      	bx	lr
 80056b0:	40012c00 	.word	0x40012c00
 80056b4:	40013400 	.word	0x40013400
 80056b8:	40014000 	.word	0x40014000
 80056bc:	40014400 	.word	0x40014400
 80056c0:	40014800 	.word	0x40014800
 80056c4:	40015000 	.word	0x40015000

080056c8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b087      	sub	sp, #28
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
 80056d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6a1b      	ldr	r3, [r3, #32]
 80056d6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6a1b      	ldr	r3, [r3, #32]
 80056dc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80056f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	021b      	lsls	r3, r3, #8
 8005702:	68fa      	ldr	r2, [r7, #12]
 8005704:	4313      	orrs	r3, r2
 8005706:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800570e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	051b      	lsls	r3, r3, #20
 8005716:	693a      	ldr	r2, [r7, #16]
 8005718:	4313      	orrs	r3, r2
 800571a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	4a1a      	ldr	r2, [pc, #104]	@ (8005788 <TIM_OC6_SetConfig+0xc0>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d013      	beq.n	800574c <TIM_OC6_SetConfig+0x84>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	4a19      	ldr	r2, [pc, #100]	@ (800578c <TIM_OC6_SetConfig+0xc4>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d00f      	beq.n	800574c <TIM_OC6_SetConfig+0x84>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	4a18      	ldr	r2, [pc, #96]	@ (8005790 <TIM_OC6_SetConfig+0xc8>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d00b      	beq.n	800574c <TIM_OC6_SetConfig+0x84>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	4a17      	ldr	r2, [pc, #92]	@ (8005794 <TIM_OC6_SetConfig+0xcc>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d007      	beq.n	800574c <TIM_OC6_SetConfig+0x84>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	4a16      	ldr	r2, [pc, #88]	@ (8005798 <TIM_OC6_SetConfig+0xd0>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d003      	beq.n	800574c <TIM_OC6_SetConfig+0x84>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	4a15      	ldr	r2, [pc, #84]	@ (800579c <TIM_OC6_SetConfig+0xd4>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d109      	bne.n	8005760 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005752:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	695b      	ldr	r3, [r3, #20]
 8005758:	029b      	lsls	r3, r3, #10
 800575a:	697a      	ldr	r2, [r7, #20]
 800575c:	4313      	orrs	r3, r2
 800575e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	697a      	ldr	r2, [r7, #20]
 8005764:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	68fa      	ldr	r2, [r7, #12]
 800576a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	685a      	ldr	r2, [r3, #4]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	693a      	ldr	r2, [r7, #16]
 8005778:	621a      	str	r2, [r3, #32]
}
 800577a:	bf00      	nop
 800577c:	371c      	adds	r7, #28
 800577e:	46bd      	mov	sp, r7
 8005780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005784:	4770      	bx	lr
 8005786:	bf00      	nop
 8005788:	40012c00 	.word	0x40012c00
 800578c:	40013400 	.word	0x40013400
 8005790:	40014000 	.word	0x40014000
 8005794:	40014400 	.word	0x40014400
 8005798:	40014800 	.word	0x40014800
 800579c:	40015000 	.word	0x40015000

080057a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b087      	sub	sp, #28
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	60f8      	str	r0, [r7, #12]
 80057a8:	60b9      	str	r1, [r7, #8]
 80057aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	6a1b      	ldr	r3, [r3, #32]
 80057b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	6a1b      	ldr	r3, [r3, #32]
 80057b6:	f023 0201 	bic.w	r2, r3, #1
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	699b      	ldr	r3, [r3, #24]
 80057c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80057c4:	693b      	ldr	r3, [r7, #16]
 80057c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80057ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	011b      	lsls	r3, r3, #4
 80057d0:	693a      	ldr	r2, [r7, #16]
 80057d2:	4313      	orrs	r3, r2
 80057d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80057d6:	697b      	ldr	r3, [r7, #20]
 80057d8:	f023 030a 	bic.w	r3, r3, #10
 80057dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80057de:	697a      	ldr	r2, [r7, #20]
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	4313      	orrs	r3, r2
 80057e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	693a      	ldr	r2, [r7, #16]
 80057ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	697a      	ldr	r2, [r7, #20]
 80057f0:	621a      	str	r2, [r3, #32]
}
 80057f2:	bf00      	nop
 80057f4:	371c      	adds	r7, #28
 80057f6:	46bd      	mov	sp, r7
 80057f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fc:	4770      	bx	lr

080057fe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057fe:	b480      	push	{r7}
 8005800:	b087      	sub	sp, #28
 8005802:	af00      	add	r7, sp, #0
 8005804:	60f8      	str	r0, [r7, #12]
 8005806:	60b9      	str	r1, [r7, #8]
 8005808:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	6a1b      	ldr	r3, [r3, #32]
 800580e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	6a1b      	ldr	r3, [r3, #32]
 8005814:	f023 0210 	bic.w	r2, r3, #16
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	699b      	ldr	r3, [r3, #24]
 8005820:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005822:	693b      	ldr	r3, [r7, #16]
 8005824:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005828:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	031b      	lsls	r3, r3, #12
 800582e:	693a      	ldr	r2, [r7, #16]
 8005830:	4313      	orrs	r3, r2
 8005832:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800583a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	011b      	lsls	r3, r3, #4
 8005840:	697a      	ldr	r2, [r7, #20]
 8005842:	4313      	orrs	r3, r2
 8005844:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	693a      	ldr	r2, [r7, #16]
 800584a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	697a      	ldr	r2, [r7, #20]
 8005850:	621a      	str	r2, [r3, #32]
}
 8005852:	bf00      	nop
 8005854:	371c      	adds	r7, #28
 8005856:	46bd      	mov	sp, r7
 8005858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585c:	4770      	bx	lr

0800585e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800585e:	b480      	push	{r7}
 8005860:	b085      	sub	sp, #20
 8005862:	af00      	add	r7, sp, #0
 8005864:	6078      	str	r0, [r7, #4]
 8005866:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	689b      	ldr	r3, [r3, #8]
 800586c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005874:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005876:	683a      	ldr	r2, [r7, #0]
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	4313      	orrs	r3, r2
 800587c:	f043 0307 	orr.w	r3, r3, #7
 8005880:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	68fa      	ldr	r2, [r7, #12]
 8005886:	609a      	str	r2, [r3, #8]
}
 8005888:	bf00      	nop
 800588a:	3714      	adds	r7, #20
 800588c:	46bd      	mov	sp, r7
 800588e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005892:	4770      	bx	lr

08005894 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005894:	b480      	push	{r7}
 8005896:	b087      	sub	sp, #28
 8005898:	af00      	add	r7, sp, #0
 800589a:	60f8      	str	r0, [r7, #12]
 800589c:	60b9      	str	r1, [r7, #8]
 800589e:	607a      	str	r2, [r7, #4]
 80058a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80058ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	021a      	lsls	r2, r3, #8
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	431a      	orrs	r2, r3
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	4313      	orrs	r3, r2
 80058bc:	697a      	ldr	r2, [r7, #20]
 80058be:	4313      	orrs	r3, r2
 80058c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	697a      	ldr	r2, [r7, #20]
 80058c6:	609a      	str	r2, [r3, #8]
}
 80058c8:	bf00      	nop
 80058ca:	371c      	adds	r7, #28
 80058cc:	46bd      	mov	sp, r7
 80058ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d2:	4770      	bx	lr

080058d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b086      	sub	sp, #24
 80058d8:	af00      	add	r7, sp, #0
 80058da:	60f8      	str	r0, [r7, #12]
 80058dc:	60b9      	str	r1, [r7, #8]
 80058de:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	4a2f      	ldr	r2, [pc, #188]	@ (80059a0 <TIM_CCxChannelCmd+0xcc>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d024      	beq.n	8005932 <TIM_CCxChannelCmd+0x5e>
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058ee:	d020      	beq.n	8005932 <TIM_CCxChannelCmd+0x5e>
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	4a2c      	ldr	r2, [pc, #176]	@ (80059a4 <TIM_CCxChannelCmd+0xd0>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d01c      	beq.n	8005932 <TIM_CCxChannelCmd+0x5e>
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	4a2b      	ldr	r2, [pc, #172]	@ (80059a8 <TIM_CCxChannelCmd+0xd4>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d018      	beq.n	8005932 <TIM_CCxChannelCmd+0x5e>
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	4a2a      	ldr	r2, [pc, #168]	@ (80059ac <TIM_CCxChannelCmd+0xd8>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d014      	beq.n	8005932 <TIM_CCxChannelCmd+0x5e>
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	4a29      	ldr	r2, [pc, #164]	@ (80059b0 <TIM_CCxChannelCmd+0xdc>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d010      	beq.n	8005932 <TIM_CCxChannelCmd+0x5e>
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	4a28      	ldr	r2, [pc, #160]	@ (80059b4 <TIM_CCxChannelCmd+0xe0>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d00c      	beq.n	8005932 <TIM_CCxChannelCmd+0x5e>
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	4a27      	ldr	r2, [pc, #156]	@ (80059b8 <TIM_CCxChannelCmd+0xe4>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d008      	beq.n	8005932 <TIM_CCxChannelCmd+0x5e>
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	4a26      	ldr	r2, [pc, #152]	@ (80059bc <TIM_CCxChannelCmd+0xe8>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d004      	beq.n	8005932 <TIM_CCxChannelCmd+0x5e>
 8005928:	f641 61da 	movw	r1, #7898	@ 0x1eda
 800592c:	4824      	ldr	r0, [pc, #144]	@ (80059c0 <TIM_CCxChannelCmd+0xec>)
 800592e:	f7fb f9a7 	bl	8000c80 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d016      	beq.n	8005966 <TIM_CCxChannelCmd+0x92>
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	2b04      	cmp	r3, #4
 800593c:	d013      	beq.n	8005966 <TIM_CCxChannelCmd+0x92>
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	2b08      	cmp	r3, #8
 8005942:	d010      	beq.n	8005966 <TIM_CCxChannelCmd+0x92>
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	2b0c      	cmp	r3, #12
 8005948:	d00d      	beq.n	8005966 <TIM_CCxChannelCmd+0x92>
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	2b10      	cmp	r3, #16
 800594e:	d00a      	beq.n	8005966 <TIM_CCxChannelCmd+0x92>
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	2b14      	cmp	r3, #20
 8005954:	d007      	beq.n	8005966 <TIM_CCxChannelCmd+0x92>
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	2b3c      	cmp	r3, #60	@ 0x3c
 800595a:	d004      	beq.n	8005966 <TIM_CCxChannelCmd+0x92>
 800595c:	f641 61db 	movw	r1, #7899	@ 0x1edb
 8005960:	4817      	ldr	r0, [pc, #92]	@ (80059c0 <TIM_CCxChannelCmd+0xec>)
 8005962:	f7fb f98d 	bl	8000c80 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	f003 031f 	and.w	r3, r3, #31
 800596c:	2201      	movs	r2, #1
 800596e:	fa02 f303 	lsl.w	r3, r2, r3
 8005972:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	6a1a      	ldr	r2, [r3, #32]
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	43db      	mvns	r3, r3
 800597c:	401a      	ands	r2, r3
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	6a1a      	ldr	r2, [r3, #32]
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	f003 031f 	and.w	r3, r3, #31
 800598c:	6879      	ldr	r1, [r7, #4]
 800598e:	fa01 f303 	lsl.w	r3, r1, r3
 8005992:	431a      	orrs	r2, r3
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	621a      	str	r2, [r3, #32]
}
 8005998:	bf00      	nop
 800599a:	3718      	adds	r7, #24
 800599c:	46bd      	mov	sp, r7
 800599e:	bd80      	pop	{r7, pc}
 80059a0:	40012c00 	.word	0x40012c00
 80059a4:	40000400 	.word	0x40000400
 80059a8:	40000800 	.word	0x40000800
 80059ac:	40013400 	.word	0x40013400
 80059b0:	40014000 	.word	0x40014000
 80059b4:	40014400 	.word	0x40014400
 80059b8:	40014800 	.word	0x40014800
 80059bc:	40015000 	.word	0x40015000
 80059c0:	080069d8 	.word	0x080069d8

080059c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b084      	sub	sp, #16
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
 80059cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4a34      	ldr	r2, [pc, #208]	@ (8005aa4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d02c      	beq.n	8005a32 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059e0:	d027      	beq.n	8005a32 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4a30      	ldr	r2, [pc, #192]	@ (8005aa8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d022      	beq.n	8005a32 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a2e      	ldr	r2, [pc, #184]	@ (8005aac <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d01d      	beq.n	8005a32 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a2d      	ldr	r2, [pc, #180]	@ (8005ab0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d018      	beq.n	8005a32 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a2b      	ldr	r2, [pc, #172]	@ (8005ab4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d013      	beq.n	8005a32 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a2a      	ldr	r2, [pc, #168]	@ (8005ab8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d00e      	beq.n	8005a32 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a28      	ldr	r2, [pc, #160]	@ (8005abc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d009      	beq.n	8005a32 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4a27      	ldr	r2, [pc, #156]	@ (8005ac0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d004      	beq.n	8005a32 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8005a28:	f240 71ac 	movw	r1, #1964	@ 0x7ac
 8005a2c:	4825      	ldr	r0, [pc, #148]	@ (8005ac4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005a2e:	f7fb f927 	bl	8000c80 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d020      	beq.n	8005a7c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	2b10      	cmp	r3, #16
 8005a40:	d01c      	beq.n	8005a7c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	2b20      	cmp	r3, #32
 8005a48:	d018      	beq.n	8005a7c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	2b30      	cmp	r3, #48	@ 0x30
 8005a50:	d014      	beq.n	8005a7c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	2b40      	cmp	r3, #64	@ 0x40
 8005a58:	d010      	beq.n	8005a7c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	2b50      	cmp	r3, #80	@ 0x50
 8005a60:	d00c      	beq.n	8005a7c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	2b60      	cmp	r3, #96	@ 0x60
 8005a68:	d008      	beq.n	8005a7c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	2b70      	cmp	r3, #112	@ 0x70
 8005a70:	d004      	beq.n	8005a7c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005a72:	f240 71ad 	movw	r1, #1965	@ 0x7ad
 8005a76:	4813      	ldr	r0, [pc, #76]	@ (8005ac4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005a78:	f7fb f902 	bl	8000c80 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	689b      	ldr	r3, [r3, #8]
 8005a80:	2b80      	cmp	r3, #128	@ 0x80
 8005a82:	d008      	beq.n	8005a96 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	689b      	ldr	r3, [r3, #8]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d004      	beq.n	8005a96 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 8005a8c:	f240 71ae 	movw	r1, #1966	@ 0x7ae
 8005a90:	480c      	ldr	r0, [pc, #48]	@ (8005ac4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005a92:	f7fb f8f5 	bl	8000c80 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a9c:	2b01      	cmp	r3, #1
 8005a9e:	d113      	bne.n	8005ac8 <HAL_TIMEx_MasterConfigSynchronization+0x104>
 8005aa0:	2302      	movs	r3, #2
 8005aa2:	e0d8      	b.n	8005c56 <HAL_TIMEx_MasterConfigSynchronization+0x292>
 8005aa4:	40012c00 	.word	0x40012c00
 8005aa8:	40000400 	.word	0x40000400
 8005aac:	40000800 	.word	0x40000800
 8005ab0:	40001000 	.word	0x40001000
 8005ab4:	40001400 	.word	0x40001400
 8005ab8:	40013400 	.word	0x40013400
 8005abc:	40014000 	.word	0x40014000
 8005ac0:	40015000 	.word	0x40015000
 8005ac4:	08006a10 	.word	0x08006a10
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2201      	movs	r2, #1
 8005acc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2202      	movs	r2, #2
 8005ad4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a5c      	ldr	r2, [pc, #368]	@ (8005c60 <HAL_TIMEx_MasterConfigSynchronization+0x29c>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d009      	beq.n	8005b06 <HAL_TIMEx_MasterConfigSynchronization+0x142>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a5b      	ldr	r2, [pc, #364]	@ (8005c64 <HAL_TIMEx_MasterConfigSynchronization+0x2a0>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d004      	beq.n	8005b06 <HAL_TIMEx_MasterConfigSynchronization+0x142>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a59      	ldr	r2, [pc, #356]	@ (8005c68 <HAL_TIMEx_MasterConfigSynchronization+0x2a4>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d161      	bne.n	8005bca <HAL_TIMEx_MasterConfigSynchronization+0x206>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d054      	beq.n	8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0x1f4>
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b16:	d04f      	beq.n	8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0x1f4>
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005b20:	d04a      	beq.n	8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0x1f4>
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005b2a:	d045      	beq.n	8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0x1f4>
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005b34:	d040      	beq.n	8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0x1f4>
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	685b      	ldr	r3, [r3, #4]
 8005b3a:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8005b3e:	d03b      	beq.n	8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0x1f4>
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005b48:	d036      	beq.n	8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0x1f4>
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005b52:	d031      	beq.n	8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0x1f4>
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	f5b3 0fe0 	cmp.w	r3, #7340032	@ 0x700000
 8005b5c:	d02c      	beq.n	8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0x1f4>
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005b66:	d027      	beq.n	8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0x1f4>
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	f5b3 0f10 	cmp.w	r3, #9437184	@ 0x900000
 8005b70:	d022      	beq.n	8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0x1f4>
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8005b7a:	d01d      	beq.n	8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0x1f4>
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	f5b3 0f30 	cmp.w	r3, #11534336	@ 0xb00000
 8005b84:	d018      	beq.n	8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0x1f4>
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005b8e:	d013      	beq.n	8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0x1f4>
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	f5b3 0f50 	cmp.w	r3, #13631488	@ 0xd00000
 8005b98:	d00e      	beq.n	8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0x1f4>
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	f5b3 0f60 	cmp.w	r3, #14680064	@ 0xe00000
 8005ba2:	d009      	beq.n	8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0x1f4>
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	f5b3 0f70 	cmp.w	r3, #15728640	@ 0xf00000
 8005bac:	d004      	beq.n	8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0x1f4>
 8005bae:	f240 71c1 	movw	r1, #1985	@ 0x7c1
 8005bb2:	482e      	ldr	r0, [pc, #184]	@ (8005c6c <HAL_TIMEx_MasterConfigSynchronization+0x2a8>)
 8005bb4:	f7fb f864 	bl	8000c80 <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005bbe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	68fa      	ldr	r2, [r7, #12]
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bd0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	68fa      	ldr	r2, [r7, #12]
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	68fa      	ldr	r2, [r7, #12]
 8005be2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a1d      	ldr	r2, [pc, #116]	@ (8005c60 <HAL_TIMEx_MasterConfigSynchronization+0x29c>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d01d      	beq.n	8005c2a <HAL_TIMEx_MasterConfigSynchronization+0x266>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bf6:	d018      	beq.n	8005c2a <HAL_TIMEx_MasterConfigSynchronization+0x266>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a1c      	ldr	r2, [pc, #112]	@ (8005c70 <HAL_TIMEx_MasterConfigSynchronization+0x2ac>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d013      	beq.n	8005c2a <HAL_TIMEx_MasterConfigSynchronization+0x266>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4a1b      	ldr	r2, [pc, #108]	@ (8005c74 <HAL_TIMEx_MasterConfigSynchronization+0x2b0>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d00e      	beq.n	8005c2a <HAL_TIMEx_MasterConfigSynchronization+0x266>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a14      	ldr	r2, [pc, #80]	@ (8005c64 <HAL_TIMEx_MasterConfigSynchronization+0x2a0>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d009      	beq.n	8005c2a <HAL_TIMEx_MasterConfigSynchronization+0x266>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4a17      	ldr	r2, [pc, #92]	@ (8005c78 <HAL_TIMEx_MasterConfigSynchronization+0x2b4>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d004      	beq.n	8005c2a <HAL_TIMEx_MasterConfigSynchronization+0x266>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a10      	ldr	r2, [pc, #64]	@ (8005c68 <HAL_TIMEx_MasterConfigSynchronization+0x2a4>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d10c      	bne.n	8005c44 <HAL_TIMEx_MasterConfigSynchronization+0x280>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	689b      	ldr	r3, [r3, #8]
 8005c36:	68ba      	ldr	r2, [r7, #8]
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	68ba      	ldr	r2, [r7, #8]
 8005c42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2201      	movs	r2, #1
 8005c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005c54:	2300      	movs	r3, #0
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	3710      	adds	r7, #16
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}
 8005c5e:	bf00      	nop
 8005c60:	40012c00 	.word	0x40012c00
 8005c64:	40013400 	.word	0x40013400
 8005c68:	40015000 	.word	0x40015000
 8005c6c:	08006a10 	.word	0x08006a10
 8005c70:	40000400 	.word	0x40000400
 8005c74:	40000800 	.word	0x40000800
 8005c78:	40014000 	.word	0x40014000

08005c7c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b084      	sub	sp, #16
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
 8005c84:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005c86:	2300      	movs	r3, #0
 8005c88:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a96      	ldr	r2, [pc, #600]	@ (8005ee8 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d01d      	beq.n	8005cd0 <HAL_TIMEx_ConfigBreakDeadTime+0x54>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a94      	ldr	r2, [pc, #592]	@ (8005eec <HAL_TIMEx_ConfigBreakDeadTime+0x270>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d018      	beq.n	8005cd0 <HAL_TIMEx_ConfigBreakDeadTime+0x54>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4a93      	ldr	r2, [pc, #588]	@ (8005ef0 <HAL_TIMEx_ConfigBreakDeadTime+0x274>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d013      	beq.n	8005cd0 <HAL_TIMEx_ConfigBreakDeadTime+0x54>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a91      	ldr	r2, [pc, #580]	@ (8005ef4 <HAL_TIMEx_ConfigBreakDeadTime+0x278>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d00e      	beq.n	8005cd0 <HAL_TIMEx_ConfigBreakDeadTime+0x54>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a90      	ldr	r2, [pc, #576]	@ (8005ef8 <HAL_TIMEx_ConfigBreakDeadTime+0x27c>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d009      	beq.n	8005cd0 <HAL_TIMEx_ConfigBreakDeadTime+0x54>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a8e      	ldr	r2, [pc, #568]	@ (8005efc <HAL_TIMEx_ConfigBreakDeadTime+0x280>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d004      	beq.n	8005cd0 <HAL_TIMEx_ConfigBreakDeadTime+0x54>
 8005cc6:	f240 71f7 	movw	r1, #2039	@ 0x7f7
 8005cca:	488d      	ldr	r0, [pc, #564]	@ (8005f00 <HAL_TIMEx_ConfigBreakDeadTime+0x284>)
 8005ccc:	f7fa ffd8 	bl	8000c80 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005cd8:	d008      	beq.n	8005cec <HAL_TIMEx_ConfigBreakDeadTime+0x70>
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d004      	beq.n	8005cec <HAL_TIMEx_ConfigBreakDeadTime+0x70>
 8005ce2:	f44f 61ff 	mov.w	r1, #2040	@ 0x7f8
 8005ce6:	4886      	ldr	r0, [pc, #536]	@ (8005f00 <HAL_TIMEx_ConfigBreakDeadTime+0x284>)
 8005ce8:	f7fa ffca 	bl	8000c80 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cf4:	d008      	beq.n	8005d08 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d004      	beq.n	8005d08 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>
 8005cfe:	f240 71f9 	movw	r1, #2041	@ 0x7f9
 8005d02:	487f      	ldr	r0, [pc, #508]	@ (8005f00 <HAL_TIMEx_ConfigBreakDeadTime+0x284>)
 8005d04:	f7fa ffbc 	bl	8000c80 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d013      	beq.n	8005d38 <HAL_TIMEx_ConfigBreakDeadTime+0xbc>
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d18:	d00e      	beq.n	8005d38 <HAL_TIMEx_ConfigBreakDeadTime+0xbc>
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	689b      	ldr	r3, [r3, #8]
 8005d1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d22:	d009      	beq.n	8005d38 <HAL_TIMEx_ConfigBreakDeadTime+0xbc>
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d2c:	d004      	beq.n	8005d38 <HAL_TIMEx_ConfigBreakDeadTime+0xbc>
 8005d2e:	f240 71fa 	movw	r1, #2042	@ 0x7fa
 8005d32:	4873      	ldr	r0, [pc, #460]	@ (8005f00 <HAL_TIMEx_ConfigBreakDeadTime+0x284>)
 8005d34:	f7fa ffa4 	bl	8000c80 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	68db      	ldr	r3, [r3, #12]
 8005d3c:	2bff      	cmp	r3, #255	@ 0xff
 8005d3e:	d904      	bls.n	8005d4a <HAL_TIMEx_ConfigBreakDeadTime+0xce>
 8005d40:	f240 71fb 	movw	r1, #2043	@ 0x7fb
 8005d44:	486e      	ldr	r0, [pc, #440]	@ (8005f00 <HAL_TIMEx_ConfigBreakDeadTime+0x284>)
 8005d46:	f7fa ff9b 	bl	8000c80 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	691b      	ldr	r3, [r3, #16]
 8005d4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d52:	d008      	beq.n	8005d66 <HAL_TIMEx_ConfigBreakDeadTime+0xea>
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	691b      	ldr	r3, [r3, #16]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d004      	beq.n	8005d66 <HAL_TIMEx_ConfigBreakDeadTime+0xea>
 8005d5c:	f240 71fc 	movw	r1, #2044	@ 0x7fc
 8005d60:	4867      	ldr	r0, [pc, #412]	@ (8005f00 <HAL_TIMEx_ConfigBreakDeadTime+0x284>)
 8005d62:	f7fa ff8d 	bl	8000c80 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	695b      	ldr	r3, [r3, #20]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d009      	beq.n	8005d82 <HAL_TIMEx_ConfigBreakDeadTime+0x106>
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	695b      	ldr	r3, [r3, #20]
 8005d72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d76:	d004      	beq.n	8005d82 <HAL_TIMEx_ConfigBreakDeadTime+0x106>
 8005d78:	f240 71fd 	movw	r1, #2045	@ 0x7fd
 8005d7c:	4860      	ldr	r0, [pc, #384]	@ (8005f00 <HAL_TIMEx_ConfigBreakDeadTime+0x284>)
 8005d7e:	f7fa ff7f 	bl	8000c80 <assert_failed>
#if defined(TIM_BDTR_BKF)
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	699b      	ldr	r3, [r3, #24]
 8005d86:	2b0f      	cmp	r3, #15
 8005d88:	d904      	bls.n	8005d94 <HAL_TIMEx_ConfigBreakDeadTime+0x118>
 8005d8a:	f240 71ff 	movw	r1, #2047	@ 0x7ff
 8005d8e:	485c      	ldr	r0, [pc, #368]	@ (8005f00 <HAL_TIMEx_ConfigBreakDeadTime+0x284>)
 8005d90:	f7fa ff76 	bl	8000c80 <assert_failed>
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d98:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005d9c:	d008      	beq.n	8005db0 <HAL_TIMEx_ConfigBreakDeadTime+0x134>
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d004      	beq.n	8005db0 <HAL_TIMEx_ConfigBreakDeadTime+0x134>
 8005da6:	f640 0101 	movw	r1, #2049	@ 0x801
 8005daa:	4855      	ldr	r0, [pc, #340]	@ (8005f00 <HAL_TIMEx_ConfigBreakDeadTime+0x284>)
 8005dac:	f7fa ff68 	bl	8000c80 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d101      	bne.n	8005dbe <HAL_TIMEx_ConfigBreakDeadTime+0x142>
 8005dba:	2302      	movs	r3, #2
 8005dbc:	e08f      	b.n	8005ede <HAL_TIMEx_ConfigBreakDeadTime+0x262>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	68db      	ldr	r3, [r3, #12]
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	4313      	orrs	r3, r2
 8005de0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	685b      	ldr	r3, [r3, #4]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	691b      	ldr	r3, [r3, #16]
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	695b      	ldr	r3, [r3, #20]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e24:	4313      	orrs	r3, r2
 8005e26:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	699b      	ldr	r3, [r3, #24]
 8005e32:	041b      	lsls	r3, r3, #16
 8005e34:	4313      	orrs	r3, r2
 8005e36:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a2a      	ldr	r2, [pc, #168]	@ (8005ee8 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d009      	beq.n	8005e56 <HAL_TIMEx_ConfigBreakDeadTime+0x1da>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a29      	ldr	r2, [pc, #164]	@ (8005eec <HAL_TIMEx_ConfigBreakDeadTime+0x270>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d004      	beq.n	8005e56 <HAL_TIMEx_ConfigBreakDeadTime+0x1da>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a2a      	ldr	r2, [pc, #168]	@ (8005efc <HAL_TIMEx_ConfigBreakDeadTime+0x280>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d13a      	bne.n	8005ecc <HAL_TIMEx_ConfigBreakDeadTime+0x250>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	69db      	ldr	r3, [r3, #28]
 8005e5a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005e5e:	d008      	beq.n	8005e72 <HAL_TIMEx_ConfigBreakDeadTime+0x1f6>
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	69db      	ldr	r3, [r3, #28]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d004      	beq.n	8005e72 <HAL_TIMEx_ConfigBreakDeadTime+0x1f6>
 8005e68:	f640 0119 	movw	r1, #2073	@ 0x819
 8005e6c:	4824      	ldr	r0, [pc, #144]	@ (8005f00 <HAL_TIMEx_ConfigBreakDeadTime+0x284>)
 8005e6e:	f7fa ff07 	bl	8000c80 <assert_failed>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	6a1b      	ldr	r3, [r3, #32]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d009      	beq.n	8005e8e <HAL_TIMEx_ConfigBreakDeadTime+0x212>
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	6a1b      	ldr	r3, [r3, #32]
 8005e7e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005e82:	d004      	beq.n	8005e8e <HAL_TIMEx_ConfigBreakDeadTime+0x212>
 8005e84:	f640 011a 	movw	r1, #2074	@ 0x81a
 8005e88:	481d      	ldr	r0, [pc, #116]	@ (8005f00 <HAL_TIMEx_ConfigBreakDeadTime+0x284>)
 8005e8a:	f7fa fef9 	bl	8000c80 <assert_failed>
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e92:	2b0f      	cmp	r3, #15
 8005e94:	d904      	bls.n	8005ea0 <HAL_TIMEx_ConfigBreakDeadTime+0x224>
 8005e96:	f640 011b 	movw	r1, #2075	@ 0x81b
 8005e9a:	4819      	ldr	r0, [pc, #100]	@ (8005f00 <HAL_TIMEx_ConfigBreakDeadTime+0x284>)
 8005e9c:	f7fa fef0 	bl	8000c80 <assert_failed>

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eaa:	051b      	lsls	r3, r3, #20
 8005eac:	4313      	orrs	r3, r2
 8005eae:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	69db      	ldr	r3, [r3, #28]
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	6a1b      	ldr	r3, [r3, #32]
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	68fa      	ldr	r2, [r7, #12]
 8005ed2:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005edc:	2300      	movs	r3, #0
}
 8005ede:	4618      	mov	r0, r3
 8005ee0:	3710      	adds	r7, #16
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bd80      	pop	{r7, pc}
 8005ee6:	bf00      	nop
 8005ee8:	40012c00 	.word	0x40012c00
 8005eec:	40013400 	.word	0x40013400
 8005ef0:	40014000 	.word	0x40014000
 8005ef4:	40014400 	.word	0x40014400
 8005ef8:	40014800 	.word	0x40014800
 8005efc:	40015000 	.word	0x40015000
 8005f00:	08006a10 	.word	0x08006a10

08005f04 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f04:	b480      	push	{r7}
 8005f06:	b083      	sub	sp, #12
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f0c:	bf00      	nop
 8005f0e:	370c      	adds	r7, #12
 8005f10:	46bd      	mov	sp, r7
 8005f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f16:	4770      	bx	lr

08005f18 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b083      	sub	sp, #12
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f20:	bf00      	nop
 8005f22:	370c      	adds	r7, #12
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr

08005f2c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	b083      	sub	sp, #12
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005f34:	bf00      	nop
 8005f36:	370c      	adds	r7, #12
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3e:	4770      	bx	lr

08005f40 <siprintf>:
 8005f40:	b40e      	push	{r1, r2, r3}
 8005f42:	b510      	push	{r4, lr}
 8005f44:	b09d      	sub	sp, #116	@ 0x74
 8005f46:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005f48:	9002      	str	r0, [sp, #8]
 8005f4a:	9006      	str	r0, [sp, #24]
 8005f4c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005f50:	480a      	ldr	r0, [pc, #40]	@ (8005f7c <siprintf+0x3c>)
 8005f52:	9107      	str	r1, [sp, #28]
 8005f54:	9104      	str	r1, [sp, #16]
 8005f56:	490a      	ldr	r1, [pc, #40]	@ (8005f80 <siprintf+0x40>)
 8005f58:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f5c:	9105      	str	r1, [sp, #20]
 8005f5e:	2400      	movs	r4, #0
 8005f60:	a902      	add	r1, sp, #8
 8005f62:	6800      	ldr	r0, [r0, #0]
 8005f64:	9301      	str	r3, [sp, #4]
 8005f66:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005f68:	f000 f994 	bl	8006294 <_svfiprintf_r>
 8005f6c:	9b02      	ldr	r3, [sp, #8]
 8005f6e:	701c      	strb	r4, [r3, #0]
 8005f70:	b01d      	add	sp, #116	@ 0x74
 8005f72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f76:	b003      	add	sp, #12
 8005f78:	4770      	bx	lr
 8005f7a:	bf00      	nop
 8005f7c:	2000003c 	.word	0x2000003c
 8005f80:	ffff0208 	.word	0xffff0208

08005f84 <memset>:
 8005f84:	4402      	add	r2, r0
 8005f86:	4603      	mov	r3, r0
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d100      	bne.n	8005f8e <memset+0xa>
 8005f8c:	4770      	bx	lr
 8005f8e:	f803 1b01 	strb.w	r1, [r3], #1
 8005f92:	e7f9      	b.n	8005f88 <memset+0x4>

08005f94 <__errno>:
 8005f94:	4b01      	ldr	r3, [pc, #4]	@ (8005f9c <__errno+0x8>)
 8005f96:	6818      	ldr	r0, [r3, #0]
 8005f98:	4770      	bx	lr
 8005f9a:	bf00      	nop
 8005f9c:	2000003c 	.word	0x2000003c

08005fa0 <__libc_init_array>:
 8005fa0:	b570      	push	{r4, r5, r6, lr}
 8005fa2:	4d0d      	ldr	r5, [pc, #52]	@ (8005fd8 <__libc_init_array+0x38>)
 8005fa4:	4c0d      	ldr	r4, [pc, #52]	@ (8005fdc <__libc_init_array+0x3c>)
 8005fa6:	1b64      	subs	r4, r4, r5
 8005fa8:	10a4      	asrs	r4, r4, #2
 8005faa:	2600      	movs	r6, #0
 8005fac:	42a6      	cmp	r6, r4
 8005fae:	d109      	bne.n	8005fc4 <__libc_init_array+0x24>
 8005fb0:	4d0b      	ldr	r5, [pc, #44]	@ (8005fe0 <__libc_init_array+0x40>)
 8005fb2:	4c0c      	ldr	r4, [pc, #48]	@ (8005fe4 <__libc_init_array+0x44>)
 8005fb4:	f000 fc64 	bl	8006880 <_init>
 8005fb8:	1b64      	subs	r4, r4, r5
 8005fba:	10a4      	asrs	r4, r4, #2
 8005fbc:	2600      	movs	r6, #0
 8005fbe:	42a6      	cmp	r6, r4
 8005fc0:	d105      	bne.n	8005fce <__libc_init_array+0x2e>
 8005fc2:	bd70      	pop	{r4, r5, r6, pc}
 8005fc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fc8:	4798      	blx	r3
 8005fca:	3601      	adds	r6, #1
 8005fcc:	e7ee      	b.n	8005fac <__libc_init_array+0xc>
 8005fce:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fd2:	4798      	blx	r3
 8005fd4:	3601      	adds	r6, #1
 8005fd6:	e7f2      	b.n	8005fbe <__libc_init_array+0x1e>
 8005fd8:	08006a88 	.word	0x08006a88
 8005fdc:	08006a88 	.word	0x08006a88
 8005fe0:	08006a88 	.word	0x08006a88
 8005fe4:	08006a8c 	.word	0x08006a8c

08005fe8 <__retarget_lock_acquire_recursive>:
 8005fe8:	4770      	bx	lr

08005fea <__retarget_lock_release_recursive>:
 8005fea:	4770      	bx	lr

08005fec <_free_r>:
 8005fec:	b538      	push	{r3, r4, r5, lr}
 8005fee:	4605      	mov	r5, r0
 8005ff0:	2900      	cmp	r1, #0
 8005ff2:	d041      	beq.n	8006078 <_free_r+0x8c>
 8005ff4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ff8:	1f0c      	subs	r4, r1, #4
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	bfb8      	it	lt
 8005ffe:	18e4      	addlt	r4, r4, r3
 8006000:	f000 f8e0 	bl	80061c4 <__malloc_lock>
 8006004:	4a1d      	ldr	r2, [pc, #116]	@ (800607c <_free_r+0x90>)
 8006006:	6813      	ldr	r3, [r2, #0]
 8006008:	b933      	cbnz	r3, 8006018 <_free_r+0x2c>
 800600a:	6063      	str	r3, [r4, #4]
 800600c:	6014      	str	r4, [r2, #0]
 800600e:	4628      	mov	r0, r5
 8006010:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006014:	f000 b8dc 	b.w	80061d0 <__malloc_unlock>
 8006018:	42a3      	cmp	r3, r4
 800601a:	d908      	bls.n	800602e <_free_r+0x42>
 800601c:	6820      	ldr	r0, [r4, #0]
 800601e:	1821      	adds	r1, r4, r0
 8006020:	428b      	cmp	r3, r1
 8006022:	bf01      	itttt	eq
 8006024:	6819      	ldreq	r1, [r3, #0]
 8006026:	685b      	ldreq	r3, [r3, #4]
 8006028:	1809      	addeq	r1, r1, r0
 800602a:	6021      	streq	r1, [r4, #0]
 800602c:	e7ed      	b.n	800600a <_free_r+0x1e>
 800602e:	461a      	mov	r2, r3
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	b10b      	cbz	r3, 8006038 <_free_r+0x4c>
 8006034:	42a3      	cmp	r3, r4
 8006036:	d9fa      	bls.n	800602e <_free_r+0x42>
 8006038:	6811      	ldr	r1, [r2, #0]
 800603a:	1850      	adds	r0, r2, r1
 800603c:	42a0      	cmp	r0, r4
 800603e:	d10b      	bne.n	8006058 <_free_r+0x6c>
 8006040:	6820      	ldr	r0, [r4, #0]
 8006042:	4401      	add	r1, r0
 8006044:	1850      	adds	r0, r2, r1
 8006046:	4283      	cmp	r3, r0
 8006048:	6011      	str	r1, [r2, #0]
 800604a:	d1e0      	bne.n	800600e <_free_r+0x22>
 800604c:	6818      	ldr	r0, [r3, #0]
 800604e:	685b      	ldr	r3, [r3, #4]
 8006050:	6053      	str	r3, [r2, #4]
 8006052:	4408      	add	r0, r1
 8006054:	6010      	str	r0, [r2, #0]
 8006056:	e7da      	b.n	800600e <_free_r+0x22>
 8006058:	d902      	bls.n	8006060 <_free_r+0x74>
 800605a:	230c      	movs	r3, #12
 800605c:	602b      	str	r3, [r5, #0]
 800605e:	e7d6      	b.n	800600e <_free_r+0x22>
 8006060:	6820      	ldr	r0, [r4, #0]
 8006062:	1821      	adds	r1, r4, r0
 8006064:	428b      	cmp	r3, r1
 8006066:	bf04      	itt	eq
 8006068:	6819      	ldreq	r1, [r3, #0]
 800606a:	685b      	ldreq	r3, [r3, #4]
 800606c:	6063      	str	r3, [r4, #4]
 800606e:	bf04      	itt	eq
 8006070:	1809      	addeq	r1, r1, r0
 8006072:	6021      	streq	r1, [r4, #0]
 8006074:	6054      	str	r4, [r2, #4]
 8006076:	e7ca      	b.n	800600e <_free_r+0x22>
 8006078:	bd38      	pop	{r3, r4, r5, pc}
 800607a:	bf00      	nop
 800607c:	200002e4 	.word	0x200002e4

08006080 <sbrk_aligned>:
 8006080:	b570      	push	{r4, r5, r6, lr}
 8006082:	4e0f      	ldr	r6, [pc, #60]	@ (80060c0 <sbrk_aligned+0x40>)
 8006084:	460c      	mov	r4, r1
 8006086:	6831      	ldr	r1, [r6, #0]
 8006088:	4605      	mov	r5, r0
 800608a:	b911      	cbnz	r1, 8006092 <sbrk_aligned+0x12>
 800608c:	f000 fba4 	bl	80067d8 <_sbrk_r>
 8006090:	6030      	str	r0, [r6, #0]
 8006092:	4621      	mov	r1, r4
 8006094:	4628      	mov	r0, r5
 8006096:	f000 fb9f 	bl	80067d8 <_sbrk_r>
 800609a:	1c43      	adds	r3, r0, #1
 800609c:	d103      	bne.n	80060a6 <sbrk_aligned+0x26>
 800609e:	f04f 34ff 	mov.w	r4, #4294967295
 80060a2:	4620      	mov	r0, r4
 80060a4:	bd70      	pop	{r4, r5, r6, pc}
 80060a6:	1cc4      	adds	r4, r0, #3
 80060a8:	f024 0403 	bic.w	r4, r4, #3
 80060ac:	42a0      	cmp	r0, r4
 80060ae:	d0f8      	beq.n	80060a2 <sbrk_aligned+0x22>
 80060b0:	1a21      	subs	r1, r4, r0
 80060b2:	4628      	mov	r0, r5
 80060b4:	f000 fb90 	bl	80067d8 <_sbrk_r>
 80060b8:	3001      	adds	r0, #1
 80060ba:	d1f2      	bne.n	80060a2 <sbrk_aligned+0x22>
 80060bc:	e7ef      	b.n	800609e <sbrk_aligned+0x1e>
 80060be:	bf00      	nop
 80060c0:	200002e0 	.word	0x200002e0

080060c4 <_malloc_r>:
 80060c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060c8:	1ccd      	adds	r5, r1, #3
 80060ca:	f025 0503 	bic.w	r5, r5, #3
 80060ce:	3508      	adds	r5, #8
 80060d0:	2d0c      	cmp	r5, #12
 80060d2:	bf38      	it	cc
 80060d4:	250c      	movcc	r5, #12
 80060d6:	2d00      	cmp	r5, #0
 80060d8:	4606      	mov	r6, r0
 80060da:	db01      	blt.n	80060e0 <_malloc_r+0x1c>
 80060dc:	42a9      	cmp	r1, r5
 80060de:	d904      	bls.n	80060ea <_malloc_r+0x26>
 80060e0:	230c      	movs	r3, #12
 80060e2:	6033      	str	r3, [r6, #0]
 80060e4:	2000      	movs	r0, #0
 80060e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80061c0 <_malloc_r+0xfc>
 80060ee:	f000 f869 	bl	80061c4 <__malloc_lock>
 80060f2:	f8d8 3000 	ldr.w	r3, [r8]
 80060f6:	461c      	mov	r4, r3
 80060f8:	bb44      	cbnz	r4, 800614c <_malloc_r+0x88>
 80060fa:	4629      	mov	r1, r5
 80060fc:	4630      	mov	r0, r6
 80060fe:	f7ff ffbf 	bl	8006080 <sbrk_aligned>
 8006102:	1c43      	adds	r3, r0, #1
 8006104:	4604      	mov	r4, r0
 8006106:	d158      	bne.n	80061ba <_malloc_r+0xf6>
 8006108:	f8d8 4000 	ldr.w	r4, [r8]
 800610c:	4627      	mov	r7, r4
 800610e:	2f00      	cmp	r7, #0
 8006110:	d143      	bne.n	800619a <_malloc_r+0xd6>
 8006112:	2c00      	cmp	r4, #0
 8006114:	d04b      	beq.n	80061ae <_malloc_r+0xea>
 8006116:	6823      	ldr	r3, [r4, #0]
 8006118:	4639      	mov	r1, r7
 800611a:	4630      	mov	r0, r6
 800611c:	eb04 0903 	add.w	r9, r4, r3
 8006120:	f000 fb5a 	bl	80067d8 <_sbrk_r>
 8006124:	4581      	cmp	r9, r0
 8006126:	d142      	bne.n	80061ae <_malloc_r+0xea>
 8006128:	6821      	ldr	r1, [r4, #0]
 800612a:	1a6d      	subs	r5, r5, r1
 800612c:	4629      	mov	r1, r5
 800612e:	4630      	mov	r0, r6
 8006130:	f7ff ffa6 	bl	8006080 <sbrk_aligned>
 8006134:	3001      	adds	r0, #1
 8006136:	d03a      	beq.n	80061ae <_malloc_r+0xea>
 8006138:	6823      	ldr	r3, [r4, #0]
 800613a:	442b      	add	r3, r5
 800613c:	6023      	str	r3, [r4, #0]
 800613e:	f8d8 3000 	ldr.w	r3, [r8]
 8006142:	685a      	ldr	r2, [r3, #4]
 8006144:	bb62      	cbnz	r2, 80061a0 <_malloc_r+0xdc>
 8006146:	f8c8 7000 	str.w	r7, [r8]
 800614a:	e00f      	b.n	800616c <_malloc_r+0xa8>
 800614c:	6822      	ldr	r2, [r4, #0]
 800614e:	1b52      	subs	r2, r2, r5
 8006150:	d420      	bmi.n	8006194 <_malloc_r+0xd0>
 8006152:	2a0b      	cmp	r2, #11
 8006154:	d917      	bls.n	8006186 <_malloc_r+0xc2>
 8006156:	1961      	adds	r1, r4, r5
 8006158:	42a3      	cmp	r3, r4
 800615a:	6025      	str	r5, [r4, #0]
 800615c:	bf18      	it	ne
 800615e:	6059      	strne	r1, [r3, #4]
 8006160:	6863      	ldr	r3, [r4, #4]
 8006162:	bf08      	it	eq
 8006164:	f8c8 1000 	streq.w	r1, [r8]
 8006168:	5162      	str	r2, [r4, r5]
 800616a:	604b      	str	r3, [r1, #4]
 800616c:	4630      	mov	r0, r6
 800616e:	f000 f82f 	bl	80061d0 <__malloc_unlock>
 8006172:	f104 000b 	add.w	r0, r4, #11
 8006176:	1d23      	adds	r3, r4, #4
 8006178:	f020 0007 	bic.w	r0, r0, #7
 800617c:	1ac2      	subs	r2, r0, r3
 800617e:	bf1c      	itt	ne
 8006180:	1a1b      	subne	r3, r3, r0
 8006182:	50a3      	strne	r3, [r4, r2]
 8006184:	e7af      	b.n	80060e6 <_malloc_r+0x22>
 8006186:	6862      	ldr	r2, [r4, #4]
 8006188:	42a3      	cmp	r3, r4
 800618a:	bf0c      	ite	eq
 800618c:	f8c8 2000 	streq.w	r2, [r8]
 8006190:	605a      	strne	r2, [r3, #4]
 8006192:	e7eb      	b.n	800616c <_malloc_r+0xa8>
 8006194:	4623      	mov	r3, r4
 8006196:	6864      	ldr	r4, [r4, #4]
 8006198:	e7ae      	b.n	80060f8 <_malloc_r+0x34>
 800619a:	463c      	mov	r4, r7
 800619c:	687f      	ldr	r7, [r7, #4]
 800619e:	e7b6      	b.n	800610e <_malloc_r+0x4a>
 80061a0:	461a      	mov	r2, r3
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	42a3      	cmp	r3, r4
 80061a6:	d1fb      	bne.n	80061a0 <_malloc_r+0xdc>
 80061a8:	2300      	movs	r3, #0
 80061aa:	6053      	str	r3, [r2, #4]
 80061ac:	e7de      	b.n	800616c <_malloc_r+0xa8>
 80061ae:	230c      	movs	r3, #12
 80061b0:	6033      	str	r3, [r6, #0]
 80061b2:	4630      	mov	r0, r6
 80061b4:	f000 f80c 	bl	80061d0 <__malloc_unlock>
 80061b8:	e794      	b.n	80060e4 <_malloc_r+0x20>
 80061ba:	6005      	str	r5, [r0, #0]
 80061bc:	e7d6      	b.n	800616c <_malloc_r+0xa8>
 80061be:	bf00      	nop
 80061c0:	200002e4 	.word	0x200002e4

080061c4 <__malloc_lock>:
 80061c4:	4801      	ldr	r0, [pc, #4]	@ (80061cc <__malloc_lock+0x8>)
 80061c6:	f7ff bf0f 	b.w	8005fe8 <__retarget_lock_acquire_recursive>
 80061ca:	bf00      	nop
 80061cc:	200002dc 	.word	0x200002dc

080061d0 <__malloc_unlock>:
 80061d0:	4801      	ldr	r0, [pc, #4]	@ (80061d8 <__malloc_unlock+0x8>)
 80061d2:	f7ff bf0a 	b.w	8005fea <__retarget_lock_release_recursive>
 80061d6:	bf00      	nop
 80061d8:	200002dc 	.word	0x200002dc

080061dc <__ssputs_r>:
 80061dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061e0:	688e      	ldr	r6, [r1, #8]
 80061e2:	461f      	mov	r7, r3
 80061e4:	42be      	cmp	r6, r7
 80061e6:	680b      	ldr	r3, [r1, #0]
 80061e8:	4682      	mov	sl, r0
 80061ea:	460c      	mov	r4, r1
 80061ec:	4690      	mov	r8, r2
 80061ee:	d82d      	bhi.n	800624c <__ssputs_r+0x70>
 80061f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80061f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80061f8:	d026      	beq.n	8006248 <__ssputs_r+0x6c>
 80061fa:	6965      	ldr	r5, [r4, #20]
 80061fc:	6909      	ldr	r1, [r1, #16]
 80061fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006202:	eba3 0901 	sub.w	r9, r3, r1
 8006206:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800620a:	1c7b      	adds	r3, r7, #1
 800620c:	444b      	add	r3, r9
 800620e:	106d      	asrs	r5, r5, #1
 8006210:	429d      	cmp	r5, r3
 8006212:	bf38      	it	cc
 8006214:	461d      	movcc	r5, r3
 8006216:	0553      	lsls	r3, r2, #21
 8006218:	d527      	bpl.n	800626a <__ssputs_r+0x8e>
 800621a:	4629      	mov	r1, r5
 800621c:	f7ff ff52 	bl	80060c4 <_malloc_r>
 8006220:	4606      	mov	r6, r0
 8006222:	b360      	cbz	r0, 800627e <__ssputs_r+0xa2>
 8006224:	6921      	ldr	r1, [r4, #16]
 8006226:	464a      	mov	r2, r9
 8006228:	f000 fae6 	bl	80067f8 <memcpy>
 800622c:	89a3      	ldrh	r3, [r4, #12]
 800622e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006232:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006236:	81a3      	strh	r3, [r4, #12]
 8006238:	6126      	str	r6, [r4, #16]
 800623a:	6165      	str	r5, [r4, #20]
 800623c:	444e      	add	r6, r9
 800623e:	eba5 0509 	sub.w	r5, r5, r9
 8006242:	6026      	str	r6, [r4, #0]
 8006244:	60a5      	str	r5, [r4, #8]
 8006246:	463e      	mov	r6, r7
 8006248:	42be      	cmp	r6, r7
 800624a:	d900      	bls.n	800624e <__ssputs_r+0x72>
 800624c:	463e      	mov	r6, r7
 800624e:	6820      	ldr	r0, [r4, #0]
 8006250:	4632      	mov	r2, r6
 8006252:	4641      	mov	r1, r8
 8006254:	f000 faa6 	bl	80067a4 <memmove>
 8006258:	68a3      	ldr	r3, [r4, #8]
 800625a:	1b9b      	subs	r3, r3, r6
 800625c:	60a3      	str	r3, [r4, #8]
 800625e:	6823      	ldr	r3, [r4, #0]
 8006260:	4433      	add	r3, r6
 8006262:	6023      	str	r3, [r4, #0]
 8006264:	2000      	movs	r0, #0
 8006266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800626a:	462a      	mov	r2, r5
 800626c:	f000 fad2 	bl	8006814 <_realloc_r>
 8006270:	4606      	mov	r6, r0
 8006272:	2800      	cmp	r0, #0
 8006274:	d1e0      	bne.n	8006238 <__ssputs_r+0x5c>
 8006276:	6921      	ldr	r1, [r4, #16]
 8006278:	4650      	mov	r0, sl
 800627a:	f7ff feb7 	bl	8005fec <_free_r>
 800627e:	230c      	movs	r3, #12
 8006280:	f8ca 3000 	str.w	r3, [sl]
 8006284:	89a3      	ldrh	r3, [r4, #12]
 8006286:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800628a:	81a3      	strh	r3, [r4, #12]
 800628c:	f04f 30ff 	mov.w	r0, #4294967295
 8006290:	e7e9      	b.n	8006266 <__ssputs_r+0x8a>
	...

08006294 <_svfiprintf_r>:
 8006294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006298:	4698      	mov	r8, r3
 800629a:	898b      	ldrh	r3, [r1, #12]
 800629c:	061b      	lsls	r3, r3, #24
 800629e:	b09d      	sub	sp, #116	@ 0x74
 80062a0:	4607      	mov	r7, r0
 80062a2:	460d      	mov	r5, r1
 80062a4:	4614      	mov	r4, r2
 80062a6:	d510      	bpl.n	80062ca <_svfiprintf_r+0x36>
 80062a8:	690b      	ldr	r3, [r1, #16]
 80062aa:	b973      	cbnz	r3, 80062ca <_svfiprintf_r+0x36>
 80062ac:	2140      	movs	r1, #64	@ 0x40
 80062ae:	f7ff ff09 	bl	80060c4 <_malloc_r>
 80062b2:	6028      	str	r0, [r5, #0]
 80062b4:	6128      	str	r0, [r5, #16]
 80062b6:	b930      	cbnz	r0, 80062c6 <_svfiprintf_r+0x32>
 80062b8:	230c      	movs	r3, #12
 80062ba:	603b      	str	r3, [r7, #0]
 80062bc:	f04f 30ff 	mov.w	r0, #4294967295
 80062c0:	b01d      	add	sp, #116	@ 0x74
 80062c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062c6:	2340      	movs	r3, #64	@ 0x40
 80062c8:	616b      	str	r3, [r5, #20]
 80062ca:	2300      	movs	r3, #0
 80062cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80062ce:	2320      	movs	r3, #32
 80062d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80062d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80062d8:	2330      	movs	r3, #48	@ 0x30
 80062da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006478 <_svfiprintf_r+0x1e4>
 80062de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80062e2:	f04f 0901 	mov.w	r9, #1
 80062e6:	4623      	mov	r3, r4
 80062e8:	469a      	mov	sl, r3
 80062ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80062ee:	b10a      	cbz	r2, 80062f4 <_svfiprintf_r+0x60>
 80062f0:	2a25      	cmp	r2, #37	@ 0x25
 80062f2:	d1f9      	bne.n	80062e8 <_svfiprintf_r+0x54>
 80062f4:	ebba 0b04 	subs.w	fp, sl, r4
 80062f8:	d00b      	beq.n	8006312 <_svfiprintf_r+0x7e>
 80062fa:	465b      	mov	r3, fp
 80062fc:	4622      	mov	r2, r4
 80062fe:	4629      	mov	r1, r5
 8006300:	4638      	mov	r0, r7
 8006302:	f7ff ff6b 	bl	80061dc <__ssputs_r>
 8006306:	3001      	adds	r0, #1
 8006308:	f000 80a7 	beq.w	800645a <_svfiprintf_r+0x1c6>
 800630c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800630e:	445a      	add	r2, fp
 8006310:	9209      	str	r2, [sp, #36]	@ 0x24
 8006312:	f89a 3000 	ldrb.w	r3, [sl]
 8006316:	2b00      	cmp	r3, #0
 8006318:	f000 809f 	beq.w	800645a <_svfiprintf_r+0x1c6>
 800631c:	2300      	movs	r3, #0
 800631e:	f04f 32ff 	mov.w	r2, #4294967295
 8006322:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006326:	f10a 0a01 	add.w	sl, sl, #1
 800632a:	9304      	str	r3, [sp, #16]
 800632c:	9307      	str	r3, [sp, #28]
 800632e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006332:	931a      	str	r3, [sp, #104]	@ 0x68
 8006334:	4654      	mov	r4, sl
 8006336:	2205      	movs	r2, #5
 8006338:	f814 1b01 	ldrb.w	r1, [r4], #1
 800633c:	484e      	ldr	r0, [pc, #312]	@ (8006478 <_svfiprintf_r+0x1e4>)
 800633e:	f7f9 ff4f 	bl	80001e0 <memchr>
 8006342:	9a04      	ldr	r2, [sp, #16]
 8006344:	b9d8      	cbnz	r0, 800637e <_svfiprintf_r+0xea>
 8006346:	06d0      	lsls	r0, r2, #27
 8006348:	bf44      	itt	mi
 800634a:	2320      	movmi	r3, #32
 800634c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006350:	0711      	lsls	r1, r2, #28
 8006352:	bf44      	itt	mi
 8006354:	232b      	movmi	r3, #43	@ 0x2b
 8006356:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800635a:	f89a 3000 	ldrb.w	r3, [sl]
 800635e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006360:	d015      	beq.n	800638e <_svfiprintf_r+0xfa>
 8006362:	9a07      	ldr	r2, [sp, #28]
 8006364:	4654      	mov	r4, sl
 8006366:	2000      	movs	r0, #0
 8006368:	f04f 0c0a 	mov.w	ip, #10
 800636c:	4621      	mov	r1, r4
 800636e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006372:	3b30      	subs	r3, #48	@ 0x30
 8006374:	2b09      	cmp	r3, #9
 8006376:	d94b      	bls.n	8006410 <_svfiprintf_r+0x17c>
 8006378:	b1b0      	cbz	r0, 80063a8 <_svfiprintf_r+0x114>
 800637a:	9207      	str	r2, [sp, #28]
 800637c:	e014      	b.n	80063a8 <_svfiprintf_r+0x114>
 800637e:	eba0 0308 	sub.w	r3, r0, r8
 8006382:	fa09 f303 	lsl.w	r3, r9, r3
 8006386:	4313      	orrs	r3, r2
 8006388:	9304      	str	r3, [sp, #16]
 800638a:	46a2      	mov	sl, r4
 800638c:	e7d2      	b.n	8006334 <_svfiprintf_r+0xa0>
 800638e:	9b03      	ldr	r3, [sp, #12]
 8006390:	1d19      	adds	r1, r3, #4
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	9103      	str	r1, [sp, #12]
 8006396:	2b00      	cmp	r3, #0
 8006398:	bfbb      	ittet	lt
 800639a:	425b      	neglt	r3, r3
 800639c:	f042 0202 	orrlt.w	r2, r2, #2
 80063a0:	9307      	strge	r3, [sp, #28]
 80063a2:	9307      	strlt	r3, [sp, #28]
 80063a4:	bfb8      	it	lt
 80063a6:	9204      	strlt	r2, [sp, #16]
 80063a8:	7823      	ldrb	r3, [r4, #0]
 80063aa:	2b2e      	cmp	r3, #46	@ 0x2e
 80063ac:	d10a      	bne.n	80063c4 <_svfiprintf_r+0x130>
 80063ae:	7863      	ldrb	r3, [r4, #1]
 80063b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80063b2:	d132      	bne.n	800641a <_svfiprintf_r+0x186>
 80063b4:	9b03      	ldr	r3, [sp, #12]
 80063b6:	1d1a      	adds	r2, r3, #4
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	9203      	str	r2, [sp, #12]
 80063bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80063c0:	3402      	adds	r4, #2
 80063c2:	9305      	str	r3, [sp, #20]
 80063c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006488 <_svfiprintf_r+0x1f4>
 80063c8:	7821      	ldrb	r1, [r4, #0]
 80063ca:	2203      	movs	r2, #3
 80063cc:	4650      	mov	r0, sl
 80063ce:	f7f9 ff07 	bl	80001e0 <memchr>
 80063d2:	b138      	cbz	r0, 80063e4 <_svfiprintf_r+0x150>
 80063d4:	9b04      	ldr	r3, [sp, #16]
 80063d6:	eba0 000a 	sub.w	r0, r0, sl
 80063da:	2240      	movs	r2, #64	@ 0x40
 80063dc:	4082      	lsls	r2, r0
 80063de:	4313      	orrs	r3, r2
 80063e0:	3401      	adds	r4, #1
 80063e2:	9304      	str	r3, [sp, #16]
 80063e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063e8:	4824      	ldr	r0, [pc, #144]	@ (800647c <_svfiprintf_r+0x1e8>)
 80063ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80063ee:	2206      	movs	r2, #6
 80063f0:	f7f9 fef6 	bl	80001e0 <memchr>
 80063f4:	2800      	cmp	r0, #0
 80063f6:	d036      	beq.n	8006466 <_svfiprintf_r+0x1d2>
 80063f8:	4b21      	ldr	r3, [pc, #132]	@ (8006480 <_svfiprintf_r+0x1ec>)
 80063fa:	bb1b      	cbnz	r3, 8006444 <_svfiprintf_r+0x1b0>
 80063fc:	9b03      	ldr	r3, [sp, #12]
 80063fe:	3307      	adds	r3, #7
 8006400:	f023 0307 	bic.w	r3, r3, #7
 8006404:	3308      	adds	r3, #8
 8006406:	9303      	str	r3, [sp, #12]
 8006408:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800640a:	4433      	add	r3, r6
 800640c:	9309      	str	r3, [sp, #36]	@ 0x24
 800640e:	e76a      	b.n	80062e6 <_svfiprintf_r+0x52>
 8006410:	fb0c 3202 	mla	r2, ip, r2, r3
 8006414:	460c      	mov	r4, r1
 8006416:	2001      	movs	r0, #1
 8006418:	e7a8      	b.n	800636c <_svfiprintf_r+0xd8>
 800641a:	2300      	movs	r3, #0
 800641c:	3401      	adds	r4, #1
 800641e:	9305      	str	r3, [sp, #20]
 8006420:	4619      	mov	r1, r3
 8006422:	f04f 0c0a 	mov.w	ip, #10
 8006426:	4620      	mov	r0, r4
 8006428:	f810 2b01 	ldrb.w	r2, [r0], #1
 800642c:	3a30      	subs	r2, #48	@ 0x30
 800642e:	2a09      	cmp	r2, #9
 8006430:	d903      	bls.n	800643a <_svfiprintf_r+0x1a6>
 8006432:	2b00      	cmp	r3, #0
 8006434:	d0c6      	beq.n	80063c4 <_svfiprintf_r+0x130>
 8006436:	9105      	str	r1, [sp, #20]
 8006438:	e7c4      	b.n	80063c4 <_svfiprintf_r+0x130>
 800643a:	fb0c 2101 	mla	r1, ip, r1, r2
 800643e:	4604      	mov	r4, r0
 8006440:	2301      	movs	r3, #1
 8006442:	e7f0      	b.n	8006426 <_svfiprintf_r+0x192>
 8006444:	ab03      	add	r3, sp, #12
 8006446:	9300      	str	r3, [sp, #0]
 8006448:	462a      	mov	r2, r5
 800644a:	4b0e      	ldr	r3, [pc, #56]	@ (8006484 <_svfiprintf_r+0x1f0>)
 800644c:	a904      	add	r1, sp, #16
 800644e:	4638      	mov	r0, r7
 8006450:	f3af 8000 	nop.w
 8006454:	1c42      	adds	r2, r0, #1
 8006456:	4606      	mov	r6, r0
 8006458:	d1d6      	bne.n	8006408 <_svfiprintf_r+0x174>
 800645a:	89ab      	ldrh	r3, [r5, #12]
 800645c:	065b      	lsls	r3, r3, #25
 800645e:	f53f af2d 	bmi.w	80062bc <_svfiprintf_r+0x28>
 8006462:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006464:	e72c      	b.n	80062c0 <_svfiprintf_r+0x2c>
 8006466:	ab03      	add	r3, sp, #12
 8006468:	9300      	str	r3, [sp, #0]
 800646a:	462a      	mov	r2, r5
 800646c:	4b05      	ldr	r3, [pc, #20]	@ (8006484 <_svfiprintf_r+0x1f0>)
 800646e:	a904      	add	r1, sp, #16
 8006470:	4638      	mov	r0, r7
 8006472:	f000 f879 	bl	8006568 <_printf_i>
 8006476:	e7ed      	b.n	8006454 <_svfiprintf_r+0x1c0>
 8006478:	08006a4b 	.word	0x08006a4b
 800647c:	08006a55 	.word	0x08006a55
 8006480:	00000000 	.word	0x00000000
 8006484:	080061dd 	.word	0x080061dd
 8006488:	08006a51 	.word	0x08006a51

0800648c <_printf_common>:
 800648c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006490:	4616      	mov	r6, r2
 8006492:	4698      	mov	r8, r3
 8006494:	688a      	ldr	r2, [r1, #8]
 8006496:	690b      	ldr	r3, [r1, #16]
 8006498:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800649c:	4293      	cmp	r3, r2
 800649e:	bfb8      	it	lt
 80064a0:	4613      	movlt	r3, r2
 80064a2:	6033      	str	r3, [r6, #0]
 80064a4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80064a8:	4607      	mov	r7, r0
 80064aa:	460c      	mov	r4, r1
 80064ac:	b10a      	cbz	r2, 80064b2 <_printf_common+0x26>
 80064ae:	3301      	adds	r3, #1
 80064b0:	6033      	str	r3, [r6, #0]
 80064b2:	6823      	ldr	r3, [r4, #0]
 80064b4:	0699      	lsls	r1, r3, #26
 80064b6:	bf42      	ittt	mi
 80064b8:	6833      	ldrmi	r3, [r6, #0]
 80064ba:	3302      	addmi	r3, #2
 80064bc:	6033      	strmi	r3, [r6, #0]
 80064be:	6825      	ldr	r5, [r4, #0]
 80064c0:	f015 0506 	ands.w	r5, r5, #6
 80064c4:	d106      	bne.n	80064d4 <_printf_common+0x48>
 80064c6:	f104 0a19 	add.w	sl, r4, #25
 80064ca:	68e3      	ldr	r3, [r4, #12]
 80064cc:	6832      	ldr	r2, [r6, #0]
 80064ce:	1a9b      	subs	r3, r3, r2
 80064d0:	42ab      	cmp	r3, r5
 80064d2:	dc26      	bgt.n	8006522 <_printf_common+0x96>
 80064d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80064d8:	6822      	ldr	r2, [r4, #0]
 80064da:	3b00      	subs	r3, #0
 80064dc:	bf18      	it	ne
 80064de:	2301      	movne	r3, #1
 80064e0:	0692      	lsls	r2, r2, #26
 80064e2:	d42b      	bmi.n	800653c <_printf_common+0xb0>
 80064e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80064e8:	4641      	mov	r1, r8
 80064ea:	4638      	mov	r0, r7
 80064ec:	47c8      	blx	r9
 80064ee:	3001      	adds	r0, #1
 80064f0:	d01e      	beq.n	8006530 <_printf_common+0xa4>
 80064f2:	6823      	ldr	r3, [r4, #0]
 80064f4:	6922      	ldr	r2, [r4, #16]
 80064f6:	f003 0306 	and.w	r3, r3, #6
 80064fa:	2b04      	cmp	r3, #4
 80064fc:	bf02      	ittt	eq
 80064fe:	68e5      	ldreq	r5, [r4, #12]
 8006500:	6833      	ldreq	r3, [r6, #0]
 8006502:	1aed      	subeq	r5, r5, r3
 8006504:	68a3      	ldr	r3, [r4, #8]
 8006506:	bf0c      	ite	eq
 8006508:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800650c:	2500      	movne	r5, #0
 800650e:	4293      	cmp	r3, r2
 8006510:	bfc4      	itt	gt
 8006512:	1a9b      	subgt	r3, r3, r2
 8006514:	18ed      	addgt	r5, r5, r3
 8006516:	2600      	movs	r6, #0
 8006518:	341a      	adds	r4, #26
 800651a:	42b5      	cmp	r5, r6
 800651c:	d11a      	bne.n	8006554 <_printf_common+0xc8>
 800651e:	2000      	movs	r0, #0
 8006520:	e008      	b.n	8006534 <_printf_common+0xa8>
 8006522:	2301      	movs	r3, #1
 8006524:	4652      	mov	r2, sl
 8006526:	4641      	mov	r1, r8
 8006528:	4638      	mov	r0, r7
 800652a:	47c8      	blx	r9
 800652c:	3001      	adds	r0, #1
 800652e:	d103      	bne.n	8006538 <_printf_common+0xac>
 8006530:	f04f 30ff 	mov.w	r0, #4294967295
 8006534:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006538:	3501      	adds	r5, #1
 800653a:	e7c6      	b.n	80064ca <_printf_common+0x3e>
 800653c:	18e1      	adds	r1, r4, r3
 800653e:	1c5a      	adds	r2, r3, #1
 8006540:	2030      	movs	r0, #48	@ 0x30
 8006542:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006546:	4422      	add	r2, r4
 8006548:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800654c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006550:	3302      	adds	r3, #2
 8006552:	e7c7      	b.n	80064e4 <_printf_common+0x58>
 8006554:	2301      	movs	r3, #1
 8006556:	4622      	mov	r2, r4
 8006558:	4641      	mov	r1, r8
 800655a:	4638      	mov	r0, r7
 800655c:	47c8      	blx	r9
 800655e:	3001      	adds	r0, #1
 8006560:	d0e6      	beq.n	8006530 <_printf_common+0xa4>
 8006562:	3601      	adds	r6, #1
 8006564:	e7d9      	b.n	800651a <_printf_common+0x8e>
	...

08006568 <_printf_i>:
 8006568:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800656c:	7e0f      	ldrb	r7, [r1, #24]
 800656e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006570:	2f78      	cmp	r7, #120	@ 0x78
 8006572:	4691      	mov	r9, r2
 8006574:	4680      	mov	r8, r0
 8006576:	460c      	mov	r4, r1
 8006578:	469a      	mov	sl, r3
 800657a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800657e:	d807      	bhi.n	8006590 <_printf_i+0x28>
 8006580:	2f62      	cmp	r7, #98	@ 0x62
 8006582:	d80a      	bhi.n	800659a <_printf_i+0x32>
 8006584:	2f00      	cmp	r7, #0
 8006586:	f000 80d1 	beq.w	800672c <_printf_i+0x1c4>
 800658a:	2f58      	cmp	r7, #88	@ 0x58
 800658c:	f000 80b8 	beq.w	8006700 <_printf_i+0x198>
 8006590:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006594:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006598:	e03a      	b.n	8006610 <_printf_i+0xa8>
 800659a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800659e:	2b15      	cmp	r3, #21
 80065a0:	d8f6      	bhi.n	8006590 <_printf_i+0x28>
 80065a2:	a101      	add	r1, pc, #4	@ (adr r1, 80065a8 <_printf_i+0x40>)
 80065a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80065a8:	08006601 	.word	0x08006601
 80065ac:	08006615 	.word	0x08006615
 80065b0:	08006591 	.word	0x08006591
 80065b4:	08006591 	.word	0x08006591
 80065b8:	08006591 	.word	0x08006591
 80065bc:	08006591 	.word	0x08006591
 80065c0:	08006615 	.word	0x08006615
 80065c4:	08006591 	.word	0x08006591
 80065c8:	08006591 	.word	0x08006591
 80065cc:	08006591 	.word	0x08006591
 80065d0:	08006591 	.word	0x08006591
 80065d4:	08006713 	.word	0x08006713
 80065d8:	0800663f 	.word	0x0800663f
 80065dc:	080066cd 	.word	0x080066cd
 80065e0:	08006591 	.word	0x08006591
 80065e4:	08006591 	.word	0x08006591
 80065e8:	08006735 	.word	0x08006735
 80065ec:	08006591 	.word	0x08006591
 80065f0:	0800663f 	.word	0x0800663f
 80065f4:	08006591 	.word	0x08006591
 80065f8:	08006591 	.word	0x08006591
 80065fc:	080066d5 	.word	0x080066d5
 8006600:	6833      	ldr	r3, [r6, #0]
 8006602:	1d1a      	adds	r2, r3, #4
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	6032      	str	r2, [r6, #0]
 8006608:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800660c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006610:	2301      	movs	r3, #1
 8006612:	e09c      	b.n	800674e <_printf_i+0x1e6>
 8006614:	6833      	ldr	r3, [r6, #0]
 8006616:	6820      	ldr	r0, [r4, #0]
 8006618:	1d19      	adds	r1, r3, #4
 800661a:	6031      	str	r1, [r6, #0]
 800661c:	0606      	lsls	r6, r0, #24
 800661e:	d501      	bpl.n	8006624 <_printf_i+0xbc>
 8006620:	681d      	ldr	r5, [r3, #0]
 8006622:	e003      	b.n	800662c <_printf_i+0xc4>
 8006624:	0645      	lsls	r5, r0, #25
 8006626:	d5fb      	bpl.n	8006620 <_printf_i+0xb8>
 8006628:	f9b3 5000 	ldrsh.w	r5, [r3]
 800662c:	2d00      	cmp	r5, #0
 800662e:	da03      	bge.n	8006638 <_printf_i+0xd0>
 8006630:	232d      	movs	r3, #45	@ 0x2d
 8006632:	426d      	negs	r5, r5
 8006634:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006638:	4858      	ldr	r0, [pc, #352]	@ (800679c <_printf_i+0x234>)
 800663a:	230a      	movs	r3, #10
 800663c:	e011      	b.n	8006662 <_printf_i+0xfa>
 800663e:	6821      	ldr	r1, [r4, #0]
 8006640:	6833      	ldr	r3, [r6, #0]
 8006642:	0608      	lsls	r0, r1, #24
 8006644:	f853 5b04 	ldr.w	r5, [r3], #4
 8006648:	d402      	bmi.n	8006650 <_printf_i+0xe8>
 800664a:	0649      	lsls	r1, r1, #25
 800664c:	bf48      	it	mi
 800664e:	b2ad      	uxthmi	r5, r5
 8006650:	2f6f      	cmp	r7, #111	@ 0x6f
 8006652:	4852      	ldr	r0, [pc, #328]	@ (800679c <_printf_i+0x234>)
 8006654:	6033      	str	r3, [r6, #0]
 8006656:	bf14      	ite	ne
 8006658:	230a      	movne	r3, #10
 800665a:	2308      	moveq	r3, #8
 800665c:	2100      	movs	r1, #0
 800665e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006662:	6866      	ldr	r6, [r4, #4]
 8006664:	60a6      	str	r6, [r4, #8]
 8006666:	2e00      	cmp	r6, #0
 8006668:	db05      	blt.n	8006676 <_printf_i+0x10e>
 800666a:	6821      	ldr	r1, [r4, #0]
 800666c:	432e      	orrs	r6, r5
 800666e:	f021 0104 	bic.w	r1, r1, #4
 8006672:	6021      	str	r1, [r4, #0]
 8006674:	d04b      	beq.n	800670e <_printf_i+0x1a6>
 8006676:	4616      	mov	r6, r2
 8006678:	fbb5 f1f3 	udiv	r1, r5, r3
 800667c:	fb03 5711 	mls	r7, r3, r1, r5
 8006680:	5dc7      	ldrb	r7, [r0, r7]
 8006682:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006686:	462f      	mov	r7, r5
 8006688:	42bb      	cmp	r3, r7
 800668a:	460d      	mov	r5, r1
 800668c:	d9f4      	bls.n	8006678 <_printf_i+0x110>
 800668e:	2b08      	cmp	r3, #8
 8006690:	d10b      	bne.n	80066aa <_printf_i+0x142>
 8006692:	6823      	ldr	r3, [r4, #0]
 8006694:	07df      	lsls	r7, r3, #31
 8006696:	d508      	bpl.n	80066aa <_printf_i+0x142>
 8006698:	6923      	ldr	r3, [r4, #16]
 800669a:	6861      	ldr	r1, [r4, #4]
 800669c:	4299      	cmp	r1, r3
 800669e:	bfde      	ittt	le
 80066a0:	2330      	movle	r3, #48	@ 0x30
 80066a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80066a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80066aa:	1b92      	subs	r2, r2, r6
 80066ac:	6122      	str	r2, [r4, #16]
 80066ae:	f8cd a000 	str.w	sl, [sp]
 80066b2:	464b      	mov	r3, r9
 80066b4:	aa03      	add	r2, sp, #12
 80066b6:	4621      	mov	r1, r4
 80066b8:	4640      	mov	r0, r8
 80066ba:	f7ff fee7 	bl	800648c <_printf_common>
 80066be:	3001      	adds	r0, #1
 80066c0:	d14a      	bne.n	8006758 <_printf_i+0x1f0>
 80066c2:	f04f 30ff 	mov.w	r0, #4294967295
 80066c6:	b004      	add	sp, #16
 80066c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066cc:	6823      	ldr	r3, [r4, #0]
 80066ce:	f043 0320 	orr.w	r3, r3, #32
 80066d2:	6023      	str	r3, [r4, #0]
 80066d4:	4832      	ldr	r0, [pc, #200]	@ (80067a0 <_printf_i+0x238>)
 80066d6:	2778      	movs	r7, #120	@ 0x78
 80066d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80066dc:	6823      	ldr	r3, [r4, #0]
 80066de:	6831      	ldr	r1, [r6, #0]
 80066e0:	061f      	lsls	r7, r3, #24
 80066e2:	f851 5b04 	ldr.w	r5, [r1], #4
 80066e6:	d402      	bmi.n	80066ee <_printf_i+0x186>
 80066e8:	065f      	lsls	r7, r3, #25
 80066ea:	bf48      	it	mi
 80066ec:	b2ad      	uxthmi	r5, r5
 80066ee:	6031      	str	r1, [r6, #0]
 80066f0:	07d9      	lsls	r1, r3, #31
 80066f2:	bf44      	itt	mi
 80066f4:	f043 0320 	orrmi.w	r3, r3, #32
 80066f8:	6023      	strmi	r3, [r4, #0]
 80066fa:	b11d      	cbz	r5, 8006704 <_printf_i+0x19c>
 80066fc:	2310      	movs	r3, #16
 80066fe:	e7ad      	b.n	800665c <_printf_i+0xf4>
 8006700:	4826      	ldr	r0, [pc, #152]	@ (800679c <_printf_i+0x234>)
 8006702:	e7e9      	b.n	80066d8 <_printf_i+0x170>
 8006704:	6823      	ldr	r3, [r4, #0]
 8006706:	f023 0320 	bic.w	r3, r3, #32
 800670a:	6023      	str	r3, [r4, #0]
 800670c:	e7f6      	b.n	80066fc <_printf_i+0x194>
 800670e:	4616      	mov	r6, r2
 8006710:	e7bd      	b.n	800668e <_printf_i+0x126>
 8006712:	6833      	ldr	r3, [r6, #0]
 8006714:	6825      	ldr	r5, [r4, #0]
 8006716:	6961      	ldr	r1, [r4, #20]
 8006718:	1d18      	adds	r0, r3, #4
 800671a:	6030      	str	r0, [r6, #0]
 800671c:	062e      	lsls	r6, r5, #24
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	d501      	bpl.n	8006726 <_printf_i+0x1be>
 8006722:	6019      	str	r1, [r3, #0]
 8006724:	e002      	b.n	800672c <_printf_i+0x1c4>
 8006726:	0668      	lsls	r0, r5, #25
 8006728:	d5fb      	bpl.n	8006722 <_printf_i+0x1ba>
 800672a:	8019      	strh	r1, [r3, #0]
 800672c:	2300      	movs	r3, #0
 800672e:	6123      	str	r3, [r4, #16]
 8006730:	4616      	mov	r6, r2
 8006732:	e7bc      	b.n	80066ae <_printf_i+0x146>
 8006734:	6833      	ldr	r3, [r6, #0]
 8006736:	1d1a      	adds	r2, r3, #4
 8006738:	6032      	str	r2, [r6, #0]
 800673a:	681e      	ldr	r6, [r3, #0]
 800673c:	6862      	ldr	r2, [r4, #4]
 800673e:	2100      	movs	r1, #0
 8006740:	4630      	mov	r0, r6
 8006742:	f7f9 fd4d 	bl	80001e0 <memchr>
 8006746:	b108      	cbz	r0, 800674c <_printf_i+0x1e4>
 8006748:	1b80      	subs	r0, r0, r6
 800674a:	6060      	str	r0, [r4, #4]
 800674c:	6863      	ldr	r3, [r4, #4]
 800674e:	6123      	str	r3, [r4, #16]
 8006750:	2300      	movs	r3, #0
 8006752:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006756:	e7aa      	b.n	80066ae <_printf_i+0x146>
 8006758:	6923      	ldr	r3, [r4, #16]
 800675a:	4632      	mov	r2, r6
 800675c:	4649      	mov	r1, r9
 800675e:	4640      	mov	r0, r8
 8006760:	47d0      	blx	sl
 8006762:	3001      	adds	r0, #1
 8006764:	d0ad      	beq.n	80066c2 <_printf_i+0x15a>
 8006766:	6823      	ldr	r3, [r4, #0]
 8006768:	079b      	lsls	r3, r3, #30
 800676a:	d413      	bmi.n	8006794 <_printf_i+0x22c>
 800676c:	68e0      	ldr	r0, [r4, #12]
 800676e:	9b03      	ldr	r3, [sp, #12]
 8006770:	4298      	cmp	r0, r3
 8006772:	bfb8      	it	lt
 8006774:	4618      	movlt	r0, r3
 8006776:	e7a6      	b.n	80066c6 <_printf_i+0x15e>
 8006778:	2301      	movs	r3, #1
 800677a:	4632      	mov	r2, r6
 800677c:	4649      	mov	r1, r9
 800677e:	4640      	mov	r0, r8
 8006780:	47d0      	blx	sl
 8006782:	3001      	adds	r0, #1
 8006784:	d09d      	beq.n	80066c2 <_printf_i+0x15a>
 8006786:	3501      	adds	r5, #1
 8006788:	68e3      	ldr	r3, [r4, #12]
 800678a:	9903      	ldr	r1, [sp, #12]
 800678c:	1a5b      	subs	r3, r3, r1
 800678e:	42ab      	cmp	r3, r5
 8006790:	dcf2      	bgt.n	8006778 <_printf_i+0x210>
 8006792:	e7eb      	b.n	800676c <_printf_i+0x204>
 8006794:	2500      	movs	r5, #0
 8006796:	f104 0619 	add.w	r6, r4, #25
 800679a:	e7f5      	b.n	8006788 <_printf_i+0x220>
 800679c:	08006a5c 	.word	0x08006a5c
 80067a0:	08006a6d 	.word	0x08006a6d

080067a4 <memmove>:
 80067a4:	4288      	cmp	r0, r1
 80067a6:	b510      	push	{r4, lr}
 80067a8:	eb01 0402 	add.w	r4, r1, r2
 80067ac:	d902      	bls.n	80067b4 <memmove+0x10>
 80067ae:	4284      	cmp	r4, r0
 80067b0:	4623      	mov	r3, r4
 80067b2:	d807      	bhi.n	80067c4 <memmove+0x20>
 80067b4:	1e43      	subs	r3, r0, #1
 80067b6:	42a1      	cmp	r1, r4
 80067b8:	d008      	beq.n	80067cc <memmove+0x28>
 80067ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80067be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80067c2:	e7f8      	b.n	80067b6 <memmove+0x12>
 80067c4:	4402      	add	r2, r0
 80067c6:	4601      	mov	r1, r0
 80067c8:	428a      	cmp	r2, r1
 80067ca:	d100      	bne.n	80067ce <memmove+0x2a>
 80067cc:	bd10      	pop	{r4, pc}
 80067ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80067d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80067d6:	e7f7      	b.n	80067c8 <memmove+0x24>

080067d8 <_sbrk_r>:
 80067d8:	b538      	push	{r3, r4, r5, lr}
 80067da:	4d06      	ldr	r5, [pc, #24]	@ (80067f4 <_sbrk_r+0x1c>)
 80067dc:	2300      	movs	r3, #0
 80067de:	4604      	mov	r4, r0
 80067e0:	4608      	mov	r0, r1
 80067e2:	602b      	str	r3, [r5, #0]
 80067e4:	f7fa fb22 	bl	8000e2c <_sbrk>
 80067e8:	1c43      	adds	r3, r0, #1
 80067ea:	d102      	bne.n	80067f2 <_sbrk_r+0x1a>
 80067ec:	682b      	ldr	r3, [r5, #0]
 80067ee:	b103      	cbz	r3, 80067f2 <_sbrk_r+0x1a>
 80067f0:	6023      	str	r3, [r4, #0]
 80067f2:	bd38      	pop	{r3, r4, r5, pc}
 80067f4:	200002d8 	.word	0x200002d8

080067f8 <memcpy>:
 80067f8:	440a      	add	r2, r1
 80067fa:	4291      	cmp	r1, r2
 80067fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8006800:	d100      	bne.n	8006804 <memcpy+0xc>
 8006802:	4770      	bx	lr
 8006804:	b510      	push	{r4, lr}
 8006806:	f811 4b01 	ldrb.w	r4, [r1], #1
 800680a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800680e:	4291      	cmp	r1, r2
 8006810:	d1f9      	bne.n	8006806 <memcpy+0xe>
 8006812:	bd10      	pop	{r4, pc}

08006814 <_realloc_r>:
 8006814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006818:	4607      	mov	r7, r0
 800681a:	4614      	mov	r4, r2
 800681c:	460d      	mov	r5, r1
 800681e:	b921      	cbnz	r1, 800682a <_realloc_r+0x16>
 8006820:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006824:	4611      	mov	r1, r2
 8006826:	f7ff bc4d 	b.w	80060c4 <_malloc_r>
 800682a:	b92a      	cbnz	r2, 8006838 <_realloc_r+0x24>
 800682c:	f7ff fbde 	bl	8005fec <_free_r>
 8006830:	4625      	mov	r5, r4
 8006832:	4628      	mov	r0, r5
 8006834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006838:	f000 f81a 	bl	8006870 <_malloc_usable_size_r>
 800683c:	4284      	cmp	r4, r0
 800683e:	4606      	mov	r6, r0
 8006840:	d802      	bhi.n	8006848 <_realloc_r+0x34>
 8006842:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006846:	d8f4      	bhi.n	8006832 <_realloc_r+0x1e>
 8006848:	4621      	mov	r1, r4
 800684a:	4638      	mov	r0, r7
 800684c:	f7ff fc3a 	bl	80060c4 <_malloc_r>
 8006850:	4680      	mov	r8, r0
 8006852:	b908      	cbnz	r0, 8006858 <_realloc_r+0x44>
 8006854:	4645      	mov	r5, r8
 8006856:	e7ec      	b.n	8006832 <_realloc_r+0x1e>
 8006858:	42b4      	cmp	r4, r6
 800685a:	4622      	mov	r2, r4
 800685c:	4629      	mov	r1, r5
 800685e:	bf28      	it	cs
 8006860:	4632      	movcs	r2, r6
 8006862:	f7ff ffc9 	bl	80067f8 <memcpy>
 8006866:	4629      	mov	r1, r5
 8006868:	4638      	mov	r0, r7
 800686a:	f7ff fbbf 	bl	8005fec <_free_r>
 800686e:	e7f1      	b.n	8006854 <_realloc_r+0x40>

08006870 <_malloc_usable_size_r>:
 8006870:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006874:	1f18      	subs	r0, r3, #4
 8006876:	2b00      	cmp	r3, #0
 8006878:	bfbc      	itt	lt
 800687a:	580b      	ldrlt	r3, [r1, r0]
 800687c:	18c0      	addlt	r0, r0, r3
 800687e:	4770      	bx	lr

08006880 <_init>:
 8006880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006882:	bf00      	nop
 8006884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006886:	bc08      	pop	{r3}
 8006888:	469e      	mov	lr, r3
 800688a:	4770      	bx	lr

0800688c <_fini>:
 800688c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800688e:	bf00      	nop
 8006890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006892:	bc08      	pop	{r3}
 8006894:	469e      	mov	lr, r3
 8006896:	4770      	bx	lr
