Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Dec 18 00:24:09 2023
| Host         : LAPTOP-FID8TMO9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Modul_principal_timing_summary_routed.rpt -rpx Modul_principal_timing_summary_routed.rpx
| Design       : Modul_principal
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: RegistruX/Q_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RegistruX/Q_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RegistruX/Q_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RegistruX/Q_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RegistruX/Q_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RegistruX/Q_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RegistruX/Q_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RegistruX/Q_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RegistruX/Q_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RegistruX/Q_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RegistruX/Q_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RegistruX/Q_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RegistruY/Q_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RegistruY/Q_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RegistruY/Q_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RegistruY/Q_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RegistruY/Q_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RegistruY/Q_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RegistruY/Q_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RegistruY/Q_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RegistruY/Q_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RegistruY/Q_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RegistruY/Q_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RegistruY/Q_reg[3][3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.215       -0.292                      3                  878        0.101        0.000                      0                  878        4.500        0.000                       0                   361  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.215       -0.292                      3                  875        0.101        0.000                      0                  875        4.500        0.000                       0                   361  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.254        0.000                      0                    3        1.176        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -0.215ns,  Total Violation       -0.292ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 Inmultire_2/Registru_Q/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inmultire_2/Reg4X/Q_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.093ns  (logic 2.463ns (24.404%)  route 7.630ns (75.596%))
  Logic Levels:           13  (LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.725     5.328    Inmultire_2/Registru_Q/CLK
    SLICE_X3Y94          FDRE                                         r  Inmultire_2/Registru_Q/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Inmultire_2/Registru_Q/temp_reg[0][2]/Q
                         net (fo=69, routed)          0.962     6.746    Inmultire_2/Registru_Q/temp_reg_n_0_[0][2]
    SLICE_X6Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.870 f  Inmultire_2/Registru_Q/Q[0][0]_i_17/O
                         net (fo=2, routed)           0.651     7.521    Inmultire_2/Registru_Q/comparatorOUT[1]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.124     7.645 f  Inmultire_2/Registru_Q/Q[0][0]_i_13/O
                         net (fo=1, routed)           0.622     8.266    Inmultire_2/Registru_Q/Q[0][0]_i_13_n_0
    SLICE_X4Y96          LUT4 (Prop_lut4_I1_O)        0.124     8.390 r  Inmultire_2/Registru_Q/Q[0][0]_i_4/O
                         net (fo=24, routed)          0.408     8.798    Inmultire_2/Registru_Q/Q[0][0]_i_4_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.124     8.922 f  Inmultire_2/Registru_Q/temp[0][3]_i_9/O
                         net (fo=5, routed)           0.746     9.668    Inmultire_2/Registru_Q/temp[0][3]_i_9_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I1_O)        0.124     9.792 r  Inmultire_2/Registru_Q/temp[3][0]_i_29/O
                         net (fo=1, routed)           0.436    10.228    Inmultire_2/Registru_Q/temp[3][0]_i_29_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I3_O)        0.124    10.352 r  Inmultire_2/Registru_Q/temp[3][0]_i_22/O
                         net (fo=1, routed)           0.171    10.523    Inmultire_2/Accumulator/temp_reg[1][0]_1
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.124    10.647 r  Inmultire_2/Accumulator/temp[3][0]_i_9/O
                         net (fo=2, routed)           0.561    11.208    Inmultire_2/Registru_Q/temp_reg[1][2]_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I1_O)        0.124    11.332 f  Inmultire_2/Registru_Q/temp[3][0]_i_6/O
                         net (fo=1, routed)           0.465    11.797    Inmultire_2/Accumulator/temp_reg[2][0]_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I3_O)        0.124    11.921 f  Inmultire_2/Accumulator/temp[3][0]_i_2/O
                         net (fo=9, routed)           0.481    12.402    Inmultire_2/Accumulator/Q_reg[3][0]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.118    12.520 r  Inmultire_2/Accumulator/temp[4][0]_i_4/O
                         net (fo=2, routed)           0.511    13.031    Inmultire_2/Accumulator/temp[4][0]_i_4_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I3_O)        0.326    13.357 r  Inmultire_2/Accumulator/temp[4][0]_i_2/O
                         net (fo=10, routed)          0.337    13.694    Inmultire_2/Accumulator/temp[4][0]_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I0_O)        0.120    13.814 r  Inmultire_2/Accumulator/Q[4][3]_i_3/O
                         net (fo=3, routed)           0.421    14.235    Inmultire_2/Accumulator/Q[4][3]_i_3_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I2_O)        0.327    14.562 r  Inmultire_2/Accumulator/Q[4][3]_i_1/O
                         net (fo=8, routed)           0.858    15.420    Inmultire_2/Reg4X/temp_reg[4][2][3]
    SLICE_X2Y98          FDRE                                         r  Inmultire_2/Reg4X/Q_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.606    15.029    Inmultire_2/Reg4X/CLK
    SLICE_X2Y98          FDRE                                         r  Inmultire_2/Reg4X/Q_reg[4][3]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)       -0.063    15.205    Inmultire_2/Reg4X/Q_reg[4][3]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -15.420    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.041ns  (required time - arrival time)
  Source:                 Inmultire_2/Registru_Q/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inmultire_2/Reg9X/Q_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.823ns  (logic 2.264ns (23.048%)  route 7.559ns (76.952%))
  Logic Levels:           13  (LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.725     5.328    Inmultire_2/Registru_Q/CLK
    SLICE_X3Y94          FDRE                                         r  Inmultire_2/Registru_Q/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Inmultire_2/Registru_Q/temp_reg[0][2]/Q
                         net (fo=69, routed)          0.962     6.746    Inmultire_2/Registru_Q/temp_reg_n_0_[0][2]
    SLICE_X6Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.870 f  Inmultire_2/Registru_Q/Q[0][0]_i_17/O
                         net (fo=2, routed)           0.651     7.521    Inmultire_2/Registru_Q/comparatorOUT[1]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.124     7.645 f  Inmultire_2/Registru_Q/Q[0][0]_i_13/O
                         net (fo=1, routed)           0.622     8.266    Inmultire_2/Registru_Q/Q[0][0]_i_13_n_0
    SLICE_X4Y96          LUT4 (Prop_lut4_I1_O)        0.124     8.390 r  Inmultire_2/Registru_Q/Q[0][0]_i_4/O
                         net (fo=24, routed)          0.408     8.798    Inmultire_2/Registru_Q/Q[0][0]_i_4_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.124     8.922 f  Inmultire_2/Registru_Q/temp[0][3]_i_9/O
                         net (fo=5, routed)           0.746     9.668    Inmultire_2/Registru_Q/temp[0][3]_i_9_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I1_O)        0.124     9.792 r  Inmultire_2/Registru_Q/temp[3][0]_i_29/O
                         net (fo=1, routed)           0.436    10.228    Inmultire_2/Registru_Q/temp[3][0]_i_29_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I3_O)        0.124    10.352 r  Inmultire_2/Registru_Q/temp[3][0]_i_22/O
                         net (fo=1, routed)           0.171    10.523    Inmultire_2/Accumulator/temp_reg[1][0]_1
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.124    10.647 r  Inmultire_2/Accumulator/temp[3][0]_i_9/O
                         net (fo=2, routed)           0.561    11.208    Inmultire_2/Registru_Q/temp_reg[1][2]_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I1_O)        0.124    11.332 f  Inmultire_2/Registru_Q/temp[3][0]_i_6/O
                         net (fo=1, routed)           0.465    11.797    Inmultire_2/Accumulator/temp_reg[2][0]_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I3_O)        0.124    11.921 f  Inmultire_2/Accumulator/temp[3][0]_i_2/O
                         net (fo=9, routed)           0.481    12.402    Inmultire_2/Accumulator/Q_reg[3][0]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.118    12.520 r  Inmultire_2/Accumulator/temp[4][0]_i_4/O
                         net (fo=2, routed)           0.511    13.031    Inmultire_2/Accumulator/temp[4][0]_i_4_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I3_O)        0.326    13.357 r  Inmultire_2/Accumulator/temp[4][0]_i_2/O
                         net (fo=10, routed)          0.337    13.694    Inmultire_2/Accumulator/temp[4][0]_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I4_O)        0.124    13.818 r  Inmultire_2/Accumulator/temp[4][2]_i_2/O
                         net (fo=5, routed)           0.629    14.448    Inmultire_2/Accumulator/temp[4][2]_i_2_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.124    14.572 r  Inmultire_2/Accumulator/Q[4][1]_i_1/O
                         net (fo=8, routed)           0.579    15.151    Inmultire_2/Reg9X/temp_reg[4][2][1]
    SLICE_X1Y100         FDRE                                         r  Inmultire_2/Reg9X/Q_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.590    15.012    Inmultire_2/Reg9X/CLK
    SLICE_X1Y100         FDRE                                         r  Inmultire_2/Reg9X/Q_reg[4][1]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y100         FDRE (Setup_fdre_C_D)       -0.047    15.110    Inmultire_2/Reg9X/Q_reg[4][1]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -15.151    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.036ns  (required time - arrival time)
  Source:                 Inmultire_2/Registru_Q/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inmultire_2/Reg9X/Q_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.825ns  (logic 2.463ns (25.069%)  route 7.362ns (74.931%))
  Logic Levels:           13  (LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.725     5.328    Inmultire_2/Registru_Q/CLK
    SLICE_X3Y94          FDRE                                         r  Inmultire_2/Registru_Q/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Inmultire_2/Registru_Q/temp_reg[0][2]/Q
                         net (fo=69, routed)          0.962     6.746    Inmultire_2/Registru_Q/temp_reg_n_0_[0][2]
    SLICE_X6Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.870 f  Inmultire_2/Registru_Q/Q[0][0]_i_17/O
                         net (fo=2, routed)           0.651     7.521    Inmultire_2/Registru_Q/comparatorOUT[1]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.124     7.645 f  Inmultire_2/Registru_Q/Q[0][0]_i_13/O
                         net (fo=1, routed)           0.622     8.266    Inmultire_2/Registru_Q/Q[0][0]_i_13_n_0
    SLICE_X4Y96          LUT4 (Prop_lut4_I1_O)        0.124     8.390 r  Inmultire_2/Registru_Q/Q[0][0]_i_4/O
                         net (fo=24, routed)          0.408     8.798    Inmultire_2/Registru_Q/Q[0][0]_i_4_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.124     8.922 f  Inmultire_2/Registru_Q/temp[0][3]_i_9/O
                         net (fo=5, routed)           0.746     9.668    Inmultire_2/Registru_Q/temp[0][3]_i_9_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I1_O)        0.124     9.792 r  Inmultire_2/Registru_Q/temp[3][0]_i_29/O
                         net (fo=1, routed)           0.436    10.228    Inmultire_2/Registru_Q/temp[3][0]_i_29_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I3_O)        0.124    10.352 r  Inmultire_2/Registru_Q/temp[3][0]_i_22/O
                         net (fo=1, routed)           0.171    10.523    Inmultire_2/Accumulator/temp_reg[1][0]_1
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.124    10.647 r  Inmultire_2/Accumulator/temp[3][0]_i_9/O
                         net (fo=2, routed)           0.561    11.208    Inmultire_2/Registru_Q/temp_reg[1][2]_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I1_O)        0.124    11.332 f  Inmultire_2/Registru_Q/temp[3][0]_i_6/O
                         net (fo=1, routed)           0.465    11.797    Inmultire_2/Accumulator/temp_reg[2][0]_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I3_O)        0.124    11.921 f  Inmultire_2/Accumulator/temp[3][0]_i_2/O
                         net (fo=9, routed)           0.481    12.402    Inmultire_2/Accumulator/Q_reg[3][0]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.118    12.520 r  Inmultire_2/Accumulator/temp[4][0]_i_4/O
                         net (fo=2, routed)           0.511    13.031    Inmultire_2/Accumulator/temp[4][0]_i_4_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I3_O)        0.326    13.357 r  Inmultire_2/Accumulator/temp[4][0]_i_2/O
                         net (fo=10, routed)          0.337    13.694    Inmultire_2/Accumulator/temp[4][0]_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I0_O)        0.120    13.814 r  Inmultire_2/Accumulator/Q[4][3]_i_3/O
                         net (fo=3, routed)           0.431    14.245    Inmultire_2/Accumulator/Q[4][3]_i_3_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I2_O)        0.327    14.572 r  Inmultire_2/Accumulator/Q[4][2]_i_1/O
                         net (fo=8, routed)           0.580    15.153    Inmultire_2/Reg9X/temp_reg[4][2][2]
    SLICE_X1Y100         FDRE                                         r  Inmultire_2/Reg9X/Q_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.590    15.012    Inmultire_2/Reg9X/CLK
    SLICE_X1Y100         FDRE                                         r  Inmultire_2/Reg9X/Q_reg[4][2]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y100         FDRE (Setup_fdre_C_D)       -0.040    15.117    Inmultire_2/Reg9X/Q_reg[4][2]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -15.153    
  -------------------------------------------------------------------
                         slack                                 -0.036    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 Inmultire_2/Registru_Q/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inmultire_2/Reg5X/Q_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.771ns  (logic 2.264ns (23.170%)  route 7.507ns (76.830%))
  Logic Levels:           13  (LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.725     5.328    Inmultire_2/Registru_Q/CLK
    SLICE_X3Y94          FDRE                                         r  Inmultire_2/Registru_Q/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Inmultire_2/Registru_Q/temp_reg[0][2]/Q
                         net (fo=69, routed)          0.962     6.746    Inmultire_2/Registru_Q/temp_reg_n_0_[0][2]
    SLICE_X6Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.870 f  Inmultire_2/Registru_Q/Q[0][0]_i_17/O
                         net (fo=2, routed)           0.651     7.521    Inmultire_2/Registru_Q/comparatorOUT[1]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.124     7.645 f  Inmultire_2/Registru_Q/Q[0][0]_i_13/O
                         net (fo=1, routed)           0.622     8.266    Inmultire_2/Registru_Q/Q[0][0]_i_13_n_0
    SLICE_X4Y96          LUT4 (Prop_lut4_I1_O)        0.124     8.390 r  Inmultire_2/Registru_Q/Q[0][0]_i_4/O
                         net (fo=24, routed)          0.408     8.798    Inmultire_2/Registru_Q/Q[0][0]_i_4_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.124     8.922 f  Inmultire_2/Registru_Q/temp[0][3]_i_9/O
                         net (fo=5, routed)           0.746     9.668    Inmultire_2/Registru_Q/temp[0][3]_i_9_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I1_O)        0.124     9.792 r  Inmultire_2/Registru_Q/temp[3][0]_i_29/O
                         net (fo=1, routed)           0.436    10.228    Inmultire_2/Registru_Q/temp[3][0]_i_29_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I3_O)        0.124    10.352 r  Inmultire_2/Registru_Q/temp[3][0]_i_22/O
                         net (fo=1, routed)           0.171    10.523    Inmultire_2/Accumulator/temp_reg[1][0]_1
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.124    10.647 r  Inmultire_2/Accumulator/temp[3][0]_i_9/O
                         net (fo=2, routed)           0.561    11.208    Inmultire_2/Registru_Q/temp_reg[1][2]_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I1_O)        0.124    11.332 f  Inmultire_2/Registru_Q/temp[3][0]_i_6/O
                         net (fo=1, routed)           0.465    11.797    Inmultire_2/Accumulator/temp_reg[2][0]_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I3_O)        0.124    11.921 f  Inmultire_2/Accumulator/temp[3][0]_i_2/O
                         net (fo=9, routed)           0.481    12.402    Inmultire_2/Accumulator/Q_reg[3][0]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.118    12.520 r  Inmultire_2/Accumulator/temp[4][0]_i_4/O
                         net (fo=2, routed)           0.511    13.031    Inmultire_2/Accumulator/temp[4][0]_i_4_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I3_O)        0.326    13.357 r  Inmultire_2/Accumulator/temp[4][0]_i_2/O
                         net (fo=10, routed)          0.337    13.694    Inmultire_2/Accumulator/temp[4][0]_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I4_O)        0.124    13.818 r  Inmultire_2/Accumulator/temp[4][2]_i_2/O
                         net (fo=5, routed)           0.629    14.448    Inmultire_2/Accumulator/temp[4][2]_i_2_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.124    14.572 r  Inmultire_2/Accumulator/Q[4][1]_i_1/O
                         net (fo=8, routed)           0.527    15.099    Inmultire_2/Reg5X/temp_reg[4][2][1]
    SLICE_X1Y101         FDRE                                         r  Inmultire_2/Reg5X/Q_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.590    15.012    Inmultire_2/Reg5X/CLK
    SLICE_X1Y101         FDRE                                         r  Inmultire_2/Reg5X/Q_reg[4][1]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)       -0.047    15.110    Inmultire_2/Reg5X/Q_reg[4][1]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -15.099    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 Inmultire_2/Registru_Q/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inmultire_2/Reg5X/Q_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.776ns  (logic 2.463ns (25.195%)  route 7.313ns (74.805%))
  Logic Levels:           13  (LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.725     5.328    Inmultire_2/Registru_Q/CLK
    SLICE_X3Y94          FDRE                                         r  Inmultire_2/Registru_Q/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Inmultire_2/Registru_Q/temp_reg[0][2]/Q
                         net (fo=69, routed)          0.962     6.746    Inmultire_2/Registru_Q/temp_reg_n_0_[0][2]
    SLICE_X6Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.870 f  Inmultire_2/Registru_Q/Q[0][0]_i_17/O
                         net (fo=2, routed)           0.651     7.521    Inmultire_2/Registru_Q/comparatorOUT[1]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.124     7.645 f  Inmultire_2/Registru_Q/Q[0][0]_i_13/O
                         net (fo=1, routed)           0.622     8.266    Inmultire_2/Registru_Q/Q[0][0]_i_13_n_0
    SLICE_X4Y96          LUT4 (Prop_lut4_I1_O)        0.124     8.390 r  Inmultire_2/Registru_Q/Q[0][0]_i_4/O
                         net (fo=24, routed)          0.408     8.798    Inmultire_2/Registru_Q/Q[0][0]_i_4_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.124     8.922 f  Inmultire_2/Registru_Q/temp[0][3]_i_9/O
                         net (fo=5, routed)           0.746     9.668    Inmultire_2/Registru_Q/temp[0][3]_i_9_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I1_O)        0.124     9.792 r  Inmultire_2/Registru_Q/temp[3][0]_i_29/O
                         net (fo=1, routed)           0.436    10.228    Inmultire_2/Registru_Q/temp[3][0]_i_29_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I3_O)        0.124    10.352 r  Inmultire_2/Registru_Q/temp[3][0]_i_22/O
                         net (fo=1, routed)           0.171    10.523    Inmultire_2/Accumulator/temp_reg[1][0]_1
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.124    10.647 r  Inmultire_2/Accumulator/temp[3][0]_i_9/O
                         net (fo=2, routed)           0.561    11.208    Inmultire_2/Registru_Q/temp_reg[1][2]_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I1_O)        0.124    11.332 f  Inmultire_2/Registru_Q/temp[3][0]_i_6/O
                         net (fo=1, routed)           0.465    11.797    Inmultire_2/Accumulator/temp_reg[2][0]_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I3_O)        0.124    11.921 f  Inmultire_2/Accumulator/temp[3][0]_i_2/O
                         net (fo=9, routed)           0.481    12.402    Inmultire_2/Accumulator/Q_reg[3][0]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.118    12.520 r  Inmultire_2/Accumulator/temp[4][0]_i_4/O
                         net (fo=2, routed)           0.511    13.031    Inmultire_2/Accumulator/temp[4][0]_i_4_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I3_O)        0.326    13.357 r  Inmultire_2/Accumulator/temp[4][0]_i_2/O
                         net (fo=10, routed)          0.337    13.694    Inmultire_2/Accumulator/temp[4][0]_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I0_O)        0.120    13.814 r  Inmultire_2/Accumulator/Q[4][3]_i_3/O
                         net (fo=3, routed)           0.431    14.245    Inmultire_2/Accumulator/Q[4][3]_i_3_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I2_O)        0.327    14.572 r  Inmultire_2/Accumulator/Q[4][2]_i_1/O
                         net (fo=8, routed)           0.531    15.103    Inmultire_2/Reg5X/temp_reg[4][2][2]
    SLICE_X1Y101         FDRE                                         r  Inmultire_2/Reg5X/Q_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.590    15.012    Inmultire_2/Reg5X/CLK
    SLICE_X1Y101         FDRE                                         r  Inmultire_2/Reg5X/Q_reg[4][2]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)       -0.040    15.117    Inmultire_2/Reg5X/Q_reg[4][2]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -15.103    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 Inmultire_2/Registru_Q/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inmultire_2/Reg2X/Q_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.808ns  (logic 2.264ns (23.084%)  route 7.544ns (76.916%))
  Logic Levels:           13  (LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.725     5.328    Inmultire_2/Registru_Q/CLK
    SLICE_X3Y94          FDRE                                         r  Inmultire_2/Registru_Q/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Inmultire_2/Registru_Q/temp_reg[0][2]/Q
                         net (fo=69, routed)          0.962     6.746    Inmultire_2/Registru_Q/temp_reg_n_0_[0][2]
    SLICE_X6Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.870 f  Inmultire_2/Registru_Q/Q[0][0]_i_17/O
                         net (fo=2, routed)           0.651     7.521    Inmultire_2/Registru_Q/comparatorOUT[1]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.124     7.645 f  Inmultire_2/Registru_Q/Q[0][0]_i_13/O
                         net (fo=1, routed)           0.622     8.266    Inmultire_2/Registru_Q/Q[0][0]_i_13_n_0
    SLICE_X4Y96          LUT4 (Prop_lut4_I1_O)        0.124     8.390 r  Inmultire_2/Registru_Q/Q[0][0]_i_4/O
                         net (fo=24, routed)          0.408     8.798    Inmultire_2/Registru_Q/Q[0][0]_i_4_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.124     8.922 f  Inmultire_2/Registru_Q/temp[0][3]_i_9/O
                         net (fo=5, routed)           0.746     9.668    Inmultire_2/Registru_Q/temp[0][3]_i_9_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I1_O)        0.124     9.792 r  Inmultire_2/Registru_Q/temp[3][0]_i_29/O
                         net (fo=1, routed)           0.436    10.228    Inmultire_2/Registru_Q/temp[3][0]_i_29_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I3_O)        0.124    10.352 r  Inmultire_2/Registru_Q/temp[3][0]_i_22/O
                         net (fo=1, routed)           0.171    10.523    Inmultire_2/Accumulator/temp_reg[1][0]_1
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.124    10.647 r  Inmultire_2/Accumulator/temp[3][0]_i_9/O
                         net (fo=2, routed)           0.561    11.208    Inmultire_2/Registru_Q/temp_reg[1][2]_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I1_O)        0.124    11.332 f  Inmultire_2/Registru_Q/temp[3][0]_i_6/O
                         net (fo=1, routed)           0.465    11.797    Inmultire_2/Accumulator/temp_reg[2][0]_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I3_O)        0.124    11.921 f  Inmultire_2/Accumulator/temp[3][0]_i_2/O
                         net (fo=9, routed)           0.481    12.402    Inmultire_2/Accumulator/Q_reg[3][0]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.118    12.520 r  Inmultire_2/Accumulator/temp[4][0]_i_4/O
                         net (fo=2, routed)           0.511    13.031    Inmultire_2/Accumulator/temp[4][0]_i_4_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I3_O)        0.326    13.357 r  Inmultire_2/Accumulator/temp[4][0]_i_2/O
                         net (fo=10, routed)          0.337    13.694    Inmultire_2/Accumulator/temp[4][0]_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I4_O)        0.124    13.818 r  Inmultire_2/Accumulator/temp[4][2]_i_2/O
                         net (fo=5, routed)           0.629    14.448    Inmultire_2/Accumulator/temp[4][2]_i_2_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.124    14.572 r  Inmultire_2/Accumulator/Q[4][1]_i_1/O
                         net (fo=8, routed)           0.564    15.135    Inmultire_2/Reg2X/temp_reg[4][2][1]
    SLICE_X0Y98          FDRE                                         r  Inmultire_2/Reg2X/Q_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.606    15.029    Inmultire_2/Reg2X/CLK
    SLICE_X0Y98          FDRE                                         r  Inmultire_2/Reg2X/Q_reg[4][1]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)       -0.061    15.207    Inmultire_2/Reg2X/Q_reg[4][1]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -15.135    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 Inmultire_2/Registru_Q/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inmultire_2/Reg8X/Q_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.818ns  (logic 2.463ns (25.087%)  route 7.355ns (74.913%))
  Logic Levels:           13  (LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.725     5.328    Inmultire_2/Registru_Q/CLK
    SLICE_X3Y94          FDRE                                         r  Inmultire_2/Registru_Q/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Inmultire_2/Registru_Q/temp_reg[0][2]/Q
                         net (fo=69, routed)          0.962     6.746    Inmultire_2/Registru_Q/temp_reg_n_0_[0][2]
    SLICE_X6Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.870 f  Inmultire_2/Registru_Q/Q[0][0]_i_17/O
                         net (fo=2, routed)           0.651     7.521    Inmultire_2/Registru_Q/comparatorOUT[1]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.124     7.645 f  Inmultire_2/Registru_Q/Q[0][0]_i_13/O
                         net (fo=1, routed)           0.622     8.266    Inmultire_2/Registru_Q/Q[0][0]_i_13_n_0
    SLICE_X4Y96          LUT4 (Prop_lut4_I1_O)        0.124     8.390 r  Inmultire_2/Registru_Q/Q[0][0]_i_4/O
                         net (fo=24, routed)          0.408     8.798    Inmultire_2/Registru_Q/Q[0][0]_i_4_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.124     8.922 f  Inmultire_2/Registru_Q/temp[0][3]_i_9/O
                         net (fo=5, routed)           0.746     9.668    Inmultire_2/Registru_Q/temp[0][3]_i_9_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I1_O)        0.124     9.792 r  Inmultire_2/Registru_Q/temp[3][0]_i_29/O
                         net (fo=1, routed)           0.436    10.228    Inmultire_2/Registru_Q/temp[3][0]_i_29_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I3_O)        0.124    10.352 r  Inmultire_2/Registru_Q/temp[3][0]_i_22/O
                         net (fo=1, routed)           0.171    10.523    Inmultire_2/Accumulator/temp_reg[1][0]_1
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.124    10.647 r  Inmultire_2/Accumulator/temp[3][0]_i_9/O
                         net (fo=2, routed)           0.561    11.208    Inmultire_2/Registru_Q/temp_reg[1][2]_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I1_O)        0.124    11.332 f  Inmultire_2/Registru_Q/temp[3][0]_i_6/O
                         net (fo=1, routed)           0.465    11.797    Inmultire_2/Accumulator/temp_reg[2][0]_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I3_O)        0.124    11.921 f  Inmultire_2/Accumulator/temp[3][0]_i_2/O
                         net (fo=9, routed)           0.481    12.402    Inmultire_2/Accumulator/Q_reg[3][0]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.118    12.520 r  Inmultire_2/Accumulator/temp[4][0]_i_4/O
                         net (fo=2, routed)           0.511    13.031    Inmultire_2/Accumulator/temp[4][0]_i_4_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I3_O)        0.326    13.357 r  Inmultire_2/Accumulator/temp[4][0]_i_2/O
                         net (fo=10, routed)          0.337    13.694    Inmultire_2/Accumulator/temp[4][0]_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I0_O)        0.120    13.814 r  Inmultire_2/Accumulator/Q[4][3]_i_3/O
                         net (fo=3, routed)           0.421    14.235    Inmultire_2/Accumulator/Q[4][3]_i_3_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I2_O)        0.327    14.562 r  Inmultire_2/Accumulator/Q[4][3]_i_1/O
                         net (fo=8, routed)           0.583    15.145    Inmultire_2/Reg8X/temp_reg[4][2][3]
    SLICE_X3Y95          FDRE                                         r  Inmultire_2/Reg8X/Q_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.605    15.028    Inmultire_2/Reg8X/CLK
    SLICE_X3Y95          FDRE                                         r  Inmultire_2/Reg8X/Q_reg[4][3]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)       -0.040    15.227    Inmultire_2/Reg8X/Q_reg[4][3]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                         -15.145    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 Inmultire_2/Registru_Q/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inmultire_2/Reg6X/Q_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.771ns  (logic 2.463ns (25.207%)  route 7.308ns (74.793%))
  Logic Levels:           13  (LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.725     5.328    Inmultire_2/Registru_Q/CLK
    SLICE_X3Y94          FDRE                                         r  Inmultire_2/Registru_Q/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Inmultire_2/Registru_Q/temp_reg[0][2]/Q
                         net (fo=69, routed)          0.962     6.746    Inmultire_2/Registru_Q/temp_reg_n_0_[0][2]
    SLICE_X6Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.870 f  Inmultire_2/Registru_Q/Q[0][0]_i_17/O
                         net (fo=2, routed)           0.651     7.521    Inmultire_2/Registru_Q/comparatorOUT[1]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.124     7.645 f  Inmultire_2/Registru_Q/Q[0][0]_i_13/O
                         net (fo=1, routed)           0.622     8.266    Inmultire_2/Registru_Q/Q[0][0]_i_13_n_0
    SLICE_X4Y96          LUT4 (Prop_lut4_I1_O)        0.124     8.390 r  Inmultire_2/Registru_Q/Q[0][0]_i_4/O
                         net (fo=24, routed)          0.408     8.798    Inmultire_2/Registru_Q/Q[0][0]_i_4_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.124     8.922 f  Inmultire_2/Registru_Q/temp[0][3]_i_9/O
                         net (fo=5, routed)           0.746     9.668    Inmultire_2/Registru_Q/temp[0][3]_i_9_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I1_O)        0.124     9.792 r  Inmultire_2/Registru_Q/temp[3][0]_i_29/O
                         net (fo=1, routed)           0.436    10.228    Inmultire_2/Registru_Q/temp[3][0]_i_29_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I3_O)        0.124    10.352 r  Inmultire_2/Registru_Q/temp[3][0]_i_22/O
                         net (fo=1, routed)           0.171    10.523    Inmultire_2/Accumulator/temp_reg[1][0]_1
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.124    10.647 r  Inmultire_2/Accumulator/temp[3][0]_i_9/O
                         net (fo=2, routed)           0.561    11.208    Inmultire_2/Registru_Q/temp_reg[1][2]_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I1_O)        0.124    11.332 f  Inmultire_2/Registru_Q/temp[3][0]_i_6/O
                         net (fo=1, routed)           0.465    11.797    Inmultire_2/Accumulator/temp_reg[2][0]_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I3_O)        0.124    11.921 f  Inmultire_2/Accumulator/temp[3][0]_i_2/O
                         net (fo=9, routed)           0.481    12.402    Inmultire_2/Accumulator/Q_reg[3][0]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.118    12.520 r  Inmultire_2/Accumulator/temp[4][0]_i_4/O
                         net (fo=2, routed)           0.511    13.031    Inmultire_2/Accumulator/temp[4][0]_i_4_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I3_O)        0.326    13.357 r  Inmultire_2/Accumulator/temp[4][0]_i_2/O
                         net (fo=10, routed)          0.337    13.694    Inmultire_2/Accumulator/temp[4][0]_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I0_O)        0.120    13.814 r  Inmultire_2/Accumulator/Q[4][3]_i_3/O
                         net (fo=3, routed)           0.421    14.235    Inmultire_2/Accumulator/Q[4][3]_i_3_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I2_O)        0.327    14.562 r  Inmultire_2/Accumulator/Q[4][3]_i_1/O
                         net (fo=8, routed)           0.536    15.099    Inmultire_2/Reg6X/temp_reg[4][2][3]
    SLICE_X1Y98          FDRE                                         r  Inmultire_2/Reg6X/Q_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.606    15.029    Inmultire_2/Reg6X/CLK
    SLICE_X1Y98          FDRE                                         r  Inmultire_2/Reg6X/Q_reg[4][3]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)       -0.040    15.228    Inmultire_2/Reg6X/Q_reg[4][3]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                         -15.099    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 Inmultire_2/Registru_Q/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inmultire_2/Reg7X/Q_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.638ns  (logic 2.264ns (23.490%)  route 7.374ns (76.510%))
  Logic Levels:           13  (LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.725     5.328    Inmultire_2/Registru_Q/CLK
    SLICE_X3Y94          FDRE                                         r  Inmultire_2/Registru_Q/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Inmultire_2/Registru_Q/temp_reg[0][2]/Q
                         net (fo=69, routed)          0.962     6.746    Inmultire_2/Registru_Q/temp_reg_n_0_[0][2]
    SLICE_X6Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.870 f  Inmultire_2/Registru_Q/Q[0][0]_i_17/O
                         net (fo=2, routed)           0.651     7.521    Inmultire_2/Registru_Q/comparatorOUT[1]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.124     7.645 f  Inmultire_2/Registru_Q/Q[0][0]_i_13/O
                         net (fo=1, routed)           0.622     8.266    Inmultire_2/Registru_Q/Q[0][0]_i_13_n_0
    SLICE_X4Y96          LUT4 (Prop_lut4_I1_O)        0.124     8.390 r  Inmultire_2/Registru_Q/Q[0][0]_i_4/O
                         net (fo=24, routed)          0.408     8.798    Inmultire_2/Registru_Q/Q[0][0]_i_4_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.124     8.922 f  Inmultire_2/Registru_Q/temp[0][3]_i_9/O
                         net (fo=5, routed)           0.746     9.668    Inmultire_2/Registru_Q/temp[0][3]_i_9_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I1_O)        0.124     9.792 r  Inmultire_2/Registru_Q/temp[3][0]_i_29/O
                         net (fo=1, routed)           0.436    10.228    Inmultire_2/Registru_Q/temp[3][0]_i_29_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I3_O)        0.124    10.352 r  Inmultire_2/Registru_Q/temp[3][0]_i_22/O
                         net (fo=1, routed)           0.171    10.523    Inmultire_2/Accumulator/temp_reg[1][0]_1
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.124    10.647 r  Inmultire_2/Accumulator/temp[3][0]_i_9/O
                         net (fo=2, routed)           0.561    11.208    Inmultire_2/Registru_Q/temp_reg[1][2]_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I1_O)        0.124    11.332 f  Inmultire_2/Registru_Q/temp[3][0]_i_6/O
                         net (fo=1, routed)           0.465    11.797    Inmultire_2/Accumulator/temp_reg[2][0]_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I3_O)        0.124    11.921 f  Inmultire_2/Accumulator/temp[3][0]_i_2/O
                         net (fo=9, routed)           0.481    12.402    Inmultire_2/Accumulator/Q_reg[3][0]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.118    12.520 r  Inmultire_2/Accumulator/temp[4][0]_i_4/O
                         net (fo=2, routed)           0.511    13.031    Inmultire_2/Accumulator/temp[4][0]_i_4_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I3_O)        0.326    13.357 r  Inmultire_2/Accumulator/temp[4][0]_i_2/O
                         net (fo=10, routed)          0.337    13.694    Inmultire_2/Accumulator/temp[4][0]_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I4_O)        0.124    13.818 r  Inmultire_2/Accumulator/temp[4][2]_i_2/O
                         net (fo=5, routed)           0.629    14.448    Inmultire_2/Accumulator/temp[4][2]_i_2_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.124    14.572 r  Inmultire_2/Accumulator/Q[4][1]_i_1/O
                         net (fo=8, routed)           0.394    14.966    Inmultire_2/Reg7X/temp_reg[4][2][1]
    SLICE_X0Y100         FDRE                                         r  Inmultire_2/Reg7X/Q_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.590    15.012    Inmultire_2/Reg7X/CLK
    SLICE_X0Y100         FDRE                                         r  Inmultire_2/Reg7X/Q_reg[4][1]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)       -0.047    15.110    Inmultire_2/Reg7X/Q_reg[4][1]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -14.966    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 Inmultire_2/Registru_Q/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inmultire_2/Reg4X/Q_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.765ns  (logic 2.463ns (25.223%)  route 7.302ns (74.777%))
  Logic Levels:           13  (LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.725     5.328    Inmultire_2/Registru_Q/CLK
    SLICE_X3Y94          FDRE                                         r  Inmultire_2/Registru_Q/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Inmultire_2/Registru_Q/temp_reg[0][2]/Q
                         net (fo=69, routed)          0.962     6.746    Inmultire_2/Registru_Q/temp_reg_n_0_[0][2]
    SLICE_X6Y96          LUT4 (Prop_lut4_I1_O)        0.124     6.870 f  Inmultire_2/Registru_Q/Q[0][0]_i_17/O
                         net (fo=2, routed)           0.651     7.521    Inmultire_2/Registru_Q/comparatorOUT[1]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.124     7.645 f  Inmultire_2/Registru_Q/Q[0][0]_i_13/O
                         net (fo=1, routed)           0.622     8.266    Inmultire_2/Registru_Q/Q[0][0]_i_13_n_0
    SLICE_X4Y96          LUT4 (Prop_lut4_I1_O)        0.124     8.390 r  Inmultire_2/Registru_Q/Q[0][0]_i_4/O
                         net (fo=24, routed)          0.408     8.798    Inmultire_2/Registru_Q/Q[0][0]_i_4_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.124     8.922 f  Inmultire_2/Registru_Q/temp[0][3]_i_9/O
                         net (fo=5, routed)           0.746     9.668    Inmultire_2/Registru_Q/temp[0][3]_i_9_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I1_O)        0.124     9.792 r  Inmultire_2/Registru_Q/temp[3][0]_i_29/O
                         net (fo=1, routed)           0.436    10.228    Inmultire_2/Registru_Q/temp[3][0]_i_29_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I3_O)        0.124    10.352 r  Inmultire_2/Registru_Q/temp[3][0]_i_22/O
                         net (fo=1, routed)           0.171    10.523    Inmultire_2/Accumulator/temp_reg[1][0]_1
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.124    10.647 r  Inmultire_2/Accumulator/temp[3][0]_i_9/O
                         net (fo=2, routed)           0.561    11.208    Inmultire_2/Registru_Q/temp_reg[1][2]_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I1_O)        0.124    11.332 f  Inmultire_2/Registru_Q/temp[3][0]_i_6/O
                         net (fo=1, routed)           0.465    11.797    Inmultire_2/Accumulator/temp_reg[2][0]_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I3_O)        0.124    11.921 f  Inmultire_2/Accumulator/temp[3][0]_i_2/O
                         net (fo=9, routed)           0.481    12.402    Inmultire_2/Accumulator/Q_reg[3][0]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.118    12.520 r  Inmultire_2/Accumulator/temp[4][0]_i_4/O
                         net (fo=2, routed)           0.511    13.031    Inmultire_2/Accumulator/temp[4][0]_i_4_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I3_O)        0.326    13.357 r  Inmultire_2/Accumulator/temp[4][0]_i_2/O
                         net (fo=10, routed)          0.337    13.694    Inmultire_2/Accumulator/temp[4][0]_i_2_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I0_O)        0.120    13.814 r  Inmultire_2/Accumulator/Q[4][3]_i_3/O
                         net (fo=3, routed)           0.431    14.245    Inmultire_2/Accumulator/Q[4][3]_i_3_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I2_O)        0.327    14.572 r  Inmultire_2/Accumulator/Q[4][2]_i_1/O
                         net (fo=8, routed)           0.520    15.093    Inmultire_2/Reg4X/temp_reg[4][2][2]
    SLICE_X2Y98          FDRE                                         r  Inmultire_2/Reg4X/Q_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.606    15.029    Inmultire_2/Reg4X/CLK
    SLICE_X2Y98          FDRE                                         r  Inmultire_2/Reg4X/Q_reg[4][2]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)       -0.016    15.252    Inmultire_2/Reg4X/Q_reg[4][2]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                         -15.093    
  -------------------------------------------------------------------
                         slack                                  0.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Inmultire_2/UCP/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inmultire_2/Reg8X/Q_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.647%)  route 0.198ns (58.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.598     1.517    Inmultire_2/UCP/CLK
    SLICE_X5Y100         FDCE                                         r  Inmultire_2/UCP/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  Inmultire_2/UCP/FSM_onehot_state_reg[8]/Q
                         net (fo=24, routed)          0.198     1.856    Inmultire_2/Reg8X/out[1]
    SLICE_X5Y99          FDRE                                         r  Inmultire_2/Reg8X/Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.875     2.040    Inmultire_2/Reg8X/CLK
    SLICE_X5Y99          FDRE                                         r  Inmultire_2/Reg8X/Q_reg[0][0]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X5Y99          FDRE (Hold_fdre_C_CE)       -0.039     1.755    Inmultire_2/Reg8X/Q_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Inmultire_2/UCP/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inmultire_2/Reg8X/Q_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.647%)  route 0.198ns (58.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.598     1.517    Inmultire_2/UCP/CLK
    SLICE_X5Y100         FDCE                                         r  Inmultire_2/UCP/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  Inmultire_2/UCP/FSM_onehot_state_reg[8]/Q
                         net (fo=24, routed)          0.198     1.856    Inmultire_2/Reg8X/out[1]
    SLICE_X5Y99          FDRE                                         r  Inmultire_2/Reg8X/Q_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.875     2.040    Inmultire_2/Reg8X/CLK
    SLICE_X5Y99          FDRE                                         r  Inmultire_2/Reg8X/Q_reg[0][2]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X5Y99          FDRE (Hold_fdre_C_CE)       -0.039     1.755    Inmultire_2/Reg8X/Q_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Inmultire_2/UCP/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inmultire_2/Reg8X/Q_reg[0][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.647%)  route 0.198ns (58.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.598     1.517    Inmultire_2/UCP/CLK
    SLICE_X5Y100         FDCE                                         r  Inmultire_2/UCP/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  Inmultire_2/UCP/FSM_onehot_state_reg[8]/Q
                         net (fo=24, routed)          0.198     1.856    Inmultire_2/Reg8X/out[1]
    SLICE_X5Y99          FDRE                                         r  Inmultire_2/Reg8X/Q_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.875     2.040    Inmultire_2/Reg8X/CLK
    SLICE_X5Y99          FDRE                                         r  Inmultire_2/Reg8X/Q_reg[0][3]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X5Y99          FDRE (Hold_fdre_C_CE)       -0.039     1.755    Inmultire_2/Reg8X/Q_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Inmultire_2/UCP/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inmultire_2/Reg8X/Q_reg[1][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.647%)  route 0.198ns (58.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.598     1.517    Inmultire_2/UCP/CLK
    SLICE_X5Y100         FDCE                                         r  Inmultire_2/UCP/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  Inmultire_2/UCP/FSM_onehot_state_reg[8]/Q
                         net (fo=24, routed)          0.198     1.856    Inmultire_2/Reg8X/out[1]
    SLICE_X5Y99          FDRE                                         r  Inmultire_2/Reg8X/Q_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.875     2.040    Inmultire_2/Reg8X/CLK
    SLICE_X5Y99          FDRE                                         r  Inmultire_2/Reg8X/Q_reg[1][1]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X5Y99          FDRE (Hold_fdre_C_CE)       -0.039     1.755    Inmultire_2/Reg8X/Q_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Inmultire_2/UCP/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inmultire_2/Reg8X/Q_reg[2][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.647%)  route 0.198ns (58.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.598     1.517    Inmultire_2/UCP/CLK
    SLICE_X5Y100         FDCE                                         r  Inmultire_2/UCP/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  Inmultire_2/UCP/FSM_onehot_state_reg[8]/Q
                         net (fo=24, routed)          0.198     1.856    Inmultire_2/Reg8X/out[1]
    SLICE_X5Y99          FDRE                                         r  Inmultire_2/Reg8X/Q_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.875     2.040    Inmultire_2/Reg8X/CLK
    SLICE_X5Y99          FDRE                                         r  Inmultire_2/Reg8X/Q_reg[2][1]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X5Y99          FDRE (Hold_fdre_C_CE)       -0.039     1.755    Inmultire_2/Reg8X/Q_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Inmultire_2/UCP/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inmultire_2/Reg8X/Q_reg[2][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.647%)  route 0.198ns (58.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.598     1.517    Inmultire_2/UCP/CLK
    SLICE_X5Y100         FDCE                                         r  Inmultire_2/UCP/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  Inmultire_2/UCP/FSM_onehot_state_reg[8]/Q
                         net (fo=24, routed)          0.198     1.856    Inmultire_2/Reg8X/out[1]
    SLICE_X5Y99          FDRE                                         r  Inmultire_2/Reg8X/Q_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.875     2.040    Inmultire_2/Reg8X/CLK
    SLICE_X5Y99          FDRE                                         r  Inmultire_2/Reg8X/Q_reg[2][3]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X5Y99          FDRE (Hold_fdre_C_CE)       -0.039     1.755    Inmultire_2/Reg8X/Q_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Inmultire_2/UCP/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inmultire_2/Reg6X/Q_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.804%)  route 0.232ns (62.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.598     1.517    Inmultire_2/UCP/CLK
    SLICE_X5Y100         FDCE                                         r  Inmultire_2/UCP/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  Inmultire_2/UCP/FSM_onehot_state_reg[6]/Q
                         net (fo=22, routed)          0.232     1.890    Inmultire_2/Reg6X/out[1]
    SLICE_X3Y98          FDRE                                         r  Inmultire_2/Reg6X/Q_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.878     2.043    Inmultire_2/Reg6X/CLK
    SLICE_X3Y98          FDRE                                         r  Inmultire_2/Reg6X/Q_reg[0][1]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X3Y98          FDRE (Hold_fdre_C_CE)       -0.039     1.758    Inmultire_2/Reg6X/Q_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Inmultire_2/UCP/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inmultire_2/Reg6X/Q_reg[4][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.804%)  route 0.232ns (62.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.598     1.517    Inmultire_2/UCP/CLK
    SLICE_X5Y100         FDCE                                         r  Inmultire_2/UCP/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  Inmultire_2/UCP/FSM_onehot_state_reg[6]/Q
                         net (fo=22, routed)          0.232     1.890    Inmultire_2/Reg6X/out[1]
    SLICE_X3Y98          FDRE                                         r  Inmultire_2/Reg6X/Q_reg[4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.878     2.043    Inmultire_2/Reg6X/CLK
    SLICE_X3Y98          FDRE                                         r  Inmultire_2/Reg6X/Q_reg[4][0]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X3Y98          FDRE (Hold_fdre_C_CE)       -0.039     1.758    Inmultire_2/Reg6X/Q_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 RegistruY/Q_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inmultire_1/Registru_Q/temp_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.603     1.522    RegistruY/CLK
    SLICE_X3Y90          FDRE                                         r  RegistruY/Q_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  RegistruY/Q_reg[0][3]/Q
                         net (fo=4, routed)           0.099     1.763    Inmultire_1/UC/Q_reg[0][3]_0[3]
    SLICE_X2Y90          LUT5 (Prop_lut5_I0_O)        0.045     1.808 r  Inmultire_1/UC/temp[0][3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.808    Inmultire_1/Registru_Q/Q_reg[0][3][3]
    SLICE_X2Y90          FDRE                                         r  Inmultire_1/Registru_Q/temp_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.876     2.041    Inmultire_1/Registru_Q/CLK
    SLICE_X2Y90          FDRE                                         r  Inmultire_1/Registru_Q/temp_reg[0][3]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.120     1.655    Inmultire_1/Registru_Q/temp_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 StartT2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inmultire_2/UCP/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.189ns (33.769%)  route 0.371ns (66.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.603     1.522    Clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  StartT2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  StartT2_reg/Q
                         net (fo=3, routed)           0.371     2.034    Inmultire_2/UCP/StartT2
    SLICE_X2Y100         LUT2 (Prop_lut2_I0_O)        0.048     2.082 r  Inmultire_2/UCP/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.082    Inmultire_2/UCP/FSM_onehot_state[1]_i_1_n_0
    SLICE_X2Y100         FDCE                                         r  Inmultire_2/UCP/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.872     2.037    Inmultire_2/UCP/CLK
    SLICE_X2Y100         FDCE                                         r  Inmultire_2/UCP/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.131     1.922    Inmultire_2/UCP/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y93     Inmultire_1/Registru_A/temp_reg[3][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y91     Inmultire_1/Registru_A/temp_reg[4][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y91     Inmultire_1/Registru_A/temp_reg[4][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y91     Inmultire_1/Registru_A/temp_reg[4][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y91     Inmultire_1/Registru_A/temp_reg[4][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y91     Inmultire_1/Registru_Q/temp_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     Inmultire_1/Registru_Q/temp_reg[0][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     Inmultire_1/Registru_Q/temp_reg[0][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     Inmultire_1/Registru_Q/temp_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     Inmultire_1/Registru_A/temp_reg[4][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y91     Inmultire_1/Registru_A/temp_reg[4][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y91     Inmultire_1/Registru_A/temp_reg[4][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y91     Inmultire_1/Registru_A/temp_reg[4][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y96    Inmultire_2/Reg3X/Q_reg[3][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     Inmultire_1/Registru_A/temp_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     Inmultire_1/Registru_A/temp_reg[2][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y92     Inmultire_1/Registru_A/temp_reg[2][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y92     Inmultire_1/Registru_A/temp_reg[2][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     Inmultire_1/Registru_A/temp_reg[3][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y98     Inmultire_2/Reg2X/Q_reg[1][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y98     Inmultire_2/Reg2X/Q_reg[1][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y98     Inmultire_2/Reg2X/Q_reg[1][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y98     Inmultire_2/Reg2X/Q_reg[2][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y98    Inmultire_2/Reg4X/Q_reg[0][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y98    Inmultire_2/Reg4X/Q_reg[1][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y98    Inmultire_2/Reg4X/Q_reg[1][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y98    Inmultire_2/Reg4X/Q_reg[1][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y99     Inmultire_2/Reg6X/Q_reg[2][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y99     Inmultire_2/Reg7X/Q_reg[0][0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 RegistruY/Q_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC_P/state_reg[0]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.828ns (19.211%)  route 3.482ns (80.789%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.723     5.326    RegistruY/CLK
    SLICE_X4Y92          FDRE                                         r  RegistruY/Q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  RegistruY/Q_reg[0][1]/Q
                         net (fo=4, routed)           1.198     6.979    RegistruY/temp_reg[0][3][1]
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.103 r  RegistruY/state_reg[2]_LDC_i_4/O
                         net (fo=1, routed)           0.938     8.041    RegistruY/state_reg[2]_LDC_i_4_n_0
    SLICE_X5Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.165 r  RegistruY/state_reg[2]_LDC_i_2/O
                         net (fo=7, routed)           0.999     9.163    RegistruY/state_reg[2]_P
    SLICE_X3Y89          LUT1 (Prop_lut1_I0_O)        0.124     9.287 f  RegistruY/state_reg[2]_LDC_i_1/O
                         net (fo=3, routed)           0.348     9.636    UC_P/error
    SLICE_X3Y88          FDPE                                         f  UC_P/state_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.602    15.025    UC_P/CLK
    SLICE_X3Y88          FDPE                                         r  UC_P/state_reg[0]_P/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y88          FDPE (Recov_fdpe_C_PRE)     -0.359    14.889    UC_P/state_reg[0]_P
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  5.254    

Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 RegistruY/Q_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC_P/state_reg[1]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.828ns (19.211%)  route 3.482ns (80.789%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.723     5.326    RegistruY/CLK
    SLICE_X4Y92          FDRE                                         r  RegistruY/Q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  RegistruY/Q_reg[0][1]/Q
                         net (fo=4, routed)           1.198     6.979    RegistruY/temp_reg[0][3][1]
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.103 r  RegistruY/state_reg[2]_LDC_i_4/O
                         net (fo=1, routed)           0.938     8.041    RegistruY/state_reg[2]_LDC_i_4_n_0
    SLICE_X5Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.165 r  RegistruY/state_reg[2]_LDC_i_2/O
                         net (fo=7, routed)           0.999     9.163    RegistruY/state_reg[2]_P
    SLICE_X3Y89          LUT1 (Prop_lut1_I0_O)        0.124     9.287 f  RegistruY/state_reg[2]_LDC_i_1/O
                         net (fo=3, routed)           0.348     9.636    UC_P/error
    SLICE_X3Y88          FDPE                                         f  UC_P/state_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.602    15.025    UC_P/CLK
    SLICE_X3Y88          FDPE                                         r  UC_P/state_reg[1]_P/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y88          FDPE (Recov_fdpe_C_PRE)     -0.359    14.889    UC_P/state_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  5.254    

Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 RegistruY/Q_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC_P/state_reg[2]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.828ns (19.211%)  route 3.482ns (80.789%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.723     5.326    RegistruY/CLK
    SLICE_X4Y92          FDRE                                         r  RegistruY/Q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  RegistruY/Q_reg[0][1]/Q
                         net (fo=4, routed)           1.198     6.979    RegistruY/temp_reg[0][3][1]
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.124     7.103 r  RegistruY/state_reg[2]_LDC_i_4/O
                         net (fo=1, routed)           0.938     8.041    RegistruY/state_reg[2]_LDC_i_4_n_0
    SLICE_X5Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.165 r  RegistruY/state_reg[2]_LDC_i_2/O
                         net (fo=7, routed)           0.999     9.163    RegistruY/state_reg[2]_P
    SLICE_X3Y89          LUT1 (Prop_lut1_I0_O)        0.124     9.287 f  RegistruY/state_reg[2]_LDC_i_1/O
                         net (fo=3, routed)           0.348     9.636    UC_P/error
    SLICE_X3Y88          FDPE                                         f  UC_P/state_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.602    15.025    UC_P/CLK
    SLICE_X3Y88          FDPE                                         r  UC_P/state_reg[2]_P/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y88          FDPE (Recov_fdpe_C_PRE)     -0.359    14.889    UC_P/state_reg[2]_P
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  5.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 RegistruY/Q_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC_P/state_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.276ns (25.192%)  route 0.820ns (74.808%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.603     1.522    RegistruY/CLK
    SLICE_X3Y90          FDRE                                         r  RegistruY/Q_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  RegistruY/Q_reg[1][1]/Q
                         net (fo=4, routed)           0.138     1.802    RegistruY/temp_reg[1][3][1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.045     1.847 f  RegistruY/state_reg[2]_LDC_i_5/O
                         net (fo=1, routed)           0.192     2.039    RegistruY/state_reg[2]_LDC_i_5_n_0
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.045     2.084 r  RegistruY/state_reg[2]_LDC_i_2/O
                         net (fo=7, routed)           0.373     2.457    RegistruY/state_reg[2]_P
    SLICE_X3Y89          LUT1 (Prop_lut1_I0_O)        0.045     2.502 f  RegistruY/state_reg[2]_LDC_i_1/O
                         net (fo=3, routed)           0.116     2.618    UC_P/error
    SLICE_X3Y88          FDPE                                         f  UC_P/state_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.875     2.040    UC_P/CLK
    SLICE_X3Y88          FDPE                                         r  UC_P/state_reg[0]_P/C
                         clock pessimism             -0.502     1.537    
    SLICE_X3Y88          FDPE (Remov_fdpe_C_PRE)     -0.095     1.442    UC_P/state_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 RegistruY/Q_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC_P/state_reg[1]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.276ns (25.192%)  route 0.820ns (74.808%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.603     1.522    RegistruY/CLK
    SLICE_X3Y90          FDRE                                         r  RegistruY/Q_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  RegistruY/Q_reg[1][1]/Q
                         net (fo=4, routed)           0.138     1.802    RegistruY/temp_reg[1][3][1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.045     1.847 f  RegistruY/state_reg[2]_LDC_i_5/O
                         net (fo=1, routed)           0.192     2.039    RegistruY/state_reg[2]_LDC_i_5_n_0
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.045     2.084 r  RegistruY/state_reg[2]_LDC_i_2/O
                         net (fo=7, routed)           0.373     2.457    RegistruY/state_reg[2]_P
    SLICE_X3Y89          LUT1 (Prop_lut1_I0_O)        0.045     2.502 f  RegistruY/state_reg[2]_LDC_i_1/O
                         net (fo=3, routed)           0.116     2.618    UC_P/error
    SLICE_X3Y88          FDPE                                         f  UC_P/state_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.875     2.040    UC_P/CLK
    SLICE_X3Y88          FDPE                                         r  UC_P/state_reg[1]_P/C
                         clock pessimism             -0.502     1.537    
    SLICE_X3Y88          FDPE (Remov_fdpe_C_PRE)     -0.095     1.442    UC_P/state_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 RegistruY/Q_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UC_P/state_reg[2]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.276ns (25.192%)  route 0.820ns (74.808%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.603     1.522    RegistruY/CLK
    SLICE_X3Y90          FDRE                                         r  RegistruY/Q_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  RegistruY/Q_reg[1][1]/Q
                         net (fo=4, routed)           0.138     1.802    RegistruY/temp_reg[1][3][1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.045     1.847 f  RegistruY/state_reg[2]_LDC_i_5/O
                         net (fo=1, routed)           0.192     2.039    RegistruY/state_reg[2]_LDC_i_5_n_0
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.045     2.084 r  RegistruY/state_reg[2]_LDC_i_2/O
                         net (fo=7, routed)           0.373     2.457    RegistruY/state_reg[2]_P
    SLICE_X3Y89          LUT1 (Prop_lut1_I0_O)        0.045     2.502 f  RegistruY/state_reg[2]_LDC_i_1/O
                         net (fo=3, routed)           0.116     2.618    UC_P/error
    SLICE_X3Y88          FDPE                                         f  UC_P/state_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.875     2.040    UC_P/CLK
    SLICE_X3Y88          FDPE                                         r  UC_P/state_reg[2]_P/C
                         clock pessimism             -0.502     1.537    
    SLICE_X3Y88          FDPE (Remov_fdpe_C_PRE)     -0.095     1.442    UC_P/state_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  1.176    





