
memoryLcd.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013424  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001b378  080135d8  080135d8  000235d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802e950  0802e950  000402c8  2**0
                  CONTENTS
  4 .ARM          00000008  0802e950  0802e950  0003e950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802e958  0802e958  000402c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802e958  0802e958  0003e958  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0802e95c  0802e95c  0003e95c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002c8  20000000  0802e960  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000402c8  2**0
                  CONTENTS
 10 .bss          00005994  200002c8  200002c8  000402c8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20005c5c  20005c5c  000402c8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000402c8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00029473  00000000  00000000  000402f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006835  00000000  00000000  0006976b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002170  00000000  00000000  0006ffa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001eb8  00000000  00000000  00072110  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002e02a  00000000  00000000  00073fc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00030684  00000000  00000000  000a1ff2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f0397  00000000  00000000  000d2676  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001c2a0d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009c70  00000000  00000000  001c2a60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200002c8 	.word	0x200002c8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080135bc 	.word	0x080135bc

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200002cc 	.word	0x200002cc
 80001ec:	080135bc 	.word	0x080135bc

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b974 	b.w	8000fa8 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f806 	bl	8000cd8 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9d08      	ldr	r5, [sp, #32]
 8000cde:	4604      	mov	r4, r0
 8000ce0:	468e      	mov	lr, r1
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d14d      	bne.n	8000d82 <__udivmoddi4+0xaa>
 8000ce6:	428a      	cmp	r2, r1
 8000ce8:	4694      	mov	ip, r2
 8000cea:	d969      	bls.n	8000dc0 <__udivmoddi4+0xe8>
 8000cec:	fab2 f282 	clz	r2, r2
 8000cf0:	b152      	cbz	r2, 8000d08 <__udivmoddi4+0x30>
 8000cf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cf6:	f1c2 0120 	rsb	r1, r2, #32
 8000cfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000cfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d02:	ea41 0e03 	orr.w	lr, r1, r3
 8000d06:	4094      	lsls	r4, r2
 8000d08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d0c:	0c21      	lsrs	r1, r4, #16
 8000d0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000d12:	fa1f f78c 	uxth.w	r7, ip
 8000d16:	fb08 e316 	mls	r3, r8, r6, lr
 8000d1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d1e:	fb06 f107 	mul.w	r1, r6, r7
 8000d22:	4299      	cmp	r1, r3
 8000d24:	d90a      	bls.n	8000d3c <__udivmoddi4+0x64>
 8000d26:	eb1c 0303 	adds.w	r3, ip, r3
 8000d2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d2e:	f080 811f 	bcs.w	8000f70 <__udivmoddi4+0x298>
 8000d32:	4299      	cmp	r1, r3
 8000d34:	f240 811c 	bls.w	8000f70 <__udivmoddi4+0x298>
 8000d38:	3e02      	subs	r6, #2
 8000d3a:	4463      	add	r3, ip
 8000d3c:	1a5b      	subs	r3, r3, r1
 8000d3e:	b2a4      	uxth	r4, r4
 8000d40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d44:	fb08 3310 	mls	r3, r8, r0, r3
 8000d48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d4c:	fb00 f707 	mul.w	r7, r0, r7
 8000d50:	42a7      	cmp	r7, r4
 8000d52:	d90a      	bls.n	8000d6a <__udivmoddi4+0x92>
 8000d54:	eb1c 0404 	adds.w	r4, ip, r4
 8000d58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d5c:	f080 810a 	bcs.w	8000f74 <__udivmoddi4+0x29c>
 8000d60:	42a7      	cmp	r7, r4
 8000d62:	f240 8107 	bls.w	8000f74 <__udivmoddi4+0x29c>
 8000d66:	4464      	add	r4, ip
 8000d68:	3802      	subs	r0, #2
 8000d6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d6e:	1be4      	subs	r4, r4, r7
 8000d70:	2600      	movs	r6, #0
 8000d72:	b11d      	cbz	r5, 8000d7c <__udivmoddi4+0xa4>
 8000d74:	40d4      	lsrs	r4, r2
 8000d76:	2300      	movs	r3, #0
 8000d78:	e9c5 4300 	strd	r4, r3, [r5]
 8000d7c:	4631      	mov	r1, r6
 8000d7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d909      	bls.n	8000d9a <__udivmoddi4+0xc2>
 8000d86:	2d00      	cmp	r5, #0
 8000d88:	f000 80ef 	beq.w	8000f6a <__udivmoddi4+0x292>
 8000d8c:	2600      	movs	r6, #0
 8000d8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d92:	4630      	mov	r0, r6
 8000d94:	4631      	mov	r1, r6
 8000d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9a:	fab3 f683 	clz	r6, r3
 8000d9e:	2e00      	cmp	r6, #0
 8000da0:	d14a      	bne.n	8000e38 <__udivmoddi4+0x160>
 8000da2:	428b      	cmp	r3, r1
 8000da4:	d302      	bcc.n	8000dac <__udivmoddi4+0xd4>
 8000da6:	4282      	cmp	r2, r0
 8000da8:	f200 80f9 	bhi.w	8000f9e <__udivmoddi4+0x2c6>
 8000dac:	1a84      	subs	r4, r0, r2
 8000dae:	eb61 0303 	sbc.w	r3, r1, r3
 8000db2:	2001      	movs	r0, #1
 8000db4:	469e      	mov	lr, r3
 8000db6:	2d00      	cmp	r5, #0
 8000db8:	d0e0      	beq.n	8000d7c <__udivmoddi4+0xa4>
 8000dba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dbe:	e7dd      	b.n	8000d7c <__udivmoddi4+0xa4>
 8000dc0:	b902      	cbnz	r2, 8000dc4 <__udivmoddi4+0xec>
 8000dc2:	deff      	udf	#255	; 0xff
 8000dc4:	fab2 f282 	clz	r2, r2
 8000dc8:	2a00      	cmp	r2, #0
 8000dca:	f040 8092 	bne.w	8000ef2 <__udivmoddi4+0x21a>
 8000dce:	eba1 010c 	sub.w	r1, r1, ip
 8000dd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dd6:	fa1f fe8c 	uxth.w	lr, ip
 8000dda:	2601      	movs	r6, #1
 8000ddc:	0c20      	lsrs	r0, r4, #16
 8000dde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000de2:	fb07 1113 	mls	r1, r7, r3, r1
 8000de6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dea:	fb0e f003 	mul.w	r0, lr, r3
 8000dee:	4288      	cmp	r0, r1
 8000df0:	d908      	bls.n	8000e04 <__udivmoddi4+0x12c>
 8000df2:	eb1c 0101 	adds.w	r1, ip, r1
 8000df6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x12a>
 8000dfc:	4288      	cmp	r0, r1
 8000dfe:	f200 80cb 	bhi.w	8000f98 <__udivmoddi4+0x2c0>
 8000e02:	4643      	mov	r3, r8
 8000e04:	1a09      	subs	r1, r1, r0
 8000e06:	b2a4      	uxth	r4, r4
 8000e08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000e10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e14:	fb0e fe00 	mul.w	lr, lr, r0
 8000e18:	45a6      	cmp	lr, r4
 8000e1a:	d908      	bls.n	8000e2e <__udivmoddi4+0x156>
 8000e1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e24:	d202      	bcs.n	8000e2c <__udivmoddi4+0x154>
 8000e26:	45a6      	cmp	lr, r4
 8000e28:	f200 80bb 	bhi.w	8000fa2 <__udivmoddi4+0x2ca>
 8000e2c:	4608      	mov	r0, r1
 8000e2e:	eba4 040e 	sub.w	r4, r4, lr
 8000e32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e36:	e79c      	b.n	8000d72 <__udivmoddi4+0x9a>
 8000e38:	f1c6 0720 	rsb	r7, r6, #32
 8000e3c:	40b3      	lsls	r3, r6
 8000e3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e46:	fa20 f407 	lsr.w	r4, r0, r7
 8000e4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e4e:	431c      	orrs	r4, r3
 8000e50:	40f9      	lsrs	r1, r7
 8000e52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e56:	fa00 f306 	lsl.w	r3, r0, r6
 8000e5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e5e:	0c20      	lsrs	r0, r4, #16
 8000e60:	fa1f fe8c 	uxth.w	lr, ip
 8000e64:	fb09 1118 	mls	r1, r9, r8, r1
 8000e68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e70:	4288      	cmp	r0, r1
 8000e72:	fa02 f206 	lsl.w	r2, r2, r6
 8000e76:	d90b      	bls.n	8000e90 <__udivmoddi4+0x1b8>
 8000e78:	eb1c 0101 	adds.w	r1, ip, r1
 8000e7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e80:	f080 8088 	bcs.w	8000f94 <__udivmoddi4+0x2bc>
 8000e84:	4288      	cmp	r0, r1
 8000e86:	f240 8085 	bls.w	8000f94 <__udivmoddi4+0x2bc>
 8000e8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e8e:	4461      	add	r1, ip
 8000e90:	1a09      	subs	r1, r1, r0
 8000e92:	b2a4      	uxth	r4, r4
 8000e94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e98:	fb09 1110 	mls	r1, r9, r0, r1
 8000e9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ea0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ea4:	458e      	cmp	lr, r1
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x1e2>
 8000ea8:	eb1c 0101 	adds.w	r1, ip, r1
 8000eac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb0:	d26c      	bcs.n	8000f8c <__udivmoddi4+0x2b4>
 8000eb2:	458e      	cmp	lr, r1
 8000eb4:	d96a      	bls.n	8000f8c <__udivmoddi4+0x2b4>
 8000eb6:	3802      	subs	r0, #2
 8000eb8:	4461      	add	r1, ip
 8000eba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ebe:	fba0 9402 	umull	r9, r4, r0, r2
 8000ec2:	eba1 010e 	sub.w	r1, r1, lr
 8000ec6:	42a1      	cmp	r1, r4
 8000ec8:	46c8      	mov	r8, r9
 8000eca:	46a6      	mov	lr, r4
 8000ecc:	d356      	bcc.n	8000f7c <__udivmoddi4+0x2a4>
 8000ece:	d053      	beq.n	8000f78 <__udivmoddi4+0x2a0>
 8000ed0:	b15d      	cbz	r5, 8000eea <__udivmoddi4+0x212>
 8000ed2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ed6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eda:	fa01 f707 	lsl.w	r7, r1, r7
 8000ede:	fa22 f306 	lsr.w	r3, r2, r6
 8000ee2:	40f1      	lsrs	r1, r6
 8000ee4:	431f      	orrs	r7, r3
 8000ee6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eea:	2600      	movs	r6, #0
 8000eec:	4631      	mov	r1, r6
 8000eee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ef2:	f1c2 0320 	rsb	r3, r2, #32
 8000ef6:	40d8      	lsrs	r0, r3
 8000ef8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000efc:	fa21 f303 	lsr.w	r3, r1, r3
 8000f00:	4091      	lsls	r1, r2
 8000f02:	4301      	orrs	r1, r0
 8000f04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f08:	fa1f fe8c 	uxth.w	lr, ip
 8000f0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f10:	fb07 3610 	mls	r6, r7, r0, r3
 8000f14:	0c0b      	lsrs	r3, r1, #16
 8000f16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f1e:	429e      	cmp	r6, r3
 8000f20:	fa04 f402 	lsl.w	r4, r4, r2
 8000f24:	d908      	bls.n	8000f38 <__udivmoddi4+0x260>
 8000f26:	eb1c 0303 	adds.w	r3, ip, r3
 8000f2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f2e:	d22f      	bcs.n	8000f90 <__udivmoddi4+0x2b8>
 8000f30:	429e      	cmp	r6, r3
 8000f32:	d92d      	bls.n	8000f90 <__udivmoddi4+0x2b8>
 8000f34:	3802      	subs	r0, #2
 8000f36:	4463      	add	r3, ip
 8000f38:	1b9b      	subs	r3, r3, r6
 8000f3a:	b289      	uxth	r1, r1
 8000f3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f40:	fb07 3316 	mls	r3, r7, r6, r3
 8000f44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f48:	fb06 f30e 	mul.w	r3, r6, lr
 8000f4c:	428b      	cmp	r3, r1
 8000f4e:	d908      	bls.n	8000f62 <__udivmoddi4+0x28a>
 8000f50:	eb1c 0101 	adds.w	r1, ip, r1
 8000f54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f58:	d216      	bcs.n	8000f88 <__udivmoddi4+0x2b0>
 8000f5a:	428b      	cmp	r3, r1
 8000f5c:	d914      	bls.n	8000f88 <__udivmoddi4+0x2b0>
 8000f5e:	3e02      	subs	r6, #2
 8000f60:	4461      	add	r1, ip
 8000f62:	1ac9      	subs	r1, r1, r3
 8000f64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f68:	e738      	b.n	8000ddc <__udivmoddi4+0x104>
 8000f6a:	462e      	mov	r6, r5
 8000f6c:	4628      	mov	r0, r5
 8000f6e:	e705      	b.n	8000d7c <__udivmoddi4+0xa4>
 8000f70:	4606      	mov	r6, r0
 8000f72:	e6e3      	b.n	8000d3c <__udivmoddi4+0x64>
 8000f74:	4618      	mov	r0, r3
 8000f76:	e6f8      	b.n	8000d6a <__udivmoddi4+0x92>
 8000f78:	454b      	cmp	r3, r9
 8000f7a:	d2a9      	bcs.n	8000ed0 <__udivmoddi4+0x1f8>
 8000f7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f84:	3801      	subs	r0, #1
 8000f86:	e7a3      	b.n	8000ed0 <__udivmoddi4+0x1f8>
 8000f88:	4646      	mov	r6, r8
 8000f8a:	e7ea      	b.n	8000f62 <__udivmoddi4+0x28a>
 8000f8c:	4620      	mov	r0, r4
 8000f8e:	e794      	b.n	8000eba <__udivmoddi4+0x1e2>
 8000f90:	4640      	mov	r0, r8
 8000f92:	e7d1      	b.n	8000f38 <__udivmoddi4+0x260>
 8000f94:	46d0      	mov	r8, sl
 8000f96:	e77b      	b.n	8000e90 <__udivmoddi4+0x1b8>
 8000f98:	3b02      	subs	r3, #2
 8000f9a:	4461      	add	r1, ip
 8000f9c:	e732      	b.n	8000e04 <__udivmoddi4+0x12c>
 8000f9e:	4630      	mov	r0, r6
 8000fa0:	e709      	b.n	8000db6 <__udivmoddi4+0xde>
 8000fa2:	4464      	add	r4, ip
 8000fa4:	3802      	subs	r0, #2
 8000fa6:	e742      	b.n	8000e2e <__udivmoddi4+0x156>

08000fa8 <__aeabi_idiv0>:
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop

08000fac <SD_logger>:
void Send_Uart (char *string)
{
	HAL_UART_Transmit(UART, (uint8_t *)string, strlen (string), HAL_MAX_DELAY);
}

void SD_logger(char *msg){
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
	Create_Dir("logs");
 8000fb4:	4806      	ldr	r0, [pc, #24]	; (8000fd0 <SD_logger+0x24>)
 8000fb6:	f000 fa1d 	bl	80013f4 <Create_Dir>
	Create_File("logs/LOG.TXT");
 8000fba:	4806      	ldr	r0, [pc, #24]	; (8000fd4 <SD_logger+0x28>)
 8000fbc:	f000 f8da 	bl	8001174 <Create_File>
	Update_File("logs/LOG.TXT", msg);
 8000fc0:	6879      	ldr	r1, [r7, #4]
 8000fc2:	4804      	ldr	r0, [pc, #16]	; (8000fd4 <SD_logger+0x28>)
 8000fc4:	f000 f962 	bl	800128c <Update_File>
}
 8000fc8:	bf00      	nop
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	080135d8 	.word	0x080135d8
 8000fd4:	080135e0 	.word	0x080135e0

08000fd8 <Mount_SD>:

uint8_t Mount_SD (const TCHAR* path)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
	fresult = f_mount(&fs, path, 1);
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	6879      	ldr	r1, [r7, #4]
 8000fe4:	4808      	ldr	r0, [pc, #32]	; (8001008 <Mount_SD+0x30>)
 8000fe6:	f00d fd23 	bl	800ea30 <f_mount>
 8000fea:	4603      	mov	r3, r0
 8000fec:	461a      	mov	r2, r3
 8000fee:	4b07      	ldr	r3, [pc, #28]	; (800100c <Mount_SD+0x34>)
 8000ff0:	701a      	strb	r2, [r3, #0]
//	if (fresult != FR_OK) Send_Uart ("ERROR!!! in mounting SD CARD...\n\n");
//	else Send_Uart("SD CARD mounted successfully...\n");
	if (fresult != FR_OK){
 8000ff2:	4b06      	ldr	r3, [pc, #24]	; (800100c <Mount_SD+0x34>)
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <Mount_SD+0x26>
		return SD_ERROR;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	e000      	b.n	8001000 <Mount_SD+0x28>
	} else{
		return SD_SUCCESS;
 8000ffe:	2301      	movs	r3, #1
	}
}
 8001000:	4618      	mov	r0, r3
 8001002:	3708      	adds	r7, #8
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	200002e4 	.word	0x200002e4
 800100c:	20002360 	.word	0x20002360

08001010 <Read_File>:
	    return fresult;
	}
}

FRESULT Read_File (char *name, char *outputBuffer)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b088      	sub	sp, #32
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	6039      	str	r1, [r7, #0]
	/**** check whether the file exists or not ****/
	fresult = f_stat (name, &fno);
 800101a:	494d      	ldr	r1, [pc, #308]	; (8001150 <Read_File+0x140>)
 800101c:	6878      	ldr	r0, [r7, #4]
 800101e:	f00e fab4 	bl	800f58a <f_stat>
 8001022:	4603      	mov	r3, r0
 8001024:	461a      	mov	r2, r3
 8001026:	4b4b      	ldr	r3, [pc, #300]	; (8001154 <Read_File+0x144>)
 8001028:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 800102a:	4b4a      	ldr	r3, [pc, #296]	; (8001154 <Read_File+0x144>)
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d00f      	beq.n	8001052 <Read_File+0x42>
	{
		char *buf = malloc(100*sizeof(char));
 8001032:	2064      	movs	r0, #100	; 0x64
 8001034:	f00e fca6 	bl	800f984 <malloc>
 8001038:	4603      	mov	r3, r0
 800103a:	60bb      	str	r3, [r7, #8]
		sprintf (buf, "ERRROR!!! *%s* does not exists\n\n", name);
 800103c:	687a      	ldr	r2, [r7, #4]
 800103e:	4946      	ldr	r1, [pc, #280]	; (8001158 <Read_File+0x148>)
 8001040:	68b8      	ldr	r0, [r7, #8]
 8001042:	f00f fb79 	bl	8010738 <siprintf>
//		Send_Uart (buf);
		free(buf);
 8001046:	68b8      	ldr	r0, [r7, #8]
 8001048:	f00e fca4 	bl	800f994 <free>
	    return fresult;
 800104c:	4b41      	ldr	r3, [pc, #260]	; (8001154 <Read_File+0x144>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	e07a      	b.n	8001148 <Read_File+0x138>
	}

	else
	{
		/* Open file to read */
		fresult = f_open(&fil, name, FA_READ);
 8001052:	2201      	movs	r2, #1
 8001054:	6879      	ldr	r1, [r7, #4]
 8001056:	4841      	ldr	r0, [pc, #260]	; (800115c <Read_File+0x14c>)
 8001058:	f00d fd30 	bl	800eabc <f_open>
 800105c:	4603      	mov	r3, r0
 800105e:	461a      	mov	r2, r3
 8001060:	4b3c      	ldr	r3, [pc, #240]	; (8001154 <Read_File+0x144>)
 8001062:	701a      	strb	r2, [r3, #0]

		if (fresult != FR_OK)
 8001064:	4b3b      	ldr	r3, [pc, #236]	; (8001154 <Read_File+0x144>)
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d012      	beq.n	8001092 <Read_File+0x82>
		{
			char *buf = malloc(100*sizeof(char));
 800106c:	2064      	movs	r0, #100	; 0x64
 800106e:	f00e fc89 	bl	800f984 <malloc>
 8001072:	4603      	mov	r3, r0
 8001074:	60fb      	str	r3, [r7, #12]
			sprintf (buf, "ERROR!!! No. %d in opening file *%s*\n\n", fresult, name);
 8001076:	4b37      	ldr	r3, [pc, #220]	; (8001154 <Read_File+0x144>)
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	461a      	mov	r2, r3
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	4938      	ldr	r1, [pc, #224]	; (8001160 <Read_File+0x150>)
 8001080:	68f8      	ldr	r0, [r7, #12]
 8001082:	f00f fb59 	bl	8010738 <siprintf>
//		    Send_Uart(buf);
		    free(buf);
 8001086:	68f8      	ldr	r0, [r7, #12]
 8001088:	f00e fc84 	bl	800f994 <free>
		    return fresult;
 800108c:	4b31      	ldr	r3, [pc, #196]	; (8001154 <Read_File+0x144>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	e05a      	b.n	8001148 <Read_File+0x138>
		}

		/* Read data from the file
		* see the function details for the arguments */

		char *buffer = malloc(sizeof(f_size(&fil)));
 8001092:	2004      	movs	r0, #4
 8001094:	f00e fc76 	bl	800f984 <malloc>
 8001098:	4603      	mov	r3, r0
 800109a:	61fb      	str	r3, [r7, #28]
		fresult = f_read (&fil, buffer, f_size(&fil), &br);
 800109c:	4b2f      	ldr	r3, [pc, #188]	; (800115c <Read_File+0x14c>)
 800109e:	68da      	ldr	r2, [r3, #12]
 80010a0:	4b30      	ldr	r3, [pc, #192]	; (8001164 <Read_File+0x154>)
 80010a2:	69f9      	ldr	r1, [r7, #28]
 80010a4:	482d      	ldr	r0, [pc, #180]	; (800115c <Read_File+0x14c>)
 80010a6:	f00d fed5 	bl	800ee54 <f_read>
 80010aa:	4603      	mov	r3, r0
 80010ac:	461a      	mov	r2, r3
 80010ae:	4b29      	ldr	r3, [pc, #164]	; (8001154 <Read_File+0x144>)
 80010b0:	701a      	strb	r2, [r3, #0]
		if (fresult != FR_OK)
 80010b2:	4b28      	ldr	r3, [pc, #160]	; (8001154 <Read_File+0x144>)
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d013      	beq.n	80010e2 <Read_File+0xd2>
		{
			char *buf = malloc(100*sizeof(char));
 80010ba:	2064      	movs	r0, #100	; 0x64
 80010bc:	f00e fc62 	bl	800f984 <malloc>
 80010c0:	4603      	mov	r3, r0
 80010c2:	613b      	str	r3, [r7, #16]
			free(buffer);
 80010c4:	69f8      	ldr	r0, [r7, #28]
 80010c6:	f00e fc65 	bl	800f994 <free>
		 	sprintf (buf, "ERROR!!! No. %d in reading file *%s*\n\n", fresult, name);
 80010ca:	4b22      	ldr	r3, [pc, #136]	; (8001154 <Read_File+0x144>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	461a      	mov	r2, r3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	4925      	ldr	r1, [pc, #148]	; (8001168 <Read_File+0x158>)
 80010d4:	6938      	ldr	r0, [r7, #16]
 80010d6:	f00f fb2f 	bl	8010738 <siprintf>
//		  	Send_Uart(buffer);
		  	free(buf);
 80010da:	6938      	ldr	r0, [r7, #16]
 80010dc:	f00e fc5a 	bl	800f994 <free>
 80010e0:	e030      	b.n	8001144 <Read_File+0x134>
		}

		else
		{
//			Send_Uart(buffer);
			strncpy(outputBuffer, buffer, 49);
 80010e2:	2231      	movs	r2, #49	; 0x31
 80010e4:	69f9      	ldr	r1, [r7, #28]
 80010e6:	6838      	ldr	r0, [r7, #0]
 80010e8:	f00f fb89 	bl	80107fe <strncpy>
			free(buffer);
 80010ec:	69f8      	ldr	r0, [r7, #28]
 80010ee:	f00e fc51 	bl	800f994 <free>

			/* Close file */
			fresult = f_close(&fil);
 80010f2:	481a      	ldr	r0, [pc, #104]	; (800115c <Read_File+0x14c>)
 80010f4:	f00e fa1f 	bl	800f536 <f_close>
 80010f8:	4603      	mov	r3, r0
 80010fa:	461a      	mov	r2, r3
 80010fc:	4b15      	ldr	r3, [pc, #84]	; (8001154 <Read_File+0x144>)
 80010fe:	701a      	strb	r2, [r3, #0]
			if (fresult != FR_OK)
 8001100:	4b14      	ldr	r3, [pc, #80]	; (8001154 <Read_File+0x144>)
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d010      	beq.n	800112a <Read_File+0x11a>
			{
				char *buf = malloc(100*sizeof(char));
 8001108:	2064      	movs	r0, #100	; 0x64
 800110a:	f00e fc3b 	bl	800f984 <malloc>
 800110e:	4603      	mov	r3, r0
 8001110:	617b      	str	r3, [r7, #20]
				sprintf (buf, "ERROR!!! No. %d in closing file *%s*\n\n", fresult, name);
 8001112:	4b10      	ldr	r3, [pc, #64]	; (8001154 <Read_File+0x144>)
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	461a      	mov	r2, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	4914      	ldr	r1, [pc, #80]	; (800116c <Read_File+0x15c>)
 800111c:	6978      	ldr	r0, [r7, #20]
 800111e:	f00f fb0b 	bl	8010738 <siprintf>
//				Send_Uart(buf);
				free(buf);
 8001122:	6978      	ldr	r0, [r7, #20]
 8001124:	f00e fc36 	bl	800f994 <free>
 8001128:	e00c      	b.n	8001144 <Read_File+0x134>
			}
			else
			{
				char *buf = malloc(100*sizeof(char));
 800112a:	2064      	movs	r0, #100	; 0x64
 800112c:	f00e fc2a 	bl	800f984 <malloc>
 8001130:	4603      	mov	r3, r0
 8001132:	61bb      	str	r3, [r7, #24]
				sprintf (buf, "File *%s* CLOSED successfully\n", name);
 8001134:	687a      	ldr	r2, [r7, #4]
 8001136:	490e      	ldr	r1, [pc, #56]	; (8001170 <Read_File+0x160>)
 8001138:	69b8      	ldr	r0, [r7, #24]
 800113a:	f00f fafd 	bl	8010738 <siprintf>
//				Send_Uart(buf);
				free(buf);
 800113e:	69b8      	ldr	r0, [r7, #24]
 8001140:	f00e fc28 	bl	800f994 <free>
			}
		}
	    return fresult;
 8001144:	4b03      	ldr	r3, [pc, #12]	; (8001154 <Read_File+0x144>)
 8001146:	781b      	ldrb	r3, [r3, #0]
	}
}
 8001148:	4618      	mov	r0, r3
 800114a:	3720      	adds	r7, #32
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	20002348 	.word	0x20002348
 8001154:	20002360 	.word	0x20002360
 8001158:	08013714 	.word	0x08013714
 800115c:	20001318 	.word	0x20001318
 8001160:	08013650 	.word	0x08013650
 8001164:	20002364 	.word	0x20002364
 8001168:	08013738 	.word	0x08013738
 800116c:	08013760 	.word	0x08013760
 8001170:	08013788 	.word	0x08013788

08001174 <Create_File>:

FRESULT Create_File (char *name)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b088      	sub	sp, #32
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
	fresult = f_stat (name, &fno);
 800117c:	493b      	ldr	r1, [pc, #236]	; (800126c <Create_File+0xf8>)
 800117e:	6878      	ldr	r0, [r7, #4]
 8001180:	f00e fa03 	bl	800f58a <f_stat>
 8001184:	4603      	mov	r3, r0
 8001186:	461a      	mov	r2, r3
 8001188:	4b39      	ldr	r3, [pc, #228]	; (8001270 <Create_File+0xfc>)
 800118a:	701a      	strb	r2, [r3, #0]
	if (fresult == FR_OK)
 800118c:	4b38      	ldr	r3, [pc, #224]	; (8001270 <Create_File+0xfc>)
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d10f      	bne.n	80011b4 <Create_File+0x40>
	{
		char *buf = malloc(100*sizeof(char));
 8001194:	2064      	movs	r0, #100	; 0x64
 8001196:	f00e fbf5 	bl	800f984 <malloc>
 800119a:	4603      	mov	r3, r0
 800119c:	60fb      	str	r3, [r7, #12]
		sprintf (buf, "ERROR!!! *%s* already exists!!!!\n use Update_File \n\n",name);
 800119e:	687a      	ldr	r2, [r7, #4]
 80011a0:	4934      	ldr	r1, [pc, #208]	; (8001274 <Create_File+0x100>)
 80011a2:	68f8      	ldr	r0, [r7, #12]
 80011a4:	f00f fac8 	bl	8010738 <siprintf>
//		Send_Uart(buf);
		free(buf);
 80011a8:	68f8      	ldr	r0, [r7, #12]
 80011aa:	f00e fbf3 	bl	800f994 <free>
	    return fresult;
 80011ae:	4b30      	ldr	r3, [pc, #192]	; (8001270 <Create_File+0xfc>)
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	e057      	b.n	8001264 <Create_File+0xf0>
	}
	else
	{
		fresult = f_open(&fil, name, FA_CREATE_ALWAYS|FA_READ|FA_WRITE);
 80011b4:	220b      	movs	r2, #11
 80011b6:	6879      	ldr	r1, [r7, #4]
 80011b8:	482f      	ldr	r0, [pc, #188]	; (8001278 <Create_File+0x104>)
 80011ba:	f00d fc7f 	bl	800eabc <f_open>
 80011be:	4603      	mov	r3, r0
 80011c0:	461a      	mov	r2, r3
 80011c2:	4b2b      	ldr	r3, [pc, #172]	; (8001270 <Create_File+0xfc>)
 80011c4:	701a      	strb	r2, [r3, #0]
		if (fresult != FR_OK)
 80011c6:	4b2a      	ldr	r3, [pc, #168]	; (8001270 <Create_File+0xfc>)
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d012      	beq.n	80011f4 <Create_File+0x80>
		{
			char *buf = malloc(100*sizeof(char));
 80011ce:	2064      	movs	r0, #100	; 0x64
 80011d0:	f00e fbd8 	bl	800f984 <malloc>
 80011d4:	4603      	mov	r3, r0
 80011d6:	613b      	str	r3, [r7, #16]
			sprintf (buf, "ERROR!!! No. %d in creating file *%s*\n\n", fresult, name);
 80011d8:	4b25      	ldr	r3, [pc, #148]	; (8001270 <Create_File+0xfc>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	461a      	mov	r2, r3
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4926      	ldr	r1, [pc, #152]	; (800127c <Create_File+0x108>)
 80011e2:	6938      	ldr	r0, [r7, #16]
 80011e4:	f00f faa8 	bl	8010738 <siprintf>
//			Send_Uart(buf);
			free(buf);
 80011e8:	6938      	ldr	r0, [r7, #16]
 80011ea:	f00e fbd3 	bl	800f994 <free>
		    return fresult;
 80011ee:	4b20      	ldr	r3, [pc, #128]	; (8001270 <Create_File+0xfc>)
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	e037      	b.n	8001264 <Create_File+0xf0>
		}
		else
		{
			char *buf = malloc(100*sizeof(char));
 80011f4:	2064      	movs	r0, #100	; 0x64
 80011f6:	f00e fbc5 	bl	800f984 <malloc>
 80011fa:	4603      	mov	r3, r0
 80011fc:	61fb      	str	r3, [r7, #28]
			sprintf (buf, "*%s* created successfully\n Now use Write_File to write data\n",name);
 80011fe:	687a      	ldr	r2, [r7, #4]
 8001200:	491f      	ldr	r1, [pc, #124]	; (8001280 <Create_File+0x10c>)
 8001202:	69f8      	ldr	r0, [r7, #28]
 8001204:	f00f fa98 	bl	8010738 <siprintf>
//			Send_Uart(buf);
			free(buf);
 8001208:	69f8      	ldr	r0, [r7, #28]
 800120a:	f00e fbc3 	bl	800f994 <free>
		}

		fresult = f_close(&fil);
 800120e:	481a      	ldr	r0, [pc, #104]	; (8001278 <Create_File+0x104>)
 8001210:	f00e f991 	bl	800f536 <f_close>
 8001214:	4603      	mov	r3, r0
 8001216:	461a      	mov	r2, r3
 8001218:	4b15      	ldr	r3, [pc, #84]	; (8001270 <Create_File+0xfc>)
 800121a:	701a      	strb	r2, [r3, #0]
		if (fresult != FR_OK)
 800121c:	4b14      	ldr	r3, [pc, #80]	; (8001270 <Create_File+0xfc>)
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d010      	beq.n	8001246 <Create_File+0xd2>
		{
			char *buf = malloc(100*sizeof(char));
 8001224:	2064      	movs	r0, #100	; 0x64
 8001226:	f00e fbad 	bl	800f984 <malloc>
 800122a:	4603      	mov	r3, r0
 800122c:	617b      	str	r3, [r7, #20]
			sprintf (buf, "ERROR No. %d in closing file *%s*\n\n", fresult, name);
 800122e:	4b10      	ldr	r3, [pc, #64]	; (8001270 <Create_File+0xfc>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	461a      	mov	r2, r3
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	4913      	ldr	r1, [pc, #76]	; (8001284 <Create_File+0x110>)
 8001238:	6978      	ldr	r0, [r7, #20]
 800123a:	f00f fa7d 	bl	8010738 <siprintf>
//			Send_Uart(buf);
			free(buf);
 800123e:	6978      	ldr	r0, [r7, #20]
 8001240:	f00e fba8 	bl	800f994 <free>
 8001244:	e00c      	b.n	8001260 <Create_File+0xec>
		}
		else
		{
			char *buf = malloc(100*sizeof(char));
 8001246:	2064      	movs	r0, #100	; 0x64
 8001248:	f00e fb9c 	bl	800f984 <malloc>
 800124c:	4603      	mov	r3, r0
 800124e:	61bb      	str	r3, [r7, #24]
			sprintf (buf, "File *%s* CLOSED successfully\n", name);
 8001250:	687a      	ldr	r2, [r7, #4]
 8001252:	490d      	ldr	r1, [pc, #52]	; (8001288 <Create_File+0x114>)
 8001254:	69b8      	ldr	r0, [r7, #24]
 8001256:	f00f fa6f 	bl	8010738 <siprintf>
//			Send_Uart(buf);
			free(buf);
 800125a:	69b8      	ldr	r0, [r7, #24]
 800125c:	f00e fb9a 	bl	800f994 <free>
		}
	}
    return fresult;
 8001260:	4b03      	ldr	r3, [pc, #12]	; (8001270 <Create_File+0xfc>)
 8001262:	781b      	ldrb	r3, [r3, #0]
}
 8001264:	4618      	mov	r0, r3
 8001266:	3720      	adds	r7, #32
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	20002348 	.word	0x20002348
 8001270:	20002360 	.word	0x20002360
 8001274:	080137a8 	.word	0x080137a8
 8001278:	20001318 	.word	0x20001318
 800127c:	080137e0 	.word	0x080137e0
 8001280:	08013808 	.word	0x08013808
 8001284:	08013848 	.word	0x08013848
 8001288:	08013788 	.word	0x08013788

0800128c <Update_File>:

FRESULT Update_File (char *name, char *data)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b088      	sub	sp, #32
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	6039      	str	r1, [r7, #0]
	/**** check whether the file exists or not ****/
	fresult = f_stat (name, &fno);
 8001296:	494d      	ldr	r1, [pc, #308]	; (80013cc <Update_File+0x140>)
 8001298:	6878      	ldr	r0, [r7, #4]
 800129a:	f00e f976 	bl	800f58a <f_stat>
 800129e:	4603      	mov	r3, r0
 80012a0:	461a      	mov	r2, r3
 80012a2:	4b4b      	ldr	r3, [pc, #300]	; (80013d0 <Update_File+0x144>)
 80012a4:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 80012a6:	4b4a      	ldr	r3, [pc, #296]	; (80013d0 <Update_File+0x144>)
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d00f      	beq.n	80012ce <Update_File+0x42>
	{
		char *buf = malloc(100*sizeof(char));
 80012ae:	2064      	movs	r0, #100	; 0x64
 80012b0:	f00e fb68 	bl	800f984 <malloc>
 80012b4:	4603      	mov	r3, r0
 80012b6:	60bb      	str	r3, [r7, #8]
		sprintf (buf, "ERROR!!! *%s* does not exists\n\n", name);
 80012b8:	687a      	ldr	r2, [r7, #4]
 80012ba:	4946      	ldr	r1, [pc, #280]	; (80013d4 <Update_File+0x148>)
 80012bc:	68b8      	ldr	r0, [r7, #8]
 80012be:	f00f fa3b 	bl	8010738 <siprintf>
//		Send_Uart (buf);
		free(buf);
 80012c2:	68b8      	ldr	r0, [r7, #8]
 80012c4:	f00e fb66 	bl	800f994 <free>
	    return fresult;
 80012c8:	4b41      	ldr	r3, [pc, #260]	; (80013d0 <Update_File+0x144>)
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	e079      	b.n	80013c2 <Update_File+0x136>
	}

	else
	{
		 /* Create a file with read write access and open it */
	    fresult = f_open(&fil, name, FA_OPEN_APPEND | FA_WRITE);
 80012ce:	2232      	movs	r2, #50	; 0x32
 80012d0:	6879      	ldr	r1, [r7, #4]
 80012d2:	4841      	ldr	r0, [pc, #260]	; (80013d8 <Update_File+0x14c>)
 80012d4:	f00d fbf2 	bl	800eabc <f_open>
 80012d8:	4603      	mov	r3, r0
 80012da:	461a      	mov	r2, r3
 80012dc:	4b3c      	ldr	r3, [pc, #240]	; (80013d0 <Update_File+0x144>)
 80012de:	701a      	strb	r2, [r3, #0]
	    if (fresult != FR_OK)
 80012e0:	4b3b      	ldr	r3, [pc, #236]	; (80013d0 <Update_File+0x144>)
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d012      	beq.n	800130e <Update_File+0x82>
	    {
	    	char *buf = malloc(100*sizeof(char));
 80012e8:	2064      	movs	r0, #100	; 0x64
 80012ea:	f00e fb4b 	bl	800f984 <malloc>
 80012ee:	4603      	mov	r3, r0
 80012f0:	60fb      	str	r3, [r7, #12]
	    	sprintf (buf, "ERROR!!! No. %d in opening file *%s*\n\n", fresult, name);
 80012f2:	4b37      	ldr	r3, [pc, #220]	; (80013d0 <Update_File+0x144>)
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	461a      	mov	r2, r3
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	4938      	ldr	r1, [pc, #224]	; (80013dc <Update_File+0x150>)
 80012fc:	68f8      	ldr	r0, [r7, #12]
 80012fe:	f00f fa1b 	bl	8010738 <siprintf>
//	    	Send_Uart(buf);
	        free(buf);
 8001302:	68f8      	ldr	r0, [r7, #12]
 8001304:	f00e fb46 	bl	800f994 <free>
	        return fresult;
 8001308:	4b31      	ldr	r3, [pc, #196]	; (80013d0 <Update_File+0x144>)
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	e059      	b.n	80013c2 <Update_File+0x136>
	    }

	    /* Writing text */
	    fresult = f_write(&fil, data, strlen (data), &bw);
 800130e:	6838      	ldr	r0, [r7, #0]
 8001310:	f7fe ff6e 	bl	80001f0 <strlen>
 8001314:	4602      	mov	r2, r0
 8001316:	4b32      	ldr	r3, [pc, #200]	; (80013e0 <Update_File+0x154>)
 8001318:	6839      	ldr	r1, [r7, #0]
 800131a:	482f      	ldr	r0, [pc, #188]	; (80013d8 <Update_File+0x14c>)
 800131c:	f00d fef9 	bl	800f112 <f_write>
 8001320:	4603      	mov	r3, r0
 8001322:	461a      	mov	r2, r3
 8001324:	4b2a      	ldr	r3, [pc, #168]	; (80013d0 <Update_File+0x144>)
 8001326:	701a      	strb	r2, [r3, #0]
	    if (fresult != FR_OK)
 8001328:	4b29      	ldr	r3, [pc, #164]	; (80013d0 <Update_File+0x144>)
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d010      	beq.n	8001352 <Update_File+0xc6>
	    {
	    	char *buf = malloc(100*sizeof(char));
 8001330:	2064      	movs	r0, #100	; 0x64
 8001332:	f00e fb27 	bl	800f984 <malloc>
 8001336:	4603      	mov	r3, r0
 8001338:	61bb      	str	r3, [r7, #24]
	    	sprintf (buf, "ERROR!!! No. %d in writing file *%s*\n\n", fresult, name);
 800133a:	4b25      	ldr	r3, [pc, #148]	; (80013d0 <Update_File+0x144>)
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	4928      	ldr	r1, [pc, #160]	; (80013e4 <Update_File+0x158>)
 8001344:	69b8      	ldr	r0, [r7, #24]
 8001346:	f00f f9f7 	bl	8010738 <siprintf>
//	    	Send_Uart(buf);
	    	free(buf);
 800134a:	69b8      	ldr	r0, [r7, #24]
 800134c:	f00e fb22 	bl	800f994 <free>
 8001350:	e00c      	b.n	800136c <Update_File+0xe0>
	    }

	    else
	    {
	    	char *buf = malloc(100*sizeof(char));
 8001352:	2064      	movs	r0, #100	; 0x64
 8001354:	f00e fb16 	bl	800f984 <malloc>
 8001358:	4603      	mov	r3, r0
 800135a:	61fb      	str	r3, [r7, #28]
	    	sprintf (buf, "*%s* UPDATED successfully\n", name);
 800135c:	687a      	ldr	r2, [r7, #4]
 800135e:	4922      	ldr	r1, [pc, #136]	; (80013e8 <Update_File+0x15c>)
 8001360:	69f8      	ldr	r0, [r7, #28]
 8001362:	f00f f9e9 	bl	8010738 <siprintf>
//	    	Send_Uart(buf);
	    	free(buf);
 8001366:	69f8      	ldr	r0, [r7, #28]
 8001368:	f00e fb14 	bl	800f994 <free>
	    }

	    /* Close file */
	    fresult = f_close(&fil);
 800136c:	481a      	ldr	r0, [pc, #104]	; (80013d8 <Update_File+0x14c>)
 800136e:	f00e f8e2 	bl	800f536 <f_close>
 8001372:	4603      	mov	r3, r0
 8001374:	461a      	mov	r2, r3
 8001376:	4b16      	ldr	r3, [pc, #88]	; (80013d0 <Update_File+0x144>)
 8001378:	701a      	strb	r2, [r3, #0]
	    if (fresult != FR_OK)
 800137a:	4b15      	ldr	r3, [pc, #84]	; (80013d0 <Update_File+0x144>)
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d010      	beq.n	80013a4 <Update_File+0x118>
	    {
	    	char *buf = malloc(100*sizeof(char));
 8001382:	2064      	movs	r0, #100	; 0x64
 8001384:	f00e fafe 	bl	800f984 <malloc>
 8001388:	4603      	mov	r3, r0
 800138a:	613b      	str	r3, [r7, #16]
	    	sprintf (buf, "ERROR!!! No. %d in closing file *%s*\n\n", fresult, name);
 800138c:	4b10      	ldr	r3, [pc, #64]	; (80013d0 <Update_File+0x144>)
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	461a      	mov	r2, r3
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	4915      	ldr	r1, [pc, #84]	; (80013ec <Update_File+0x160>)
 8001396:	6938      	ldr	r0, [r7, #16]
 8001398:	f00f f9ce 	bl	8010738 <siprintf>
//	    	Send_Uart(buf);
	    	free(buf);
 800139c:	6938      	ldr	r0, [r7, #16]
 800139e:	f00e faf9 	bl	800f994 <free>
 80013a2:	e00c      	b.n	80013be <Update_File+0x132>
	    }
	    else
	    {
	    	char *buf = malloc(100*sizeof(char));
 80013a4:	2064      	movs	r0, #100	; 0x64
 80013a6:	f00e faed 	bl	800f984 <malloc>
 80013aa:	4603      	mov	r3, r0
 80013ac:	617b      	str	r3, [r7, #20]
	    	sprintf (buf, "File *%s* CLOSED successfully\n", name);
 80013ae:	687a      	ldr	r2, [r7, #4]
 80013b0:	490f      	ldr	r1, [pc, #60]	; (80013f0 <Update_File+0x164>)
 80013b2:	6978      	ldr	r0, [r7, #20]
 80013b4:	f00f f9c0 	bl	8010738 <siprintf>
//	    	Send_Uart(buf);
	    	free(buf);
 80013b8:	6978      	ldr	r0, [r7, #20]
 80013ba:	f00e faeb 	bl	800f994 <free>
	     }
	}
    return fresult;
 80013be:	4b04      	ldr	r3, [pc, #16]	; (80013d0 <Update_File+0x144>)
 80013c0:	781b      	ldrb	r3, [r3, #0]
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3720      	adds	r7, #32
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	20002348 	.word	0x20002348
 80013d0:	20002360 	.word	0x20002360
 80013d4:	08013630 	.word	0x08013630
 80013d8:	20001318 	.word	0x20001318
 80013dc:	08013650 	.word	0x08013650
 80013e0:	20002368 	.word	0x20002368
 80013e4:	0801386c 	.word	0x0801386c
 80013e8:	08013894 	.word	0x08013894
 80013ec:	08013760 	.word	0x08013760
 80013f0:	08013788 	.word	0x08013788

080013f4 <Create_Dir>:
	}
	return fresult;
}

FRESULT Create_Dir (char *name)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
    fresult = f_mkdir(name);
 80013fc:	6878      	ldr	r0, [r7, #4]
 80013fe:	f00e f8fd 	bl	800f5fc <f_mkdir>
 8001402:	4603      	mov	r3, r0
 8001404:	461a      	mov	r2, r3
 8001406:	4b15      	ldr	r3, [pc, #84]	; (800145c <Create_Dir+0x68>)
 8001408:	701a      	strb	r2, [r3, #0]
    if (fresult == FR_OK)
 800140a:	4b14      	ldr	r3, [pc, #80]	; (800145c <Create_Dir+0x68>)
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d10d      	bne.n	800142e <Create_Dir+0x3a>
    {
    	char *buf = malloc(100*sizeof(char));
 8001412:	2064      	movs	r0, #100	; 0x64
 8001414:	f00e fab6 	bl	800f984 <malloc>
 8001418:	4603      	mov	r3, r0
 800141a:	60bb      	str	r3, [r7, #8]
    	sprintf (buf, "*%s* has been created successfully\n", name);
 800141c:	687a      	ldr	r2, [r7, #4]
 800141e:	4910      	ldr	r1, [pc, #64]	; (8001460 <Create_Dir+0x6c>)
 8001420:	68b8      	ldr	r0, [r7, #8]
 8001422:	f00f f989 	bl	8010738 <siprintf>
//    	Send_Uart (buf);
    	free(buf);
 8001426:	68b8      	ldr	r0, [r7, #8]
 8001428:	f00e fab4 	bl	800f994 <free>
 800142c:	e00f      	b.n	800144e <Create_Dir+0x5a>
    }
    else
    {
    	char *buf = malloc(100*sizeof(char));
 800142e:	2064      	movs	r0, #100	; 0x64
 8001430:	f00e faa8 	bl	800f984 <malloc>
 8001434:	4603      	mov	r3, r0
 8001436:	60fb      	str	r3, [r7, #12]
    	sprintf (buf, "ERROR No. %d in creating directory *%s*\n\n", fresult,name);
 8001438:	4b08      	ldr	r3, [pc, #32]	; (800145c <Create_Dir+0x68>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	4908      	ldr	r1, [pc, #32]	; (8001464 <Create_Dir+0x70>)
 8001442:	68f8      	ldr	r0, [r7, #12]
 8001444:	f00f f978 	bl	8010738 <siprintf>
//    	Send_Uart(buf);
    	free(buf);
 8001448:	68f8      	ldr	r0, [r7, #12]
 800144a:	f00e faa3 	bl	800f994 <free>
    }
    return fresult;
 800144e:	4b03      	ldr	r3, [pc, #12]	; (800145c <Create_Dir+0x68>)
 8001450:	781b      	ldrb	r3, [r3, #0]
}
 8001452:	4618      	mov	r0, r3
 8001454:	3710      	adds	r7, #16
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	20002360 	.word	0x20002360
 8001460:	080138f4 	.word	0x080138f4
 8001464:	08013918 	.word	0x08013918

08001468 <read_chip_id>:
*              and can be used to check whether communication is functioning.
* @param[in] - NONE.
* @return    - NO_ERR if chip_id is equal to 0x55, otherwise CHIP_ID_INVALID_ERR.
*/
static bmp_err_t read_chip_id (void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b086      	sub	sp, #24
 800146c:	af04      	add	r7, sp, #16
	uint8_t out_buff = 0;
 800146e:	2300      	movs	r3, #0
 8001470:	71bb      	strb	r3, [r7, #6]
	uint8_t ret_val = NO_ERR;
 8001472:	2300      	movs	r3, #0
 8001474:	71fb      	strb	r3, [r7, #7]

	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_CHIP_ID_REG, 1, &out_buff, 1, BMP_I2C_TIMEOUT);
 8001476:	2332      	movs	r3, #50	; 0x32
 8001478:	9302      	str	r3, [sp, #8]
 800147a:	2301      	movs	r3, #1
 800147c:	9301      	str	r3, [sp, #4]
 800147e:	1dbb      	adds	r3, r7, #6
 8001480:	9300      	str	r3, [sp, #0]
 8001482:	2301      	movs	r3, #1
 8001484:	22d0      	movs	r2, #208	; 0xd0
 8001486:	21ef      	movs	r1, #239	; 0xef
 8001488:	4806      	ldr	r0, [pc, #24]	; (80014a4 <read_chip_id+0x3c>)
 800148a:	f005 ffab 	bl	80073e4 <HAL_I2C_Mem_Read>

	if (BMP_CHIP_ID_VAL != out_buff)
 800148e:	79bb      	ldrb	r3, [r7, #6]
 8001490:	2b55      	cmp	r3, #85	; 0x55
 8001492:	d001      	beq.n	8001498 <read_chip_id+0x30>
	{
		ret_val = CHIP_ID_INVALID_ERR;
 8001494:	2301      	movs	r3, #1
 8001496:	71fb      	strb	r3, [r7, #7]
	}

	return ret_val;
 8001498:	79fb      	ldrb	r3, [r7, #7]
}
 800149a:	4618      	mov	r0, r3
 800149c:	3708      	adds	r7, #8
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	20002608 	.word	0x20002608

080014a8 <set_oss>:
* @param[in] - struct of type oss_t
* @param[in] - enum of type oss_ratio_t
* @return    - None
*/
static void set_oss (oss_t * oss, oss_ratio_t ratio)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b088      	sub	sp, #32
 80014ac:	af04      	add	r7, sp, #16
 80014ae:	6078      	str	r0, [r7, #4]
 80014b0:	460b      	mov	r3, r1
 80014b2:	70fb      	strb	r3, [r7, #3]
	uint8_t in_buff[2] = {0};
 80014b4:	2300      	movs	r3, #0
 80014b6:	81bb      	strh	r3, [r7, #12]

	switch (ratio)
 80014b8:	78fb      	ldrb	r3, [r7, #3]
 80014ba:	2b03      	cmp	r3, #3
 80014bc:	d81a      	bhi.n	80014f4 <set_oss+0x4c>
 80014be:	a201      	add	r2, pc, #4	; (adr r2, 80014c4 <set_oss+0x1c>)
 80014c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014c4:	080014d5 	.word	0x080014d5
 80014c8:	080014dd 	.word	0x080014dd
 80014cc:	080014e5 	.word	0x080014e5
 80014d0:	080014ed 	.word	0x080014ed
	{
		case ULTRA_LOW_PWR_MODE:
		{
			oss->wait_time = BMP_OSS0_CONV_TIME;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2205      	movs	r2, #5
 80014d8:	705a      	strb	r2, [r3, #1]
			break;
 80014da:	e00f      	b.n	80014fc <set_oss+0x54>
		}
		case STANDARD_MODE:
		{
			oss->wait_time = BMP_OSS1_CONV_TIME;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2208      	movs	r2, #8
 80014e0:	705a      	strb	r2, [r3, #1]
			break;
 80014e2:	e00b      	b.n	80014fc <set_oss+0x54>
		}
		case HIGH:
		{
			oss->wait_time = BMP_OSS2_CONV_TIME;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	220e      	movs	r2, #14
 80014e8:	705a      	strb	r2, [r3, #1]
			break;
 80014ea:	e007      	b.n	80014fc <set_oss+0x54>
		}
		case ULTRA_HIGH_RESOLUTION:
		{
			oss->wait_time = BMP_OSS3_CONV_TIME;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	221a      	movs	r2, #26
 80014f0:	705a      	strb	r2, [r3, #1]
			break;
 80014f2:	e003      	b.n	80014fc <set_oss+0x54>
		}
		default:
		{
			oss->wait_time = BMP_OSS1_CONV_TIME;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2208      	movs	r2, #8
 80014f8:	705a      	strb	r2, [r3, #1]
			break;
 80014fa:	bf00      	nop
		}
	}

	oss->ratio = ratio;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	78fa      	ldrb	r2, [r7, #3]
 8001500:	701a      	strb	r2, [r3, #0]
	BMP_SET_I2CRW_REG (in_buff[1], BMP_CTRL_OSS_MASK(ratio));
 8001502:	78fb      	ldrb	r3, [r7, #3]
 8001504:	019b      	lsls	r3, r3, #6
 8001506:	70fb      	strb	r3, [r7, #3]
 8001508:	78fb      	ldrb	r3, [r7, #3]
 800150a:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Mem_Write( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, in_buff, 2, BMP_I2C_TIMEOUT );
 800150c:	2332      	movs	r3, #50	; 0x32
 800150e:	9302      	str	r3, [sp, #8]
 8001510:	2302      	movs	r3, #2
 8001512:	9301      	str	r3, [sp, #4]
 8001514:	f107 030c 	add.w	r3, r7, #12
 8001518:	9300      	str	r3, [sp, #0]
 800151a:	2301      	movs	r3, #1
 800151c:	22f4      	movs	r2, #244	; 0xf4
 800151e:	21ee      	movs	r1, #238	; 0xee
 8001520:	4803      	ldr	r0, [pc, #12]	; (8001530 <set_oss+0x88>)
 8001522:	f005 fe65 	bl	80071f0 <HAL_I2C_Mem_Write>
}
 8001526:	bf00      	nop
 8001528:	3710      	adds	r7, #16
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	20002608 	.word	0x20002608

08001534 <read_calib_data>:
*              This is used to compensate offset, temperature dependence and other parameters of the sensor.
* @param[in] - struct of type bmp_calib_param_t
* @return    - NO_ERR if read calibration data are valid otherwise READ_CALIB_ERR.
*/
static bmp_err_t read_calib_data (short * calib_data)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b08e      	sub	sp, #56	; 0x38
 8001538:	af04      	add	r7, sp, #16
 800153a:	6078      	str	r0, [r7, #4]
	bmp_err_t ret_val = NO_ERR;
 800153c:	2300      	movs	r3, #0
 800153e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t out_buff[BMP_CALIB_DATA_SIZE] = {0};
 8001542:	2300      	movs	r3, #0
 8001544:	60fb      	str	r3, [r7, #12]
 8001546:	f107 0310 	add.w	r3, r7, #16
 800154a:	2200      	movs	r2, #0
 800154c:	601a      	str	r2, [r3, #0]
 800154e:	605a      	str	r2, [r3, #4]
 8001550:	609a      	str	r2, [r3, #8]
 8001552:	60da      	str	r2, [r3, #12]
 8001554:	821a      	strh	r2, [r3, #16]
	uint8_t i = 0;
 8001556:	2300      	movs	r3, #0
 8001558:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t j = 1;
 800155c:	2301      	movs	r3, #1
 800155e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_CALIB_ADDR, 1, out_buff, BMP_CALIB_DATA_SIZE, BMP_I2C_TIMEOUT);
 8001562:	2332      	movs	r3, #50	; 0x32
 8001564:	9302      	str	r3, [sp, #8]
 8001566:	2316      	movs	r3, #22
 8001568:	9301      	str	r3, [sp, #4]
 800156a:	f107 030c 	add.w	r3, r7, #12
 800156e:	9300      	str	r3, [sp, #0]
 8001570:	2301      	movs	r3, #1
 8001572:	22aa      	movs	r2, #170	; 0xaa
 8001574:	21ef      	movs	r1, #239	; 0xef
 8001576:	4827      	ldr	r0, [pc, #156]	; (8001614 <read_calib_data+0xe0>)
 8001578:	f005 ff34 	bl	80073e4 <HAL_I2C_Mem_Read>

	// Store read calib data to bmp_calib struct.
	for (i = 0; i <= BMP_CALIB_DATA_SIZE / 2; i++, j+2)
 800157c:	2300      	movs	r3, #0
 800157e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001582:	e03c      	b.n	80015fe <read_calib_data+0xca>
	{
		calib_data[i] = (out_buff[i * 2] << 8) | out_buff[j];
 8001584:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001588:	005b      	lsls	r3, r3, #1
 800158a:	3328      	adds	r3, #40	; 0x28
 800158c:	443b      	add	r3, r7
 800158e:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001592:	021b      	lsls	r3, r3, #8
 8001594:	b219      	sxth	r1, r3
 8001596:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800159a:	3328      	adds	r3, #40	; 0x28
 800159c:	443b      	add	r3, r7
 800159e:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80015a2:	b21a      	sxth	r2, r3
 80015a4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	6878      	ldr	r0, [r7, #4]
 80015ac:	4403      	add	r3, r0
 80015ae:	430a      	orrs	r2, r1
 80015b0:	b212      	sxth	r2, r2
 80015b2:	801a      	strh	r2, [r3, #0]

		// checking that none of the words has the value 0 or 0xFFFF.
		if ((0 == calib_data[i]) | (-1 == calib_data[i]))
 80015b4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80015b8:	005b      	lsls	r3, r3, #1
 80015ba:	687a      	ldr	r2, [r7, #4]
 80015bc:	4413      	add	r3, r2
 80015be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	bf0c      	ite	eq
 80015c6:	2301      	moveq	r3, #1
 80015c8:	2300      	movne	r3, #0
 80015ca:	b2da      	uxtb	r2, r3
 80015cc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80015d0:	005b      	lsls	r3, r3, #1
 80015d2:	6879      	ldr	r1, [r7, #4]
 80015d4:	440b      	add	r3, r1
 80015d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015de:	bf0c      	ite	eq
 80015e0:	2301      	moveq	r3, #1
 80015e2:	2300      	movne	r3, #0
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	4313      	orrs	r3, r2
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d002      	beq.n	80015f4 <read_calib_data+0xc0>
		{
			ret_val = GET_CALIB_ERR;
 80015ee:	2302      	movs	r3, #2
 80015f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	for (i = 0; i <= BMP_CALIB_DATA_SIZE / 2; i++, j+2)
 80015f4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80015f8:	3301      	adds	r3, #1
 80015fa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80015fe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001602:	2b0b      	cmp	r3, #11
 8001604:	d9be      	bls.n	8001584 <read_calib_data+0x50>
		}
	}

	return ret_val;
 8001606:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800160a:	4618      	mov	r0, r3
 800160c:	3728      	adds	r7, #40	; 0x28
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	20002608 	.word	0x20002608

08001618 <bmp_init>:
* @brief:    - Performe initial sequence of BMP sensor
* @param[in] - pointer to struct of type bmp_calib_param_t
* @return    - None.
*/
void bmp_init (bmp_t * bmp)
{
 8001618:	b590      	push	{r4, r7, lr}
 800161a:	b083      	sub	sp, #12
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
	memset(bmp, 0x00, sizeof(&bmp)); // clear bmp strut;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2204      	movs	r2, #4
 8001624:	2100      	movs	r1, #0
 8001626:	4618      	mov	r0, r3
 8001628:	f00e f9ca 	bl	800f9c0 <memset>
	bmp->err = read_chip_id ();      // check chip validity and I2C communication.
 800162c:	687c      	ldr	r4, [r7, #4]
 800162e:	f7ff ff1b 	bl	8001468 <read_chip_id>
 8001632:	4603      	mov	r3, r0
 8001634:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
	bmp->err = read_calib_data ((short *)&bmp->calib);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	687c      	ldr	r4, [r7, #4]
 800163c:	4618      	mov	r0, r3
 800163e:	f7ff ff79 	bl	8001534 <read_calib_data>
 8001642:	4603      	mov	r3, r0
 8001644:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
	set_oss (&bmp->oss, STANDARD_MODE);       // set oversampling settings
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	3340      	adds	r3, #64	; 0x40
 800164c:	2101      	movs	r1, #1
 800164e:	4618      	mov	r0, r3
 8001650:	f7ff ff2a 	bl	80014a8 <set_oss>
}
 8001654:	bf00      	nop
 8001656:	370c      	adds	r7, #12
 8001658:	46bd      	mov	sp, r7
 800165a:	bd90      	pop	{r4, r7, pc}

0800165c <get_ut>:
* @brief:    - Get uncompensated temperature value. UT = temperature data (16 bit)
* @param[in] - None.
* @return    - uncompensated temp.
*/
int32_t get_ut (void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b086      	sub	sp, #24
 8001660:	af04      	add	r7, sp, #16
	uint8_t out_buff[2];

	BMP_SET_I2CRW_REG (out_buff[0], BMP_SET_TEMP_CONV);
 8001662:	232e      	movs	r3, #46	; 0x2e
 8001664:	713b      	strb	r3, [r7, #4]
	HAL_I2C_Mem_Write( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, out_buff, 1, BMP_I2C_TIMEOUT );
 8001666:	2332      	movs	r3, #50	; 0x32
 8001668:	9302      	str	r3, [sp, #8]
 800166a:	2301      	movs	r3, #1
 800166c:	9301      	str	r3, [sp, #4]
 800166e:	1d3b      	adds	r3, r7, #4
 8001670:	9300      	str	r3, [sp, #0]
 8001672:	2301      	movs	r3, #1
 8001674:	22f4      	movs	r2, #244	; 0xf4
 8001676:	21ee      	movs	r1, #238	; 0xee
 8001678:	480c      	ldr	r0, [pc, #48]	; (80016ac <get_ut+0x50>)
 800167a:	f005 fdb9 	bl	80071f0 <HAL_I2C_Mem_Write>
	HAL_Delay (BMP_TEMP_CONV_TIME);
 800167e:	2005      	movs	r0, #5
 8001680:	f005 f89a 	bl	80067b8 <HAL_Delay>
	HAL_I2C_Mem_Read ( &hi2c1, BMP_READ_ADDR, BMP_DATA_MSB_ADDR, 1, out_buff, 2, BMP_I2C_TIMEOUT );
 8001684:	2332      	movs	r3, #50	; 0x32
 8001686:	9302      	str	r3, [sp, #8]
 8001688:	2302      	movs	r3, #2
 800168a:	9301      	str	r3, [sp, #4]
 800168c:	1d3b      	adds	r3, r7, #4
 800168e:	9300      	str	r3, [sp, #0]
 8001690:	2301      	movs	r3, #1
 8001692:	22f6      	movs	r2, #246	; 0xf6
 8001694:	21ef      	movs	r1, #239	; 0xef
 8001696:	4805      	ldr	r0, [pc, #20]	; (80016ac <get_ut+0x50>)
 8001698:	f005 fea4 	bl	80073e4 <HAL_I2C_Mem_Read>

	return (out_buff[0] << BYTE_SHIFT) | out_buff[1];
 800169c:	793b      	ldrb	r3, [r7, #4]
 800169e:	021b      	lsls	r3, r3, #8
 80016a0:	797a      	ldrb	r2, [r7, #5]
 80016a2:	4313      	orrs	r3, r2
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	3708      	adds	r7, #8
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	20002608 	.word	0x20002608

080016b0 <get_temp>:
* @brief:    - Calc true temperature.
* @param[in] - pointer to struct of type bmp_t
* @return    - true temp.
*/
float get_temp(bmp_t * bmp)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b087      	sub	sp, #28
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
	int32_t X1 = 0;
 80016b8:	2300      	movs	r3, #0
 80016ba:	617b      	str	r3, [r7, #20]
	int32_t X2 = 0;
 80016bc:	2300      	movs	r3, #0
 80016be:	613b      	str	r3, [r7, #16]
	float temp = 0;
 80016c0:	f04f 0300 	mov.w	r3, #0
 80016c4:	60fb      	str	r3, [r7, #12]

	X1 = (((int32_t)bmp->uncomp.temp - bmp->calib.AC6) * bmp->calib.AC5) >> 15;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	edd3 7a06 	vldr	s15, [r3, #24]
 80016cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016d0:	ee17 2a90 	vmov	r2, s15
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	895b      	ldrh	r3, [r3, #10]
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	8912      	ldrh	r2, [r2, #8]
 80016de:	fb02 f303 	mul.w	r3, r2, r3
 80016e2:	13db      	asrs	r3, r3, #15
 80016e4:	617b      	str	r3, [r7, #20]
	X2 = (bmp->calib.MC << 11) / (X1 + bmp->calib.MD);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80016ec:	02da      	lsls	r2, r3, #11
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80016f4:	4619      	mov	r1, r3
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	440b      	add	r3, r1
 80016fa:	fb92 f3f3 	sdiv	r3, r2, r3
 80016fe:	613b      	str	r3, [r7, #16]
	bmp->data.B5 = X1 + X2;
 8001700:	697a      	ldr	r2, [r7, #20]
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	441a      	add	r2, r3
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	635a      	str	r2, [r3, #52]	; 0x34
	temp = ((bmp->data.B5 + 8) >> 4) * 0.1f;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800170e:	3308      	adds	r3, #8
 8001710:	111b      	asrs	r3, r3, #4
 8001712:	ee07 3a90 	vmov	s15, r3
 8001716:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800171a:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001768 <get_temp+0xb8>
 800171e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001722:	edc7 7a03 	vstr	s15, [r7, #12]

	if ((temp <= BMP_MIN_TEMP_THRESHOLD) || (temp >= BMP_MAX_TEMP_THRESHOLD))
 8001726:	edd7 7a03 	vldr	s15, [r7, #12]
 800172a:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800176c <get_temp+0xbc>
 800172e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001732:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001736:	d908      	bls.n	800174a <get_temp+0x9a>
 8001738:	edd7 7a03 	vldr	s15, [r7, #12]
 800173c:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8001770 <get_temp+0xc0>
 8001740:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001748:	db03      	blt.n	8001752 <get_temp+0xa2>
	{
		bmp->err = GET_TEMP_ERR;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2203      	movs	r2, #3
 800174e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	}

	return temp;
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	ee07 3a90 	vmov	s15, r3
}
 8001758:	eeb0 0a67 	vmov.f32	s0, s15
 800175c:	371c      	adds	r7, #28
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop
 8001768:	3dcccccd 	.word	0x3dcccccd
 800176c:	c2200000 	.word	0xc2200000
 8001770:	42aa0000 	.word	0x42aa0000

08001774 <get_up>:
* @brief:    - Get uncompensated pressure value. UP = pressure data (16 to 19 bit)
* @param[in] - struct of type oss_t
* @return    - uncompensated pressure.
*/
int32_t get_up (oss_t oss)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b088      	sub	sp, #32
 8001778:	af04      	add	r7, sp, #16
 800177a:	80b8      	strh	r0, [r7, #4]
	uint8_t out_buff[3] = {0};
 800177c:	4b1c      	ldr	r3, [pc, #112]	; (80017f0 <get_up+0x7c>)
 800177e:	881b      	ldrh	r3, [r3, #0]
 8001780:	813b      	strh	r3, [r7, #8]
 8001782:	2300      	movs	r3, #0
 8001784:	72bb      	strb	r3, [r7, #10]
	long up = 0;
 8001786:	2300      	movs	r3, #0
 8001788:	60fb      	str	r3, [r7, #12]

	BMP_SET_I2CRW_REG (out_buff[0], BMP_SET_PRESS_CONV);
 800178a:	2334      	movs	r3, #52	; 0x34
 800178c:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Mem_Write ( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, out_buff, 1, BMP_I2C_TIMEOUT );
 800178e:	2332      	movs	r3, #50	; 0x32
 8001790:	9302      	str	r3, [sp, #8]
 8001792:	2301      	movs	r3, #1
 8001794:	9301      	str	r3, [sp, #4]
 8001796:	f107 0308 	add.w	r3, r7, #8
 800179a:	9300      	str	r3, [sp, #0]
 800179c:	2301      	movs	r3, #1
 800179e:	22f4      	movs	r2, #244	; 0xf4
 80017a0:	21ee      	movs	r1, #238	; 0xee
 80017a2:	4814      	ldr	r0, [pc, #80]	; (80017f4 <get_up+0x80>)
 80017a4:	f005 fd24 	bl	80071f0 <HAL_I2C_Mem_Write>
	HAL_Delay (oss.wait_time);
 80017a8:	797b      	ldrb	r3, [r7, #5]
 80017aa:	4618      	mov	r0, r3
 80017ac:	f005 f804 	bl	80067b8 <HAL_Delay>
	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_DATA_MSB_ADDR, 1, out_buff, 3, BMP_I2C_TIMEOUT);
 80017b0:	2332      	movs	r3, #50	; 0x32
 80017b2:	9302      	str	r3, [sp, #8]
 80017b4:	2303      	movs	r3, #3
 80017b6:	9301      	str	r3, [sp, #4]
 80017b8:	f107 0308 	add.w	r3, r7, #8
 80017bc:	9300      	str	r3, [sp, #0]
 80017be:	2301      	movs	r3, #1
 80017c0:	22f6      	movs	r2, #246	; 0xf6
 80017c2:	21ef      	movs	r1, #239	; 0xef
 80017c4:	480b      	ldr	r0, [pc, #44]	; (80017f4 <get_up+0x80>)
 80017c6:	f005 fe0d 	bl	80073e4 <HAL_I2C_Mem_Read>

	up = ((out_buff[0] << SHORT_SHIFT) + (out_buff[1] << BYTE_SHIFT) + out_buff[2]) >> (8 - oss.ratio);
 80017ca:	7a3b      	ldrb	r3, [r7, #8]
 80017cc:	041a      	lsls	r2, r3, #16
 80017ce:	7a7b      	ldrb	r3, [r7, #9]
 80017d0:	021b      	lsls	r3, r3, #8
 80017d2:	4413      	add	r3, r2
 80017d4:	7aba      	ldrb	r2, [r7, #10]
 80017d6:	441a      	add	r2, r3
 80017d8:	793b      	ldrb	r3, [r7, #4]
 80017da:	f1c3 0308 	rsb	r3, r3, #8
 80017de:	fa42 f303 	asr.w	r3, r2, r3
 80017e2:	60fb      	str	r3, [r7, #12]
	return up;
 80017e4:	68fb      	ldr	r3, [r7, #12]
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3710      	adds	r7, #16
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	08013988 	.word	0x08013988
 80017f4:	20002608 	.word	0x20002608

080017f8 <get_pressure>:
* @brief:    - Calc true pressure.
* @param[in] - struct of type bmp_t
* @return    - true pressure in Pa.
*/
int32_t get_pressure(bmp_t bmp)
{
 80017f8:	b084      	sub	sp, #16
 80017fa:	b480      	push	{r7}
 80017fc:	b089      	sub	sp, #36	; 0x24
 80017fe:	af00      	add	r7, sp, #0
 8001800:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 8001804:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	int32_t X1, X2, X3, B3, B6, p = 0;
 8001808:	2300      	movs	r3, #0
 800180a:	61fb      	str	r3, [r7, #28]
	uint32_t B4, B7 = 0;
 800180c:	2300      	movs	r3, #0
 800180e:	61bb      	str	r3, [r7, #24]

	B6 = bmp.data.B5 - 4000;
 8001810:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001812:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 8001816:	617b      	str	r3, [r7, #20]
	X1 = (bmp.calib.B2 * (B6 * B6 / 0x1000)) / 0x800;
 8001818:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800181c:	461a      	mov	r2, r3
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	fb03 f303 	mul.w	r3, r3, r3
 8001824:	2b00      	cmp	r3, #0
 8001826:	da01      	bge.n	800182c <get_pressure+0x34>
 8001828:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 800182c:	131b      	asrs	r3, r3, #12
 800182e:	fb02 f303 	mul.w	r3, r2, r3
 8001832:	2b00      	cmp	r3, #0
 8001834:	da01      	bge.n	800183a <get_pressure+0x42>
 8001836:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800183a:	12db      	asrs	r3, r3, #11
 800183c:	613b      	str	r3, [r7, #16]
	X2 = bmp.calib.AC2 * B6 / 0x800;
 800183e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8001842:	461a      	mov	r2, r3
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	fb02 f303 	mul.w	r3, r2, r3
 800184a:	2b00      	cmp	r3, #0
 800184c:	da01      	bge.n	8001852 <get_pressure+0x5a>
 800184e:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8001852:	12db      	asrs	r3, r3, #11
 8001854:	60fb      	str	r3, [r7, #12]
	X3 = X1 + X2;
 8001856:	693a      	ldr	r2, [r7, #16]
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	4413      	add	r3, r2
 800185c:	60bb      	str	r3, [r7, #8]
	B3 = (((bmp.calib.AC1 * 4 + X3) << bmp.oss.ratio) +2) / 4;
 800185e:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8001862:	009a      	lsls	r2, r3, #2
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	4413      	add	r3, r2
 8001868:	f897 2068 	ldrb.w	r2, [r7, #104]	; 0x68
 800186c:	4093      	lsls	r3, r2
 800186e:	3302      	adds	r3, #2
 8001870:	2b00      	cmp	r3, #0
 8001872:	da00      	bge.n	8001876 <get_pressure+0x7e>
 8001874:	3303      	adds	r3, #3
 8001876:	109b      	asrs	r3, r3, #2
 8001878:	607b      	str	r3, [r7, #4]
	X1 = bmp.calib.AC3 * B6 / 0x2000;
 800187a:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800187e:	461a      	mov	r2, r3
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	fb02 f303 	mul.w	r3, r2, r3
 8001886:	2b00      	cmp	r3, #0
 8001888:	da02      	bge.n	8001890 <get_pressure+0x98>
 800188a:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 800188e:	331f      	adds	r3, #31
 8001890:	135b      	asrs	r3, r3, #13
 8001892:	613b      	str	r3, [r7, #16]
	X2 = (bmp.calib.B1 * (B6 * B6 / 0x1000)) / 0x10000;
 8001894:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8001898:	461a      	mov	r2, r3
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	fb03 f303 	mul.w	r3, r3, r3
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	da01      	bge.n	80018a8 <get_pressure+0xb0>
 80018a4:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80018a8:	131b      	asrs	r3, r3, #12
 80018aa:	fb02 f303 	mul.w	r3, r2, r3
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	da02      	bge.n	80018b8 <get_pressure+0xc0>
 80018b2:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80018b6:	33ff      	adds	r3, #255	; 0xff
 80018b8:	141b      	asrs	r3, r3, #16
 80018ba:	60fb      	str	r3, [r7, #12]
	X3 = ((X1 + X2) + 2) / 0x4;
 80018bc:	693a      	ldr	r2, [r7, #16]
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	4413      	add	r3, r2
 80018c2:	3302      	adds	r3, #2
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	da00      	bge.n	80018ca <get_pressure+0xd2>
 80018c8:	3303      	adds	r3, #3
 80018ca:	109b      	asrs	r3, r3, #2
 80018cc:	60bb      	str	r3, [r7, #8]
	B4 = bmp.calib.AC4 * (unsigned long)(X3 + 32768) / 0x8000;
 80018ce:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80018d0:	461a      	mov	r2, r3
 80018d2:	68bb      	ldr	r3, [r7, #8]
 80018d4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80018d8:	fb02 f303 	mul.w	r3, r2, r3
 80018dc:	0bdb      	lsrs	r3, r3, #15
 80018de:	603b      	str	r3, [r7, #0]
	B7 = ((unsigned long)bmp.uncomp.press - B3) * (50000 >> bmp.oss.ratio);
 80018e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018e2:	461a      	mov	r2, r3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	f897 2068 	ldrb.w	r2, [r7, #104]	; 0x68
 80018ec:	4611      	mov	r1, r2
 80018ee:	f24c 3250 	movw	r2, #50000	; 0xc350
 80018f2:	410a      	asrs	r2, r1
 80018f4:	fb02 f303 	mul.w	r3, r2, r3
 80018f8:	61bb      	str	r3, [r7, #24]

	if (B7 < 0x80000000)
 80018fa:	69bb      	ldr	r3, [r7, #24]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	db06      	blt.n	800190e <get_pressure+0x116>
	{
		p = (B7 * 2) / B4;
 8001900:	69bb      	ldr	r3, [r7, #24]
 8001902:	005a      	lsls	r2, r3, #1
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	fbb2 f3f3 	udiv	r3, r2, r3
 800190a:	61fb      	str	r3, [r7, #28]
 800190c:	e005      	b.n	800191a <get_pressure+0x122>
	}
	else
	{
		p = (B7 / B4) * 2;
 800190e:	69ba      	ldr	r2, [r7, #24]
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	fbb2 f3f3 	udiv	r3, r2, r3
 8001916:	005b      	lsls	r3, r3, #1
 8001918:	61fb      	str	r3, [r7, #28]
	}

	X1 = (p / 0x100 * (p / 0x100));
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	2b00      	cmp	r3, #0
 800191e:	da00      	bge.n	8001922 <get_pressure+0x12a>
 8001920:	33ff      	adds	r3, #255	; 0xff
 8001922:	121b      	asrs	r3, r3, #8
 8001924:	461a      	mov	r2, r3
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	2b00      	cmp	r3, #0
 800192a:	da00      	bge.n	800192e <get_pressure+0x136>
 800192c:	33ff      	adds	r3, #255	; 0xff
 800192e:	121b      	asrs	r3, r3, #8
 8001930:	fb02 f303 	mul.w	r3, r2, r3
 8001934:	613b      	str	r3, [r7, #16]
	X1 = (X1 * 3038) / 0x10000;
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	f640 32de 	movw	r2, #3038	; 0xbde
 800193c:	fb02 f303 	mul.w	r3, r2, r3
 8001940:	2b00      	cmp	r3, #0
 8001942:	da02      	bge.n	800194a <get_pressure+0x152>
 8001944:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001948:	33ff      	adds	r3, #255	; 0xff
 800194a:	141b      	asrs	r3, r3, #16
 800194c:	613b      	str	r3, [r7, #16]
	X2 = (-7357 * p) / 0x10000;
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	4a0f      	ldr	r2, [pc, #60]	; (8001990 <get_pressure+0x198>)
 8001952:	fb02 f303 	mul.w	r3, r2, r3
 8001956:	2b00      	cmp	r3, #0
 8001958:	da02      	bge.n	8001960 <get_pressure+0x168>
 800195a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800195e:	33ff      	adds	r3, #255	; 0xff
 8001960:	141b      	asrs	r3, r3, #16
 8001962:	60fb      	str	r3, [r7, #12]
	p = p + (X1 + X2 + 3791) / 0x10;
 8001964:	693a      	ldr	r2, [r7, #16]
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	4413      	add	r3, r2
 800196a:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 800196e:	2b00      	cmp	r3, #0
 8001970:	da00      	bge.n	8001974 <get_pressure+0x17c>
 8001972:	330f      	adds	r3, #15
 8001974:	111b      	asrs	r3, r3, #4
 8001976:	461a      	mov	r2, r3
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	4413      	add	r3, r2
 800197c:	61fb      	str	r3, [r7, #28]

	return p;
 800197e:	69fb      	ldr	r3, [r7, #28]
}
 8001980:	4618      	mov	r0, r3
 8001982:	3724      	adds	r7, #36	; 0x24
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	b004      	add	sp, #16
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop
 8001990:	ffffe343 	.word	0xffffe343
 8001994:	00000000 	.word	0x00000000

08001998 <get_altitude>:
* @brief:    - Calc true altitude.
* @param[in] - struct of type bmp_t
* @return    - true pressure.
*/
float get_altitude (bmp_t * bmp)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
	float altitude = 0;
 80019a0:	f04f 0300 	mov.w	r3, #0
 80019a4:	60fb      	str	r3, [r7, #12]

	altitude = BMP_PRESS_CONST_COEFICIENT * (1.0f - pow((bmp->data.press / BMP_PRESS_CONST_SEA_LEVEL), (1/5.255)));
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019aa:	ee07 3a90 	vmov	s15, r3
 80019ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019b2:	4b27      	ldr	r3, [pc, #156]	; (8001a50 <get_altitude+0xb8>)
 80019b4:	edd3 7a00 	vldr	s15, [r3]
 80019b8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80019bc:	ee16 0a90 	vmov	r0, s13
 80019c0:	f7fe fdd2 	bl	8000568 <__aeabi_f2d>
 80019c4:	4602      	mov	r2, r0
 80019c6:	460b      	mov	r3, r1
 80019c8:	ed9f 1b1d 	vldr	d1, [pc, #116]	; 8001a40 <get_altitude+0xa8>
 80019cc:	ec43 2b10 	vmov	d0, r2, r3
 80019d0:	f010 feae 	bl	8012730 <pow>
 80019d4:	ec53 2b10 	vmov	r2, r3, d0
 80019d8:	f04f 0000 	mov.w	r0, #0
 80019dc:	491d      	ldr	r1, [pc, #116]	; (8001a54 <get_altitude+0xbc>)
 80019de:	f7fe fc63 	bl	80002a8 <__aeabi_dsub>
 80019e2:	4602      	mov	r2, r0
 80019e4:	460b      	mov	r3, r1
 80019e6:	4610      	mov	r0, r2
 80019e8:	4619      	mov	r1, r3
 80019ea:	a317      	add	r3, pc, #92	; (adr r3, 8001a48 <get_altitude+0xb0>)
 80019ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019f0:	f7fe fe12 	bl	8000618 <__aeabi_dmul>
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
 80019f8:	4610      	mov	r0, r2
 80019fa:	4619      	mov	r1, r3
 80019fc:	f7ff f904 	bl	8000c08 <__aeabi_d2f>
 8001a00:	4603      	mov	r3, r0
 8001a02:	60fb      	str	r3, [r7, #12]

	if ((altitude <= BMP_MIN_ALT_THRESHOLD) || (altitude >= BMP_MAX_ALT_THRESHOLD))
 8001a04:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a08:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001a58 <get_altitude+0xc0>
 8001a0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a14:	d908      	bls.n	8001a28 <get_altitude+0x90>
 8001a16:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a1a:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001a5c <get_altitude+0xc4>
 8001a1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a26:	db03      	blt.n	8001a30 <get_altitude+0x98>
	{
		bmp->err = GET_ALTITUDE_ERR;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2205      	movs	r2, #5
 8001a2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	}

	return altitude;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	ee07 3a90 	vmov	s15, r3
}
 8001a36:	eeb0 0a67 	vmov.f32	s0, s15
 8001a3a:	3710      	adds	r7, #16
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	ccd9456c 	.word	0xccd9456c
 8001a44:	3fc85b95 	.word	0x3fc85b95
 8001a48:	00000000 	.word	0x00000000
 8001a4c:	40e5a540 	.word	0x40e5a540
 8001a50:	20000000 	.word	0x20000000
 8001a54:	3ff00000 	.word	0x3ff00000
 8001a58:	c3fa0000 	.word	0xc3fa0000
 8001a5c:	460ca000 	.word	0x460ca000

08001a60 <get_slp>:
float get_slp (bmp_t * bmp)
{
 8001a60:	b5b0      	push	{r4, r5, r7, lr}
 8001a62:	b084      	sub	sp, #16
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
	float slp = 0;
 8001a68:	f04f 0300 	mov.w	r3, #0
 8001a6c:	60fb      	str	r3, [r7, #12]

	slp = bmp->data.press/pow((1.0f - fixedAltitude/BMP_PRESS_CONST_COEFICIENT), 5.255);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a72:	4618      	mov	r0, r3
 8001a74:	f7fe fd66 	bl	8000544 <__aeabi_i2d>
 8001a78:	4604      	mov	r4, r0
 8001a7a:	460d      	mov	r5, r1
 8001a7c:	4b18      	ldr	r3, [pc, #96]	; (8001ae0 <get_slp+0x80>)
 8001a7e:	ed93 7a00 	vldr	s14, [r3]
 8001a82:	eddf 6a18 	vldr	s13, [pc, #96]	; 8001ae4 <get_slp+0x84>
 8001a86:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a8a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001a8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a92:	ee17 0a90 	vmov	r0, s15
 8001a96:	f7fe fd67 	bl	8000568 <__aeabi_f2d>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	ed9f 1b0e 	vldr	d1, [pc, #56]	; 8001ad8 <get_slp+0x78>
 8001aa2:	ec43 2b10 	vmov	d0, r2, r3
 8001aa6:	f010 fe43 	bl	8012730 <pow>
 8001aaa:	ec53 2b10 	vmov	r2, r3, d0
 8001aae:	4620      	mov	r0, r4
 8001ab0:	4629      	mov	r1, r5
 8001ab2:	f7fe fedb 	bl	800086c <__aeabi_ddiv>
 8001ab6:	4602      	mov	r2, r0
 8001ab8:	460b      	mov	r3, r1
 8001aba:	4610      	mov	r0, r2
 8001abc:	4619      	mov	r1, r3
 8001abe:	f7ff f8a3 	bl	8000c08 <__aeabi_d2f>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	60fb      	str	r3, [r7, #12]

	return slp;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	ee07 3a90 	vmov	s15, r3
}
 8001acc:	eeb0 0a67 	vmov.f32	s0, s15
 8001ad0:	3710      	adds	r7, #16
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bdb0      	pop	{r4, r5, r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	b851eb85 	.word	0xb851eb85
 8001adc:	4015051e 	.word	0x4015051e
 8001ae0:	20000004 	.word	0x20000004
 8001ae4:	472d2a00 	.word	0x472d2a00

08001ae8 <getBmpData>:


bmp_t bmp180module;
baroDataSet bmpData;

baroDataSet getBmpData(bmp_t* bmp180){
 8001ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001aea:	b095      	sub	sp, #84	; 0x54
 8001aec:	af0e      	add	r7, sp, #56	; 0x38
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	6039      	str	r1, [r7, #0]
	bmp180->uncomp.temp = get_ut ();
 8001af2:	f7ff fdb3 	bl	800165c <get_ut>
 8001af6:	ee07 0a90 	vmov	s15, r0
 8001afa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	edc3 7a06 	vstr	s15, [r3, #24]
	bmp180->data.temp = get_temp(bmp180);
 8001b04:	6838      	ldr	r0, [r7, #0]
 8001b06:	f7ff fdd3 	bl	80016b0 <get_temp>
 8001b0a:	eef0 7a40 	vmov.f32	s15, s0
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	bmp180->uncomp.press = get_up(bmp180->oss);
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8001b18:	f7ff fe2c 	bl	8001774 <get_up>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	61da      	str	r2, [r3, #28]
	bmp180->data.press = get_pressure(*bmp180);
 8001b22:	683e      	ldr	r6, [r7, #0]
 8001b24:	466d      	mov	r5, sp
 8001b26:	f106 0410 	add.w	r4, r6, #16
 8001b2a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b2c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b2e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b30:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b32:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b34:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b36:	6823      	ldr	r3, [r4, #0]
 8001b38:	602b      	str	r3, [r5, #0]
 8001b3a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001b3e:	f7ff fe5b 	bl	80017f8 <get_pressure>
 8001b42:	4602      	mov	r2, r0
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	631a      	str	r2, [r3, #48]	; 0x30
	bmp180->data.slp = get_slp(bmp180);
 8001b48:	6838      	ldr	r0, [r7, #0]
 8001b4a:	f7ff ff89 	bl	8001a60 <get_slp>
 8001b4e:	eef0 7a40 	vmov.f32	s15, s0
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	bmp180->data.altitude = get_altitude(bmp180);
 8001b58:	6838      	ldr	r0, [r7, #0]
 8001b5a:	f7ff ff1d 	bl	8001998 <get_altitude>
 8001b5e:	eef0 7a40 	vmov.f32	s15, s0
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	baroDataSet result;
	result.altitude = bmp180->data.altitude;
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b6c:	613b      	str	r3, [r7, #16]
	result.pressure = bmp180->data.press;
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b72:	60fb      	str	r3, [r7, #12]
	result.temperature = bmp180->data.temp;
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b78:	60bb      	str	r3, [r7, #8]
	result.slpress = bmp180->data.slp;
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b7e:	617b      	str	r3, [r7, #20]
	return result;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	461c      	mov	r4, r3
 8001b84:	f107 0308 	add.w	r3, r7, #8
 8001b88:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b8a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001b8e:	6878      	ldr	r0, [r7, #4]
 8001b90:	371c      	adds	r7, #28
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001b98 <button_set_long_press_time>:
// Button states and handlers
Button_State button_states[NUM_BUTTONS];
Button_Handler button_handlers[NUM_BUTTONS];

// Set long press time for a button
void button_set_long_press_time(uint8_t button_num, uint32_t long_press_time) {
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	6039      	str	r1, [r7, #0]
 8001ba2:	71fb      	strb	r3, [r7, #7]
    if (button_num < NUM_BUTTONS) {
 8001ba4:	79fb      	ldrb	r3, [r7, #7]
 8001ba6:	2b05      	cmp	r3, #5
 8001ba8:	d809      	bhi.n	8001bbe <button_set_long_press_time+0x26>
        button_handlers[button_num].long_press_time = long_press_time;
 8001baa:	79fa      	ldrb	r2, [r7, #7]
 8001bac:	4907      	ldr	r1, [pc, #28]	; (8001bcc <button_set_long_press_time+0x34>)
 8001bae:	4613      	mov	r3, r2
 8001bb0:	005b      	lsls	r3, r3, #1
 8001bb2:	4413      	add	r3, r2
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	440b      	add	r3, r1
 8001bb8:	3308      	adds	r3, #8
 8001bba:	683a      	ldr	r2, [r7, #0]
 8001bbc:	601a      	str	r2, [r3, #0]
    }
}
 8001bbe:	bf00      	nop
 8001bc0:	370c      	adds	r7, #12
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
 8001bca:	bf00      	nop
 8001bcc:	20002408 	.word	0x20002408

08001bd0 <button_set_handler>:
        button_states[i].debounce_counter = 0;
    }
}

// Set button event handler
void button_set_handler(uint8_t button_num, Button_Callback callback, void* context) {
 8001bd0:	b480      	push	{r7}
 8001bd2:	b085      	sub	sp, #20
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	60b9      	str	r1, [r7, #8]
 8001bda:	607a      	str	r2, [r7, #4]
 8001bdc:	73fb      	strb	r3, [r7, #15]
    if (button_num < NUM_BUTTONS) {
 8001bde:	7bfb      	ldrb	r3, [r7, #15]
 8001be0:	2b05      	cmp	r3, #5
 8001be2:	d812      	bhi.n	8001c0a <button_set_handler+0x3a>
        button_handlers[button_num].callback = callback;
 8001be4:	7bfa      	ldrb	r2, [r7, #15]
 8001be6:	490c      	ldr	r1, [pc, #48]	; (8001c18 <button_set_handler+0x48>)
 8001be8:	4613      	mov	r3, r2
 8001bea:	005b      	lsls	r3, r3, #1
 8001bec:	4413      	add	r3, r2
 8001bee:	009b      	lsls	r3, r3, #2
 8001bf0:	440b      	add	r3, r1
 8001bf2:	68ba      	ldr	r2, [r7, #8]
 8001bf4:	601a      	str	r2, [r3, #0]
        button_handlers[button_num].context = context;
 8001bf6:	7bfa      	ldrb	r2, [r7, #15]
 8001bf8:	4907      	ldr	r1, [pc, #28]	; (8001c18 <button_set_handler+0x48>)
 8001bfa:	4613      	mov	r3, r2
 8001bfc:	005b      	lsls	r3, r3, #1
 8001bfe:	4413      	add	r3, r2
 8001c00:	009b      	lsls	r3, r3, #2
 8001c02:	440b      	add	r3, r1
 8001c04:	3304      	adds	r3, #4
 8001c06:	687a      	ldr	r2, [r7, #4]
 8001c08:	601a      	str	r2, [r3, #0]
    }
}
 8001c0a:	bf00      	nop
 8001c0c:	3714      	adds	r7, #20
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	20002408 	.word	0x20002408

08001c1c <button_task>:

void button_task(void){
 8001c1c:	b590      	push	{r4, r7, lr}
 8001c1e:	b085      	sub	sp, #20
 8001c20:	af00      	add	r7, sp, #0
	uint8_t debounce_threshold = 8; // amount of HAL ticks to wait for button to stop bouncing
 8001c22:	2308      	movs	r3, #8
 8001c24:	73bb      	strb	r3, [r7, #14]
    uint32_t double_press_timeout = 150; // amount of HAL ticks to wait for button to stop bouncing
 8001c26:	2396      	movs	r3, #150	; 0x96
 8001c28:	60bb      	str	r3, [r7, #8]
	for (uint8_t i = 0; i < NUM_BUTTONS; i++) {
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	73fb      	strb	r3, [r7, #15]
 8001c2e:	e164      	b.n	8001efa <button_task+0x2de>
		uint8_t current_state = HAL_GPIO_ReadPin(Button_Port[i], Button_Pin[i]) == GPIO_PIN_RESET;
 8001c30:	7bfb      	ldrb	r3, [r7, #15]
 8001c32:	4ab6      	ldr	r2, [pc, #728]	; (8001f0c <button_task+0x2f0>)
 8001c34:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001c38:	7bfb      	ldrb	r3, [r7, #15]
 8001c3a:	49b5      	ldr	r1, [pc, #724]	; (8001f10 <button_task+0x2f4>)
 8001c3c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001c40:	4619      	mov	r1, r3
 8001c42:	4610      	mov	r0, r2
 8001c44:	f005 f920 	bl	8006e88 <HAL_GPIO_ReadPin>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	bf0c      	ite	eq
 8001c4e:	2301      	moveq	r3, #1
 8001c50:	2300      	movne	r3, #0
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	71fb      	strb	r3, [r7, #7]

		// check if button state changed
		if (current_state != button_states[i].pressed) {
 8001c56:	7bfa      	ldrb	r2, [r7, #15]
 8001c58:	49ae      	ldr	r1, [pc, #696]	; (8001f14 <button_task+0x2f8>)
 8001c5a:	4613      	mov	r3, r2
 8001c5c:	005b      	lsls	r3, r3, #1
 8001c5e:	4413      	add	r3, r2
 8001c60:	009b      	lsls	r3, r3, #2
 8001c62:	440b      	add	r3, r1
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	79fa      	ldrb	r2, [r7, #7]
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	f000 80fe 	beq.w	8001e6a <button_task+0x24e>
			button_states[i].debounce_counter++;
 8001c6e:	7bfa      	ldrb	r2, [r7, #15]
 8001c70:	49a8      	ldr	r1, [pc, #672]	; (8001f14 <button_task+0x2f8>)
 8001c72:	4613      	mov	r3, r2
 8001c74:	005b      	lsls	r3, r3, #1
 8001c76:	4413      	add	r3, r2
 8001c78:	009b      	lsls	r3, r3, #2
 8001c7a:	440b      	add	r3, r1
 8001c7c:	3309      	adds	r3, #9
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	3301      	adds	r3, #1
 8001c82:	b2d8      	uxtb	r0, r3
 8001c84:	49a3      	ldr	r1, [pc, #652]	; (8001f14 <button_task+0x2f8>)
 8001c86:	4613      	mov	r3, r2
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	4413      	add	r3, r2
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	440b      	add	r3, r1
 8001c90:	3309      	adds	r3, #9
 8001c92:	4602      	mov	r2, r0
 8001c94:	701a      	strb	r2, [r3, #0]
			// check if bouncing ended
			if (button_states[i].debounce_counter >= debounce_threshold) {
 8001c96:	7bfa      	ldrb	r2, [r7, #15]
 8001c98:	499e      	ldr	r1, [pc, #632]	; (8001f14 <button_task+0x2f8>)
 8001c9a:	4613      	mov	r3, r2
 8001c9c:	005b      	lsls	r3, r3, #1
 8001c9e:	4413      	add	r3, r2
 8001ca0:	009b      	lsls	r3, r3, #2
 8001ca2:	440b      	add	r3, r1
 8001ca4:	3309      	adds	r3, #9
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	7bba      	ldrb	r2, [r7, #14]
 8001caa:	429a      	cmp	r2, r3
 8001cac:	f200 8122 	bhi.w	8001ef4 <button_task+0x2d8>

				// If the button is released (state changed from pressed to not pressed)
				if (button_states[i].pressed) {
 8001cb0:	7bfa      	ldrb	r2, [r7, #15]
 8001cb2:	4998      	ldr	r1, [pc, #608]	; (8001f14 <button_task+0x2f8>)
 8001cb4:	4613      	mov	r3, r2
 8001cb6:	005b      	lsls	r3, r3, #1
 8001cb8:	4413      	add	r3, r2
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	440b      	add	r3, r1
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	f000 808f 	beq.w	8001de4 <button_task+0x1c8>
					// Trigger the release event
					button_handlers[i].callback(i, BUTTON_EVENT_RELEASE);
 8001cc6:	7bfa      	ldrb	r2, [r7, #15]
 8001cc8:	4993      	ldr	r1, [pc, #588]	; (8001f18 <button_task+0x2fc>)
 8001cca:	4613      	mov	r3, r2
 8001ccc:	005b      	lsls	r3, r3, #1
 8001cce:	4413      	add	r3, r2
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	440b      	add	r3, r1
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	7bfa      	ldrb	r2, [r7, #15]
 8001cd8:	2102      	movs	r1, #2
 8001cda:	4610      	mov	r0, r2
 8001cdc:	4798      	blx	r3
                    uint32_t time_since_press = HAL_GetTick() - button_states[i].press_time;
 8001cde:	f004 fd5f 	bl	80067a0 <HAL_GetTick>
 8001ce2:	4601      	mov	r1, r0
 8001ce4:	7bfa      	ldrb	r2, [r7, #15]
 8001ce6:	488b      	ldr	r0, [pc, #556]	; (8001f14 <button_task+0x2f8>)
 8001ce8:	4613      	mov	r3, r2
 8001cea:	005b      	lsls	r3, r3, #1
 8001cec:	4413      	add	r3, r2
 8001cee:	009b      	lsls	r3, r3, #2
 8001cf0:	4403      	add	r3, r0
 8001cf2:	3304      	adds	r3, #4
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	1acb      	subs	r3, r1, r3
 8001cf8:	603b      	str	r3, [r7, #0]
					if (button_states[i].press_count == 1 && time_since_press > button_handlers[i].long_press_time) {
 8001cfa:	7bfa      	ldrb	r2, [r7, #15]
 8001cfc:	4985      	ldr	r1, [pc, #532]	; (8001f14 <button_task+0x2f8>)
 8001cfe:	4613      	mov	r3, r2
 8001d00:	005b      	lsls	r3, r3, #1
 8001d02:	4413      	add	r3, r2
 8001d04:	009b      	lsls	r3, r3, #2
 8001d06:	440b      	add	r3, r1
 8001d08:	3308      	adds	r3, #8
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	2b01      	cmp	r3, #1
 8001d0e:	d122      	bne.n	8001d56 <button_task+0x13a>
 8001d10:	7bfa      	ldrb	r2, [r7, #15]
 8001d12:	4981      	ldr	r1, [pc, #516]	; (8001f18 <button_task+0x2fc>)
 8001d14:	4613      	mov	r3, r2
 8001d16:	005b      	lsls	r3, r3, #1
 8001d18:	4413      	add	r3, r2
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	440b      	add	r3, r1
 8001d1e:	3308      	adds	r3, #8
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	683a      	ldr	r2, [r7, #0]
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d916      	bls.n	8001d56 <button_task+0x13a>
						button_handlers[i].callback(i, BUTTON_EVENT_LONG_PRESS);
 8001d28:	7bfa      	ldrb	r2, [r7, #15]
 8001d2a:	497b      	ldr	r1, [pc, #492]	; (8001f18 <button_task+0x2fc>)
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	4413      	add	r3, r2
 8001d32:	009b      	lsls	r3, r3, #2
 8001d34:	440b      	add	r3, r1
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	7bfa      	ldrb	r2, [r7, #15]
 8001d3a:	2103      	movs	r1, #3
 8001d3c:	4610      	mov	r0, r2
 8001d3e:	4798      	blx	r3
						button_states[i].press_count = 0;
 8001d40:	7bfa      	ldrb	r2, [r7, #15]
 8001d42:	4974      	ldr	r1, [pc, #464]	; (8001f14 <button_task+0x2f8>)
 8001d44:	4613      	mov	r3, r2
 8001d46:	005b      	lsls	r3, r3, #1
 8001d48:	4413      	add	r3, r2
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	440b      	add	r3, r1
 8001d4e:	3308      	adds	r3, #8
 8001d50:	2200      	movs	r2, #0
 8001d52:	701a      	strb	r2, [r3, #0]
 8001d54:	e046      	b.n	8001de4 <button_task+0x1c8>
					}
                    // If a single press was detected and the double press timeout has passed
					else if (button_states[i].press_count == 1 && time_since_press > double_press_timeout) {
 8001d56:	7bfa      	ldrb	r2, [r7, #15]
 8001d58:	496e      	ldr	r1, [pc, #440]	; (8001f14 <button_task+0x2f8>)
 8001d5a:	4613      	mov	r3, r2
 8001d5c:	005b      	lsls	r3, r3, #1
 8001d5e:	4413      	add	r3, r2
 8001d60:	009b      	lsls	r3, r3, #2
 8001d62:	440b      	add	r3, r1
 8001d64:	3308      	adds	r3, #8
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	2b01      	cmp	r3, #1
 8001d6a:	d11a      	bne.n	8001da2 <button_task+0x186>
 8001d6c:	683a      	ldr	r2, [r7, #0]
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	429a      	cmp	r2, r3
 8001d72:	d916      	bls.n	8001da2 <button_task+0x186>
						// Trigger the short press event and reset the press count
						button_handlers[i].callback(i, BUTTON_EVENT_SHORT_PRESS);
 8001d74:	7bfa      	ldrb	r2, [r7, #15]
 8001d76:	4968      	ldr	r1, [pc, #416]	; (8001f18 <button_task+0x2fc>)
 8001d78:	4613      	mov	r3, r2
 8001d7a:	005b      	lsls	r3, r3, #1
 8001d7c:	4413      	add	r3, r2
 8001d7e:	009b      	lsls	r3, r3, #2
 8001d80:	440b      	add	r3, r1
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	7bfa      	ldrb	r2, [r7, #15]
 8001d86:	2101      	movs	r1, #1
 8001d88:	4610      	mov	r0, r2
 8001d8a:	4798      	blx	r3
						button_states[i].press_count = 0;
 8001d8c:	7bfa      	ldrb	r2, [r7, #15]
 8001d8e:	4961      	ldr	r1, [pc, #388]	; (8001f14 <button_task+0x2f8>)
 8001d90:	4613      	mov	r3, r2
 8001d92:	005b      	lsls	r3, r3, #1
 8001d94:	4413      	add	r3, r2
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	440b      	add	r3, r1
 8001d9a:	3308      	adds	r3, #8
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	701a      	strb	r2, [r3, #0]
 8001da0:	e020      	b.n	8001de4 <button_task+0x1c8>
					}
					// If a double press was detected
					else if (button_states[i].press_count >= 2) {
 8001da2:	7bfa      	ldrb	r2, [r7, #15]
 8001da4:	495b      	ldr	r1, [pc, #364]	; (8001f14 <button_task+0x2f8>)
 8001da6:	4613      	mov	r3, r2
 8001da8:	005b      	lsls	r3, r3, #1
 8001daa:	4413      	add	r3, r2
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	440b      	add	r3, r1
 8001db0:	3308      	adds	r3, #8
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d915      	bls.n	8001de4 <button_task+0x1c8>
						// Trigger the double press event and reset the press count
						button_handlers[i].callback(i, BUTTON_EVENT_DOUBLE_PRESS);
 8001db8:	7bfa      	ldrb	r2, [r7, #15]
 8001dba:	4957      	ldr	r1, [pc, #348]	; (8001f18 <button_task+0x2fc>)
 8001dbc:	4613      	mov	r3, r2
 8001dbe:	005b      	lsls	r3, r3, #1
 8001dc0:	4413      	add	r3, r2
 8001dc2:	009b      	lsls	r3, r3, #2
 8001dc4:	440b      	add	r3, r1
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	7bfa      	ldrb	r2, [r7, #15]
 8001dca:	2104      	movs	r1, #4
 8001dcc:	4610      	mov	r0, r2
 8001dce:	4798      	blx	r3
						button_states[i].press_count = 0;
 8001dd0:	7bfa      	ldrb	r2, [r7, #15]
 8001dd2:	4950      	ldr	r1, [pc, #320]	; (8001f14 <button_task+0x2f8>)
 8001dd4:	4613      	mov	r3, r2
 8001dd6:	005b      	lsls	r3, r3, #1
 8001dd8:	4413      	add	r3, r2
 8001dda:	009b      	lsls	r3, r3, #2
 8001ddc:	440b      	add	r3, r1
 8001dde:	3308      	adds	r3, #8
 8001de0:	2200      	movs	r2, #0
 8001de2:	701a      	strb	r2, [r3, #0]
					}
				}
				button_states[i].pressed = current_state;
 8001de4:	7bfa      	ldrb	r2, [r7, #15]
 8001de6:	494b      	ldr	r1, [pc, #300]	; (8001f14 <button_task+0x2f8>)
 8001de8:	4613      	mov	r3, r2
 8001dea:	005b      	lsls	r3, r3, #1
 8001dec:	4413      	add	r3, r2
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	440b      	add	r3, r1
 8001df2:	79fa      	ldrb	r2, [r7, #7]
 8001df4:	701a      	strb	r2, [r3, #0]
				button_states[i].debounce_counter = 0;
 8001df6:	7bfa      	ldrb	r2, [r7, #15]
 8001df8:	4946      	ldr	r1, [pc, #280]	; (8001f14 <button_task+0x2f8>)
 8001dfa:	4613      	mov	r3, r2
 8001dfc:	005b      	lsls	r3, r3, #1
 8001dfe:	4413      	add	r3, r2
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	440b      	add	r3, r1
 8001e04:	3309      	adds	r3, #9
 8001e06:	2200      	movs	r2, #0
 8001e08:	701a      	strb	r2, [r3, #0]

				if (current_state) {
 8001e0a:	79fb      	ldrb	r3, [r7, #7]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d071      	beq.n	8001ef4 <button_task+0x2d8>
					button_states[i].press_time = HAL_GetTick();
 8001e10:	7bfc      	ldrb	r4, [r7, #15]
 8001e12:	f004 fcc5 	bl	80067a0 <HAL_GetTick>
 8001e16:	4602      	mov	r2, r0
 8001e18:	493e      	ldr	r1, [pc, #248]	; (8001f14 <button_task+0x2f8>)
 8001e1a:	4623      	mov	r3, r4
 8001e1c:	005b      	lsls	r3, r3, #1
 8001e1e:	4423      	add	r3, r4
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	440b      	add	r3, r1
 8001e24:	3304      	adds	r3, #4
 8001e26:	601a      	str	r2, [r3, #0]
					button_handlers[i].callback(i, BUTTON_EVENT_DOWN);
 8001e28:	7bfa      	ldrb	r2, [r7, #15]
 8001e2a:	493b      	ldr	r1, [pc, #236]	; (8001f18 <button_task+0x2fc>)
 8001e2c:	4613      	mov	r3, r2
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	4413      	add	r3, r2
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	440b      	add	r3, r1
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	7bfa      	ldrb	r2, [r7, #15]
 8001e3a:	2100      	movs	r1, #0
 8001e3c:	4610      	mov	r0, r2
 8001e3e:	4798      	blx	r3
                    button_states[i].press_count++;
 8001e40:	7bfa      	ldrb	r2, [r7, #15]
 8001e42:	4934      	ldr	r1, [pc, #208]	; (8001f14 <button_task+0x2f8>)
 8001e44:	4613      	mov	r3, r2
 8001e46:	005b      	lsls	r3, r3, #1
 8001e48:	4413      	add	r3, r2
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	440b      	add	r3, r1
 8001e4e:	3308      	adds	r3, #8
 8001e50:	781b      	ldrb	r3, [r3, #0]
 8001e52:	3301      	adds	r3, #1
 8001e54:	b2d8      	uxtb	r0, r3
 8001e56:	492f      	ldr	r1, [pc, #188]	; (8001f14 <button_task+0x2f8>)
 8001e58:	4613      	mov	r3, r2
 8001e5a:	005b      	lsls	r3, r3, #1
 8001e5c:	4413      	add	r3, r2
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	440b      	add	r3, r1
 8001e62:	3308      	adds	r3, #8
 8001e64:	4602      	mov	r2, r0
 8001e66:	701a      	strb	r2, [r3, #0]
 8001e68:	e044      	b.n	8001ef4 <button_task+0x2d8>
				}
			}
		}
		else {
			// if button was released after one press and double_press_timeout elapsed without press, trigger short_single_press
			if (!button_states[i].pressed && button_states[i].press_count == 1 && HAL_GetTick() - button_states[i].press_time > double_press_timeout) {
 8001e6a:	7bfa      	ldrb	r2, [r7, #15]
 8001e6c:	4929      	ldr	r1, [pc, #164]	; (8001f14 <button_task+0x2f8>)
 8001e6e:	4613      	mov	r3, r2
 8001e70:	005b      	lsls	r3, r3, #1
 8001e72:	4413      	add	r3, r2
 8001e74:	009b      	lsls	r3, r3, #2
 8001e76:	440b      	add	r3, r1
 8001e78:	781b      	ldrb	r3, [r3, #0]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d130      	bne.n	8001ee0 <button_task+0x2c4>
 8001e7e:	7bfa      	ldrb	r2, [r7, #15]
 8001e80:	4924      	ldr	r1, [pc, #144]	; (8001f14 <button_task+0x2f8>)
 8001e82:	4613      	mov	r3, r2
 8001e84:	005b      	lsls	r3, r3, #1
 8001e86:	4413      	add	r3, r2
 8001e88:	009b      	lsls	r3, r3, #2
 8001e8a:	440b      	add	r3, r1
 8001e8c:	3308      	adds	r3, #8
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d125      	bne.n	8001ee0 <button_task+0x2c4>
 8001e94:	f004 fc84 	bl	80067a0 <HAL_GetTick>
 8001e98:	4601      	mov	r1, r0
 8001e9a:	7bfa      	ldrb	r2, [r7, #15]
 8001e9c:	481d      	ldr	r0, [pc, #116]	; (8001f14 <button_task+0x2f8>)
 8001e9e:	4613      	mov	r3, r2
 8001ea0:	005b      	lsls	r3, r3, #1
 8001ea2:	4413      	add	r3, r2
 8001ea4:	009b      	lsls	r3, r3, #2
 8001ea6:	4403      	add	r3, r0
 8001ea8:	3304      	adds	r3, #4
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	1acb      	subs	r3, r1, r3
 8001eae:	68ba      	ldr	r2, [r7, #8]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d215      	bcs.n	8001ee0 <button_task+0x2c4>
				// Trigger the short press event and reset the press count
				button_handlers[i].callback(i, BUTTON_EVENT_SHORT_PRESS);
 8001eb4:	7bfa      	ldrb	r2, [r7, #15]
 8001eb6:	4918      	ldr	r1, [pc, #96]	; (8001f18 <button_task+0x2fc>)
 8001eb8:	4613      	mov	r3, r2
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	4413      	add	r3, r2
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	440b      	add	r3, r1
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	7bfa      	ldrb	r2, [r7, #15]
 8001ec6:	2101      	movs	r1, #1
 8001ec8:	4610      	mov	r0, r2
 8001eca:	4798      	blx	r3
				button_states[i].press_count = 0;
 8001ecc:	7bfa      	ldrb	r2, [r7, #15]
 8001ece:	4911      	ldr	r1, [pc, #68]	; (8001f14 <button_task+0x2f8>)
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	005b      	lsls	r3, r3, #1
 8001ed4:	4413      	add	r3, r2
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	440b      	add	r3, r1
 8001eda:	3308      	adds	r3, #8
 8001edc:	2200      	movs	r2, #0
 8001ede:	701a      	strb	r2, [r3, #0]
			}
			// this might be unnecessary
			button_states[i].debounce_counter = 0;
 8001ee0:	7bfa      	ldrb	r2, [r7, #15]
 8001ee2:	490c      	ldr	r1, [pc, #48]	; (8001f14 <button_task+0x2f8>)
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	005b      	lsls	r3, r3, #1
 8001ee8:	4413      	add	r3, r2
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	440b      	add	r3, r1
 8001eee:	3309      	adds	r3, #9
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < NUM_BUTTONS; i++) {
 8001ef4:	7bfb      	ldrb	r3, [r7, #15]
 8001ef6:	3301      	adds	r3, #1
 8001ef8:	73fb      	strb	r3, [r7, #15]
 8001efa:	7bfb      	ldrb	r3, [r7, #15]
 8001efc:	2b05      	cmp	r3, #5
 8001efe:	f67f ae97 	bls.w	8001c30 <button_task+0x14>
		}
	}
}
 8001f02:	bf00      	nop
 8001f04:	bf00      	nop
 8001f06:	3714      	adds	r7, #20
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd90      	pop	{r4, r7, pc}
 8001f0c:	20000008 	.word	0x20000008
 8001f10:	20000020 	.word	0x20000020
 8001f14:	200023c0 	.word	0x200023c0
 8001f18:	20002408 	.word	0x20002408

08001f1c <initButtons>:
// initialization of all buttons
Button btn_BA, btn_BB, btn_BC, btn_B1, btn_B2, btn_B3;
GPIO_TypeDef* ports[BTN_NUMBER] = {BA_GPIO_Port, BB_GPIO_Port, BC_GPIO_Port, B1_GPIO_Port, B2_GPIO_Port, B3_GPIO_Port};
uint16_t pins[BTN_NUMBER] = {BA_Pin, BB_Pin, BC_Pin, B1_Pin, B2_Pin, B3_Pin};
Button* btnsPtrs[BTN_NUMBER] = {&btn_BA, &btn_BB, &btn_BC, &btn_B1, &btn_B2, &btn_B3};
void initButtons(Button* btns[BTN_NUMBER]){
 8001f1c:	b480      	push	{r7}
 8001f1e:	b085      	sub	sp, #20
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8001f24:	2300      	movs	r3, #0
 8001f26:	73fb      	strb	r3, [r7, #15]
	while(i < BTN_NUMBER){
 8001f28:	e0ad      	b.n	8002086 <initButtons+0x16a>
		btns[i]->pin = pins[i];
 8001f2a:	7bfa      	ldrb	r2, [r7, #15]
 8001f2c:	7bfb      	ldrb	r3, [r7, #15]
 8001f2e:	009b      	lsls	r3, r3, #2
 8001f30:	6879      	ldr	r1, [r7, #4]
 8001f32:	440b      	add	r3, r1
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4959      	ldr	r1, [pc, #356]	; (800209c <initButtons+0x180>)
 8001f38:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001f3c:	809a      	strh	r2, [r3, #4]
		btns[i]->port = ports[i];
 8001f3e:	7bfa      	ldrb	r2, [r7, #15]
 8001f40:	7bfb      	ldrb	r3, [r7, #15]
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	6879      	ldr	r1, [r7, #4]
 8001f46:	440b      	add	r3, r1
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4955      	ldr	r1, [pc, #340]	; (80020a0 <initButtons+0x184>)
 8001f4c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001f50:	601a      	str	r2, [r3, #0]
		btns[i]->prevStatus = 0;
 8001f52:	7bfb      	ldrb	r3, [r7, #15]
 8001f54:	009b      	lsls	r3, r3, #2
 8001f56:	687a      	ldr	r2, [r7, #4]
 8001f58:	4413      	add	r3, r2
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	7993      	ldrb	r3, [r2, #6]
 8001f5e:	f36f 0300 	bfc	r3, #0, #1
 8001f62:	7193      	strb	r3, [r2, #6]
		btns[i]->currStatus = 0;
 8001f64:	7bfb      	ldrb	r3, [r7, #15]
 8001f66:	009b      	lsls	r3, r3, #2
 8001f68:	687a      	ldr	r2, [r7, #4]
 8001f6a:	4413      	add	r3, r2
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	7993      	ldrb	r3, [r2, #6]
 8001f70:	f36f 0341 	bfc	r3, #1, #1
 8001f74:	7193      	strb	r3, [r2, #6]
		// flags & counters
		btns[i]->shortSingleOn = 0;
 8001f76:	7bfb      	ldrb	r3, [r7, #15]
 8001f78:	009b      	lsls	r3, r3, #2
 8001f7a:	687a      	ldr	r2, [r7, #4]
 8001f7c:	4413      	add	r3, r2
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	2200      	movs	r2, #0
 8001f82:	71da      	strb	r2, [r3, #7]
		btns[i]->shortSingleOff = 0;
 8001f84:	7bfb      	ldrb	r3, [r7, #15]
 8001f86:	009b      	lsls	r3, r3, #2
 8001f88:	687a      	ldr	r2, [r7, #4]
 8001f8a:	4413      	add	r3, r2
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	2200      	movs	r2, #0
 8001f90:	721a      	strb	r2, [r3, #8]
		btns[i]->longSingleOn = 0;
 8001f92:	7bfb      	ldrb	r3, [r7, #15]
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	687a      	ldr	r2, [r7, #4]
 8001f98:	4413      	add	r3, r2
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	725a      	strb	r2, [r3, #9]
		btns[i]->shortContinuous = 0;
 8001fa0:	7bfb      	ldrb	r3, [r7, #15]
 8001fa2:	009b      	lsls	r3, r3, #2
 8001fa4:	687a      	ldr	r2, [r7, #4]
 8001fa6:	4413      	add	r3, r2
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	2200      	movs	r2, #0
 8001fac:	729a      	strb	r2, [r3, #10]
		btns[i]->longContinuous = 0;
 8001fae:	7bfb      	ldrb	r3, [r7, #15]
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	687a      	ldr	r2, [r7, #4]
 8001fb4:	4413      	add	r3, r2
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	72da      	strb	r2, [r3, #11]
		btns[i]->shortSingleHandled = 0;
 8001fbc:	7bfb      	ldrb	r3, [r7, #15]
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	4413      	add	r3, r2
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	731a      	strb	r2, [r3, #12]
		btns[i]->longSingleHandled = 0;
 8001fca:	7bfb      	ldrb	r3, [r7, #15]
 8001fcc:	009b      	lsls	r3, r3, #2
 8001fce:	687a      	ldr	r2, [r7, #4]
 8001fd0:	4413      	add	r3, r2
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	735a      	strb	r2, [r3, #13]
		btns[i]->releaseHandled = 0;
 8001fd8:	7bfb      	ldrb	r3, [r7, #15]
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	4413      	add	r3, r2
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	739a      	strb	r2, [r3, #14]
		// handlers
		btns[i]->onSinglePressHandler = NULL;
 8001fe6:	7bfb      	ldrb	r3, [r7, #15]
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	4413      	add	r3, r2
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	611a      	str	r2, [r3, #16]
		btns[i]->onSingleLongPressHandler = NULL;
 8001ff4:	7bfb      	ldrb	r3, [r7, #15]
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	4413      	add	r3, r2
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	2200      	movs	r2, #0
 8002000:	615a      	str	r2, [r3, #20]
		btns[i]->onContinuousShortPressHandler = NULL;
 8002002:	7bfb      	ldrb	r3, [r7, #15]
 8002004:	009b      	lsls	r3, r3, #2
 8002006:	687a      	ldr	r2, [r7, #4]
 8002008:	4413      	add	r3, r2
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	2200      	movs	r2, #0
 800200e:	619a      	str	r2, [r3, #24]
		btns[i]->onContinuousLongPressHandler = NULL;
 8002010:	7bfb      	ldrb	r3, [r7, #15]
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	4413      	add	r3, r2
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	2200      	movs	r2, #0
 800201c:	61da      	str	r2, [r3, #28]
		btns[i]->onReleaseHandler = NULL;
 800201e:	7bfb      	ldrb	r3, [r7, #15]
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	4413      	add	r3, r2
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2200      	movs	r2, #0
 800202a:	621a      	str	r2, [r3, #32]
		// new handlers
		btns[i]->onPress = NULL;
 800202c:	7bfb      	ldrb	r3, [r7, #15]
 800202e:	009b      	lsls	r3, r3, #2
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	4413      	add	r3, r2
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	2200      	movs	r2, #0
 8002038:	62da      	str	r2, [r3, #44]	; 0x2c
		btns[i]->onRelease = NULL;
 800203a:	7bfb      	ldrb	r3, [r7, #15]
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	4413      	add	r3, r2
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	2200      	movs	r2, #0
 8002046:	631a      	str	r2, [r3, #48]	; 0x30
		btns[i]->onShortPress = NULL;
 8002048:	7bfb      	ldrb	r3, [r7, #15]
 800204a:	009b      	lsls	r3, r3, #2
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	4413      	add	r3, r2
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	2200      	movs	r2, #0
 8002054:	635a      	str	r2, [r3, #52]	; 0x34
		btns[i]->onLongPress = NULL;
 8002056:	7bfb      	ldrb	r3, [r7, #15]
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	687a      	ldr	r2, [r7, #4]
 800205c:	4413      	add	r3, r2
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2200      	movs	r2, #0
 8002062:	639a      	str	r2, [r3, #56]	; 0x38
		btns[i]->onContinuousPress = NULL;
 8002064:	7bfb      	ldrb	r3, [r7, #15]
 8002066:	009b      	lsls	r3, r3, #2
 8002068:	687a      	ldr	r2, [r7, #4]
 800206a:	4413      	add	r3, r2
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	2200      	movs	r2, #0
 8002070:	63da      	str	r2, [r3, #60]	; 0x3c
		btns[i]->onRepeatedPress = NULL;
 8002072:	7bfb      	ldrb	r3, [r7, #15]
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	687a      	ldr	r2, [r7, #4]
 8002078:	4413      	add	r3, r2
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	2200      	movs	r2, #0
 800207e:	641a      	str	r2, [r3, #64]	; 0x40
		//
		i++;
 8002080:	7bfb      	ldrb	r3, [r7, #15]
 8002082:	3301      	adds	r3, #1
 8002084:	73fb      	strb	r3, [r7, #15]
	while(i < BTN_NUMBER){
 8002086:	7bfb      	ldrb	r3, [r7, #15]
 8002088:	2b05      	cmp	r3, #5
 800208a:	f67f af4e 	bls.w	8001f2a <initButtons+0xe>
	}
}
 800208e:	bf00      	nop
 8002090:	bf00      	nop
 8002092:	3714      	adds	r7, #20
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr
 800209c:	20000044 	.word	0x20000044
 80020a0:	2000002c 	.word	0x2000002c

080020a4 <resetButtonHandlers>:

void resetButtonHandlers(void){
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
	uint8_t i = 0;
 80020aa:	2300      	movs	r3, #0
 80020ac:	71fb      	strb	r3, [r7, #7]
	while(i < BTN_NUMBER){
 80020ae:	e044      	b.n	800213a <resetButtonHandlers+0x96>
		btnsPtrs[i]->onSinglePressHandler = NULL;
 80020b0:	79fb      	ldrb	r3, [r7, #7]
 80020b2:	4a27      	ldr	r2, [pc, #156]	; (8002150 <resetButtonHandlers+0xac>)
 80020b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020b8:	2200      	movs	r2, #0
 80020ba:	611a      	str	r2, [r3, #16]
		btnsPtrs[i]->onSingleLongPressHandler = NULL;
 80020bc:	79fb      	ldrb	r3, [r7, #7]
 80020be:	4a24      	ldr	r2, [pc, #144]	; (8002150 <resetButtonHandlers+0xac>)
 80020c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020c4:	2200      	movs	r2, #0
 80020c6:	615a      	str	r2, [r3, #20]
		btnsPtrs[i]->onContinuousShortPressHandler = NULL;
 80020c8:	79fb      	ldrb	r3, [r7, #7]
 80020ca:	4a21      	ldr	r2, [pc, #132]	; (8002150 <resetButtonHandlers+0xac>)
 80020cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020d0:	2200      	movs	r2, #0
 80020d2:	619a      	str	r2, [r3, #24]
		btnsPtrs[i]->onContinuousLongPressHandler = NULL;
 80020d4:	79fb      	ldrb	r3, [r7, #7]
 80020d6:	4a1e      	ldr	r2, [pc, #120]	; (8002150 <resetButtonHandlers+0xac>)
 80020d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020dc:	2200      	movs	r2, #0
 80020de:	61da      	str	r2, [r3, #28]
		btnsPtrs[i]->onReleaseHandler = NULL;
 80020e0:	79fb      	ldrb	r3, [r7, #7]
 80020e2:	4a1b      	ldr	r2, [pc, #108]	; (8002150 <resetButtonHandlers+0xac>)
 80020e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020e8:	2200      	movs	r2, #0
 80020ea:	621a      	str	r2, [r3, #32]
		// new handlers
		btnsPtrs[i]->onPress = NULL;
 80020ec:	79fb      	ldrb	r3, [r7, #7]
 80020ee:	4a18      	ldr	r2, [pc, #96]	; (8002150 <resetButtonHandlers+0xac>)
 80020f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020f4:	2200      	movs	r2, #0
 80020f6:	62da      	str	r2, [r3, #44]	; 0x2c
		btnsPtrs[i]->onRelease = NULL;
 80020f8:	79fb      	ldrb	r3, [r7, #7]
 80020fa:	4a15      	ldr	r2, [pc, #84]	; (8002150 <resetButtonHandlers+0xac>)
 80020fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002100:	2200      	movs	r2, #0
 8002102:	631a      	str	r2, [r3, #48]	; 0x30
		btnsPtrs[i]->onShortPress = NULL;
 8002104:	79fb      	ldrb	r3, [r7, #7]
 8002106:	4a12      	ldr	r2, [pc, #72]	; (8002150 <resetButtonHandlers+0xac>)
 8002108:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800210c:	2200      	movs	r2, #0
 800210e:	635a      	str	r2, [r3, #52]	; 0x34
		btnsPtrs[i]->onLongPress = NULL;
 8002110:	79fb      	ldrb	r3, [r7, #7]
 8002112:	4a0f      	ldr	r2, [pc, #60]	; (8002150 <resetButtonHandlers+0xac>)
 8002114:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002118:	2200      	movs	r2, #0
 800211a:	639a      	str	r2, [r3, #56]	; 0x38
		btnsPtrs[i]->onContinuousPress = NULL;
 800211c:	79fb      	ldrb	r3, [r7, #7]
 800211e:	4a0c      	ldr	r2, [pc, #48]	; (8002150 <resetButtonHandlers+0xac>)
 8002120:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002124:	2200      	movs	r2, #0
 8002126:	63da      	str	r2, [r3, #60]	; 0x3c
		btnsPtrs[i]->onRepeatedPress = NULL;
 8002128:	79fb      	ldrb	r3, [r7, #7]
 800212a:	4a09      	ldr	r2, [pc, #36]	; (8002150 <resetButtonHandlers+0xac>)
 800212c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002130:	2200      	movs	r2, #0
 8002132:	641a      	str	r2, [r3, #64]	; 0x40

		i++;
 8002134:	79fb      	ldrb	r3, [r7, #7]
 8002136:	3301      	adds	r3, #1
 8002138:	71fb      	strb	r3, [r7, #7]
	while(i < BTN_NUMBER){
 800213a:	79fb      	ldrb	r3, [r7, #7]
 800213c:	2b05      	cmp	r3, #5
 800213e:	d9b7      	bls.n	80020b0 <resetButtonHandlers+0xc>
	}
}
 8002140:	bf00      	nop
 8002142:	bf00      	nop
 8002144:	370c      	adds	r7, #12
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr
 800214e:	bf00      	nop
 8002150:	20000050 	.word	0x20000050

08002154 <readButton>:
void setPressSetting(uint16_t shortPress, uint16_t longPressPulse){
	pressSetting.shortTreshold = shortPress;
	pressSetting.longPulseTreshold = longPressPulse;
}

uint8_t readButton(Button* btn){
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
	return ((HAL_GPIO_ReadPin(btn->port, btn->pin) == 0));
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	889b      	ldrh	r3, [r3, #4]
 8002164:	4619      	mov	r1, r3
 8002166:	4610      	mov	r0, r2
 8002168:	f004 fe8e 	bl	8006e88 <HAL_GPIO_ReadPin>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	bf0c      	ite	eq
 8002172:	2301      	moveq	r3, #1
 8002174:	2300      	movne	r3, #0
 8002176:	b2db      	uxtb	r3, r3
}
 8002178:	4618      	mov	r0, r3
 800217a:	3708      	adds	r7, #8
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}

08002180 <scanButton>:

void scanButton(Button* btn){
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
	uint8_t prevStatus = btn->currStatus;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	799b      	ldrb	r3, [r3, #6]
 800218c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002190:	b2db      	uxtb	r3, r3
 8002192:	73fb      	strb	r3, [r7, #15]
	btn->prevStatus = prevStatus;
 8002194:	7bfb      	ldrb	r3, [r7, #15]
 8002196:	f003 0301 	and.w	r3, r3, #1
 800219a:	b2d9      	uxtb	r1, r3
 800219c:	687a      	ldr	r2, [r7, #4]
 800219e:	7993      	ldrb	r3, [r2, #6]
 80021a0:	f361 0300 	bfi	r3, r1, #0, #1
 80021a4:	7193      	strb	r3, [r2, #6]
	uint8_t currStatus = readButton(btn);
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f7ff ffd4 	bl	8002154 <readButton>
 80021ac:	4603      	mov	r3, r0
 80021ae:	73bb      	strb	r3, [r7, #14]
	btn->currStatus = currStatus;
 80021b0:	7bbb      	ldrb	r3, [r7, #14]
 80021b2:	f003 0301 	and.w	r3, r3, #1
 80021b6:	b2d9      	uxtb	r1, r3
 80021b8:	687a      	ldr	r2, [r7, #4]
 80021ba:	7993      	ldrb	r3, [r2, #6]
 80021bc:	f361 0341 	bfi	r3, r1, #1, #1
 80021c0:	7193      	strb	r3, [r2, #6]
	if(currStatus == prevStatus){
 80021c2:	7bba      	ldrb	r2, [r7, #14]
 80021c4:	7bfb      	ldrb	r3, [r7, #15]
 80021c6:	429a      	cmp	r2, r3
 80021c8:	d158      	bne.n	800227c <scanButton+0xfc>
		// stable state pressed or released
		if(currStatus == 1){
 80021ca:	7bbb      	ldrb	r3, [r7, #14]
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d14e      	bne.n	800226e <scanButton+0xee>
			// stable pressed state
			btn->pressedFor++;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80021d6:	3301      	adds	r3, #1
 80021d8:	b29a      	uxth	r2, r3
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
			btn->shortContinuous++;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	7a9b      	ldrb	r3, [r3, #10]
 80021e4:	3301      	adds	r3, #1
 80021e6:	b2da      	uxtb	r2, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	729a      	strb	r2, [r3, #10]
			if(btn->shortContinuous >= 10000) btn->shortContinuous = pressSetting.shortTreshold;
			// short continuous press handler
			// ... 																<------ continuous press handler
			if(btn->onContinuousShortPressHandler != NULL){
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	699b      	ldr	r3, [r3, #24]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d003      	beq.n	80021fc <scanButton+0x7c>
				btn->onContinuousShortPressHandler(NULL);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	699b      	ldr	r3, [r3, #24]
 80021f8:	2000      	movs	r0, #0
 80021fa:	4798      	blx	r3
			}
			// press longer then threshold
			if(btn->shortContinuous >= pressSetting.shortTreshold){
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	7a9b      	ldrb	r3, [r3, #10]
 8002200:	b29a      	uxth	r2, r3
 8002202:	4b3e      	ldr	r3, [pc, #248]	; (80022fc <scanButton+0x17c>)
 8002204:	881b      	ldrh	r3, [r3, #0]
 8002206:	429a      	cmp	r2, r3
 8002208:	d32d      	bcc.n	8002266 <scanButton+0xe6>
				// single long press handler
				if(btn->longSingleHandled == 0){
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	7b5b      	ldrb	r3, [r3, #13]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d110      	bne.n	8002234 <scanButton+0xb4>
					// stuff to do once when long pressed						<------ single hold handler
					if(btn->onSingleLongPressHandler != NULL){
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	695b      	ldr	r3, [r3, #20]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d003      	beq.n	8002222 <scanButton+0xa2>
						btn->onSingleLongPressHandler(NULL);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	695b      	ldr	r3, [r3, #20]
 800221e:	2000      	movs	r0, #0
 8002220:	4798      	blx	r3
					}
					btn->longSingleOn++;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	7a5b      	ldrb	r3, [r3, #9]
 8002226:	3301      	adds	r3, #1
 8002228:	b2da      	uxtb	r2, r3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	725a      	strb	r2, [r3, #9]
					// set handled flag up
					btn->longSingleHandled = 1;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2201      	movs	r2, #1
 8002232:	735a      	strb	r2, [r3, #13]
				}
				if(btn->shortContinuous%pressSetting.longPulseTreshold == 0){
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	7a9b      	ldrb	r3, [r3, #10]
 8002238:	4a30      	ldr	r2, [pc, #192]	; (80022fc <scanButton+0x17c>)
 800223a:	8852      	ldrh	r2, [r2, #2]
 800223c:	fb93 f1f2 	sdiv	r1, r3, r2
 8002240:	fb01 f202 	mul.w	r2, r1, r2
 8002244:	1a9b      	subs	r3, r3, r2
 8002246:	2b00      	cmp	r3, #0
 8002248:	d10d      	bne.n	8002266 <scanButton+0xe6>
					//continuous long action handler							<------ continuous hold handler
					if(btn->onContinuousLongPressHandler != NULL){
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	69db      	ldr	r3, [r3, #28]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d003      	beq.n	800225a <scanButton+0xda>
						btn->onContinuousLongPressHandler(NULL);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	69db      	ldr	r3, [r3, #28]
 8002256:	2000      	movs	r0, #0
 8002258:	4798      	blx	r3
					}
					btn->longContinuous++;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	7adb      	ldrb	r3, [r3, #11]
 800225e:	3301      	adds	r3, #1
 8002260:	b2da      	uxtb	r2, r3
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	72da      	strb	r2, [r3, #11]
					if(btn->longContinuous >= 1000) btn->longContinuous = 1;
				}
			}
			// clear release handled flag: new release action will be possible
			btn->releaseHandled = 0;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2200      	movs	r2, #0
 800226a:	739a      	strb	r2, [r3, #14]
				// set handled flag
				btn->releaseHandled = 1;
			}
		}
	}
}
 800226c:	e042      	b.n	80022f4 <scanButton+0x174>
			btn->shortSingleHandled = 0;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	731a      	strb	r2, [r3, #12]
			btn->longSingleHandled = 0;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2200      	movs	r2, #0
 8002278:	735a      	strb	r2, [r3, #13]
}
 800227a:	e03b      	b.n	80022f4 <scanButton+0x174>
		if(currStatus == 1){
 800227c:	7bbb      	ldrb	r3, [r7, #14]
 800227e:	2b01      	cmp	r3, #1
 8002280:	d11f      	bne.n	80022c2 <scanButton+0x142>
			btn->shortContinuous = 0;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2200      	movs	r2, #0
 8002286:	729a      	strb	r2, [r3, #10]
			btn->longContinuous = 0;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2200      	movs	r2, #0
 800228c:	72da      	strb	r2, [r3, #11]
			if(btn->shortSingleHandled == 0){
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	7b1b      	ldrb	r3, [r3, #12]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d12e      	bne.n	80022f4 <scanButton+0x174>
				if(btn->onSinglePressHandler != NULL){
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	691b      	ldr	r3, [r3, #16]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d007      	beq.n	80022ae <scanButton+0x12e>
					pulseVib(5, 75);
 800229e:	214b      	movs	r1, #75	; 0x4b
 80022a0:	2005      	movs	r0, #5
 80022a2:	f003 f88d 	bl	80053c0 <pulseVib>
					btn->onSinglePressHandler(NULL);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	691b      	ldr	r3, [r3, #16]
 80022aa:	2000      	movs	r0, #0
 80022ac:	4798      	blx	r3
				btn->shortSingleOn++;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	79db      	ldrb	r3, [r3, #7]
 80022b2:	3301      	adds	r3, #1
 80022b4:	b2da      	uxtb	r2, r3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	71da      	strb	r2, [r3, #7]
				btn->shortSingleHandled = 1;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2201      	movs	r2, #1
 80022be:	731a      	strb	r2, [r3, #12]
}
 80022c0:	e018      	b.n	80022f4 <scanButton+0x174>
			if(btn->releaseHandled == 0){
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	7b9b      	ldrb	r3, [r3, #14]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d114      	bne.n	80022f4 <scanButton+0x174>
				if(btn->onReleaseHandler != NULL){
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6a1b      	ldr	r3, [r3, #32]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d003      	beq.n	80022da <scanButton+0x15a>
					btn->onReleaseHandler(NULL);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6a1b      	ldr	r3, [r3, #32]
 80022d6:	2000      	movs	r0, #0
 80022d8:	4798      	blx	r3
				btn->pressedFor = 0;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2200      	movs	r2, #0
 80022de:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
				btn->shortSingleOff++;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	7a1b      	ldrb	r3, [r3, #8]
 80022e6:	3301      	adds	r3, #1
 80022e8:	b2da      	uxtb	r2, r3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	721a      	strb	r2, [r3, #8]
				btn->releaseHandled = 1;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2201      	movs	r2, #1
 80022f2:	739a      	strb	r2, [r3, #14]
}
 80022f4:	bf00      	nop
 80022f6:	3710      	adds	r7, #16
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	20000068 	.word	0x20000068

08002300 <scanButtons>:


void scanButtons(Button* btns[6]){
 8002300:	b580      	push	{r7, lr}
 8002302:	b084      	sub	sp, #16
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8002308:	2300      	movs	r3, #0
 800230a:	73fb      	strb	r3, [r7, #15]
	while(i < 6){
 800230c:	e00a      	b.n	8002324 <scanButtons+0x24>
		scanButton(btns[i]);
 800230e:	7bfb      	ldrb	r3, [r7, #15]
 8002310:	009b      	lsls	r3, r3, #2
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	4413      	add	r3, r2
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4618      	mov	r0, r3
 800231a:	f7ff ff31 	bl	8002180 <scanButton>
		i++;
 800231e:	7bfb      	ldrb	r3, [r7, #15]
 8002320:	3301      	adds	r3, #1
 8002322:	73fb      	strb	r3, [r7, #15]
	while(i < 6){
 8002324:	7bfb      	ldrb	r3, [r7, #15]
 8002326:	2b05      	cmp	r3, #5
 8002328:	d9f1      	bls.n	800230e <scanButtons+0xe>
	}
}
 800232a:	bf00      	nop
 800232c:	bf00      	nop
 800232e:	3710      	adds	r7, #16
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}

08002334 <isTimerRunning>:
 *      Author: wojch
 */

#include "countdownTimer.h"

uint8_t isTimerRunning(countdown_t *cnt){
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
	return cnt->isRunning;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	791b      	ldrb	r3, [r3, #4]
}
 8002340:	4618      	mov	r0, r3
 8002342:	370c      	adds	r7, #12
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr

0800234c <pauseTimer>:
	cnt->remainingSec = seconds;
}
void startTimer(countdown_t *cnt){
	cnt->isRunning = 1;
}
void pauseTimer(countdown_t *cnt){
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
	cnt->isRunning = 0;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2200      	movs	r2, #0
 8002358:	711a      	strb	r2, [r3, #4]
}
 800235a:	bf00      	nop
 800235c:	370c      	adds	r7, #12
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr
	...

08002368 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b08e      	sub	sp, #56	; 0x38
 800236c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800236e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002372:	2200      	movs	r2, #0
 8002374:	601a      	str	r2, [r3, #0]
 8002376:	605a      	str	r2, [r3, #4]
 8002378:	609a      	str	r2, [r3, #8]
 800237a:	60da      	str	r2, [r3, #12]
 800237c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800237e:	2300      	movs	r3, #0
 8002380:	623b      	str	r3, [r7, #32]
 8002382:	4b72      	ldr	r3, [pc, #456]	; (800254c <MX_GPIO_Init+0x1e4>)
 8002384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002386:	4a71      	ldr	r2, [pc, #452]	; (800254c <MX_GPIO_Init+0x1e4>)
 8002388:	f043 0304 	orr.w	r3, r3, #4
 800238c:	6313      	str	r3, [r2, #48]	; 0x30
 800238e:	4b6f      	ldr	r3, [pc, #444]	; (800254c <MX_GPIO_Init+0x1e4>)
 8002390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002392:	f003 0304 	and.w	r3, r3, #4
 8002396:	623b      	str	r3, [r7, #32]
 8002398:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800239a:	2300      	movs	r3, #0
 800239c:	61fb      	str	r3, [r7, #28]
 800239e:	4b6b      	ldr	r3, [pc, #428]	; (800254c <MX_GPIO_Init+0x1e4>)
 80023a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a2:	4a6a      	ldr	r2, [pc, #424]	; (800254c <MX_GPIO_Init+0x1e4>)
 80023a4:	f043 0320 	orr.w	r3, r3, #32
 80023a8:	6313      	str	r3, [r2, #48]	; 0x30
 80023aa:	4b68      	ldr	r3, [pc, #416]	; (800254c <MX_GPIO_Init+0x1e4>)
 80023ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ae:	f003 0320 	and.w	r3, r3, #32
 80023b2:	61fb      	str	r3, [r7, #28]
 80023b4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80023b6:	2300      	movs	r3, #0
 80023b8:	61bb      	str	r3, [r7, #24]
 80023ba:	4b64      	ldr	r3, [pc, #400]	; (800254c <MX_GPIO_Init+0x1e4>)
 80023bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023be:	4a63      	ldr	r2, [pc, #396]	; (800254c <MX_GPIO_Init+0x1e4>)
 80023c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023c4:	6313      	str	r3, [r2, #48]	; 0x30
 80023c6:	4b61      	ldr	r3, [pc, #388]	; (800254c <MX_GPIO_Init+0x1e4>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023ce:	61bb      	str	r3, [r7, #24]
 80023d0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023d2:	2300      	movs	r3, #0
 80023d4:	617b      	str	r3, [r7, #20]
 80023d6:	4b5d      	ldr	r3, [pc, #372]	; (800254c <MX_GPIO_Init+0x1e4>)
 80023d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023da:	4a5c      	ldr	r2, [pc, #368]	; (800254c <MX_GPIO_Init+0x1e4>)
 80023dc:	f043 0301 	orr.w	r3, r3, #1
 80023e0:	6313      	str	r3, [r2, #48]	; 0x30
 80023e2:	4b5a      	ldr	r3, [pc, #360]	; (800254c <MX_GPIO_Init+0x1e4>)
 80023e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e6:	f003 0301 	and.w	r3, r3, #1
 80023ea:	617b      	str	r3, [r7, #20]
 80023ec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023ee:	2300      	movs	r3, #0
 80023f0:	613b      	str	r3, [r7, #16]
 80023f2:	4b56      	ldr	r3, [pc, #344]	; (800254c <MX_GPIO_Init+0x1e4>)
 80023f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f6:	4a55      	ldr	r2, [pc, #340]	; (800254c <MX_GPIO_Init+0x1e4>)
 80023f8:	f043 0302 	orr.w	r3, r3, #2
 80023fc:	6313      	str	r3, [r2, #48]	; 0x30
 80023fe:	4b53      	ldr	r3, [pc, #332]	; (800254c <MX_GPIO_Init+0x1e4>)
 8002400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002402:	f003 0302 	and.w	r3, r3, #2
 8002406:	613b      	str	r3, [r7, #16]
 8002408:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800240a:	2300      	movs	r3, #0
 800240c:	60fb      	str	r3, [r7, #12]
 800240e:	4b4f      	ldr	r3, [pc, #316]	; (800254c <MX_GPIO_Init+0x1e4>)
 8002410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002412:	4a4e      	ldr	r2, [pc, #312]	; (800254c <MX_GPIO_Init+0x1e4>)
 8002414:	f043 0310 	orr.w	r3, r3, #16
 8002418:	6313      	str	r3, [r2, #48]	; 0x30
 800241a:	4b4c      	ldr	r3, [pc, #304]	; (800254c <MX_GPIO_Init+0x1e4>)
 800241c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241e:	f003 0310 	and.w	r3, r3, #16
 8002422:	60fb      	str	r3, [r7, #12]
 8002424:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002426:	2300      	movs	r3, #0
 8002428:	60bb      	str	r3, [r7, #8]
 800242a:	4b48      	ldr	r3, [pc, #288]	; (800254c <MX_GPIO_Init+0x1e4>)
 800242c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242e:	4a47      	ldr	r2, [pc, #284]	; (800254c <MX_GPIO_Init+0x1e4>)
 8002430:	f043 0308 	orr.w	r3, r3, #8
 8002434:	6313      	str	r3, [r2, #48]	; 0x30
 8002436:	4b45      	ldr	r3, [pc, #276]	; (800254c <MX_GPIO_Init+0x1e4>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800243a:	f003 0308 	and.w	r3, r3, #8
 800243e:	60bb      	str	r3, [r7, #8]
 8002440:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002442:	2300      	movs	r3, #0
 8002444:	607b      	str	r3, [r7, #4]
 8002446:	4b41      	ldr	r3, [pc, #260]	; (800254c <MX_GPIO_Init+0x1e4>)
 8002448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244a:	4a40      	ldr	r2, [pc, #256]	; (800254c <MX_GPIO_Init+0x1e4>)
 800244c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002450:	6313      	str	r3, [r2, #48]	; 0x30
 8002452:	4b3e      	ldr	r3, [pc, #248]	; (800254c <MX_GPIO_Init+0x1e4>)
 8002454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002456:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800245a:	607b      	str	r3, [r7, #4]
 800245c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 800245e:	2200      	movs	r2, #0
 8002460:	2140      	movs	r1, #64	; 0x40
 8002462:	483b      	ldr	r0, [pc, #236]	; (8002550 <MX_GPIO_Init+0x1e8>)
 8002464:	f004 fd28 	bl	8006eb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002468:	2200      	movs	r2, #0
 800246a:	f244 0181 	movw	r1, #16513	; 0x4081
 800246e:	4839      	ldr	r0, [pc, #228]	; (8002554 <MX_GPIO_Init+0x1ec>)
 8002470:	f004 fd22 	bl	8006eb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002474:	2200      	movs	r2, #0
 8002476:	2140      	movs	r1, #64	; 0x40
 8002478:	4837      	ldr	r0, [pc, #220]	; (8002558 <MX_GPIO_Init+0x1f0>)
 800247a:	f004 fd1d 	bl	8006eb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 800247e:	2200      	movs	r2, #0
 8002480:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002484:	4835      	ldr	r0, [pc, #212]	; (800255c <MX_GPIO_Init+0x1f4>)
 8002486:	f004 fd17 	bl	8006eb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 800248a:	2340      	movs	r3, #64	; 0x40
 800248c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800248e:	2301      	movs	r3, #1
 8002490:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002492:	2300      	movs	r3, #0
 8002494:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002496:	2300      	movs	r3, #0
 8002498:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 800249a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800249e:	4619      	mov	r1, r3
 80024a0:	482b      	ldr	r0, [pc, #172]	; (8002550 <MX_GPIO_Init+0x1e8>)
 80024a2:	f004 fb45 	bl	8006b30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80024a6:	f244 0381 	movw	r3, #16513	; 0x4081
 80024aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024ac:	2301      	movs	r3, #1
 80024ae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b0:	2300      	movs	r3, #0
 80024b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024b4:	2300      	movs	r3, #0
 80024b6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024bc:	4619      	mov	r1, r3
 80024be:	4825      	ldr	r0, [pc, #148]	; (8002554 <MX_GPIO_Init+0x1ec>)
 80024c0:	f004 fb36 	bl	8006b30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin */
  GPIO_InitStruct.Pin = BA_Pin|BB_Pin|B1_Pin|BC_Pin
 80024c4:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 80024c8:	627b      	str	r3, [r7, #36]	; 0x24
                          |B2_Pin|B3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80024ca:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80024ce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d0:	2300      	movs	r3, #0
 80024d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80024d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024d8:	4619      	mov	r1, r3
 80024da:	4821      	ldr	r0, [pc, #132]	; (8002560 <MX_GPIO_Init+0x1f8>)
 80024dc:	f004 fb28 	bl	8006b30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80024e0:	2340      	movs	r3, #64	; 0x40
 80024e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024e4:	2301      	movs	r3, #1
 80024e6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e8:	2300      	movs	r3, #0
 80024ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ec:	2300      	movs	r3, #0
 80024ee:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80024f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024f4:	4619      	mov	r1, r3
 80024f6:	4818      	ldr	r0, [pc, #96]	; (8002558 <MX_GPIO_Init+0x1f0>)
 80024f8:	f004 fb1a 	bl	8006b30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80024fc:	2380      	movs	r3, #128	; 0x80
 80024fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002500:	2300      	movs	r3, #0
 8002502:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002504:	2300      	movs	r3, #0
 8002506:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002508:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800250c:	4619      	mov	r1, r3
 800250e:	4812      	ldr	r0, [pc, #72]	; (8002558 <MX_GPIO_Init+0x1f0>)
 8002510:	f004 fb0e 	bl	8006b30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8002514:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002518:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800251a:	2301      	movs	r3, #1
 800251c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800251e:	2300      	movs	r3, #0
 8002520:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002522:	2300      	movs	r3, #0
 8002524:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8002526:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800252a:	4619      	mov	r1, r3
 800252c:	480b      	ldr	r0, [pc, #44]	; (800255c <MX_GPIO_Init+0x1f4>)
 800252e:	f004 faff 	bl	8006b30 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002532:	2200      	movs	r2, #0
 8002534:	2100      	movs	r1, #0
 8002536:	2028      	movs	r0, #40	; 0x28
 8002538:	f004 fa3d 	bl	80069b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800253c:	2028      	movs	r0, #40	; 0x28
 800253e:	f004 fa56 	bl	80069ee <HAL_NVIC_EnableIRQ>

}
 8002542:	bf00      	nop
 8002544:	3738      	adds	r7, #56	; 0x38
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	40023800 	.word	0x40023800
 8002550:	40020000 	.word	0x40020000
 8002554:	40020400 	.word	0x40020400
 8002558:	40021800 	.word	0x40021800
 800255c:	40020800 	.word	0x40020800
 8002560:	40021000 	.word	0x40021000

08002564 <getDataFromUart>:
#include <string.h>
#include "gps2.h"

char gpsBuffer[GPS_BUFFER_SIZE] = {0};

void getDataFromUart(gpsDevice_t* gps){
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
//	  HAL_UART_Receive(&huart6, &gps->buffer, GPS_BUFFER_SIZE, 1000);
////	  HAL_UART_Receive(&huart6, &gpsModule.buffer, 600, 1000);
	HAL_UART_Receive_DMA(&huart6, &gps->buffer, GPS_BUFFER_SIZE);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	3304      	adds	r3, #4
 8002570:	f44f 7216 	mov.w	r2, #600	; 0x258
 8002574:	4619      	mov	r1, r3
 8002576:	4803      	ldr	r0, [pc, #12]	; (8002584 <getDataFromUart+0x20>)
 8002578:	f009 f86d 	bl	800b656 <HAL_UART_Receive_DMA>

}
 800257c:	bf00      	nop
 800257e:	3708      	adds	r7, #8
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	20005b94 	.word	0x20005b94

08002588 <initGps>:

gpsDevice_t initGps(UART_HandleTypeDef* uartPort){
 8002588:	b580      	push	{r7, lr}
 800258a:	f5ad 7d1c 	sub.w	sp, sp, #624	; 0x270
 800258e:	af00      	add	r7, sp, #0
 8002590:	f507 731c 	add.w	r3, r7, #624	; 0x270
 8002594:	f5a3 731b 	sub.w	r3, r3, #620	; 0x26c
 8002598:	6018      	str	r0, [r3, #0]
 800259a:	f507 731c 	add.w	r3, r7, #624	; 0x270
 800259e:	f5a3 731c 	sub.w	r3, r3, #624	; 0x270
 80025a2:	6019      	str	r1, [r3, #0]
	gpsDevice_t gpsModule;
	gpsModule.uartPort = uartPort;
 80025a4:	f507 731c 	add.w	r3, r7, #624	; 0x270
 80025a8:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80025ac:	f507 721c 	add.w	r2, r7, #624	; 0x270
 80025b0:	f5a2 721c 	sub.w	r2, r2, #624	; 0x270
 80025b4:	6812      	ldr	r2, [r2, #0]
 80025b6:	601a      	str	r2, [r3, #0]
	strncpy(&gpsModule.buffer, 0, GPS_BUFFER_SIZE);
 80025b8:	f107 030c 	add.w	r3, r7, #12
 80025bc:	3304      	adds	r3, #4
 80025be:	f44f 7216 	mov.w	r2, #600	; 0x258
 80025c2:	2100      	movs	r1, #0
 80025c4:	4618      	mov	r0, r3
 80025c6:	f00e f91a 	bl	80107fe <strncpy>
	gpsModule.getData = &getDataFromUart;
 80025ca:	f507 731c 	add.w	r3, r7, #624	; 0x270
 80025ce:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80025d2:	4a11      	ldr	r2, [pc, #68]	; (8002618 <initGps+0x90>)
 80025d4:	f8c3 225c 	str.w	r2, [r3, #604]	; 0x25c
	gpsModule.isReady = 1;
 80025d8:	f507 731c 	add.w	r3, r7, #624	; 0x270
 80025dc:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80025e0:	2201      	movs	r2, #1
 80025e2:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
	return(gpsModule);
 80025e6:	f507 731c 	add.w	r3, r7, #624	; 0x270
 80025ea:	f5a3 731b 	sub.w	r3, r3, #620	; 0x26c
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	f507 731c 	add.w	r3, r7, #624	; 0x270
 80025f4:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80025f8:	4610      	mov	r0, r2
 80025fa:	4619      	mov	r1, r3
 80025fc:	f44f 7319 	mov.w	r3, #612	; 0x264
 8002600:	461a      	mov	r2, r3
 8002602:	f00d f9cf 	bl	800f9a4 <memcpy>
}
 8002606:	f507 731c 	add.w	r3, r7, #624	; 0x270
 800260a:	f5a3 731b 	sub.w	r3, r3, #620	; 0x26c
 800260e:	6818      	ldr	r0, [r3, #0]
 8002610:	f507 771c 	add.w	r7, r7, #624	; 0x270
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	08002565 	.word	0x08002565

0800261c <tickTimAAB>:

uint8_t isModuleSet = 0;

uint8_t isScrollbarEnabled = 0;
timer_T* scrollerTimer = NULL;
void tickTimAAB(void){
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0
	tickTimer(scrollerTimer);
 8002620:	4b03      	ldr	r3, [pc, #12]	; (8002630 <tickTimAAB+0x14>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4618      	mov	r0, r3
 8002626:	f004 f80c 	bl	8006642 <tickTimer>
}
 800262a:	bf00      	nop
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	20002604 	.word	0x20002604

08002634 <showScrollbar>:
void showScrollbar(void){
 8002634:	b5b0      	push	{r4, r5, r7, lr}
 8002636:	b088      	sub	sp, #32
 8002638:	af04      	add	r7, sp, #16
	uint16_t x = 390;
 800263a:	f44f 73c3 	mov.w	r3, #390	; 0x186
 800263e:	81fb      	strh	r3, [r7, #14]
	uint8_t y = 20;
 8002640:	2314      	movs	r3, #20
 8002642:	737b      	strb	r3, [r7, #13]
	uint8_t h_margin = 2;
 8002644:	2302      	movs	r3, #2
 8002646:	733b      	strb	r3, [r7, #12]
	uint8_t v_margin = 2;
 8002648:	2302      	movs	r3, #2
 800264a:	72fb      	strb	r3, [r7, #11]
	uint8_t b_margin = 4;
 800264c:	2304      	movs	r3, #4
 800264e:	72bb      	strb	r3, [r7, #10]
	uint8_t width = 9;
 8002650:	2309      	movs	r3, #9
 8002652:	727b      	strb	r3, [r7, #9]
	uint8_t height = 200;
 8002654:	23c8      	movs	r3, #200	; 0xc8
 8002656:	723b      	strb	r3, [r7, #8]
	uint8_t b_height = (height-2*v_margin-(MENU_ITEM_NUM-1)*b_margin)/MENU_ITEM_NUM;
 8002658:	7a3a      	ldrb	r2, [r7, #8]
 800265a:	7afb      	ldrb	r3, [r7, #11]
 800265c:	005b      	lsls	r3, r3, #1
 800265e:	1ad2      	subs	r2, r2, r3
 8002660:	7abb      	ldrb	r3, [r7, #10]
 8002662:	005b      	lsls	r3, r3, #1
 8002664:	1ad3      	subs	r3, r2, r3
 8002666:	4a30      	ldr	r2, [pc, #192]	; (8002728 <showScrollbar+0xf4>)
 8002668:	fb82 1203 	smull	r1, r2, r2, r3
 800266c:	17db      	asrs	r3, r3, #31
 800266e:	1ad3      	subs	r3, r2, r3
 8002670:	71fb      	strb	r3, [r7, #7]

	lcdRoundedRect2(x, x+width-1, y, y+height, 0, LCD_RECT_PATTERN_FILL, 0,3);
 8002672:	89f8      	ldrh	r0, [r7, #14]
 8002674:	89fa      	ldrh	r2, [r7, #14]
 8002676:	7a7b      	ldrb	r3, [r7, #9]
 8002678:	4413      	add	r3, r2
 800267a:	1e59      	subs	r1, r3, #1
 800267c:	7b7c      	ldrb	r4, [r7, #13]
 800267e:	7b7a      	ldrb	r2, [r7, #13]
 8002680:	7a3b      	ldrb	r3, [r7, #8]
 8002682:	4413      	add	r3, r2
 8002684:	2203      	movs	r2, #3
 8002686:	9203      	str	r2, [sp, #12]
 8002688:	2200      	movs	r2, #0
 800268a:	9202      	str	r2, [sp, #8]
 800268c:	2201      	movs	r2, #1
 800268e:	9201      	str	r2, [sp, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	9200      	str	r2, [sp, #0]
 8002694:	4622      	mov	r2, r4
 8002696:	f001 f998 	bl	80039ca <lcdRoundedRect2>
	lcdRoundedRect2(x, x+width-1, y, y+height, 1, LCD_RECT_PATTERN_CLEAR, 1, 3);
 800269a:	89f8      	ldrh	r0, [r7, #14]
 800269c:	89fa      	ldrh	r2, [r7, #14]
 800269e:	7a7b      	ldrb	r3, [r7, #9]
 80026a0:	4413      	add	r3, r2
 80026a2:	1e59      	subs	r1, r3, #1
 80026a4:	7b7c      	ldrb	r4, [r7, #13]
 80026a6:	7b7a      	ldrb	r2, [r7, #13]
 80026a8:	7a3b      	ldrb	r3, [r7, #8]
 80026aa:	4413      	add	r3, r2
 80026ac:	2203      	movs	r2, #3
 80026ae:	9203      	str	r2, [sp, #12]
 80026b0:	2201      	movs	r2, #1
 80026b2:	9202      	str	r2, [sp, #8]
 80026b4:	2200      	movs	r2, #0
 80026b6:	9201      	str	r2, [sp, #4]
 80026b8:	2201      	movs	r2, #1
 80026ba:	9200      	str	r2, [sp, #0]
 80026bc:	4622      	mov	r2, r4
 80026be:	f001 f984 	bl	80039ca <lcdRoundedRect2>
	lcdRoundedRect2(x+h_margin, x+width-1-h_margin, y+1+v_margin+(b_height+b_margin)*position, y+1+v_margin+b_height+(b_height+b_margin)*position, 1, LCD_RECT_PATTERN_FILL, 1, 1);
 80026c2:	89fa      	ldrh	r2, [r7, #14]
 80026c4:	7b3b      	ldrb	r3, [r7, #12]
 80026c6:	18d0      	adds	r0, r2, r3
 80026c8:	89fa      	ldrh	r2, [r7, #14]
 80026ca:	7a7b      	ldrb	r3, [r7, #9]
 80026cc:	4413      	add	r3, r2
 80026ce:	1e5a      	subs	r2, r3, #1
 80026d0:	7b3b      	ldrb	r3, [r7, #12]
 80026d2:	1ad4      	subs	r4, r2, r3
 80026d4:	7b7b      	ldrb	r3, [r7, #13]
 80026d6:	1c5a      	adds	r2, r3, #1
 80026d8:	7afb      	ldrb	r3, [r7, #11]
 80026da:	441a      	add	r2, r3
 80026dc:	79f9      	ldrb	r1, [r7, #7]
 80026de:	7abb      	ldrb	r3, [r7, #10]
 80026e0:	440b      	add	r3, r1
 80026e2:	4912      	ldr	r1, [pc, #72]	; (800272c <showScrollbar+0xf8>)
 80026e4:	7809      	ldrb	r1, [r1, #0]
 80026e6:	fb01 f303 	mul.w	r3, r1, r3
 80026ea:	18d5      	adds	r5, r2, r3
 80026ec:	7b7b      	ldrb	r3, [r7, #13]
 80026ee:	1c5a      	adds	r2, r3, #1
 80026f0:	7afb      	ldrb	r3, [r7, #11]
 80026f2:	441a      	add	r2, r3
 80026f4:	79fb      	ldrb	r3, [r7, #7]
 80026f6:	441a      	add	r2, r3
 80026f8:	79f9      	ldrb	r1, [r7, #7]
 80026fa:	7abb      	ldrb	r3, [r7, #10]
 80026fc:	440b      	add	r3, r1
 80026fe:	490b      	ldr	r1, [pc, #44]	; (800272c <showScrollbar+0xf8>)
 8002700:	7809      	ldrb	r1, [r1, #0]
 8002702:	fb01 f303 	mul.w	r3, r1, r3
 8002706:	4413      	add	r3, r2
 8002708:	2201      	movs	r2, #1
 800270a:	9203      	str	r2, [sp, #12]
 800270c:	2201      	movs	r2, #1
 800270e:	9202      	str	r2, [sp, #8]
 8002710:	2201      	movs	r2, #1
 8002712:	9201      	str	r2, [sp, #4]
 8002714:	2201      	movs	r2, #1
 8002716:	9200      	str	r2, [sp, #0]
 8002718:	462a      	mov	r2, r5
 800271a:	4621      	mov	r1, r4
 800271c:	f001 f955 	bl	80039ca <lcdRoundedRect2>
//	lcdRoundedRect2(x+h_margin, x+width-h_margin, y+1+v_margin+(b_height+b_margin)*0, y+1+v_margin+b_height+(b_height+b_margin)*0, 1, LCD_RECT_PATTERN_FILL, 0, 1);
//	lcdRoundedRect2(x+h_margin, x+width-h_margin, y+1+v_margin+(b_height+b_margin)*1, y+1+v_margin+b_height+(b_height+b_margin)*1, 1, LCD_RECT_PATTERN_FILL, 0, 1);
//	lcdRoundedRect2(x+h_margin, x+width-h_margin, y+1+v_margin+(b_height+b_margin)*2, y+1+v_margin+b_height+(b_height+b_margin)*2, 1, LCD_RECT_PATTERN_FILL, 0, 1);
}
 8002720:	bf00      	nop
 8002722:	3710      	adds	r7, #16
 8002724:	46bd      	mov	sp, r7
 8002726:	bdb0      	pop	{r4, r5, r7, pc}
 8002728:	55555556 	.word	0x55555556
 800272c:	20002600 	.word	0x20002600

08002730 <disableScrollbar>:
void disableScrollbar(void){
 8002730:	b480      	push	{r7}
 8002732:	af00      	add	r7, sp, #0
	isScrollbarEnabled = 0;
 8002734:	4b03      	ldr	r3, [pc, #12]	; (8002744 <disableScrollbar+0x14>)
 8002736:	2200      	movs	r2, #0
 8002738:	701a      	strb	r2, [r3, #0]
}
 800273a:	bf00      	nop
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr
 8002744:	20002602 	.word	0x20002602

08002748 <enableScrollbar>:
void enableScrollbar(void){
 8002748:	b580      	push	{r7, lr}
 800274a:	af00      	add	r7, sp, #0
	scrollerTimer = createTimer();
 800274c:	f003 ff39 	bl	80065c2 <createTimer>
 8002750:	4603      	mov	r3, r0
 8002752:	4a09      	ldr	r2, [pc, #36]	; (8002778 <enableScrollbar+0x30>)
 8002754:	6013      	str	r3, [r2, #0]
	setTimerAAA(scrollerTimer, 2, &disableScrollbar);
 8002756:	4b08      	ldr	r3, [pc, #32]	; (8002778 <enableScrollbar+0x30>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a08      	ldr	r2, [pc, #32]	; (800277c <enableScrollbar+0x34>)
 800275c:	2102      	movs	r1, #2
 800275e:	4618      	mov	r0, r3
 8002760:	f003 ff3f 	bl	80065e2 <setTimerAAA>
	runTimerAAA(scrollerTimer);
 8002764:	4b04      	ldr	r3, [pc, #16]	; (8002778 <enableScrollbar+0x30>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4618      	mov	r0, r3
 800276a:	f003 ff54 	bl	8006616 <runTimerAAA>
	isScrollbarEnabled = 1;
 800276e:	4b04      	ldr	r3, [pc, #16]	; (8002780 <enableScrollbar+0x38>)
 8002770:	2201      	movs	r2, #1
 8002772:	701a      	strb	r2, [r3, #0]
}
 8002774:	bf00      	nop
 8002776:	bd80      	pop	{r7, pc}
 8002778:	20002604 	.word	0x20002604
 800277c:	08002731 	.word	0x08002731
 8002780:	20002602 	.word	0x20002602

08002784 <prevPos>:

void prevPos(void){
 8002784:	b580      	push	{r7, lr}
 8002786:	af00      	add	r7, sp, #0
	enableScrollbar();
 8002788:	f7ff ffde 	bl	8002748 <enableScrollbar>
	if(position>0){
 800278c:	4b07      	ldr	r3, [pc, #28]	; (80027ac <prevPos+0x28>)
 800278e:	781b      	ldrb	r3, [r3, #0]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d006      	beq.n	80027a2 <prevPos+0x1e>
		position--;
 8002794:	4b05      	ldr	r3, [pc, #20]	; (80027ac <prevPos+0x28>)
 8002796:	781b      	ldrb	r3, [r3, #0]
 8002798:	3b01      	subs	r3, #1
 800279a:	b2da      	uxtb	r2, r3
 800279c:	4b03      	ldr	r3, [pc, #12]	; (80027ac <prevPos+0x28>)
 800279e:	701a      	strb	r2, [r3, #0]
	} else {
		position=MENU_ITEM_NUM-1;
	}
}
 80027a0:	e002      	b.n	80027a8 <prevPos+0x24>
		position=MENU_ITEM_NUM-1;
 80027a2:	4b02      	ldr	r3, [pc, #8]	; (80027ac <prevPos+0x28>)
 80027a4:	2202      	movs	r2, #2
 80027a6:	701a      	strb	r2, [r3, #0]
}
 80027a8:	bf00      	nop
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	20002600 	.word	0x20002600

080027b0 <nextPos>:

void nextPos(void){
 80027b0:	b580      	push	{r7, lr}
 80027b2:	af00      	add	r7, sp, #0
	enableScrollbar();
 80027b4:	f7ff ffc8 	bl	8002748 <enableScrollbar>
	if(position<(MENU_ITEM_NUM-1)){
 80027b8:	4b07      	ldr	r3, [pc, #28]	; (80027d8 <nextPos+0x28>)
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d806      	bhi.n	80027ce <nextPos+0x1e>
		position++;
 80027c0:	4b05      	ldr	r3, [pc, #20]	; (80027d8 <nextPos+0x28>)
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	3301      	adds	r3, #1
 80027c6:	b2da      	uxtb	r2, r3
 80027c8:	4b03      	ldr	r3, [pc, #12]	; (80027d8 <nextPos+0x28>)
 80027ca:	701a      	strb	r2, [r3, #0]
	} else {
		position=0;
	}
}
 80027cc:	e002      	b.n	80027d4 <nextPos+0x24>
		position=0;
 80027ce:	4b02      	ldr	r3, [pc, #8]	; (80027d8 <nextPos+0x28>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	701a      	strb	r2, [r3, #0]
}
 80027d4:	bf00      	nop
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	20002600 	.word	0x20002600

080027dc <nextScreen>:

void nextScreen(void){
 80027dc:	b580      	push	{r7, lr}
 80027de:	af00      	add	r7, sp, #0
	nextPos();
 80027e0:	f7ff ffe6 	bl	80027b0 <nextPos>
	applySelectedScreen();
 80027e4:	f000 f816 	bl	8002814 <applySelectedScreen>
}
 80027e8:	bf00      	nop
 80027ea:	bd80      	pop	{r7, pc}

080027ec <prevScreen>:
void prevScreen(void){
 80027ec:	b580      	push	{r7, lr}
 80027ee:	af00      	add	r7, sp, #0
	prevPos();
 80027f0:	f7ff ffc8 	bl	8002784 <prevPos>
	applySelectedScreen();
 80027f4:	f000 f80e 	bl	8002814 <applySelectedScreen>
}
 80027f8:	bf00      	nop
 80027fa:	bd80      	pop	{r7, pc}

080027fc <resetPos>:
void resetPos(void){
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
	position=0;
 8002800:	4b03      	ldr	r3, [pc, #12]	; (8002810 <resetPos+0x14>)
 8002802:	2200      	movs	r2, #0
 8002804:	701a      	strb	r2, [r3, #0]
	applySelectedScreen();
 8002806:	f000 f805 	bl	8002814 <applySelectedScreen>
}
 800280a:	bf00      	nop
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	20002600 	.word	0x20002600

08002814 <applySelectedScreen>:
	moduleSetupPtr = module->setup;
	moduleMainPtr = module->main;
	selectScreen();
}

void applySelectedScreen(void){
 8002814:	b580      	push	{r7, lr}
 8002816:	af00      	add	r7, sp, #0
//	moduleDescPtr = menuItems[position].description;
	moduleSetupPtr = menuItems[position].setup;
 8002818:	4b0e      	ldr	r3, [pc, #56]	; (8002854 <applySelectedScreen+0x40>)
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	4619      	mov	r1, r3
 800281e:	4a0e      	ldr	r2, [pc, #56]	; (8002858 <applySelectedScreen+0x44>)
 8002820:	460b      	mov	r3, r1
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	440b      	add	r3, r1
 8002826:	00db      	lsls	r3, r3, #3
 8002828:	4413      	add	r3, r2
 800282a:	3320      	adds	r3, #32
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a0b      	ldr	r2, [pc, #44]	; (800285c <applySelectedScreen+0x48>)
 8002830:	6013      	str	r3, [r2, #0]
	moduleMainPtr = menuItems[position].main;
 8002832:	4b08      	ldr	r3, [pc, #32]	; (8002854 <applySelectedScreen+0x40>)
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	4619      	mov	r1, r3
 8002838:	4a07      	ldr	r2, [pc, #28]	; (8002858 <applySelectedScreen+0x44>)
 800283a:	460b      	mov	r3, r1
 800283c:	009b      	lsls	r3, r3, #2
 800283e:	440b      	add	r3, r1
 8002840:	00db      	lsls	r3, r3, #3
 8002842:	4413      	add	r3, r2
 8002844:	3324      	adds	r3, #36	; 0x24
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a05      	ldr	r2, [pc, #20]	; (8002860 <applySelectedScreen+0x4c>)
 800284a:	6013      	str	r3, [r2, #0]
	selectScreen();
 800284c:	f000 f80a 	bl	8002864 <selectScreen>
}
 8002850:	bf00      	nop
 8002852:	bd80      	pop	{r7, pc}
 8002854:	20002600 	.word	0x20002600
 8002858:	08013eb0 	.word	0x08013eb0
 800285c:	20000070 	.word	0x20000070
 8002860:	2000006c 	.word	0x2000006c

08002864 <selectScreen>:

void selectScreen(void){
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
//	lcdClearBuffer();
	resetButtonHandlers();
 8002868:	f7ff fc1c 	bl	80020a4 <resetButtonHandlers>
	isModuleSet = 0;
 800286c:	4b04      	ldr	r3, [pc, #16]	; (8002880 <selectScreen+0x1c>)
 800286e:	2200      	movs	r2, #0
 8002870:	701a      	strb	r2, [r3, #0]
	currentModulePtr = moduleMainPtr;
 8002872:	4b04      	ldr	r3, [pc, #16]	; (8002884 <selectScreen+0x20>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a04      	ldr	r2, [pc, #16]	; (8002888 <selectScreen+0x24>)
 8002878:	6013      	str	r3, [r2, #0]
}
 800287a:	bf00      	nop
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	20002601 	.word	0x20002601
 8002884:	2000006c 	.word	0x2000006c
 8002888:	20000074 	.word	0x20000074

0800288c <showGui>:
// function to display alert message over current gui
//void showAlert(){
//
//}

void showGui(void){
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0
	if(isModuleSet == 0){
 8002890:	4b0c      	ldr	r3, [pc, #48]	; (80028c4 <showGui+0x38>)
 8002892:	781b      	ldrb	r3, [r3, #0]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d105      	bne.n	80028a4 <showGui+0x18>
		moduleSetupPtr();
 8002898:	4b0b      	ldr	r3, [pc, #44]	; (80028c8 <showGui+0x3c>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4798      	blx	r3
		isModuleSet = 1;
 800289e:	4b09      	ldr	r3, [pc, #36]	; (80028c4 <showGui+0x38>)
 80028a0:	2201      	movs	r2, #1
 80028a2:	701a      	strb	r2, [r3, #0]
	}
	if(currentModulePtr != NULL) currentModulePtr();
 80028a4:	4b09      	ldr	r3, [pc, #36]	; (80028cc <showGui+0x40>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d002      	beq.n	80028b2 <showGui+0x26>
 80028ac:	4b07      	ldr	r3, [pc, #28]	; (80028cc <showGui+0x40>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4798      	blx	r3
	if(isScrollbarEnabled) showScrollbar();
 80028b2:	4b07      	ldr	r3, [pc, #28]	; (80028d0 <showGui+0x44>)
 80028b4:	781b      	ldrb	r3, [r3, #0]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d001      	beq.n	80028be <showGui+0x32>
 80028ba:	f7ff febb 	bl	8002634 <showScrollbar>
//	lcdRefresh();
}
 80028be:	bf00      	nop
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	20002601 	.word	0x20002601
 80028c8:	20000070 	.word	0x20000070
 80028cc:	20000074 	.word	0x20000074
 80028d0:	20002602 	.word	0x20002602

080028d4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80028d8:	4b1b      	ldr	r3, [pc, #108]	; (8002948 <MX_I2C1_Init+0x74>)
 80028da:	4a1c      	ldr	r2, [pc, #112]	; (800294c <MX_I2C1_Init+0x78>)
 80028dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80028de:	4b1a      	ldr	r3, [pc, #104]	; (8002948 <MX_I2C1_Init+0x74>)
 80028e0:	4a1b      	ldr	r2, [pc, #108]	; (8002950 <MX_I2C1_Init+0x7c>)
 80028e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80028e4:	4b18      	ldr	r3, [pc, #96]	; (8002948 <MX_I2C1_Init+0x74>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80028ea:	4b17      	ldr	r3, [pc, #92]	; (8002948 <MX_I2C1_Init+0x74>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80028f0:	4b15      	ldr	r3, [pc, #84]	; (8002948 <MX_I2C1_Init+0x74>)
 80028f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80028f6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80028f8:	4b13      	ldr	r3, [pc, #76]	; (8002948 <MX_I2C1_Init+0x74>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80028fe:	4b12      	ldr	r3, [pc, #72]	; (8002948 <MX_I2C1_Init+0x74>)
 8002900:	2200      	movs	r2, #0
 8002902:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002904:	4b10      	ldr	r3, [pc, #64]	; (8002948 <MX_I2C1_Init+0x74>)
 8002906:	2200      	movs	r2, #0
 8002908:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800290a:	4b0f      	ldr	r3, [pc, #60]	; (8002948 <MX_I2C1_Init+0x74>)
 800290c:	2200      	movs	r2, #0
 800290e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002910:	480d      	ldr	r0, [pc, #52]	; (8002948 <MX_I2C1_Init+0x74>)
 8002912:	f004 fb29 	bl	8006f68 <HAL_I2C_Init>
 8002916:	4603      	mov	r3, r0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d001      	beq.n	8002920 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800291c:	f001 fd86 	bl	800442c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002920:	2100      	movs	r1, #0
 8002922:	4809      	ldr	r0, [pc, #36]	; (8002948 <MX_I2C1_Init+0x74>)
 8002924:	f005 fadf 	bl	8007ee6 <HAL_I2CEx_ConfigAnalogFilter>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d001      	beq.n	8002932 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800292e:	f001 fd7d 	bl	800442c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002932:	2100      	movs	r1, #0
 8002934:	4804      	ldr	r0, [pc, #16]	; (8002948 <MX_I2C1_Init+0x74>)
 8002936:	f005 fb12 	bl	8007f5e <HAL_I2CEx_ConfigDigitalFilter>
 800293a:	4603      	mov	r3, r0
 800293c:	2b00      	cmp	r3, #0
 800293e:	d001      	beq.n	8002944 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8002940:	f001 fd74 	bl	800442c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002944:	bf00      	nop
 8002946:	bd80      	pop	{r7, pc}
 8002948:	20002608 	.word	0x20002608
 800294c:	40005400 	.word	0x40005400
 8002950:	000186a0 	.word	0x000186a0

08002954 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b08a      	sub	sp, #40	; 0x28
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800295c:	f107 0314 	add.w	r3, r7, #20
 8002960:	2200      	movs	r2, #0
 8002962:	601a      	str	r2, [r3, #0]
 8002964:	605a      	str	r2, [r3, #4]
 8002966:	609a      	str	r2, [r3, #8]
 8002968:	60da      	str	r2, [r3, #12]
 800296a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a19      	ldr	r2, [pc, #100]	; (80029d8 <HAL_I2C_MspInit+0x84>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d12c      	bne.n	80029d0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002976:	2300      	movs	r3, #0
 8002978:	613b      	str	r3, [r7, #16]
 800297a:	4b18      	ldr	r3, [pc, #96]	; (80029dc <HAL_I2C_MspInit+0x88>)
 800297c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297e:	4a17      	ldr	r2, [pc, #92]	; (80029dc <HAL_I2C_MspInit+0x88>)
 8002980:	f043 0302 	orr.w	r3, r3, #2
 8002984:	6313      	str	r3, [r2, #48]	; 0x30
 8002986:	4b15      	ldr	r3, [pc, #84]	; (80029dc <HAL_I2C_MspInit+0x88>)
 8002988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800298a:	f003 0302 	and.w	r3, r3, #2
 800298e:	613b      	str	r3, [r7, #16]
 8002990:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002992:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002996:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002998:	2312      	movs	r3, #18
 800299a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800299c:	2300      	movs	r3, #0
 800299e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029a0:	2303      	movs	r3, #3
 80029a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80029a4:	2304      	movs	r3, #4
 80029a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029a8:	f107 0314 	add.w	r3, r7, #20
 80029ac:	4619      	mov	r1, r3
 80029ae:	480c      	ldr	r0, [pc, #48]	; (80029e0 <HAL_I2C_MspInit+0x8c>)
 80029b0:	f004 f8be 	bl	8006b30 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80029b4:	2300      	movs	r3, #0
 80029b6:	60fb      	str	r3, [r7, #12]
 80029b8:	4b08      	ldr	r3, [pc, #32]	; (80029dc <HAL_I2C_MspInit+0x88>)
 80029ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029bc:	4a07      	ldr	r2, [pc, #28]	; (80029dc <HAL_I2C_MspInit+0x88>)
 80029be:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80029c2:	6413      	str	r3, [r2, #64]	; 0x40
 80029c4:	4b05      	ldr	r3, [pc, #20]	; (80029dc <HAL_I2C_MspInit+0x88>)
 80029c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029cc:	60fb      	str	r3, [r7, #12]
 80029ce:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80029d0:	bf00      	nop
 80029d2:	3728      	adds	r7, #40	; 0x28
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	40005400 	.word	0x40005400
 80029dc:	40023800 	.word	0x40023800
 80029e0:	40020400 	.word	0x40020400

080029e4 <reverse_uint8>:
void lcdClear(void){
  HAL_GPIO_WritePin(SMLCD_SCS_PORT, SMLCD_SCS_PIN, GPIO_PIN_SET);
  HAL_SPI_Transmit(&SMLCD_SPI_PORT, (uint8_t *)clearCmd, 2, 150);
  HAL_GPIO_WritePin(SMLCD_SCS_PORT, SMLCD_SCS_PIN, GPIO_PIN_RESET);
}
uint8_t reverse_uint8(uint8_t re){
 80029e4:	b480      	push	{r7}
 80029e6:	b085      	sub	sp, #20
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	4603      	mov	r3, r0
 80029ec:	71fb      	strb	r3, [r7, #7]
//	return(uint8_t)(__RBIT(re) >> 24);
	uint8_t times = 7;
 80029ee:	2307      	movs	r3, #7
 80029f0:	73fb      	strb	r3, [r7, #15]
	uint8_t tmp = 0;
 80029f2:	2300      	movs	r3, #0
 80029f4:	737b      	strb	r3, [r7, #13]
	uint8_t result = re & 1;
 80029f6:	79fb      	ldrb	r3, [r7, #7]
 80029f8:	f003 0301 	and.w	r3, r3, #1
 80029fc:	73bb      	strb	r3, [r7, #14]
	while(times > 0){
 80029fe:	e010      	b.n	8002a22 <reverse_uint8+0x3e>
		result = result << 1;
 8002a00:	7bbb      	ldrb	r3, [r7, #14]
 8002a02:	005b      	lsls	r3, r3, #1
 8002a04:	73bb      	strb	r3, [r7, #14]
		re = re >> 1;
 8002a06:	79fb      	ldrb	r3, [r7, #7]
 8002a08:	085b      	lsrs	r3, r3, #1
 8002a0a:	71fb      	strb	r3, [r7, #7]
		tmp = re & 1;
 8002a0c:	79fb      	ldrb	r3, [r7, #7]
 8002a0e:	f003 0301 	and.w	r3, r3, #1
 8002a12:	737b      	strb	r3, [r7, #13]
		result |= tmp;
 8002a14:	7bba      	ldrb	r2, [r7, #14]
 8002a16:	7b7b      	ldrb	r3, [r7, #13]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	73bb      	strb	r3, [r7, #14]
		times--;
 8002a1c:	7bfb      	ldrb	r3, [r7, #15]
 8002a1e:	3b01      	subs	r3, #1
 8002a20:	73fb      	strb	r3, [r7, #15]
	while(times > 0){
 8002a22:	7bfb      	ldrb	r3, [r7, #15]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d1eb      	bne.n	8002a00 <reverse_uint8+0x1c>
	}
	return((uint8_t)result);
 8002a28:	7bbb      	ldrb	r3, [r7, #14]
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3714      	adds	r7, #20
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr
	...

08002a38 <lcdClearBuffer>:

static uint8_t lcdBuffer[(SCR_W * SCR_H) >> 3] = {0x00};
static uint8_t allowUpdate = 1;
uint8_t lineAddress1[2] = {0x80, 0x00};

void lcdClearBuffer(){
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
	updateSetting(0);
 8002a3e:	2000      	movs	r0, #0
 8002a40:	f000 f824 	bl	8002a8c <updateSetting>
	for(uint8_t i = 0; i < SCR_H; i++){
 8002a44:	2300      	movs	r3, #0
 8002a46:	71fb      	strb	r3, [r7, #7]
 8002a48:	e014      	b.n	8002a74 <lcdClearBuffer+0x3c>
		for(uint16_t j = 0; j < SCR_W/8; j++){
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	80bb      	strh	r3, [r7, #4]
 8002a4e:	e00b      	b.n	8002a68 <lcdClearBuffer+0x30>
			lcdBuffer[i*SCR_W/8+j] = 0xFF;
 8002a50:	79fb      	ldrb	r3, [r7, #7]
 8002a52:	2232      	movs	r2, #50	; 0x32
 8002a54:	fb03 f202 	mul.w	r2, r3, r2
 8002a58:	88bb      	ldrh	r3, [r7, #4]
 8002a5a:	4413      	add	r3, r2
 8002a5c:	4a0a      	ldr	r2, [pc, #40]	; (8002a88 <lcdClearBuffer+0x50>)
 8002a5e:	21ff      	movs	r1, #255	; 0xff
 8002a60:	54d1      	strb	r1, [r2, r3]
		for(uint16_t j = 0; j < SCR_W/8; j++){
 8002a62:	88bb      	ldrh	r3, [r7, #4]
 8002a64:	3301      	adds	r3, #1
 8002a66:	80bb      	strh	r3, [r7, #4]
 8002a68:	88bb      	ldrh	r3, [r7, #4]
 8002a6a:	2b31      	cmp	r3, #49	; 0x31
 8002a6c:	d9f0      	bls.n	8002a50 <lcdClearBuffer+0x18>
	for(uint8_t i = 0; i < SCR_H; i++){
 8002a6e:	79fb      	ldrb	r3, [r7, #7]
 8002a70:	3301      	adds	r3, #1
 8002a72:	71fb      	strb	r3, [r7, #7]
 8002a74:	79fb      	ldrb	r3, [r7, #7]
 8002a76:	2bef      	cmp	r3, #239	; 0xef
 8002a78:	d9e7      	bls.n	8002a4a <lcdClearBuffer+0x12>
//			} else {
//				lcdBuffer[i*SCR_W/8+j] = 0x55;
//			}
		}
	}
	updateSetting(1);
 8002a7a:	2001      	movs	r0, #1
 8002a7c:	f000 f806 	bl	8002a8c <updateSetting>
}
 8002a80:	bf00      	nop
 8002a82:	3708      	adds	r7, #8
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	20002660 	.word	0x20002660

08002a8c <updateSetting>:

void updateSetting(uint8_t state){
 8002a8c:	b480      	push	{r7}
 8002a8e:	b083      	sub	sp, #12
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	4603      	mov	r3, r0
 8002a94:	71fb      	strb	r3, [r7, #7]
	allowUpdate = state;
 8002a96:	4a04      	ldr	r2, [pc, #16]	; (8002aa8 <updateSetting+0x1c>)
 8002a98:	79fb      	ldrb	r3, [r7, #7]
 8002a9a:	7013      	strb	r3, [r2, #0]
}
 8002a9c:	bf00      	nop
 8002a9e:	370c      	adds	r7, #12
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr
 8002aa8:	20000078 	.word	0x20000078

08002aac <lcdPutChar>:
		break;
	}
	lcdBuffer[y*SCR_W/8 + xBlock] = finalVal;
}

void lcdPutChar(uint16_t x, uint8_t y, char chr, const Font_TypeDef *font){
 8002aac:	b480      	push	{r7}
 8002aae:	b087      	sub	sp, #28
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	603b      	str	r3, [r7, #0]
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	80fb      	strh	r3, [r7, #6]
 8002ab8:	460b      	mov	r3, r1
 8002aba:	717b      	strb	r3, [r7, #5]
 8002abc:	4613      	mov	r3, r2
 8002abe:	713b      	strb	r3, [r7, #4]
	// If the specified character code is out of bounds should substitute the code of the "unknown" character
	if ((chr < font->font_MinChar) || (chr > font->font_MaxChar)) {
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	795b      	ldrb	r3, [r3, #5]
 8002ac4:	793a      	ldrb	r2, [r7, #4]
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d304      	bcc.n	8002ad4 <lcdPutChar+0x28>
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	799b      	ldrb	r3, [r3, #6]
 8002ace:	793a      	ldrb	r2, [r7, #4]
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d902      	bls.n	8002ada <lcdPutChar+0x2e>
		chr = font->font_UnknownChar;
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	79db      	ldrb	r3, [r3, #7]
 8002ad8:	713b      	strb	r3, [r7, #4]
	}
	uint8_t offset = x % 8;
 8002ada:	88fb      	ldrh	r3, [r7, #6]
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	f003 0307 	and.w	r3, r3, #7
 8002ae2:	753b      	strb	r3, [r7, #20]
	uint8_t xBlock = x >> 3;
 8002ae4:	88fb      	ldrh	r3, [r7, #6]
 8002ae6:	08db      	lsrs	r3, r3, #3
 8002ae8:	b29b      	uxth	r3, r3
 8002aea:	74fb      	strb	r3, [r7, #19]
	uint8_t bytesInLine = (font->font_BPC/font->font_Height);
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	885b      	ldrh	r3, [r3, #2]
 8002af0:	461a      	mov	r2, r3
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	785b      	ldrb	r3, [r3, #1]
 8002af6:	fb92 f3f3 	sdiv	r3, r2, r3
 8002afa:	74bb      	strb	r3, [r7, #18]
	for(uint8_t j = 0; j < (font->font_Height); j++){
 8002afc:	2300      	movs	r3, #0
 8002afe:	75fb      	strb	r3, [r7, #23]
 8002b00:	e09b      	b.n	8002c3a <lcdPutChar+0x18e>
		uint16_t bufferLoc = (y+j)*SCR_W/8+xBlock;
 8002b02:	797a      	ldrb	r2, [r7, #5]
 8002b04:	7dfb      	ldrb	r3, [r7, #23]
 8002b06:	4413      	add	r3, r2
 8002b08:	b29b      	uxth	r3, r3
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	0092      	lsls	r2, r2, #2
 8002b0e:	4413      	add	r3, r2
 8002b10:	461a      	mov	r2, r3
 8002b12:	0091      	lsls	r1, r2, #2
 8002b14:	461a      	mov	r2, r3
 8002b16:	460b      	mov	r3, r1
 8002b18:	4413      	add	r3, r2
 8002b1a:	005b      	lsls	r3, r3, #1
 8002b1c:	b29a      	uxth	r2, r3
 8002b1e:	7cfb      	ldrb	r3, [r7, #19]
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	4413      	add	r3, r2
 8002b24:	823b      	strh	r3, [r7, #16]
		uint32_t characterLoc = (chr-(font->font_MinChar))*(font->font_BPC)+j*bytesInLine;
 8002b26:	793b      	ldrb	r3, [r7, #4]
 8002b28:	683a      	ldr	r2, [r7, #0]
 8002b2a:	7952      	ldrb	r2, [r2, #5]
 8002b2c:	1a9b      	subs	r3, r3, r2
 8002b2e:	683a      	ldr	r2, [r7, #0]
 8002b30:	8852      	ldrh	r2, [r2, #2]
 8002b32:	fb03 f202 	mul.w	r2, r3, r2
 8002b36:	7dfb      	ldrb	r3, [r7, #23]
 8002b38:	7cb9      	ldrb	r1, [r7, #18]
 8002b3a:	fb01 f303 	mul.w	r3, r1, r3
 8002b3e:	4413      	add	r3, r2
 8002b40:	60fb      	str	r3, [r7, #12]
		uint8_t dataBlock = (font->font_Data[characterLoc]) >> offset;
 8002b42:	683a      	ldr	r2, [r7, #0]
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	4413      	add	r3, r2
 8002b48:	3308      	adds	r3, #8
 8002b4a:	781b      	ldrb	r3, [r3, #0]
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	7d3b      	ldrb	r3, [r7, #20]
 8002b50:	fa42 f303 	asr.w	r3, r2, r3
 8002b54:	75bb      	strb	r3, [r7, #22]
		lcdBuffer[bufferLoc] &= ~dataBlock;
 8002b56:	8a3b      	ldrh	r3, [r7, #16]
 8002b58:	4a3e      	ldr	r2, [pc, #248]	; (8002c54 <lcdPutChar+0x1a8>)
 8002b5a:	5cd3      	ldrb	r3, [r2, r3]
 8002b5c:	b25a      	sxtb	r2, r3
 8002b5e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002b62:	43db      	mvns	r3, r3
 8002b64:	b25b      	sxtb	r3, r3
 8002b66:	4013      	ands	r3, r2
 8002b68:	b25a      	sxtb	r2, r3
 8002b6a:	8a3b      	ldrh	r3, [r7, #16]
 8002b6c:	b2d1      	uxtb	r1, r2
 8002b6e:	4a39      	ldr	r2, [pc, #228]	; (8002c54 <lcdPutChar+0x1a8>)
 8002b70:	54d1      	strb	r1, [r2, r3]
		dataBlock = (font->font_Data[characterLoc] & (0xFF >> (8 - offset)));
 8002b72:	683a      	ldr	r2, [r7, #0]
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	4413      	add	r3, r2
 8002b78:	3308      	adds	r3, #8
 8002b7a:	781b      	ldrb	r3, [r3, #0]
 8002b7c:	b25a      	sxtb	r2, r3
 8002b7e:	7d3b      	ldrb	r3, [r7, #20]
 8002b80:	f1c3 0308 	rsb	r3, r3, #8
 8002b84:	21ff      	movs	r1, #255	; 0xff
 8002b86:	fa41 f303 	asr.w	r3, r1, r3
 8002b8a:	b25b      	sxtb	r3, r3
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	b25b      	sxtb	r3, r3
 8002b90:	75bb      	strb	r3, [r7, #22]
		for(uint8_t i = 1; i < (font->font_Width + 7)>>3; i++){
 8002b92:	2301      	movs	r3, #1
 8002b94:	757b      	strb	r3, [r7, #21]
 8002b96:	e029      	b.n	8002bec <lcdPutChar+0x140>
			uint8_t newDataBlock = font->font_Data[characterLoc + i];
 8002b98:	7d7a      	ldrb	r2, [r7, #21]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	4413      	add	r3, r2
 8002b9e:	683a      	ldr	r2, [r7, #0]
 8002ba0:	4413      	add	r3, r2
 8002ba2:	7a1b      	ldrb	r3, [r3, #8]
 8002ba4:	72fb      	strb	r3, [r7, #11]
			lcdBuffer[bufferLoc + i] &= ~((dataBlock << (8 - offset)) | (newDataBlock >> offset));
 8002ba6:	8a3a      	ldrh	r2, [r7, #16]
 8002ba8:	7d7b      	ldrb	r3, [r7, #21]
 8002baa:	4413      	add	r3, r2
 8002bac:	4a29      	ldr	r2, [pc, #164]	; (8002c54 <lcdPutChar+0x1a8>)
 8002bae:	5cd3      	ldrb	r3, [r2, r3]
 8002bb0:	b25a      	sxtb	r2, r3
 8002bb2:	7db9      	ldrb	r1, [r7, #22]
 8002bb4:	7d3b      	ldrb	r3, [r7, #20]
 8002bb6:	f1c3 0308 	rsb	r3, r3, #8
 8002bba:	fa01 f303 	lsl.w	r3, r1, r3
 8002bbe:	b259      	sxtb	r1, r3
 8002bc0:	7af8      	ldrb	r0, [r7, #11]
 8002bc2:	7d3b      	ldrb	r3, [r7, #20]
 8002bc4:	fa40 f303 	asr.w	r3, r0, r3
 8002bc8:	b25b      	sxtb	r3, r3
 8002bca:	430b      	orrs	r3, r1
 8002bcc:	b25b      	sxtb	r3, r3
 8002bce:	43db      	mvns	r3, r3
 8002bd0:	b25b      	sxtb	r3, r3
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	b259      	sxtb	r1, r3
 8002bd6:	8a3a      	ldrh	r2, [r7, #16]
 8002bd8:	7d7b      	ldrb	r3, [r7, #21]
 8002bda:	4413      	add	r3, r2
 8002bdc:	b2c9      	uxtb	r1, r1
 8002bde:	4a1d      	ldr	r2, [pc, #116]	; (8002c54 <lcdPutChar+0x1a8>)
 8002be0:	54d1      	strb	r1, [r2, r3]
			dataBlock = newDataBlock;
 8002be2:	7afb      	ldrb	r3, [r7, #11]
 8002be4:	75bb      	strb	r3, [r7, #22]
		for(uint8_t i = 1; i < (font->font_Width + 7)>>3; i++){
 8002be6:	7d7b      	ldrb	r3, [r7, #21]
 8002be8:	3301      	adds	r3, #1
 8002bea:	757b      	strb	r3, [r7, #21]
 8002bec:	7d7a      	ldrb	r2, [r7, #21]
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	781b      	ldrb	r3, [r3, #0]
 8002bf2:	3307      	adds	r3, #7
 8002bf4:	10db      	asrs	r3, r3, #3
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	dbce      	blt.n	8002b98 <lcdPutChar+0xec>
		}
		lcdBuffer[bufferLoc + ((font->font_Width+7)>>3)] &= ~(dataBlock << (8-offset));
 8002bfa:	8a3a      	ldrh	r2, [r7, #16]
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	781b      	ldrb	r3, [r3, #0]
 8002c00:	3307      	adds	r3, #7
 8002c02:	10db      	asrs	r3, r3, #3
 8002c04:	4413      	add	r3, r2
 8002c06:	4a13      	ldr	r2, [pc, #76]	; (8002c54 <lcdPutChar+0x1a8>)
 8002c08:	5cd3      	ldrb	r3, [r2, r3]
 8002c0a:	b25a      	sxtb	r2, r3
 8002c0c:	7db9      	ldrb	r1, [r7, #22]
 8002c0e:	7d3b      	ldrb	r3, [r7, #20]
 8002c10:	f1c3 0308 	rsb	r3, r3, #8
 8002c14:	fa01 f303 	lsl.w	r3, r1, r3
 8002c18:	b25b      	sxtb	r3, r3
 8002c1a:	43db      	mvns	r3, r3
 8002c1c:	b25b      	sxtb	r3, r3
 8002c1e:	4013      	ands	r3, r2
 8002c20:	b259      	sxtb	r1, r3
 8002c22:	8a3a      	ldrh	r2, [r7, #16]
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	3307      	adds	r3, #7
 8002c2a:	10db      	asrs	r3, r3, #3
 8002c2c:	4413      	add	r3, r2
 8002c2e:	b2c9      	uxtb	r1, r1
 8002c30:	4a08      	ldr	r2, [pc, #32]	; (8002c54 <lcdPutChar+0x1a8>)
 8002c32:	54d1      	strb	r1, [r2, r3]
	for(uint8_t j = 0; j < (font->font_Height); j++){
 8002c34:	7dfb      	ldrb	r3, [r7, #23]
 8002c36:	3301      	adds	r3, #1
 8002c38:	75fb      	strb	r3, [r7, #23]
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	785b      	ldrb	r3, [r3, #1]
 8002c3e:	7dfa      	ldrb	r2, [r7, #23]
 8002c40:	429a      	cmp	r2, r3
 8002c42:	f4ff af5e 	bcc.w	8002b02 <lcdPutChar+0x56>
	}
}
 8002c46:	bf00      	nop
 8002c48:	bf00      	nop
 8002c4a:	371c      	adds	r7, #28
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr
 8002c54:	20002660 	.word	0x20002660

08002c58 <lcdPutIcon>:

void lcdPutIcon(uint16_t x, uint8_t y, const Icon_TypeDef *icon){
 8002c58:	b480      	push	{r7}
 8002c5a:	b089      	sub	sp, #36	; 0x24
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	4603      	mov	r3, r0
 8002c60:	603a      	str	r2, [r7, #0]
 8002c62:	80fb      	strh	r3, [r7, #6]
 8002c64:	460b      	mov	r3, r1
 8002c66:	717b      	strb	r3, [r7, #5]
	uint8_t icon_Width = icon->icon_Width;
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	773b      	strb	r3, [r7, #28]
	uint8_t icon_Height = icon->icon_Height;
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	785b      	ldrb	r3, [r3, #1]
 8002c72:	76fb      	strb	r3, [r7, #27]
	uint8_t* icon_Data = &icon->icon_Data;
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	3305      	adds	r3, #5
 8002c78:	617b      	str	r3, [r7, #20]
	uint8_t offset = x % 8;
 8002c7a:	88fb      	ldrh	r3, [r7, #6]
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	f003 0307 	and.w	r3, r3, #7
 8002c82:	74fb      	strb	r3, [r7, #19]
	uint8_t xBlock = x >> 3;
 8002c84:	88fb      	ldrh	r3, [r7, #6]
 8002c86:	08db      	lsrs	r3, r3, #3
 8002c88:	b29b      	uxth	r3, r3
 8002c8a:	74bb      	strb	r3, [r7, #18]
	uint8_t bytesInLine = (icon->icon_BPC/icon_Height);
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	885b      	ldrh	r3, [r3, #2]
 8002c90:	461a      	mov	r2, r3
 8002c92:	7efb      	ldrb	r3, [r7, #27]
 8002c94:	fb92 f3f3 	sdiv	r3, r2, r3
 8002c98:	747b      	strb	r3, [r7, #17]
	for(uint8_t j = 0; j < (icon_Height); j++){
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	77fb      	strb	r3, [r7, #31]
 8002c9e:	e094      	b.n	8002dca <lcdPutIcon+0x172>
		uint16_t bufferLoc = (y+j)*SCR_W/8+xBlock;
 8002ca0:	797a      	ldrb	r2, [r7, #5]
 8002ca2:	7ffb      	ldrb	r3, [r7, #31]
 8002ca4:	4413      	add	r3, r2
 8002ca6:	b29b      	uxth	r3, r3
 8002ca8:	461a      	mov	r2, r3
 8002caa:	0092      	lsls	r2, r2, #2
 8002cac:	4413      	add	r3, r2
 8002cae:	461a      	mov	r2, r3
 8002cb0:	0091      	lsls	r1, r2, #2
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	460b      	mov	r3, r1
 8002cb6:	4413      	add	r3, r2
 8002cb8:	005b      	lsls	r3, r3, #1
 8002cba:	b29a      	uxth	r2, r3
 8002cbc:	7cbb      	ldrb	r3, [r7, #18]
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	4413      	add	r3, r2
 8002cc2:	81fb      	strh	r3, [r7, #14]
		uint8_t dataBlock = icon_Data[j*bytesInLine] >> offset;
 8002cc4:	7ffb      	ldrb	r3, [r7, #31]
 8002cc6:	7c7a      	ldrb	r2, [r7, #17]
 8002cc8:	fb02 f303 	mul.w	r3, r2, r3
 8002ccc:	461a      	mov	r2, r3
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	4413      	add	r3, r2
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	7cfb      	ldrb	r3, [r7, #19]
 8002cd8:	fa42 f303 	asr.w	r3, r2, r3
 8002cdc:	77bb      	strb	r3, [r7, #30]
		lcdBuffer[bufferLoc] &= ~dataBlock;
 8002cde:	89fb      	ldrh	r3, [r7, #14]
 8002ce0:	4a40      	ldr	r2, [pc, #256]	; (8002de4 <lcdPutIcon+0x18c>)
 8002ce2:	5cd3      	ldrb	r3, [r2, r3]
 8002ce4:	b25a      	sxtb	r2, r3
 8002ce6:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8002cea:	43db      	mvns	r3, r3
 8002cec:	b25b      	sxtb	r3, r3
 8002cee:	4013      	ands	r3, r2
 8002cf0:	b25a      	sxtb	r2, r3
 8002cf2:	89fb      	ldrh	r3, [r7, #14]
 8002cf4:	b2d1      	uxtb	r1, r2
 8002cf6:	4a3b      	ldr	r2, [pc, #236]	; (8002de4 <lcdPutIcon+0x18c>)
 8002cf8:	54d1      	strb	r1, [r2, r3]
		dataBlock = (icon_Data[j*bytesInLine] & (0xFF >> (8 - offset)));
 8002cfa:	7ffb      	ldrb	r3, [r7, #31]
 8002cfc:	7c7a      	ldrb	r2, [r7, #17]
 8002cfe:	fb02 f303 	mul.w	r3, r2, r3
 8002d02:	461a      	mov	r2, r3
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	4413      	add	r3, r2
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	b25a      	sxtb	r2, r3
 8002d0c:	7cfb      	ldrb	r3, [r7, #19]
 8002d0e:	f1c3 0308 	rsb	r3, r3, #8
 8002d12:	21ff      	movs	r1, #255	; 0xff
 8002d14:	fa41 f303 	asr.w	r3, r1, r3
 8002d18:	b25b      	sxtb	r3, r3
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	b25b      	sxtb	r3, r3
 8002d1e:	77bb      	strb	r3, [r7, #30]
		for(uint8_t i = 1; i <= (icon_Width)>>3; i++){
 8002d20:	2301      	movs	r3, #1
 8002d22:	777b      	strb	r3, [r7, #29]
 8002d24:	e02d      	b.n	8002d82 <lcdPutIcon+0x12a>
			uint8_t newDataBlock = icon_Data[j*bytesInLine + i];
 8002d26:	7ffb      	ldrb	r3, [r7, #31]
 8002d28:	7c7a      	ldrb	r2, [r7, #17]
 8002d2a:	fb03 f202 	mul.w	r2, r3, r2
 8002d2e:	7f7b      	ldrb	r3, [r7, #29]
 8002d30:	4413      	add	r3, r2
 8002d32:	461a      	mov	r2, r3
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	4413      	add	r3, r2
 8002d38:	781b      	ldrb	r3, [r3, #0]
 8002d3a:	737b      	strb	r3, [r7, #13]
			lcdBuffer[bufferLoc + i] &= ~((dataBlock << (8 - offset)) | (newDataBlock >> offset));
 8002d3c:	89fa      	ldrh	r2, [r7, #14]
 8002d3e:	7f7b      	ldrb	r3, [r7, #29]
 8002d40:	4413      	add	r3, r2
 8002d42:	4a28      	ldr	r2, [pc, #160]	; (8002de4 <lcdPutIcon+0x18c>)
 8002d44:	5cd3      	ldrb	r3, [r2, r3]
 8002d46:	b25a      	sxtb	r2, r3
 8002d48:	7fb9      	ldrb	r1, [r7, #30]
 8002d4a:	7cfb      	ldrb	r3, [r7, #19]
 8002d4c:	f1c3 0308 	rsb	r3, r3, #8
 8002d50:	fa01 f303 	lsl.w	r3, r1, r3
 8002d54:	b259      	sxtb	r1, r3
 8002d56:	7b78      	ldrb	r0, [r7, #13]
 8002d58:	7cfb      	ldrb	r3, [r7, #19]
 8002d5a:	fa40 f303 	asr.w	r3, r0, r3
 8002d5e:	b25b      	sxtb	r3, r3
 8002d60:	430b      	orrs	r3, r1
 8002d62:	b25b      	sxtb	r3, r3
 8002d64:	43db      	mvns	r3, r3
 8002d66:	b25b      	sxtb	r3, r3
 8002d68:	4013      	ands	r3, r2
 8002d6a:	b259      	sxtb	r1, r3
 8002d6c:	89fa      	ldrh	r2, [r7, #14]
 8002d6e:	7f7b      	ldrb	r3, [r7, #29]
 8002d70:	4413      	add	r3, r2
 8002d72:	b2c9      	uxtb	r1, r1
 8002d74:	4a1b      	ldr	r2, [pc, #108]	; (8002de4 <lcdPutIcon+0x18c>)
 8002d76:	54d1      	strb	r1, [r2, r3]
			dataBlock = newDataBlock;
 8002d78:	7b7b      	ldrb	r3, [r7, #13]
 8002d7a:	77bb      	strb	r3, [r7, #30]
		for(uint8_t i = 1; i <= (icon_Width)>>3; i++){
 8002d7c:	7f7b      	ldrb	r3, [r7, #29]
 8002d7e:	3301      	adds	r3, #1
 8002d80:	777b      	strb	r3, [r7, #29]
 8002d82:	7f3b      	ldrb	r3, [r7, #28]
 8002d84:	08db      	lsrs	r3, r3, #3
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	7f7a      	ldrb	r2, [r7, #29]
 8002d8a:	429a      	cmp	r2, r3
 8002d8c:	d9cb      	bls.n	8002d26 <lcdPutIcon+0xce>
		}
		lcdBuffer[bufferLoc + ((icon_Width+7)>>3)] &= ~(dataBlock << (8-offset));
 8002d8e:	89fa      	ldrh	r2, [r7, #14]
 8002d90:	7f3b      	ldrb	r3, [r7, #28]
 8002d92:	3307      	adds	r3, #7
 8002d94:	10db      	asrs	r3, r3, #3
 8002d96:	4413      	add	r3, r2
 8002d98:	4a12      	ldr	r2, [pc, #72]	; (8002de4 <lcdPutIcon+0x18c>)
 8002d9a:	5cd3      	ldrb	r3, [r2, r3]
 8002d9c:	b25a      	sxtb	r2, r3
 8002d9e:	7fb9      	ldrb	r1, [r7, #30]
 8002da0:	7cfb      	ldrb	r3, [r7, #19]
 8002da2:	f1c3 0308 	rsb	r3, r3, #8
 8002da6:	fa01 f303 	lsl.w	r3, r1, r3
 8002daa:	b25b      	sxtb	r3, r3
 8002dac:	43db      	mvns	r3, r3
 8002dae:	b25b      	sxtb	r3, r3
 8002db0:	4013      	ands	r3, r2
 8002db2:	b259      	sxtb	r1, r3
 8002db4:	89fa      	ldrh	r2, [r7, #14]
 8002db6:	7f3b      	ldrb	r3, [r7, #28]
 8002db8:	3307      	adds	r3, #7
 8002dba:	10db      	asrs	r3, r3, #3
 8002dbc:	4413      	add	r3, r2
 8002dbe:	b2c9      	uxtb	r1, r1
 8002dc0:	4a08      	ldr	r2, [pc, #32]	; (8002de4 <lcdPutIcon+0x18c>)
 8002dc2:	54d1      	strb	r1, [r2, r3]
	for(uint8_t j = 0; j < (icon_Height); j++){
 8002dc4:	7ffb      	ldrb	r3, [r7, #31]
 8002dc6:	3301      	adds	r3, #1
 8002dc8:	77fb      	strb	r3, [r7, #31]
 8002dca:	7ffa      	ldrb	r2, [r7, #31]
 8002dcc:	7efb      	ldrb	r3, [r7, #27]
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	f4ff af66 	bcc.w	8002ca0 <lcdPutIcon+0x48>
	}
}
 8002dd4:	bf00      	nop
 8002dd6:	bf00      	nop
 8002dd8:	3724      	adds	r7, #36	; 0x24
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	20002660 	.word	0x20002660

08002de8 <lcdPutStr>:

void lcdPutStr(uint16_t x, uint8_t y, const char *chr, const Font_TypeDef *font){
 8002de8:	b590      	push	{r4, r7, lr}
 8002dea:	b087      	sub	sp, #28
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	60ba      	str	r2, [r7, #8]
 8002df0:	607b      	str	r3, [r7, #4]
 8002df2:	4603      	mov	r3, r0
 8002df4:	81fb      	strh	r3, [r7, #14]
 8002df6:	460b      	mov	r3, r1
 8002df8:	737b      	strb	r3, [r7, #13]
	for(uint8_t i = 0; i < strlen(chr); i++){
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	75fb      	strb	r3, [r7, #23]
 8002dfe:	e015      	b.n	8002e2c <lcdPutStr+0x44>
		// version with y meaning lcd row
		  lcdPutChar(x+font->font_Width*i, y, chr[i], font);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	781b      	ldrb	r3, [r3, #0]
 8002e04:	b29a      	uxth	r2, r3
 8002e06:	7dfb      	ldrb	r3, [r7, #23]
 8002e08:	b29b      	uxth	r3, r3
 8002e0a:	fb12 f303 	smulbb	r3, r2, r3
 8002e0e:	b29a      	uxth	r2, r3
 8002e10:	89fb      	ldrh	r3, [r7, #14]
 8002e12:	4413      	add	r3, r2
 8002e14:	b298      	uxth	r0, r3
 8002e16:	7dfb      	ldrb	r3, [r7, #23]
 8002e18:	68ba      	ldr	r2, [r7, #8]
 8002e1a:	4413      	add	r3, r2
 8002e1c:	781a      	ldrb	r2, [r3, #0]
 8002e1e:	7b79      	ldrb	r1, [r7, #13]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	f7ff fe43 	bl	8002aac <lcdPutChar>
	for(uint8_t i = 0; i < strlen(chr); i++){
 8002e26:	7dfb      	ldrb	r3, [r7, #23]
 8002e28:	3301      	adds	r3, #1
 8002e2a:	75fb      	strb	r3, [r7, #23]
 8002e2c:	7dfc      	ldrb	r4, [r7, #23]
 8002e2e:	68b8      	ldr	r0, [r7, #8]
 8002e30:	f7fd f9de 	bl	80001f0 <strlen>
 8002e34:	4603      	mov	r3, r0
 8002e36:	429c      	cmp	r4, r3
 8002e38:	d3e2      	bcc.n	8002e00 <lcdPutStr+0x18>
		  // version with Y meaning line number
//		  lcdPutChar(x+font->font_Width*i, y*font->font_Height, chr[i], font);
//		  HAL_Delay(1);
		  }
}
 8002e3a:	bf00      	nop
 8002e3c:	bf00      	nop
 8002e3e:	371c      	adds	r7, #28
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd90      	pop	{r4, r7, pc}

08002e44 <lcdVLine>:
		}

	}
}

void lcdVLine(uint16_t x, uint16_t y1, uint8_t y2, uint8_t mode){
 8002e44:	b490      	push	{r4, r7}
 8002e46:	b084      	sub	sp, #16
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	4604      	mov	r4, r0
 8002e4c:	4608      	mov	r0, r1
 8002e4e:	4611      	mov	r1, r2
 8002e50:	461a      	mov	r2, r3
 8002e52:	4623      	mov	r3, r4
 8002e54:	80fb      	strh	r3, [r7, #6]
 8002e56:	4603      	mov	r3, r0
 8002e58:	80bb      	strh	r3, [r7, #4]
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	70fb      	strb	r3, [r7, #3]
 8002e5e:	4613      	mov	r3, r2
 8002e60:	70bb      	strb	r3, [r7, #2]
	uint8_t block = x/8;
 8002e62:	88fb      	ldrh	r3, [r7, #6]
 8002e64:	08db      	lsrs	r3, r3, #3
 8002e66:	b29b      	uxth	r3, r3
 8002e68:	737b      	strb	r3, [r7, #13]
	uint8_t offset = x%8;
 8002e6a:	88fb      	ldrh	r3, [r7, #6]
 8002e6c:	b2db      	uxtb	r3, r3
 8002e6e:	f003 0307 	and.w	r3, r3, #7
 8002e72:	733b      	strb	r3, [r7, #12]
	if(y1 > y2){
 8002e74:	78fb      	ldrb	r3, [r7, #3]
 8002e76:	b29b      	uxth	r3, r3
 8002e78:	88ba      	ldrh	r2, [r7, #4]
 8002e7a:	429a      	cmp	r2, r3
 8002e7c:	d905      	bls.n	8002e8a <lcdVLine+0x46>
		uint8_t temp = y1;
 8002e7e:	88bb      	ldrh	r3, [r7, #4]
 8002e80:	72fb      	strb	r3, [r7, #11]
		y1 = y2;
 8002e82:	78fb      	ldrb	r3, [r7, #3]
 8002e84:	80bb      	strh	r3, [r7, #4]
		y2 = temp;
 8002e86:	7afb      	ldrb	r3, [r7, #11]
 8002e88:	70fb      	strb	r3, [r7, #3]
	}
	for(uint8_t y = y1; y <= y2; y++){
 8002e8a:	88bb      	ldrh	r3, [r7, #4]
 8002e8c:	73fb      	strb	r3, [r7, #15]
 8002e8e:	e04e      	b.n	8002f2e <lcdVLine+0xea>
		uint8_t content = lcdBuffer[y*SCR_W/8+block];
 8002e90:	7bfb      	ldrb	r3, [r7, #15]
 8002e92:	2232      	movs	r2, #50	; 0x32
 8002e94:	fb03 f202 	mul.w	r2, r3, r2
 8002e98:	7b7b      	ldrb	r3, [r7, #13]
 8002e9a:	4413      	add	r3, r2
 8002e9c:	4a29      	ldr	r2, [pc, #164]	; (8002f44 <lcdVLine+0x100>)
 8002e9e:	5cd3      	ldrb	r3, [r2, r3]
 8002ea0:	73bb      	strb	r3, [r7, #14]
		switch(mode){
 8002ea2:	78bb      	ldrb	r3, [r7, #2]
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	d01e      	beq.n	8002ee6 <lcdVLine+0xa2>
 8002ea8:	2b02      	cmp	r3, #2
 8002eaa:	dc27      	bgt.n	8002efc <lcdVLine+0xb8>
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d002      	beq.n	8002eb6 <lcdVLine+0x72>
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d00b      	beq.n	8002ecc <lcdVLine+0x88>
 8002eb4:	e022      	b.n	8002efc <lcdVLine+0xb8>
			// clear
			case 0:
				content |= (0b10000000 >> offset);
 8002eb6:	7b3b      	ldrb	r3, [r7, #12]
 8002eb8:	2280      	movs	r2, #128	; 0x80
 8002eba:	fa42 f303 	asr.w	r3, r2, r3
 8002ebe:	b25a      	sxtb	r2, r3
 8002ec0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	b25b      	sxtb	r3, r3
 8002ec8:	73bb      	strb	r3, [r7, #14]
				break;
 8002eca:	e024      	b.n	8002f16 <lcdVLine+0xd2>
			// fill
			case 1:
				content &= ~(0b10000000 >> offset);
 8002ecc:	7b3b      	ldrb	r3, [r7, #12]
 8002ece:	2280      	movs	r2, #128	; 0x80
 8002ed0:	fa42 f303 	asr.w	r3, r2, r3
 8002ed4:	b25b      	sxtb	r3, r3
 8002ed6:	43db      	mvns	r3, r3
 8002ed8:	b25a      	sxtb	r2, r3
 8002eda:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002ede:	4013      	ands	r3, r2
 8002ee0:	b25b      	sxtb	r3, r3
 8002ee2:	73bb      	strb	r3, [r7, #14]
				break;
 8002ee4:	e017      	b.n	8002f16 <lcdVLine+0xd2>
			// revert
			case 2:
				content ^= (0b10000000 >> offset);
 8002ee6:	7b3b      	ldrb	r3, [r7, #12]
 8002ee8:	2280      	movs	r2, #128	; 0x80
 8002eea:	fa42 f303 	asr.w	r3, r2, r3
 8002eee:	b25a      	sxtb	r2, r3
 8002ef0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002ef4:	4053      	eors	r3, r2
 8002ef6:	b25b      	sxtb	r3, r3
 8002ef8:	73bb      	strb	r3, [r7, #14]
				break;
 8002efa:	e00c      	b.n	8002f16 <lcdVLine+0xd2>
			default:
				content &= ~(0b10000000 >> offset);
 8002efc:	7b3b      	ldrb	r3, [r7, #12]
 8002efe:	2280      	movs	r2, #128	; 0x80
 8002f00:	fa42 f303 	asr.w	r3, r2, r3
 8002f04:	b25b      	sxtb	r3, r3
 8002f06:	43db      	mvns	r3, r3
 8002f08:	b25a      	sxtb	r2, r3
 8002f0a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002f0e:	4013      	ands	r3, r2
 8002f10:	b25b      	sxtb	r3, r3
 8002f12:	73bb      	strb	r3, [r7, #14]
				break;
 8002f14:	bf00      	nop
		}
			lcdBuffer[y*SCR_W/8+block] = content;
 8002f16:	7bfb      	ldrb	r3, [r7, #15]
 8002f18:	2232      	movs	r2, #50	; 0x32
 8002f1a:	fb03 f202 	mul.w	r2, r3, r2
 8002f1e:	7b7b      	ldrb	r3, [r7, #13]
 8002f20:	4413      	add	r3, r2
 8002f22:	4908      	ldr	r1, [pc, #32]	; (8002f44 <lcdVLine+0x100>)
 8002f24:	7bba      	ldrb	r2, [r7, #14]
 8002f26:	54ca      	strb	r2, [r1, r3]
	for(uint8_t y = y1; y <= y2; y++){
 8002f28:	7bfb      	ldrb	r3, [r7, #15]
 8002f2a:	3301      	adds	r3, #1
 8002f2c:	73fb      	strb	r3, [r7, #15]
 8002f2e:	7bfa      	ldrb	r2, [r7, #15]
 8002f30:	78fb      	ldrb	r3, [r7, #3]
 8002f32:	429a      	cmp	r2, r3
 8002f34:	d9ac      	bls.n	8002e90 <lcdVLine+0x4c>
	}
}
 8002f36:	bf00      	nop
 8002f38:	bf00      	nop
 8002f3a:	3710      	adds	r7, #16
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bc90      	pop	{r4, r7}
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	20002660 	.word	0x20002660

08002f48 <lcdHLine2>:

void lcdHLine2(uint16_t x1, uint16_t x2, uint8_t y, uint8_t mode, uint8_t fill){
 8002f48:	b490      	push	{r4, r7}
 8002f4a:	b086      	sub	sp, #24
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	4604      	mov	r4, r0
 8002f50:	4608      	mov	r0, r1
 8002f52:	4611      	mov	r1, r2
 8002f54:	461a      	mov	r2, r3
 8002f56:	4623      	mov	r3, r4
 8002f58:	80fb      	strh	r3, [r7, #6]
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	80bb      	strh	r3, [r7, #4]
 8002f5e:	460b      	mov	r3, r1
 8002f60:	70fb      	strb	r3, [r7, #3]
 8002f62:	4613      	mov	r3, r2
 8002f64:	70bb      	strb	r3, [r7, #2]
		uint8_t pattern = 0xFF;
 8002f66:	23ff      	movs	r3, #255	; 0xff
 8002f68:	75fb      	strb	r3, [r7, #23]
		switch(fill){
 8002f6a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002f6e:	2b14      	cmp	r3, #20
 8002f70:	f200 8208 	bhi.w	8003384 <lcdHLine2+0x43c>
 8002f74:	a201      	add	r2, pc, #4	; (adr r2, 8002f7c <lcdHLine2+0x34>)
 8002f76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f7a:	bf00      	nop
 8002f7c:	08002fd1 	.word	0x08002fd1
 8002f80:	08002fd7 	.word	0x08002fd7
 8002f84:	08002fdd 	.word	0x08002fdd
 8002f88:	08002fe3 	.word	0x08002fe3
 8002f8c:	08002ffb 	.word	0x08002ffb
 8002f90:	08003013 	.word	0x08003013
 8002f94:	0800302b 	.word	0x0800302b
 8002f98:	08003075 	.word	0x08003075
 8002f9c:	080030b9 	.word	0x080030b9
 8002fa0:	080030fd 	.word	0x080030fd
 8002fa4:	0800313b 	.word	0x0800313b
 8002fa8:	08003161 	.word	0x08003161
 8002fac:	0800318b 	.word	0x0800318b
 8002fb0:	080031c1 	.word	0x080031c1
 8002fb4:	080031d9 	.word	0x080031d9
 8002fb8:	080031ff 	.word	0x080031ff
 8002fbc:	08003235 	.word	0x08003235
 8002fc0:	0800326b 	.word	0x0800326b
 8002fc4:	080032ad 	.word	0x080032ad
 8002fc8:	08003307 	.word	0x08003307
 8002fcc:	08003343 	.word	0x08003343
		case 0:	// clear
			pattern = 0x00;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	75fb      	strb	r3, [r7, #23]
			break;
 8002fd4:	e1ea      	b.n	80033ac <lcdHLine2+0x464>
		case 1:	// fill
			pattern = 0xFF;
 8002fd6:	23ff      	movs	r3, #255	; 0xff
 8002fd8:	75fb      	strb	r3, [r7, #23]
			break;
 8002fda:	e1e7      	b.n	80033ac <lcdHLine2+0x464>
		case 2:	// vertical lines
			pattern = 0x55;
 8002fdc:	2355      	movs	r3, #85	; 0x55
 8002fde:	75fb      	strb	r3, [r7, #23]
			break;
 8002fe0:	e1e4      	b.n	80033ac <lcdHLine2+0x464>
		case 3:	// horizontal lines
			if(y%2) pattern = 0x00;
 8002fe2:	78fb      	ldrb	r3, [r7, #3]
 8002fe4:	f003 0301 	and.w	r3, r3, #1
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d002      	beq.n	8002ff4 <lcdHLine2+0xac>
 8002fee:	2300      	movs	r3, #0
 8002ff0:	75fb      	strb	r3, [r7, #23]
			else pattern = 0xFF;
			break;
 8002ff2:	e1db      	b.n	80033ac <lcdHLine2+0x464>
			else pattern = 0xFF;
 8002ff4:	23ff      	movs	r3, #255	; 0xff
 8002ff6:	75fb      	strb	r3, [r7, #23]
			break;
 8002ff8:	e1d8      	b.n	80033ac <lcdHLine2+0x464>
		case 4:	//  checker pattern
			if(y%2) pattern = 0xAA;
 8002ffa:	78fb      	ldrb	r3, [r7, #3]
 8002ffc:	f003 0301 	and.w	r3, r3, #1
 8003000:	b2db      	uxtb	r3, r3
 8003002:	2b00      	cmp	r3, #0
 8003004:	d002      	beq.n	800300c <lcdHLine2+0xc4>
 8003006:	23aa      	movs	r3, #170	; 0xaa
 8003008:	75fb      	strb	r3, [r7, #23]
			else pattern = 0x55;
			break;
 800300a:	e1cf      	b.n	80033ac <lcdHLine2+0x464>
			else pattern = 0x55;
 800300c:	2355      	movs	r3, #85	; 0x55
 800300e:	75fb      	strb	r3, [r7, #23]
			break;
 8003010:	e1cc      	b.n	80033ac <lcdHLine2+0x464>
		case 5:	// shifted dots
			if(y%2) pattern = 0b10001000;
 8003012:	78fb      	ldrb	r3, [r7, #3]
 8003014:	f003 0301 	and.w	r3, r3, #1
 8003018:	b2db      	uxtb	r3, r3
 800301a:	2b00      	cmp	r3, #0
 800301c:	d002      	beq.n	8003024 <lcdHLine2+0xdc>
 800301e:	2388      	movs	r3, #136	; 0x88
 8003020:	75fb      	strb	r3, [r7, #23]
			else pattern = 0b00100010;
			break;
 8003022:	e1c3      	b.n	80033ac <lcdHLine2+0x464>
			else pattern = 0b00100010;
 8003024:	2322      	movs	r3, #34	; 0x22
 8003026:	75fb      	strb	r3, [r7, #23]
			break;
 8003028:	e1c0      	b.n	80033ac <lcdHLine2+0x464>
		case 6: // diagonal lines
			if(y%4==0) pattern = 0b10001000;
 800302a:	78fb      	ldrb	r3, [r7, #3]
 800302c:	f003 0303 	and.w	r3, r3, #3
 8003030:	b2db      	uxtb	r3, r3
 8003032:	2b00      	cmp	r3, #0
 8003034:	d102      	bne.n	800303c <lcdHLine2+0xf4>
 8003036:	2388      	movs	r3, #136	; 0x88
 8003038:	75fb      	strb	r3, [r7, #23]
			else if(y%4==1) pattern = 0b01000100;
			else if(y%4==2) pattern = 0b00100010;
			else if(y%4==3) pattern = 0b00010001;
			break;
 800303a:	e1a6      	b.n	800338a <lcdHLine2+0x442>
			else if(y%4==1) pattern = 0b01000100;
 800303c:	78fb      	ldrb	r3, [r7, #3]
 800303e:	f003 0303 	and.w	r3, r3, #3
 8003042:	b2db      	uxtb	r3, r3
 8003044:	2b01      	cmp	r3, #1
 8003046:	d102      	bne.n	800304e <lcdHLine2+0x106>
 8003048:	2344      	movs	r3, #68	; 0x44
 800304a:	75fb      	strb	r3, [r7, #23]
			break;
 800304c:	e19d      	b.n	800338a <lcdHLine2+0x442>
			else if(y%4==2) pattern = 0b00100010;
 800304e:	78fb      	ldrb	r3, [r7, #3]
 8003050:	f003 0303 	and.w	r3, r3, #3
 8003054:	b2db      	uxtb	r3, r3
 8003056:	2b02      	cmp	r3, #2
 8003058:	d102      	bne.n	8003060 <lcdHLine2+0x118>
 800305a:	2322      	movs	r3, #34	; 0x22
 800305c:	75fb      	strb	r3, [r7, #23]
			break;
 800305e:	e194      	b.n	800338a <lcdHLine2+0x442>
			else if(y%4==3) pattern = 0b00010001;
 8003060:	78fb      	ldrb	r3, [r7, #3]
 8003062:	f003 0303 	and.w	r3, r3, #3
 8003066:	b2db      	uxtb	r3, r3
 8003068:	2b03      	cmp	r3, #3
 800306a:	f040 818e 	bne.w	800338a <lcdHLine2+0x442>
 800306e:	2311      	movs	r3, #17
 8003070:	75fb      	strb	r3, [r7, #23]
			break;
 8003072:	e18a      	b.n	800338a <lcdHLine2+0x442>
		case 7: // vertical rain
			if((y%4==0) || (y%4==2)) pattern = 0b10101010;
 8003074:	78fb      	ldrb	r3, [r7, #3]
 8003076:	f003 0303 	and.w	r3, r3, #3
 800307a:	b2db      	uxtb	r3, r3
 800307c:	2b00      	cmp	r3, #0
 800307e:	d005      	beq.n	800308c <lcdHLine2+0x144>
 8003080:	78fb      	ldrb	r3, [r7, #3]
 8003082:	f003 0303 	and.w	r3, r3, #3
 8003086:	b2db      	uxtb	r3, r3
 8003088:	2b02      	cmp	r3, #2
 800308a:	d102      	bne.n	8003092 <lcdHLine2+0x14a>
 800308c:	23aa      	movs	r3, #170	; 0xaa
 800308e:	75fb      	strb	r3, [r7, #23]
			else if(y%4==1) pattern = 0b00100010;
			else if(y%4==3) pattern = 0b00100010<<2;
			break;
 8003090:	e17d      	b.n	800338e <lcdHLine2+0x446>
			else if(y%4==1) pattern = 0b00100010;
 8003092:	78fb      	ldrb	r3, [r7, #3]
 8003094:	f003 0303 	and.w	r3, r3, #3
 8003098:	b2db      	uxtb	r3, r3
 800309a:	2b01      	cmp	r3, #1
 800309c:	d102      	bne.n	80030a4 <lcdHLine2+0x15c>
 800309e:	2322      	movs	r3, #34	; 0x22
 80030a0:	75fb      	strb	r3, [r7, #23]
			break;
 80030a2:	e174      	b.n	800338e <lcdHLine2+0x446>
			else if(y%4==3) pattern = 0b00100010<<2;
 80030a4:	78fb      	ldrb	r3, [r7, #3]
 80030a6:	f003 0303 	and.w	r3, r3, #3
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	2b03      	cmp	r3, #3
 80030ae:	f040 816e 	bne.w	800338e <lcdHLine2+0x446>
 80030b2:	2388      	movs	r3, #136	; 0x88
 80030b4:	75fb      	strb	r3, [r7, #23]
			break;
 80030b6:	e16a      	b.n	800338e <lcdHLine2+0x446>
		case 8: // diagonal crosses
			if((y%4==1) || (y%4==3)) pattern = 0b01010101;
 80030b8:	78fb      	ldrb	r3, [r7, #3]
 80030ba:	f003 0303 	and.w	r3, r3, #3
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d005      	beq.n	80030d0 <lcdHLine2+0x188>
 80030c4:	78fb      	ldrb	r3, [r7, #3]
 80030c6:	f003 0303 	and.w	r3, r3, #3
 80030ca:	b2db      	uxtb	r3, r3
 80030cc:	2b03      	cmp	r3, #3
 80030ce:	d102      	bne.n	80030d6 <lcdHLine2+0x18e>
 80030d0:	2355      	movs	r3, #85	; 0x55
 80030d2:	75fb      	strb	r3, [r7, #23]
			else if(y%4==0) pattern = 0b10001000;
			else if(y%4==2) pattern = 0b00100010;
			break;
 80030d4:	e15d      	b.n	8003392 <lcdHLine2+0x44a>
			else if(y%4==0) pattern = 0b10001000;
 80030d6:	78fb      	ldrb	r3, [r7, #3]
 80030d8:	f003 0303 	and.w	r3, r3, #3
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d102      	bne.n	80030e8 <lcdHLine2+0x1a0>
 80030e2:	2388      	movs	r3, #136	; 0x88
 80030e4:	75fb      	strb	r3, [r7, #23]
			break;
 80030e6:	e154      	b.n	8003392 <lcdHLine2+0x44a>
			else if(y%4==2) pattern = 0b00100010;
 80030e8:	78fb      	ldrb	r3, [r7, #3]
 80030ea:	f003 0303 	and.w	r3, r3, #3
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	2b02      	cmp	r3, #2
 80030f2:	f040 814e 	bne.w	8003392 <lcdHLine2+0x44a>
 80030f6:	2322      	movs	r3, #34	; 0x22
 80030f8:	75fb      	strb	r3, [r7, #23]
			break;
 80030fa:	e14a      	b.n	8003392 <lcdHLine2+0x44a>
		case 9: // big checkerboard
			if((y%4==0) || (y%4==1)) pattern = 0b11001100;
 80030fc:	78fb      	ldrb	r3, [r7, #3]
 80030fe:	f003 0303 	and.w	r3, r3, #3
 8003102:	b2db      	uxtb	r3, r3
 8003104:	2b00      	cmp	r3, #0
 8003106:	d005      	beq.n	8003114 <lcdHLine2+0x1cc>
 8003108:	78fb      	ldrb	r3, [r7, #3]
 800310a:	f003 0303 	and.w	r3, r3, #3
 800310e:	b2db      	uxtb	r3, r3
 8003110:	2b01      	cmp	r3, #1
 8003112:	d102      	bne.n	800311a <lcdHLine2+0x1d2>
 8003114:	23cc      	movs	r3, #204	; 0xcc
 8003116:	75fb      	strb	r3, [r7, #23]
			else if(y%4==2 || y%4==3) pattern = 0b00110011;
			break;
 8003118:	e13d      	b.n	8003396 <lcdHLine2+0x44e>
			else if(y%4==2 || y%4==3) pattern = 0b00110011;
 800311a:	78fb      	ldrb	r3, [r7, #3]
 800311c:	f003 0303 	and.w	r3, r3, #3
 8003120:	b2db      	uxtb	r3, r3
 8003122:	2b02      	cmp	r3, #2
 8003124:	d006      	beq.n	8003134 <lcdHLine2+0x1ec>
 8003126:	78fb      	ldrb	r3, [r7, #3]
 8003128:	f003 0303 	and.w	r3, r3, #3
 800312c:	b2db      	uxtb	r3, r3
 800312e:	2b03      	cmp	r3, #3
 8003130:	f040 8131 	bne.w	8003396 <lcdHLine2+0x44e>
 8003134:	2333      	movs	r3, #51	; 0x33
 8003136:	75fb      	strb	r3, [r7, #23]
			break;
 8003138:	e12d      	b.n	8003396 <lcdHLine2+0x44e>
		case 10: // vertical crosshatch
			if(y%2==0) pattern = 0b01010101;
 800313a:	78fb      	ldrb	r3, [r7, #3]
 800313c:	f003 0301 	and.w	r3, r3, #1
 8003140:	b2db      	uxtb	r3, r3
 8003142:	2b00      	cmp	r3, #0
 8003144:	d102      	bne.n	800314c <lcdHLine2+0x204>
 8003146:	2355      	movs	r3, #85	; 0x55
 8003148:	75fb      	strb	r3, [r7, #23]
			else if(y%2==1) pattern = 0b11111111;
			break;
 800314a:	e126      	b.n	800339a <lcdHLine2+0x452>
			else if(y%2==1) pattern = 0b11111111;
 800314c:	78fb      	ldrb	r3, [r7, #3]
 800314e:	f003 0301 	and.w	r3, r3, #1
 8003152:	b2db      	uxtb	r3, r3
 8003154:	2b00      	cmp	r3, #0
 8003156:	f000 8120 	beq.w	800339a <lcdHLine2+0x452>
 800315a:	23ff      	movs	r3, #255	; 0xff
 800315c:	75fb      	strb	r3, [r7, #23]
			break;
 800315e:	e11c      	b.n	800339a <lcdHLine2+0x452>
		case 11: // corners
			if(y%4==0) pattern = 0b11001100;
 8003160:	78fb      	ldrb	r3, [r7, #3]
 8003162:	f003 0303 	and.w	r3, r3, #3
 8003166:	b2db      	uxtb	r3, r3
 8003168:	2b00      	cmp	r3, #0
 800316a:	d102      	bne.n	8003172 <lcdHLine2+0x22a>
 800316c:	23cc      	movs	r3, #204	; 0xcc
 800316e:	75fb      	strb	r3, [r7, #23]
			else if(y%4==1) pattern = 0b01000100;
			else pattern = 0x00;
			break;
 8003170:	e11c      	b.n	80033ac <lcdHLine2+0x464>
			else if(y%4==1) pattern = 0b01000100;
 8003172:	78fb      	ldrb	r3, [r7, #3]
 8003174:	f003 0303 	and.w	r3, r3, #3
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2b01      	cmp	r3, #1
 800317c:	d102      	bne.n	8003184 <lcdHLine2+0x23c>
 800317e:	2344      	movs	r3, #68	; 0x44
 8003180:	75fb      	strb	r3, [r7, #23]
			break;
 8003182:	e113      	b.n	80033ac <lcdHLine2+0x464>
			else pattern = 0x00;
 8003184:	2300      	movs	r3, #0
 8003186:	75fb      	strb	r3, [r7, #23]
			break;
 8003188:	e110      	b.n	80033ac <lcdHLine2+0x464>
		case 12: // big corners
			if(y%4==0) pattern = 0b11101110;
 800318a:	78fb      	ldrb	r3, [r7, #3]
 800318c:	f003 0303 	and.w	r3, r3, #3
 8003190:	b2db      	uxtb	r3, r3
 8003192:	2b00      	cmp	r3, #0
 8003194:	d102      	bne.n	800319c <lcdHLine2+0x254>
 8003196:	23ee      	movs	r3, #238	; 0xee
 8003198:	75fb      	strb	r3, [r7, #23]
			else if(y%4==1 || y%4==2) pattern = 0b00100010;
			else pattern = 0x00;
			break;
 800319a:	e107      	b.n	80033ac <lcdHLine2+0x464>
			else if(y%4==1 || y%4==2) pattern = 0b00100010;
 800319c:	78fb      	ldrb	r3, [r7, #3]
 800319e:	f003 0303 	and.w	r3, r3, #3
 80031a2:	b2db      	uxtb	r3, r3
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d005      	beq.n	80031b4 <lcdHLine2+0x26c>
 80031a8:	78fb      	ldrb	r3, [r7, #3]
 80031aa:	f003 0303 	and.w	r3, r3, #3
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	2b02      	cmp	r3, #2
 80031b2:	d102      	bne.n	80031ba <lcdHLine2+0x272>
 80031b4:	2322      	movs	r3, #34	; 0x22
 80031b6:	75fb      	strb	r3, [r7, #23]
			break;
 80031b8:	e0f8      	b.n	80033ac <lcdHLine2+0x464>
			else pattern = 0x00;
 80031ba:	2300      	movs	r3, #0
 80031bc:	75fb      	strb	r3, [r7, #23]
			break;
 80031be:	e0f5      	b.n	80033ac <lcdHLine2+0x464>
		case 13: // big vertical crosshatch
			if(y%4==0) pattern = 0b11111111;
 80031c0:	78fb      	ldrb	r3, [r7, #3]
 80031c2:	f003 0303 	and.w	r3, r3, #3
 80031c6:	b2db      	uxtb	r3, r3
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d102      	bne.n	80031d2 <lcdHLine2+0x28a>
 80031cc:	23ff      	movs	r3, #255	; 0xff
 80031ce:	75fb      	strb	r3, [r7, #23]
			else pattern = 0b10001000;
			break;
 80031d0:	e0ec      	b.n	80033ac <lcdHLine2+0x464>
			else pattern = 0b10001000;
 80031d2:	2388      	movs	r3, #136	; 0x88
 80031d4:	75fb      	strb	r3, [r7, #23]
			break;
 80031d6:	e0e9      	b.n	80033ac <lcdHLine2+0x464>
		case 14: // points
			if(y%2==0) pattern = ~0b01010101;
 80031d8:	78fb      	ldrb	r3, [r7, #3]
 80031da:	f003 0301 	and.w	r3, r3, #1
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d102      	bne.n	80031ea <lcdHLine2+0x2a2>
 80031e4:	23aa      	movs	r3, #170	; 0xaa
 80031e6:	75fb      	strb	r3, [r7, #23]
			else if(y%2==1) pattern = ~0b11111111;
			break;
 80031e8:	e0d9      	b.n	800339e <lcdHLine2+0x456>
			else if(y%2==1) pattern = ~0b11111111;
 80031ea:	78fb      	ldrb	r3, [r7, #3]
 80031ec:	f003 0301 	and.w	r3, r3, #1
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	f000 80d3 	beq.w	800339e <lcdHLine2+0x456>
 80031f8:	2300      	movs	r3, #0
 80031fa:	75fb      	strb	r3, [r7, #23]
			break;
 80031fc:	e0cf      	b.n	800339e <lcdHLine2+0x456>
		case 15: // crosses
			if(y%4==0 || y%4==2) pattern = 0b10101010;
 80031fe:	78fb      	ldrb	r3, [r7, #3]
 8003200:	f003 0303 	and.w	r3, r3, #3
 8003204:	b2db      	uxtb	r3, r3
 8003206:	2b00      	cmp	r3, #0
 8003208:	d005      	beq.n	8003216 <lcdHLine2+0x2ce>
 800320a:	78fb      	ldrb	r3, [r7, #3]
 800320c:	f003 0303 	and.w	r3, r3, #3
 8003210:	b2db      	uxtb	r3, r3
 8003212:	2b02      	cmp	r3, #2
 8003214:	d102      	bne.n	800321c <lcdHLine2+0x2d4>
 8003216:	23aa      	movs	r3, #170	; 0xaa
 8003218:	75fb      	strb	r3, [r7, #23]
			else if(y%4==1) pattern = 0b01000100;
			else pattern = 0x00;
			break;
 800321a:	e0c7      	b.n	80033ac <lcdHLine2+0x464>
			else if(y%4==1) pattern = 0b01000100;
 800321c:	78fb      	ldrb	r3, [r7, #3]
 800321e:	f003 0303 	and.w	r3, r3, #3
 8003222:	b2db      	uxtb	r3, r3
 8003224:	2b01      	cmp	r3, #1
 8003226:	d102      	bne.n	800322e <lcdHLine2+0x2e6>
 8003228:	2344      	movs	r3, #68	; 0x44
 800322a:	75fb      	strb	r3, [r7, #23]
			break;
 800322c:	e0be      	b.n	80033ac <lcdHLine2+0x464>
			else pattern = 0x00;
 800322e:	2300      	movs	r3, #0
 8003230:	75fb      	strb	r3, [r7, #23]
			break;
 8003232:	e0bb      	b.n	80033ac <lcdHLine2+0x464>
		case 16: // boxes
			if(y%4==0 || y%4==2) pattern = 0b11101110;
 8003234:	78fb      	ldrb	r3, [r7, #3]
 8003236:	f003 0303 	and.w	r3, r3, #3
 800323a:	b2db      	uxtb	r3, r3
 800323c:	2b00      	cmp	r3, #0
 800323e:	d005      	beq.n	800324c <lcdHLine2+0x304>
 8003240:	78fb      	ldrb	r3, [r7, #3]
 8003242:	f003 0303 	and.w	r3, r3, #3
 8003246:	b2db      	uxtb	r3, r3
 8003248:	2b02      	cmp	r3, #2
 800324a:	d102      	bne.n	8003252 <lcdHLine2+0x30a>
 800324c:	23ee      	movs	r3, #238	; 0xee
 800324e:	75fb      	strb	r3, [r7, #23]
			else if(y%4==1) pattern = 0b10101010;
			else pattern = 0x00;
			break;
 8003250:	e0ac      	b.n	80033ac <lcdHLine2+0x464>
			else if(y%4==1) pattern = 0b10101010;
 8003252:	78fb      	ldrb	r3, [r7, #3]
 8003254:	f003 0303 	and.w	r3, r3, #3
 8003258:	b2db      	uxtb	r3, r3
 800325a:	2b01      	cmp	r3, #1
 800325c:	d102      	bne.n	8003264 <lcdHLine2+0x31c>
 800325e:	23aa      	movs	r3, #170	; 0xaa
 8003260:	75fb      	strb	r3, [r7, #23]
			break;
 8003262:	e0a3      	b.n	80033ac <lcdHLine2+0x464>
			else pattern = 0x00;
 8003264:	2300      	movs	r3, #0
 8003266:	75fb      	strb	r3, [r7, #23]
			break;
 8003268:	e0a0      	b.n	80033ac <lcdHLine2+0x464>
		case 17: // diamonds
			if(y%4==0 || y%4==2) pattern = 0b01000100;
 800326a:	78fb      	ldrb	r3, [r7, #3]
 800326c:	f003 0303 	and.w	r3, r3, #3
 8003270:	b2db      	uxtb	r3, r3
 8003272:	2b00      	cmp	r3, #0
 8003274:	d005      	beq.n	8003282 <lcdHLine2+0x33a>
 8003276:	78fb      	ldrb	r3, [r7, #3]
 8003278:	f003 0303 	and.w	r3, r3, #3
 800327c:	b2db      	uxtb	r3, r3
 800327e:	2b02      	cmp	r3, #2
 8003280:	d102      	bne.n	8003288 <lcdHLine2+0x340>
 8003282:	2344      	movs	r3, #68	; 0x44
 8003284:	75fb      	strb	r3, [r7, #23]
			else if(y%4==1) pattern = 0b10101010;
			else if(y%4==3) pattern = 0b00010001;
			break;
 8003286:	e08c      	b.n	80033a2 <lcdHLine2+0x45a>
			else if(y%4==1) pattern = 0b10101010;
 8003288:	78fb      	ldrb	r3, [r7, #3]
 800328a:	f003 0303 	and.w	r3, r3, #3
 800328e:	b2db      	uxtb	r3, r3
 8003290:	2b01      	cmp	r3, #1
 8003292:	d102      	bne.n	800329a <lcdHLine2+0x352>
 8003294:	23aa      	movs	r3, #170	; 0xaa
 8003296:	75fb      	strb	r3, [r7, #23]
			break;
 8003298:	e083      	b.n	80033a2 <lcdHLine2+0x45a>
			else if(y%4==3) pattern = 0b00010001;
 800329a:	78fb      	ldrb	r3, [r7, #3]
 800329c:	f003 0303 	and.w	r3, r3, #3
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	2b03      	cmp	r3, #3
 80032a4:	d17d      	bne.n	80033a2 <lcdHLine2+0x45a>
 80032a6:	2311      	movs	r3, #17
 80032a8:	75fb      	strb	r3, [r7, #23]
			break;
 80032aa:	e07a      	b.n	80033a2 <lcdHLine2+0x45a>
		case 18: // waves
			if(y%3==0) pattern = 0b01010101;
 80032ac:	78fa      	ldrb	r2, [r7, #3]
 80032ae:	4baf      	ldr	r3, [pc, #700]	; (800356c <lcdHLine2+0x624>)
 80032b0:	fba3 1302 	umull	r1, r3, r3, r2
 80032b4:	0859      	lsrs	r1, r3, #1
 80032b6:	460b      	mov	r3, r1
 80032b8:	005b      	lsls	r3, r3, #1
 80032ba:	440b      	add	r3, r1
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d102      	bne.n	80032ca <lcdHLine2+0x382>
 80032c4:	2355      	movs	r3, #85	; 0x55
 80032c6:	75fb      	strb	r3, [r7, #23]
			else if(y%3==1) pattern = 0b10101010;
			else if(y%3==2) pattern = 0b00000000;
			break;
 80032c8:	e06d      	b.n	80033a6 <lcdHLine2+0x45e>
			else if(y%3==1) pattern = 0b10101010;
 80032ca:	78fa      	ldrb	r2, [r7, #3]
 80032cc:	4ba7      	ldr	r3, [pc, #668]	; (800356c <lcdHLine2+0x624>)
 80032ce:	fba3 1302 	umull	r1, r3, r3, r2
 80032d2:	0859      	lsrs	r1, r3, #1
 80032d4:	460b      	mov	r3, r1
 80032d6:	005b      	lsls	r3, r3, #1
 80032d8:	440b      	add	r3, r1
 80032da:	1ad3      	subs	r3, r2, r3
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	2b01      	cmp	r3, #1
 80032e0:	d102      	bne.n	80032e8 <lcdHLine2+0x3a0>
 80032e2:	23aa      	movs	r3, #170	; 0xaa
 80032e4:	75fb      	strb	r3, [r7, #23]
			break;
 80032e6:	e05e      	b.n	80033a6 <lcdHLine2+0x45e>
			else if(y%3==2) pattern = 0b00000000;
 80032e8:	78fa      	ldrb	r2, [r7, #3]
 80032ea:	4ba0      	ldr	r3, [pc, #640]	; (800356c <lcdHLine2+0x624>)
 80032ec:	fba3 1302 	umull	r1, r3, r3, r2
 80032f0:	0859      	lsrs	r1, r3, #1
 80032f2:	460b      	mov	r3, r1
 80032f4:	005b      	lsls	r3, r3, #1
 80032f6:	440b      	add	r3, r1
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	d152      	bne.n	80033a6 <lcdHLine2+0x45e>
 8003300:	2300      	movs	r3, #0
 8003302:	75fb      	strb	r3, [r7, #23]
			break;
 8003304:	e04f      	b.n	80033a6 <lcdHLine2+0x45e>
		case 19: // big waves
			if(y%4==0) pattern = 0b00100010;
 8003306:	78fb      	ldrb	r3, [r7, #3]
 8003308:	f003 0303 	and.w	r3, r3, #3
 800330c:	b2db      	uxtb	r3, r3
 800330e:	2b00      	cmp	r3, #0
 8003310:	d102      	bne.n	8003318 <lcdHLine2+0x3d0>
 8003312:	2322      	movs	r3, #34	; 0x22
 8003314:	75fb      	strb	r3, [r7, #23]
			else if(y%4==1) pattern = 0b01010101;
			else if(y%4==2) pattern = 0b10001000;
			else pattern = 0x00;
			break;
 8003316:	e049      	b.n	80033ac <lcdHLine2+0x464>
			else if(y%4==1) pattern = 0b01010101;
 8003318:	78fb      	ldrb	r3, [r7, #3]
 800331a:	f003 0303 	and.w	r3, r3, #3
 800331e:	b2db      	uxtb	r3, r3
 8003320:	2b01      	cmp	r3, #1
 8003322:	d102      	bne.n	800332a <lcdHLine2+0x3e2>
 8003324:	2355      	movs	r3, #85	; 0x55
 8003326:	75fb      	strb	r3, [r7, #23]
			break;
 8003328:	e040      	b.n	80033ac <lcdHLine2+0x464>
			else if(y%4==2) pattern = 0b10001000;
 800332a:	78fb      	ldrb	r3, [r7, #3]
 800332c:	f003 0303 	and.w	r3, r3, #3
 8003330:	b2db      	uxtb	r3, r3
 8003332:	2b02      	cmp	r3, #2
 8003334:	d102      	bne.n	800333c <lcdHLine2+0x3f4>
 8003336:	2388      	movs	r3, #136	; 0x88
 8003338:	75fb      	strb	r3, [r7, #23]
			break;
 800333a:	e037      	b.n	80033ac <lcdHLine2+0x464>
			else pattern = 0x00;
 800333c:	2300      	movs	r3, #0
 800333e:	75fb      	strb	r3, [r7, #23]
			break;
 8003340:	e034      	b.n	80033ac <lcdHLine2+0x464>
		case 20: // circles
			if(y%4==1 || y%4==3) pattern = 0b10001000;
 8003342:	78fb      	ldrb	r3, [r7, #3]
 8003344:	f003 0303 	and.w	r3, r3, #3
 8003348:	b2db      	uxtb	r3, r3
 800334a:	2b01      	cmp	r3, #1
 800334c:	d005      	beq.n	800335a <lcdHLine2+0x412>
 800334e:	78fb      	ldrb	r3, [r7, #3]
 8003350:	f003 0303 	and.w	r3, r3, #3
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b03      	cmp	r3, #3
 8003358:	d102      	bne.n	8003360 <lcdHLine2+0x418>
 800335a:	2388      	movs	r3, #136	; 0x88
 800335c:	75fb      	strb	r3, [r7, #23]
			else if(y%4==0) pattern = 0b01110111;
			else if(y%4==2) pattern = 0b10101010;
			break;
 800335e:	e024      	b.n	80033aa <lcdHLine2+0x462>
			else if(y%4==0) pattern = 0b01110111;
 8003360:	78fb      	ldrb	r3, [r7, #3]
 8003362:	f003 0303 	and.w	r3, r3, #3
 8003366:	b2db      	uxtb	r3, r3
 8003368:	2b00      	cmp	r3, #0
 800336a:	d102      	bne.n	8003372 <lcdHLine2+0x42a>
 800336c:	2377      	movs	r3, #119	; 0x77
 800336e:	75fb      	strb	r3, [r7, #23]
			break;
 8003370:	e01b      	b.n	80033aa <lcdHLine2+0x462>
			else if(y%4==2) pattern = 0b10101010;
 8003372:	78fb      	ldrb	r3, [r7, #3]
 8003374:	f003 0303 	and.w	r3, r3, #3
 8003378:	b2db      	uxtb	r3, r3
 800337a:	2b02      	cmp	r3, #2
 800337c:	d115      	bne.n	80033aa <lcdHLine2+0x462>
 800337e:	23aa      	movs	r3, #170	; 0xaa
 8003380:	75fb      	strb	r3, [r7, #23]
			break;
 8003382:	e012      	b.n	80033aa <lcdHLine2+0x462>
		default:
			pattern = 0x00;
 8003384:	2300      	movs	r3, #0
 8003386:	75fb      	strb	r3, [r7, #23]
			break;
 8003388:	e010      	b.n	80033ac <lcdHLine2+0x464>
			break;
 800338a:	bf00      	nop
 800338c:	e00e      	b.n	80033ac <lcdHLine2+0x464>
			break;
 800338e:	bf00      	nop
 8003390:	e00c      	b.n	80033ac <lcdHLine2+0x464>
			break;
 8003392:	bf00      	nop
 8003394:	e00a      	b.n	80033ac <lcdHLine2+0x464>
			break;
 8003396:	bf00      	nop
 8003398:	e008      	b.n	80033ac <lcdHLine2+0x464>
			break;
 800339a:	bf00      	nop
 800339c:	e006      	b.n	80033ac <lcdHLine2+0x464>
			break;
 800339e:	bf00      	nop
 80033a0:	e004      	b.n	80033ac <lcdHLine2+0x464>
			break;
 80033a2:	bf00      	nop
 80033a4:	e002      	b.n	80033ac <lcdHLine2+0x464>
			break;
 80033a6:	bf00      	nop
 80033a8:	e000      	b.n	80033ac <lcdHLine2+0x464>
			break;
 80033aa:	bf00      	nop
		}

		uint8_t x1block = x1/8;
 80033ac:	88fb      	ldrh	r3, [r7, #6]
 80033ae:	08db      	lsrs	r3, r3, #3
 80033b0:	b29b      	uxth	r3, r3
 80033b2:	73fb      	strb	r3, [r7, #15]
		uint8_t offset1 = x1%8;
 80033b4:	88fb      	ldrh	r3, [r7, #6]
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	f003 0307 	and.w	r3, r3, #7
 80033bc:	73bb      	strb	r3, [r7, #14]
		uint8_t x2block = x2/8;
 80033be:	88bb      	ldrh	r3, [r7, #4]
 80033c0:	08db      	lsrs	r3, r3, #3
 80033c2:	b29b      	uxth	r3, r3
 80033c4:	737b      	strb	r3, [r7, #13]
		uint8_t offset2 = x2%8;
 80033c6:	88bb      	ldrh	r3, [r7, #4]
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	f003 0307 	and.w	r3, r3, #7
 80033ce:	733b      	strb	r3, [r7, #12]
		uint8_t firstBlock = lcdBuffer[y*SCR_W/8+x1block];
 80033d0:	78fb      	ldrb	r3, [r7, #3]
 80033d2:	2232      	movs	r2, #50	; 0x32
 80033d4:	fb03 f202 	mul.w	r2, r3, r2
 80033d8:	7bfb      	ldrb	r3, [r7, #15]
 80033da:	4413      	add	r3, r2
 80033dc:	4a64      	ldr	r2, [pc, #400]	; (8003570 <lcdHLine2+0x628>)
 80033de:	5cd3      	ldrb	r3, [r2, r3]
 80033e0:	75bb      	strb	r3, [r7, #22]
		uint8_t lastBlock = lcdBuffer[y*SCR_W/8+x2block];
 80033e2:	78fb      	ldrb	r3, [r7, #3]
 80033e4:	2232      	movs	r2, #50	; 0x32
 80033e6:	fb03 f202 	mul.w	r2, r3, r2
 80033ea:	7b7b      	ldrb	r3, [r7, #13]
 80033ec:	4413      	add	r3, r2
 80033ee:	4a60      	ldr	r2, [pc, #384]	; (8003570 <lcdHLine2+0x628>)
 80033f0:	5cd3      	ldrb	r3, [r2, r3]
 80033f2:	757b      	strb	r3, [r7, #21]
		uint8_t fillBlock = 0xFF;
 80033f4:	23ff      	movs	r3, #255	; 0xff
 80033f6:	753b      	strb	r3, [r7, #20]
		if((8-offset1)>(x2-x1+1)) fillBlock = (pattern & ((~(0xFF>>(x2-x1+1)))>>offset1));
 80033f8:	7bbb      	ldrb	r3, [r7, #14]
 80033fa:	f1c3 0208 	rsb	r2, r3, #8
 80033fe:	88b9      	ldrh	r1, [r7, #4]
 8003400:	88fb      	ldrh	r3, [r7, #6]
 8003402:	1acb      	subs	r3, r1, r3
 8003404:	3301      	adds	r3, #1
 8003406:	429a      	cmp	r2, r3
 8003408:	dd11      	ble.n	800342e <lcdHLine2+0x4e6>
 800340a:	88ba      	ldrh	r2, [r7, #4]
 800340c:	88fb      	ldrh	r3, [r7, #6]
 800340e:	1ad3      	subs	r3, r2, r3
 8003410:	3301      	adds	r3, #1
 8003412:	22ff      	movs	r2, #255	; 0xff
 8003414:	fa42 f303 	asr.w	r3, r2, r3
 8003418:	43da      	mvns	r2, r3
 800341a:	7bbb      	ldrb	r3, [r7, #14]
 800341c:	fa42 f303 	asr.w	r3, r2, r3
 8003420:	b25a      	sxtb	r2, r3
 8003422:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003426:	4013      	ands	r3, r2
 8003428:	b25b      	sxtb	r3, r3
 800342a:	753b      	strb	r3, [r7, #20]
 800342c:	e001      	b.n	8003432 <lcdHLine2+0x4ea>
		else fillBlock = pattern;
 800342e:	7dfb      	ldrb	r3, [r7, #23]
 8003430:	753b      	strb	r3, [r7, #20]
		switch(mode){
 8003432:	78bb      	ldrb	r3, [r7, #2]
 8003434:	2b03      	cmp	r3, #3
 8003436:	f200 8130 	bhi.w	800369a <lcdHLine2+0x752>
 800343a:	a201      	add	r2, pc, #4	; (adr r2, 8003440 <lcdHLine2+0x4f8>)
 800343c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003440:	08003451 	.word	0x08003451
 8003444:	080034d5 	.word	0x080034d5
 8003448:	08003575 	.word	0x08003575
 800344c:	080035f9 	.word	0x080035f9
		// clear
		case 0:
			firstBlock |= (fillBlock & (0xFF >> (offset1)));
 8003450:	7bbb      	ldrb	r3, [r7, #14]
 8003452:	22ff      	movs	r2, #255	; 0xff
 8003454:	fa42 f303 	asr.w	r3, r2, r3
 8003458:	b25a      	sxtb	r2, r3
 800345a:	f997 3014 	ldrsb.w	r3, [r7, #20]
 800345e:	4013      	ands	r3, r2
 8003460:	b25a      	sxtb	r2, r3
 8003462:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003466:	4313      	orrs	r3, r2
 8003468:	b25b      	sxtb	r3, r3
 800346a:	75bb      	strb	r3, [r7, #22]
			lastBlock |= (pattern & (0xFF << (8-offset2-1)));
 800346c:	7b3b      	ldrb	r3, [r7, #12]
 800346e:	f1c3 0307 	rsb	r3, r3, #7
 8003472:	22ff      	movs	r2, #255	; 0xff
 8003474:	fa02 f303 	lsl.w	r3, r2, r3
 8003478:	b25a      	sxtb	r2, r3
 800347a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800347e:	4013      	ands	r3, r2
 8003480:	b25a      	sxtb	r2, r3
 8003482:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8003486:	4313      	orrs	r3, r2
 8003488:	b25b      	sxtb	r3, r3
 800348a:	757b      	strb	r3, [r7, #21]
			for(uint8_t i = 1; i < (x2block-x1block); i++){
 800348c:	2301      	movs	r3, #1
 800348e:	74fb      	strb	r3, [r7, #19]
 8003490:	e019      	b.n	80034c6 <lcdHLine2+0x57e>
				lcdBuffer[y*SCR_W/8+x1block+i] |= pattern;
 8003492:	78fb      	ldrb	r3, [r7, #3]
 8003494:	2232      	movs	r2, #50	; 0x32
 8003496:	fb03 f202 	mul.w	r2, r3, r2
 800349a:	7bfb      	ldrb	r3, [r7, #15]
 800349c:	441a      	add	r2, r3
 800349e:	7cfb      	ldrb	r3, [r7, #19]
 80034a0:	4413      	add	r3, r2
 80034a2:	4a33      	ldr	r2, [pc, #204]	; (8003570 <lcdHLine2+0x628>)
 80034a4:	5cd1      	ldrb	r1, [r2, r3]
 80034a6:	78fb      	ldrb	r3, [r7, #3]
 80034a8:	2232      	movs	r2, #50	; 0x32
 80034aa:	fb03 f202 	mul.w	r2, r3, r2
 80034ae:	7bfb      	ldrb	r3, [r7, #15]
 80034b0:	441a      	add	r2, r3
 80034b2:	7cfb      	ldrb	r3, [r7, #19]
 80034b4:	4413      	add	r3, r2
 80034b6:	7dfa      	ldrb	r2, [r7, #23]
 80034b8:	430a      	orrs	r2, r1
 80034ba:	b2d1      	uxtb	r1, r2
 80034bc:	4a2c      	ldr	r2, [pc, #176]	; (8003570 <lcdHLine2+0x628>)
 80034be:	54d1      	strb	r1, [r2, r3]
			for(uint8_t i = 1; i < (x2block-x1block); i++){
 80034c0:	7cfb      	ldrb	r3, [r7, #19]
 80034c2:	3301      	adds	r3, #1
 80034c4:	74fb      	strb	r3, [r7, #19]
 80034c6:	7cfa      	ldrb	r2, [r7, #19]
 80034c8:	7b79      	ldrb	r1, [r7, #13]
 80034ca:	7bfb      	ldrb	r3, [r7, #15]
 80034cc:	1acb      	subs	r3, r1, r3
 80034ce:	429a      	cmp	r2, r3
 80034d0:	dbdf      	blt.n	8003492 <lcdHLine2+0x54a>
			}
			break;
 80034d2:	e0e2      	b.n	800369a <lcdHLine2+0x752>
		// fill
		case 1:
			firstBlock &= ~(fillBlock & (0xFF >> (offset1)));
 80034d4:	7bbb      	ldrb	r3, [r7, #14]
 80034d6:	22ff      	movs	r2, #255	; 0xff
 80034d8:	fa42 f303 	asr.w	r3, r2, r3
 80034dc:	b25a      	sxtb	r2, r3
 80034de:	f997 3014 	ldrsb.w	r3, [r7, #20]
 80034e2:	4013      	ands	r3, r2
 80034e4:	b25b      	sxtb	r3, r3
 80034e6:	43db      	mvns	r3, r3
 80034e8:	b25a      	sxtb	r2, r3
 80034ea:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80034ee:	4013      	ands	r3, r2
 80034f0:	b25b      	sxtb	r3, r3
 80034f2:	75bb      	strb	r3, [r7, #22]
			lastBlock &= ~(pattern & (0xFF << (8-offset2-1)));
 80034f4:	7b3b      	ldrb	r3, [r7, #12]
 80034f6:	f1c3 0307 	rsb	r3, r3, #7
 80034fa:	22ff      	movs	r2, #255	; 0xff
 80034fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003500:	b25a      	sxtb	r2, r3
 8003502:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003506:	4013      	ands	r3, r2
 8003508:	b25b      	sxtb	r3, r3
 800350a:	43db      	mvns	r3, r3
 800350c:	b25a      	sxtb	r2, r3
 800350e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8003512:	4013      	ands	r3, r2
 8003514:	b25b      	sxtb	r3, r3
 8003516:	757b      	strb	r3, [r7, #21]
			for(uint8_t i = 1; i < (x2block-x1block); i++){
 8003518:	2301      	movs	r3, #1
 800351a:	74bb      	strb	r3, [r7, #18]
 800351c:	e01e      	b.n	800355c <lcdHLine2+0x614>
				lcdBuffer[y*SCR_W/8+x1block+i] &= ~pattern;
 800351e:	78fb      	ldrb	r3, [r7, #3]
 8003520:	2232      	movs	r2, #50	; 0x32
 8003522:	fb03 f202 	mul.w	r2, r3, r2
 8003526:	7bfb      	ldrb	r3, [r7, #15]
 8003528:	441a      	add	r2, r3
 800352a:	7cbb      	ldrb	r3, [r7, #18]
 800352c:	4413      	add	r3, r2
 800352e:	4a10      	ldr	r2, [pc, #64]	; (8003570 <lcdHLine2+0x628>)
 8003530:	5cd3      	ldrb	r3, [r2, r3]
 8003532:	b25a      	sxtb	r2, r3
 8003534:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003538:	43db      	mvns	r3, r3
 800353a:	b25b      	sxtb	r3, r3
 800353c:	4013      	ands	r3, r2
 800353e:	b259      	sxtb	r1, r3
 8003540:	78fb      	ldrb	r3, [r7, #3]
 8003542:	2232      	movs	r2, #50	; 0x32
 8003544:	fb03 f202 	mul.w	r2, r3, r2
 8003548:	7bfb      	ldrb	r3, [r7, #15]
 800354a:	441a      	add	r2, r3
 800354c:	7cbb      	ldrb	r3, [r7, #18]
 800354e:	4413      	add	r3, r2
 8003550:	b2c9      	uxtb	r1, r1
 8003552:	4a07      	ldr	r2, [pc, #28]	; (8003570 <lcdHLine2+0x628>)
 8003554:	54d1      	strb	r1, [r2, r3]
			for(uint8_t i = 1; i < (x2block-x1block); i++){
 8003556:	7cbb      	ldrb	r3, [r7, #18]
 8003558:	3301      	adds	r3, #1
 800355a:	74bb      	strb	r3, [r7, #18]
 800355c:	7cba      	ldrb	r2, [r7, #18]
 800355e:	7b79      	ldrb	r1, [r7, #13]
 8003560:	7bfb      	ldrb	r3, [r7, #15]
 8003562:	1acb      	subs	r3, r1, r3
 8003564:	429a      	cmp	r2, r3
 8003566:	dbda      	blt.n	800351e <lcdHLine2+0x5d6>
			}
			break;
 8003568:	e097      	b.n	800369a <lcdHLine2+0x752>
 800356a:	bf00      	nop
 800356c:	aaaaaaab 	.word	0xaaaaaaab
 8003570:	20002660 	.word	0x20002660
		// revert
		case 2:
			firstBlock ^= (fillBlock & (0xFF >> (offset1)));
 8003574:	7bbb      	ldrb	r3, [r7, #14]
 8003576:	22ff      	movs	r2, #255	; 0xff
 8003578:	fa42 f303 	asr.w	r3, r2, r3
 800357c:	b25a      	sxtb	r2, r3
 800357e:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8003582:	4013      	ands	r3, r2
 8003584:	b25a      	sxtb	r2, r3
 8003586:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800358a:	4053      	eors	r3, r2
 800358c:	b25b      	sxtb	r3, r3
 800358e:	75bb      	strb	r3, [r7, #22]
			lastBlock ^= (pattern & (0xFF << (8-offset2-1)));
 8003590:	7b3b      	ldrb	r3, [r7, #12]
 8003592:	f1c3 0307 	rsb	r3, r3, #7
 8003596:	22ff      	movs	r2, #255	; 0xff
 8003598:	fa02 f303 	lsl.w	r3, r2, r3
 800359c:	b25a      	sxtb	r2, r3
 800359e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80035a2:	4013      	ands	r3, r2
 80035a4:	b25a      	sxtb	r2, r3
 80035a6:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80035aa:	4053      	eors	r3, r2
 80035ac:	b25b      	sxtb	r3, r3
 80035ae:	757b      	strb	r3, [r7, #21]
			for(uint8_t i = 1; i < (x2block-x1block); i++){
 80035b0:	2301      	movs	r3, #1
 80035b2:	747b      	strb	r3, [r7, #17]
 80035b4:	e019      	b.n	80035ea <lcdHLine2+0x6a2>
				lcdBuffer[y*SCR_W/8+x1block+i] ^= pattern;
 80035b6:	78fb      	ldrb	r3, [r7, #3]
 80035b8:	2232      	movs	r2, #50	; 0x32
 80035ba:	fb03 f202 	mul.w	r2, r3, r2
 80035be:	7bfb      	ldrb	r3, [r7, #15]
 80035c0:	441a      	add	r2, r3
 80035c2:	7c7b      	ldrb	r3, [r7, #17]
 80035c4:	4413      	add	r3, r2
 80035c6:	4a42      	ldr	r2, [pc, #264]	; (80036d0 <lcdHLine2+0x788>)
 80035c8:	5cd1      	ldrb	r1, [r2, r3]
 80035ca:	78fb      	ldrb	r3, [r7, #3]
 80035cc:	2232      	movs	r2, #50	; 0x32
 80035ce:	fb03 f202 	mul.w	r2, r3, r2
 80035d2:	7bfb      	ldrb	r3, [r7, #15]
 80035d4:	441a      	add	r2, r3
 80035d6:	7c7b      	ldrb	r3, [r7, #17]
 80035d8:	4413      	add	r3, r2
 80035da:	7dfa      	ldrb	r2, [r7, #23]
 80035dc:	404a      	eors	r2, r1
 80035de:	b2d1      	uxtb	r1, r2
 80035e0:	4a3b      	ldr	r2, [pc, #236]	; (80036d0 <lcdHLine2+0x788>)
 80035e2:	54d1      	strb	r1, [r2, r3]
			for(uint8_t i = 1; i < (x2block-x1block); i++){
 80035e4:	7c7b      	ldrb	r3, [r7, #17]
 80035e6:	3301      	adds	r3, #1
 80035e8:	747b      	strb	r3, [r7, #17]
 80035ea:	7c7a      	ldrb	r2, [r7, #17]
 80035ec:	7b79      	ldrb	r1, [r7, #13]
 80035ee:	7bfb      	ldrb	r3, [r7, #15]
 80035f0:	1acb      	subs	r3, r1, r3
 80035f2:	429a      	cmp	r2, r3
 80035f4:	dbdf      	blt.n	80035b6 <lcdHLine2+0x66e>
			}
			break;
 80035f6:	e050      	b.n	800369a <lcdHLine2+0x752>
			// overwrite
		case 3:
			firstBlock = ~((fillBlock & (0xFF >> (offset1))) | (~firstBlock & (0xFF<<(8-offset1))));
 80035f8:	7bbb      	ldrb	r3, [r7, #14]
 80035fa:	22ff      	movs	r2, #255	; 0xff
 80035fc:	fa42 f303 	asr.w	r3, r2, r3
 8003600:	b25a      	sxtb	r2, r3
 8003602:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8003606:	4013      	ands	r3, r2
 8003608:	b25a      	sxtb	r2, r3
 800360a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800360e:	43db      	mvns	r3, r3
 8003610:	b259      	sxtb	r1, r3
 8003612:	7bbb      	ldrb	r3, [r7, #14]
 8003614:	f1c3 0308 	rsb	r3, r3, #8
 8003618:	20ff      	movs	r0, #255	; 0xff
 800361a:	fa00 f303 	lsl.w	r3, r0, r3
 800361e:	b25b      	sxtb	r3, r3
 8003620:	400b      	ands	r3, r1
 8003622:	b25b      	sxtb	r3, r3
 8003624:	4313      	orrs	r3, r2
 8003626:	b25b      	sxtb	r3, r3
 8003628:	b2db      	uxtb	r3, r3
 800362a:	43db      	mvns	r3, r3
 800362c:	75bb      	strb	r3, [r7, #22]
			lastBlock = ~((pattern & (0xFF << (8-offset2-1))) | (~lastBlock & (0xFF>>(offset2+1))));
 800362e:	7b3b      	ldrb	r3, [r7, #12]
 8003630:	f1c3 0307 	rsb	r3, r3, #7
 8003634:	22ff      	movs	r2, #255	; 0xff
 8003636:	fa02 f303 	lsl.w	r3, r2, r3
 800363a:	b25a      	sxtb	r2, r3
 800363c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003640:	4013      	ands	r3, r2
 8003642:	b25a      	sxtb	r2, r3
 8003644:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8003648:	43db      	mvns	r3, r3
 800364a:	b259      	sxtb	r1, r3
 800364c:	7b3b      	ldrb	r3, [r7, #12]
 800364e:	3301      	adds	r3, #1
 8003650:	20ff      	movs	r0, #255	; 0xff
 8003652:	fa40 f303 	asr.w	r3, r0, r3
 8003656:	b25b      	sxtb	r3, r3
 8003658:	400b      	ands	r3, r1
 800365a:	b25b      	sxtb	r3, r3
 800365c:	4313      	orrs	r3, r2
 800365e:	b25b      	sxtb	r3, r3
 8003660:	b2db      	uxtb	r3, r3
 8003662:	43db      	mvns	r3, r3
 8003664:	757b      	strb	r3, [r7, #21]
			for(uint8_t i = 1; i < (x2block-x1block); i++){
 8003666:	2301      	movs	r3, #1
 8003668:	743b      	strb	r3, [r7, #16]
 800366a:	e00f      	b.n	800368c <lcdHLine2+0x744>
				lcdBuffer[y*SCR_W/8+x1block+i] = ~pattern;
 800366c:	78fb      	ldrb	r3, [r7, #3]
 800366e:	2232      	movs	r2, #50	; 0x32
 8003670:	fb03 f202 	mul.w	r2, r3, r2
 8003674:	7bfb      	ldrb	r3, [r7, #15]
 8003676:	441a      	add	r2, r3
 8003678:	7c3b      	ldrb	r3, [r7, #16]
 800367a:	4413      	add	r3, r2
 800367c:	7dfa      	ldrb	r2, [r7, #23]
 800367e:	43d2      	mvns	r2, r2
 8003680:	b2d1      	uxtb	r1, r2
 8003682:	4a13      	ldr	r2, [pc, #76]	; (80036d0 <lcdHLine2+0x788>)
 8003684:	54d1      	strb	r1, [r2, r3]
			for(uint8_t i = 1; i < (x2block-x1block); i++){
 8003686:	7c3b      	ldrb	r3, [r7, #16]
 8003688:	3301      	adds	r3, #1
 800368a:	743b      	strb	r3, [r7, #16]
 800368c:	7c3a      	ldrb	r2, [r7, #16]
 800368e:	7b79      	ldrb	r1, [r7, #13]
 8003690:	7bfb      	ldrb	r3, [r7, #15]
 8003692:	1acb      	subs	r3, r1, r3
 8003694:	429a      	cmp	r2, r3
 8003696:	dbe9      	blt.n	800366c <lcdHLine2+0x724>
			}
			break;
 8003698:	bf00      	nop
		}
		lcdBuffer[y*SCR_W/8+x1block] = firstBlock;
 800369a:	78fb      	ldrb	r3, [r7, #3]
 800369c:	2232      	movs	r2, #50	; 0x32
 800369e:	fb03 f202 	mul.w	r2, r3, r2
 80036a2:	7bfb      	ldrb	r3, [r7, #15]
 80036a4:	4413      	add	r3, r2
 80036a6:	490a      	ldr	r1, [pc, #40]	; (80036d0 <lcdHLine2+0x788>)
 80036a8:	7dba      	ldrb	r2, [r7, #22]
 80036aa:	54ca      	strb	r2, [r1, r3]
		if(x2block>x1block)	lcdBuffer[y*SCR_W/8+x2block] = lastBlock;
 80036ac:	7b7a      	ldrb	r2, [r7, #13]
 80036ae:	7bfb      	ldrb	r3, [r7, #15]
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d908      	bls.n	80036c6 <lcdHLine2+0x77e>
 80036b4:	78fb      	ldrb	r3, [r7, #3]
 80036b6:	2232      	movs	r2, #50	; 0x32
 80036b8:	fb03 f202 	mul.w	r2, r3, r2
 80036bc:	7b7b      	ldrb	r3, [r7, #13]
 80036be:	4413      	add	r3, r2
 80036c0:	4903      	ldr	r1, [pc, #12]	; (80036d0 <lcdHLine2+0x788>)
 80036c2:	7d7a      	ldrb	r2, [r7, #21]
 80036c4:	54ca      	strb	r2, [r1, r3]
}
 80036c6:	bf00      	nop
 80036c8:	3718      	adds	r7, #24
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bc90      	pop	{r4, r7}
 80036ce:	4770      	bx	lr
 80036d0:	20002660 	.word	0x20002660

080036d4 <lcdHLine>:

// Draw horizontal line
// Should not be used, causes problems for lines shorter than 8px
// use lcdHLine2 instead
void lcdHLine(uint16_t x1, uint16_t x2, uint8_t y, uint8_t mode){
 80036d4:	b490      	push	{r4, r7}
 80036d6:	b086      	sub	sp, #24
 80036d8:	af00      	add	r7, sp, #0
 80036da:	4604      	mov	r4, r0
 80036dc:	4608      	mov	r0, r1
 80036de:	4611      	mov	r1, r2
 80036e0:	461a      	mov	r2, r3
 80036e2:	4623      	mov	r3, r4
 80036e4:	80fb      	strh	r3, [r7, #6]
 80036e6:	4603      	mov	r3, r0
 80036e8:	80bb      	strh	r3, [r7, #4]
 80036ea:	460b      	mov	r3, r1
 80036ec:	70fb      	strb	r3, [r7, #3]
 80036ee:	4613      	mov	r3, r2
 80036f0:	70bb      	strb	r3, [r7, #2]
	uint8_t x1block = x1/8;
 80036f2:	88fb      	ldrh	r3, [r7, #6]
 80036f4:	08db      	lsrs	r3, r3, #3
 80036f6:	b29b      	uxth	r3, r3
 80036f8:	747b      	strb	r3, [r7, #17]
	uint8_t offset1 = x1%8;
 80036fa:	88fb      	ldrh	r3, [r7, #6]
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	f003 0307 	and.w	r3, r3, #7
 8003702:	743b      	strb	r3, [r7, #16]
	uint8_t x2block = x2/8;
 8003704:	88bb      	ldrh	r3, [r7, #4]
 8003706:	08db      	lsrs	r3, r3, #3
 8003708:	b29b      	uxth	r3, r3
 800370a:	73fb      	strb	r3, [r7, #15]
	uint8_t offset2 = x2%8;
 800370c:	88bb      	ldrh	r3, [r7, #4]
 800370e:	b2db      	uxtb	r3, r3
 8003710:	f003 0307 	and.w	r3, r3, #7
 8003714:	73bb      	strb	r3, [r7, #14]
	uint8_t firstBlock = lcdBuffer[y*SCR_W/8+x1block];
 8003716:	78fb      	ldrb	r3, [r7, #3]
 8003718:	2232      	movs	r2, #50	; 0x32
 800371a:	fb03 f202 	mul.w	r2, r3, r2
 800371e:	7c7b      	ldrb	r3, [r7, #17]
 8003720:	4413      	add	r3, r2
 8003722:	4a71      	ldr	r2, [pc, #452]	; (80038e8 <lcdHLine+0x214>)
 8003724:	5cd3      	ldrb	r3, [r2, r3]
 8003726:	75fb      	strb	r3, [r7, #23]
	uint8_t lastBlock = lcdBuffer[y*SCR_W/8+x1block+x2block];
 8003728:	78fb      	ldrb	r3, [r7, #3]
 800372a:	2232      	movs	r2, #50	; 0x32
 800372c:	fb03 f202 	mul.w	r2, r3, r2
 8003730:	7c7b      	ldrb	r3, [r7, #17]
 8003732:	441a      	add	r2, r3
 8003734:	7bfb      	ldrb	r3, [r7, #15]
 8003736:	4413      	add	r3, r2
 8003738:	4a6b      	ldr	r2, [pc, #428]	; (80038e8 <lcdHLine+0x214>)
 800373a:	5cd3      	ldrb	r3, [r2, r3]
 800373c:	75bb      	strb	r3, [r7, #22]
	uint8_t fillBlock = 0xFF;
 800373e:	23ff      	movs	r3, #255	; 0xff
 8003740:	757b      	strb	r3, [r7, #21]
	if((8-offset1)>(x2-x1+1)) fillBlock = ~(0xFF>>(x2-x1+1));
 8003742:	7c3b      	ldrb	r3, [r7, #16]
 8003744:	f1c3 0208 	rsb	r2, r3, #8
 8003748:	88b9      	ldrh	r1, [r7, #4]
 800374a:	88fb      	ldrh	r3, [r7, #6]
 800374c:	1acb      	subs	r3, r1, r3
 800374e:	3301      	adds	r3, #1
 8003750:	429a      	cmp	r2, r3
 8003752:	dd09      	ble.n	8003768 <lcdHLine+0x94>
 8003754:	88ba      	ldrh	r2, [r7, #4]
 8003756:	88fb      	ldrh	r3, [r7, #6]
 8003758:	1ad3      	subs	r3, r2, r3
 800375a:	3301      	adds	r3, #1
 800375c:	22ff      	movs	r2, #255	; 0xff
 800375e:	fa42 f303 	asr.w	r3, r2, r3
 8003762:	b2db      	uxtb	r3, r3
 8003764:	43db      	mvns	r3, r3
 8003766:	757b      	strb	r3, [r7, #21]
	switch(mode){
 8003768:	78bb      	ldrb	r3, [r7, #2]
 800376a:	2b02      	cmp	r3, #2
 800376c:	d067      	beq.n	800383e <lcdHLine+0x16a>
 800376e:	2b02      	cmp	r3, #2
 8003770:	f300 809e 	bgt.w	80038b0 <lcdHLine+0x1dc>
 8003774:	2b00      	cmp	r3, #0
 8003776:	d002      	beq.n	800377e <lcdHLine+0xaa>
 8003778:	2b01      	cmp	r3, #1
 800377a:	d02e      	beq.n	80037da <lcdHLine+0x106>
 800377c:	e098      	b.n	80038b0 <lcdHLine+0x1dc>
	// clear
	case 0:
		firstBlock |= (fillBlock >> offset1);
 800377e:	7d7a      	ldrb	r2, [r7, #21]
 8003780:	7c3b      	ldrb	r3, [r7, #16]
 8003782:	fa42 f303 	asr.w	r3, r2, r3
 8003786:	b25a      	sxtb	r2, r3
 8003788:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800378c:	4313      	orrs	r3, r2
 800378e:	b25b      	sxtb	r3, r3
 8003790:	75fb      	strb	r3, [r7, #23]
		lastBlock |= (0xFF << (8-offset2-1));
 8003792:	7bbb      	ldrb	r3, [r7, #14]
 8003794:	f1c3 0307 	rsb	r3, r3, #7
 8003798:	22ff      	movs	r2, #255	; 0xff
 800379a:	fa02 f303 	lsl.w	r3, r2, r3
 800379e:	b25a      	sxtb	r2, r3
 80037a0:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80037a4:	4313      	orrs	r3, r2
 80037a6:	b25b      	sxtb	r3, r3
 80037a8:	75bb      	strb	r3, [r7, #22]
		for(uint8_t i = 1; i < (x2block-x1block); i++){
 80037aa:	2301      	movs	r3, #1
 80037ac:	753b      	strb	r3, [r7, #20]
 80037ae:	e00d      	b.n	80037cc <lcdHLine+0xf8>
			lcdBuffer[y*SCR_W/8+x1block+i] |= 0xFF;
 80037b0:	78fb      	ldrb	r3, [r7, #3]
 80037b2:	2232      	movs	r2, #50	; 0x32
 80037b4:	fb03 f202 	mul.w	r2, r3, r2
 80037b8:	7c7b      	ldrb	r3, [r7, #17]
 80037ba:	441a      	add	r2, r3
 80037bc:	7d3b      	ldrb	r3, [r7, #20]
 80037be:	4413      	add	r3, r2
 80037c0:	4a49      	ldr	r2, [pc, #292]	; (80038e8 <lcdHLine+0x214>)
 80037c2:	21ff      	movs	r1, #255	; 0xff
 80037c4:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i = 1; i < (x2block-x1block); i++){
 80037c6:	7d3b      	ldrb	r3, [r7, #20]
 80037c8:	3301      	adds	r3, #1
 80037ca:	753b      	strb	r3, [r7, #20]
 80037cc:	7d3a      	ldrb	r2, [r7, #20]
 80037ce:	7bf9      	ldrb	r1, [r7, #15]
 80037d0:	7c7b      	ldrb	r3, [r7, #17]
 80037d2:	1acb      	subs	r3, r1, r3
 80037d4:	429a      	cmp	r2, r3
 80037d6:	dbeb      	blt.n	80037b0 <lcdHLine+0xdc>
		}
		break;
 80037d8:	e06a      	b.n	80038b0 <lcdHLine+0x1dc>
	// fill
	case 1:
		firstBlock &= ~(fillBlock >> offset1);
 80037da:	7d7a      	ldrb	r2, [r7, #21]
 80037dc:	7c3b      	ldrb	r3, [r7, #16]
 80037de:	fa42 f303 	asr.w	r3, r2, r3
 80037e2:	b25b      	sxtb	r3, r3
 80037e4:	43db      	mvns	r3, r3
 80037e6:	b25a      	sxtb	r2, r3
 80037e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80037ec:	4013      	ands	r3, r2
 80037ee:	b25b      	sxtb	r3, r3
 80037f0:	75fb      	strb	r3, [r7, #23]
		lastBlock &= ~(0xFF << (8-offset2-1));
 80037f2:	7bbb      	ldrb	r3, [r7, #14]
 80037f4:	f1c3 0307 	rsb	r3, r3, #7
 80037f8:	22ff      	movs	r2, #255	; 0xff
 80037fa:	fa02 f303 	lsl.w	r3, r2, r3
 80037fe:	b25b      	sxtb	r3, r3
 8003800:	43db      	mvns	r3, r3
 8003802:	b25a      	sxtb	r2, r3
 8003804:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003808:	4013      	ands	r3, r2
 800380a:	b25b      	sxtb	r3, r3
 800380c:	75bb      	strb	r3, [r7, #22]
		for(uint8_t i = 1; i < (x2block-x1block); i++){
 800380e:	2301      	movs	r3, #1
 8003810:	74fb      	strb	r3, [r7, #19]
 8003812:	e00d      	b.n	8003830 <lcdHLine+0x15c>
			lcdBuffer[y*SCR_W/8+x1block+i] &= 0x00;
 8003814:	78fb      	ldrb	r3, [r7, #3]
 8003816:	2232      	movs	r2, #50	; 0x32
 8003818:	fb03 f202 	mul.w	r2, r3, r2
 800381c:	7c7b      	ldrb	r3, [r7, #17]
 800381e:	441a      	add	r2, r3
 8003820:	7cfb      	ldrb	r3, [r7, #19]
 8003822:	4413      	add	r3, r2
 8003824:	4a30      	ldr	r2, [pc, #192]	; (80038e8 <lcdHLine+0x214>)
 8003826:	2100      	movs	r1, #0
 8003828:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i = 1; i < (x2block-x1block); i++){
 800382a:	7cfb      	ldrb	r3, [r7, #19]
 800382c:	3301      	adds	r3, #1
 800382e:	74fb      	strb	r3, [r7, #19]
 8003830:	7cfa      	ldrb	r2, [r7, #19]
 8003832:	7bf9      	ldrb	r1, [r7, #15]
 8003834:	7c7b      	ldrb	r3, [r7, #17]
 8003836:	1acb      	subs	r3, r1, r3
 8003838:	429a      	cmp	r2, r3
 800383a:	dbeb      	blt.n	8003814 <lcdHLine+0x140>
		}
		break;
 800383c:	e038      	b.n	80038b0 <lcdHLine+0x1dc>
	// revert
	case 2:
		firstBlock ^= (fillBlock >> offset1);
 800383e:	7d7a      	ldrb	r2, [r7, #21]
 8003840:	7c3b      	ldrb	r3, [r7, #16]
 8003842:	fa42 f303 	asr.w	r3, r2, r3
 8003846:	b25a      	sxtb	r2, r3
 8003848:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800384c:	4053      	eors	r3, r2
 800384e:	b25b      	sxtb	r3, r3
 8003850:	75fb      	strb	r3, [r7, #23]
		lastBlock ^= (0xFF << (8-offset2-1));
 8003852:	7bbb      	ldrb	r3, [r7, #14]
 8003854:	f1c3 0307 	rsb	r3, r3, #7
 8003858:	22ff      	movs	r2, #255	; 0xff
 800385a:	fa02 f303 	lsl.w	r3, r2, r3
 800385e:	b25a      	sxtb	r2, r3
 8003860:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003864:	4053      	eors	r3, r2
 8003866:	b25b      	sxtb	r3, r3
 8003868:	75bb      	strb	r3, [r7, #22]
		for(uint8_t i = 1; i < (x2block-x1block); i++){
 800386a:	2301      	movs	r3, #1
 800386c:	74bb      	strb	r3, [r7, #18]
 800386e:	e018      	b.n	80038a2 <lcdHLine+0x1ce>
			lcdBuffer[y*SCR_W/8+x1block+i] ^= 0xFF;
 8003870:	78fb      	ldrb	r3, [r7, #3]
 8003872:	2232      	movs	r2, #50	; 0x32
 8003874:	fb03 f202 	mul.w	r2, r3, r2
 8003878:	7c7b      	ldrb	r3, [r7, #17]
 800387a:	441a      	add	r2, r3
 800387c:	7cbb      	ldrb	r3, [r7, #18]
 800387e:	4413      	add	r3, r2
 8003880:	4a19      	ldr	r2, [pc, #100]	; (80038e8 <lcdHLine+0x214>)
 8003882:	5cd2      	ldrb	r2, [r2, r3]
 8003884:	78fb      	ldrb	r3, [r7, #3]
 8003886:	2132      	movs	r1, #50	; 0x32
 8003888:	fb03 f101 	mul.w	r1, r3, r1
 800388c:	7c7b      	ldrb	r3, [r7, #17]
 800388e:	4419      	add	r1, r3
 8003890:	7cbb      	ldrb	r3, [r7, #18]
 8003892:	440b      	add	r3, r1
 8003894:	43d2      	mvns	r2, r2
 8003896:	b2d1      	uxtb	r1, r2
 8003898:	4a13      	ldr	r2, [pc, #76]	; (80038e8 <lcdHLine+0x214>)
 800389a:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i = 1; i < (x2block-x1block); i++){
 800389c:	7cbb      	ldrb	r3, [r7, #18]
 800389e:	3301      	adds	r3, #1
 80038a0:	74bb      	strb	r3, [r7, #18]
 80038a2:	7cba      	ldrb	r2, [r7, #18]
 80038a4:	7bf9      	ldrb	r1, [r7, #15]
 80038a6:	7c7b      	ldrb	r3, [r7, #17]
 80038a8:	1acb      	subs	r3, r1, r3
 80038aa:	429a      	cmp	r2, r3
 80038ac:	dbe0      	blt.n	8003870 <lcdHLine+0x19c>
		}
		break;
 80038ae:	bf00      	nop
	}
	lcdBuffer[y*SCR_W/8+x1block] = firstBlock;
 80038b0:	78fb      	ldrb	r3, [r7, #3]
 80038b2:	2232      	movs	r2, #50	; 0x32
 80038b4:	fb03 f202 	mul.w	r2, r3, r2
 80038b8:	7c7b      	ldrb	r3, [r7, #17]
 80038ba:	4413      	add	r3, r2
 80038bc:	490a      	ldr	r1, [pc, #40]	; (80038e8 <lcdHLine+0x214>)
 80038be:	7dfa      	ldrb	r2, [r7, #23]
 80038c0:	54ca      	strb	r2, [r1, r3]
	if(x2block>x1block)	lcdBuffer[y*SCR_W/8+x2block] = lastBlock;
 80038c2:	7bfa      	ldrb	r2, [r7, #15]
 80038c4:	7c7b      	ldrb	r3, [r7, #17]
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d908      	bls.n	80038dc <lcdHLine+0x208>
 80038ca:	78fb      	ldrb	r3, [r7, #3]
 80038cc:	2232      	movs	r2, #50	; 0x32
 80038ce:	fb03 f202 	mul.w	r2, r3, r2
 80038d2:	7bfb      	ldrb	r3, [r7, #15]
 80038d4:	4413      	add	r3, r2
 80038d6:	4904      	ldr	r1, [pc, #16]	; (80038e8 <lcdHLine+0x214>)
 80038d8:	7dba      	ldrb	r2, [r7, #22]
 80038da:	54ca      	strb	r2, [r1, r3]
}
 80038dc:	bf00      	nop
 80038de:	3718      	adds	r7, #24
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bc90      	pop	{r4, r7}
 80038e4:	4770      	bx	lr
 80038e6:	bf00      	nop
 80038e8:	20002660 	.word	0x20002660

080038ec <lcdRefresh>:

void lcdRefresh(void){
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b082      	sub	sp, #8
 80038f0:	af00      	add	r7, sp, #0
	if(allowUpdate){
 80038f2:	4b1d      	ldr	r3, [pc, #116]	; (8003968 <lcdRefresh+0x7c>)
 80038f4:	781b      	ldrb	r3, [r3, #0]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d032      	beq.n	8003960 <lcdRefresh+0x74>
		SMLCD_SCS_H;
 80038fa:	2201      	movs	r2, #1
 80038fc:	2140      	movs	r1, #64	; 0x40
 80038fe:	481b      	ldr	r0, [pc, #108]	; (800396c <lcdRefresh+0x80>)
 8003900:	f003 fada 	bl	8006eb8 <HAL_GPIO_WritePin>
		for(uint8_t i = 1; i <= SCR_H+1; i++){
 8003904:	2301      	movs	r3, #1
 8003906:	71fb      	strb	r3, [r7, #7]
 8003908:	e01c      	b.n	8003944 <lcdRefresh+0x58>
			lineAddress1[1] = reverse_uint8(i);
 800390a:	79fb      	ldrb	r3, [r7, #7]
 800390c:	4618      	mov	r0, r3
 800390e:	f7ff f869 	bl	80029e4 <reverse_uint8>
 8003912:	4603      	mov	r3, r0
 8003914:	461a      	mov	r2, r3
 8003916:	4b16      	ldr	r3, [pc, #88]	; (8003970 <lcdRefresh+0x84>)
 8003918:	705a      	strb	r2, [r3, #1]
			HAL_SPI_Transmit(&SMLCD_SPI_PORT, (uint8_t *)lineAddress1, 2, 150);
 800391a:	2396      	movs	r3, #150	; 0x96
 800391c:	2202      	movs	r2, #2
 800391e:	4914      	ldr	r1, [pc, #80]	; (8003970 <lcdRefresh+0x84>)
 8003920:	4814      	ldr	r0, [pc, #80]	; (8003974 <lcdRefresh+0x88>)
 8003922:	f006 fb88 	bl	800a036 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&SMLCD_SPI_PORT, (uint8_t *)(&lcdBuffer[(i-1)*50]), 50, 150);
 8003926:	79fb      	ldrb	r3, [r7, #7]
 8003928:	3b01      	subs	r3, #1
 800392a:	2232      	movs	r2, #50	; 0x32
 800392c:	fb02 f303 	mul.w	r3, r2, r3
 8003930:	4a11      	ldr	r2, [pc, #68]	; (8003978 <lcdRefresh+0x8c>)
 8003932:	1899      	adds	r1, r3, r2
 8003934:	2396      	movs	r3, #150	; 0x96
 8003936:	2232      	movs	r2, #50	; 0x32
 8003938:	480e      	ldr	r0, [pc, #56]	; (8003974 <lcdRefresh+0x88>)
 800393a:	f006 fb7c 	bl	800a036 <HAL_SPI_Transmit>
		for(uint8_t i = 1; i <= SCR_H+1; i++){
 800393e:	79fb      	ldrb	r3, [r7, #7]
 8003940:	3301      	adds	r3, #1
 8003942:	71fb      	strb	r3, [r7, #7]
 8003944:	79fb      	ldrb	r3, [r7, #7]
 8003946:	2bf1      	cmp	r3, #241	; 0xf1
 8003948:	d9df      	bls.n	800390a <lcdRefresh+0x1e>
		}
		HAL_SPI_Transmit(&SMLCD_SPI_PORT, (uint8_t *)dummyBytes, 2, 150);
 800394a:	2396      	movs	r3, #150	; 0x96
 800394c:	2202      	movs	r2, #2
 800394e:	490b      	ldr	r1, [pc, #44]	; (800397c <lcdRefresh+0x90>)
 8003950:	4808      	ldr	r0, [pc, #32]	; (8003974 <lcdRefresh+0x88>)
 8003952:	f006 fb70 	bl	800a036 <HAL_SPI_Transmit>
		SMLCD_SCS_L;
 8003956:	2200      	movs	r2, #0
 8003958:	2140      	movs	r1, #64	; 0x40
 800395a:	4804      	ldr	r0, [pc, #16]	; (800396c <lcdRefresh+0x80>)
 800395c:	f003 faac 	bl	8006eb8 <HAL_GPIO_WritePin>
	}
}
 8003960:	bf00      	nop
 8003962:	3708      	adds	r7, #8
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}
 8003968:	20000078 	.word	0x20000078
 800396c:	40020000 	.word	0x40020000
 8003970:	2000007c 	.word	0x2000007c
 8003974:	20005894 	.word	0x20005894
 8003978:	20002660 	.word	0x20002660
 800397c:	2000265c 	.word	0x2000265c

08003980 <lcdRect>:

void lcdRect(uint16_t x1, uint16_t x2, uint8_t y1, uint8_t y2, uint8_t mode){
 8003980:	b590      	push	{r4, r7, lr}
 8003982:	b085      	sub	sp, #20
 8003984:	af00      	add	r7, sp, #0
 8003986:	4604      	mov	r4, r0
 8003988:	4608      	mov	r0, r1
 800398a:	4611      	mov	r1, r2
 800398c:	461a      	mov	r2, r3
 800398e:	4623      	mov	r3, r4
 8003990:	80fb      	strh	r3, [r7, #6]
 8003992:	4603      	mov	r3, r0
 8003994:	80bb      	strh	r3, [r7, #4]
 8003996:	460b      	mov	r3, r1
 8003998:	70fb      	strb	r3, [r7, #3]
 800399a:	4613      	mov	r3, r2
 800399c:	70bb      	strb	r3, [r7, #2]
	for(uint8_t i = y1; i <= y2; i++){
 800399e:	78fb      	ldrb	r3, [r7, #3]
 80039a0:	73fb      	strb	r3, [r7, #15]
 80039a2:	e009      	b.n	80039b8 <lcdRect+0x38>
		lcdHLine(x1, x2, i, mode);
 80039a4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80039a8:	7bfa      	ldrb	r2, [r7, #15]
 80039aa:	88b9      	ldrh	r1, [r7, #4]
 80039ac:	88f8      	ldrh	r0, [r7, #6]
 80039ae:	f7ff fe91 	bl	80036d4 <lcdHLine>
	for(uint8_t i = y1; i <= y2; i++){
 80039b2:	7bfb      	ldrb	r3, [r7, #15]
 80039b4:	3301      	adds	r3, #1
 80039b6:	73fb      	strb	r3, [r7, #15]
 80039b8:	7bfa      	ldrb	r2, [r7, #15]
 80039ba:	78bb      	ldrb	r3, [r7, #2]
 80039bc:	429a      	cmp	r2, r3
 80039be:	d9f1      	bls.n	80039a4 <lcdRect+0x24>
	}
}
 80039c0:	bf00      	nop
 80039c2:	bf00      	nop
 80039c4:	3714      	adds	r7, #20
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd90      	pop	{r4, r7, pc}

080039ca <lcdRoundedRect2>:
		} else {
			lcdHLine(x1, x2, i, mode);
		}
	}
}
void lcdRoundedRect2(uint16_t x1, uint16_t x2, uint8_t y1, uint8_t y2, uint8_t mode, uint8_t fill, uint8_t outline, uint8_t r){
 80039ca:	b590      	push	{r4, r7, lr}
 80039cc:	b089      	sub	sp, #36	; 0x24
 80039ce:	af02      	add	r7, sp, #8
 80039d0:	4604      	mov	r4, r0
 80039d2:	4608      	mov	r0, r1
 80039d4:	4611      	mov	r1, r2
 80039d6:	461a      	mov	r2, r3
 80039d8:	4623      	mov	r3, r4
 80039da:	80fb      	strh	r3, [r7, #6]
 80039dc:	4603      	mov	r3, r0
 80039de:	80bb      	strh	r3, [r7, #4]
 80039e0:	460b      	mov	r3, r1
 80039e2:	70fb      	strb	r3, [r7, #3]
 80039e4:	4613      	mov	r3, r2
 80039e6:	70bb      	strb	r3, [r7, #2]
	// check if radius not exceded
	if((2*r>(x2-x1))||(2*r>(y2-y1))) r = 0;
 80039e8:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80039ec:	005a      	lsls	r2, r3, #1
 80039ee:	88b9      	ldrh	r1, [r7, #4]
 80039f0:	88fb      	ldrh	r3, [r7, #6]
 80039f2:	1acb      	subs	r3, r1, r3
 80039f4:	429a      	cmp	r2, r3
 80039f6:	dc07      	bgt.n	8003a08 <lcdRoundedRect2+0x3e>
 80039f8:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80039fc:	005a      	lsls	r2, r3, #1
 80039fe:	78b9      	ldrb	r1, [r7, #2]
 8003a00:	78fb      	ldrb	r3, [r7, #3]
 8003a02:	1acb      	subs	r3, r1, r3
 8003a04:	429a      	cmp	r2, r3
 8003a06:	dd02      	ble.n	8003a0e <lcdRoundedRect2+0x44>
 8003a08:	2300      	movs	r3, #0
 8003a0a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	if(x1!=x2 && y1!=y2){
 8003a0e:	88fa      	ldrh	r2, [r7, #6]
 8003a10:	88bb      	ldrh	r3, [r7, #4]
 8003a12:	429a      	cmp	r2, r3
 8003a14:	f000 81d5 	beq.w	8003dc2 <lcdRoundedRect2+0x3f8>
 8003a18:	78fa      	ldrb	r2, [r7, #3]
 8003a1a:	78bb      	ldrb	r3, [r7, #2]
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	f000 81d0 	beq.w	8003dc2 <lcdRoundedRect2+0x3f8>
		for(uint8_t y = y1; y <= y2; y++){
 8003a22:	78fb      	ldrb	r3, [r7, #3]
 8003a24:	75fb      	strb	r3, [r7, #23]
 8003a26:	e0a3      	b.n	8003b70 <lcdRoundedRect2+0x1a6>
			if((y-y1)<r){
 8003a28:	7dfa      	ldrb	r2, [r7, #23]
 8003a2a:	78fb      	ldrb	r3, [r7, #3]
 8003a2c:	1ad2      	subs	r2, r2, r3
 8003a2e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003a32:	429a      	cmp	r2, r3
 8003a34:	da43      	bge.n	8003abe <lcdRoundedRect2+0xf4>
				uint8_t off = (int)(sqrt(r*r-(r-y+y1)*(r-y+y1)));
 8003a36:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003a3a:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8003a3e:	fb03 f202 	mul.w	r2, r3, r2
 8003a42:	f897 1034 	ldrb.w	r1, [r7, #52]	; 0x34
 8003a46:	7dfb      	ldrb	r3, [r7, #23]
 8003a48:	1ac9      	subs	r1, r1, r3
 8003a4a:	78fb      	ldrb	r3, [r7, #3]
 8003a4c:	440b      	add	r3, r1
 8003a4e:	f897 0034 	ldrb.w	r0, [r7, #52]	; 0x34
 8003a52:	7df9      	ldrb	r1, [r7, #23]
 8003a54:	1a40      	subs	r0, r0, r1
 8003a56:	78f9      	ldrb	r1, [r7, #3]
 8003a58:	4401      	add	r1, r0
 8003a5a:	fb01 f303 	mul.w	r3, r1, r3
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	4618      	mov	r0, r3
 8003a62:	f7fc fd6f 	bl	8000544 <__aeabi_i2d>
 8003a66:	4602      	mov	r2, r0
 8003a68:	460b      	mov	r3, r1
 8003a6a:	ec43 2b10 	vmov	d0, r2, r3
 8003a6e:	f00e fecf 	bl	8012810 <sqrt>
 8003a72:	ec53 2b10 	vmov	r2, r3, d0
 8003a76:	4610      	mov	r0, r2
 8003a78:	4619      	mov	r1, r3
 8003a7a:	f7fd f87d 	bl	8000b78 <__aeabi_d2iz>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	73bb      	strb	r3, [r7, #14]
				lcdHLine2(x1+r-off, x2-r+off, y, mode, fill);
 8003a82:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003a86:	b29a      	uxth	r2, r3
 8003a88:	88fb      	ldrh	r3, [r7, #6]
 8003a8a:	4413      	add	r3, r2
 8003a8c:	b29a      	uxth	r2, r3
 8003a8e:	7bbb      	ldrb	r3, [r7, #14]
 8003a90:	b29b      	uxth	r3, r3
 8003a92:	1ad3      	subs	r3, r2, r3
 8003a94:	b298      	uxth	r0, r3
 8003a96:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003a9a:	b29b      	uxth	r3, r3
 8003a9c:	88ba      	ldrh	r2, [r7, #4]
 8003a9e:	1ad3      	subs	r3, r2, r3
 8003aa0:	b29a      	uxth	r2, r3
 8003aa2:	7bbb      	ldrb	r3, [r7, #14]
 8003aa4:	b29b      	uxth	r3, r3
 8003aa6:	4413      	add	r3, r2
 8003aa8:	b299      	uxth	r1, r3
 8003aaa:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 8003aae:	7dfa      	ldrb	r2, [r7, #23]
 8003ab0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003ab4:	9300      	str	r3, [sp, #0]
 8003ab6:	4623      	mov	r3, r4
 8003ab8:	f7ff fa46 	bl	8002f48 <lcdHLine2>
 8003abc:	e055      	b.n	8003b6a <lcdRoundedRect2+0x1a0>
			} else if((y2-y)<r){
 8003abe:	78ba      	ldrb	r2, [r7, #2]
 8003ac0:	7dfb      	ldrb	r3, [r7, #23]
 8003ac2:	1ad2      	subs	r2, r2, r3
 8003ac4:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	da43      	bge.n	8003b54 <lcdRoundedRect2+0x18a>
				uint8_t off = (int)(sqrt(r*r-(r-y2+y)*(r-y2+y)));
 8003acc:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003ad0:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8003ad4:	fb03 f202 	mul.w	r2, r3, r2
 8003ad8:	f897 1034 	ldrb.w	r1, [r7, #52]	; 0x34
 8003adc:	78bb      	ldrb	r3, [r7, #2]
 8003ade:	1ac9      	subs	r1, r1, r3
 8003ae0:	7dfb      	ldrb	r3, [r7, #23]
 8003ae2:	440b      	add	r3, r1
 8003ae4:	f897 0034 	ldrb.w	r0, [r7, #52]	; 0x34
 8003ae8:	78b9      	ldrb	r1, [r7, #2]
 8003aea:	1a40      	subs	r0, r0, r1
 8003aec:	7df9      	ldrb	r1, [r7, #23]
 8003aee:	4401      	add	r1, r0
 8003af0:	fb01 f303 	mul.w	r3, r1, r3
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	4618      	mov	r0, r3
 8003af8:	f7fc fd24 	bl	8000544 <__aeabi_i2d>
 8003afc:	4602      	mov	r2, r0
 8003afe:	460b      	mov	r3, r1
 8003b00:	ec43 2b10 	vmov	d0, r2, r3
 8003b04:	f00e fe84 	bl	8012810 <sqrt>
 8003b08:	ec53 2b10 	vmov	r2, r3, d0
 8003b0c:	4610      	mov	r0, r2
 8003b0e:	4619      	mov	r1, r3
 8003b10:	f7fd f832 	bl	8000b78 <__aeabi_d2iz>
 8003b14:	4603      	mov	r3, r0
 8003b16:	73fb      	strb	r3, [r7, #15]
				lcdHLine2(x1+r-off, x2-r+off, y, mode, fill);
 8003b18:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003b1c:	b29a      	uxth	r2, r3
 8003b1e:	88fb      	ldrh	r3, [r7, #6]
 8003b20:	4413      	add	r3, r2
 8003b22:	b29a      	uxth	r2, r3
 8003b24:	7bfb      	ldrb	r3, [r7, #15]
 8003b26:	b29b      	uxth	r3, r3
 8003b28:	1ad3      	subs	r3, r2, r3
 8003b2a:	b298      	uxth	r0, r3
 8003b2c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003b30:	b29b      	uxth	r3, r3
 8003b32:	88ba      	ldrh	r2, [r7, #4]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	b29a      	uxth	r2, r3
 8003b38:	7bfb      	ldrb	r3, [r7, #15]
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	4413      	add	r3, r2
 8003b3e:	b299      	uxth	r1, r3
 8003b40:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 8003b44:	7dfa      	ldrb	r2, [r7, #23]
 8003b46:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003b4a:	9300      	str	r3, [sp, #0]
 8003b4c:	4623      	mov	r3, r4
 8003b4e:	f7ff f9fb 	bl	8002f48 <lcdHLine2>
 8003b52:	e00a      	b.n	8003b6a <lcdRoundedRect2+0x1a0>
			} else {
				lcdHLine2(x1, x2, y, mode, fill);
 8003b54:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 8003b58:	7dfa      	ldrb	r2, [r7, #23]
 8003b5a:	88b9      	ldrh	r1, [r7, #4]
 8003b5c:	88f8      	ldrh	r0, [r7, #6]
 8003b5e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003b62:	9300      	str	r3, [sp, #0]
 8003b64:	4623      	mov	r3, r4
 8003b66:	f7ff f9ef 	bl	8002f48 <lcdHLine2>
		for(uint8_t y = y1; y <= y2; y++){
 8003b6a:	7dfb      	ldrb	r3, [r7, #23]
 8003b6c:	3301      	adds	r3, #1
 8003b6e:	75fb      	strb	r3, [r7, #23]
 8003b70:	7dfa      	ldrb	r2, [r7, #23]
 8003b72:	78bb      	ldrb	r3, [r7, #2]
 8003b74:	429a      	cmp	r2, r3
 8003b76:	f67f af57 	bls.w	8003a28 <lcdRoundedRect2+0x5e>
			}
		}
		if(outline){
 8003b7a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	f000 811f 	beq.w	8003dc2 <lcdRoundedRect2+0x3f8>
			lcdHLine2(x1+r, x2-r, y1, mode,1);
 8003b84:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003b88:	b29a      	uxth	r2, r3
 8003b8a:	88fb      	ldrh	r3, [r7, #6]
 8003b8c:	4413      	add	r3, r2
 8003b8e:	b298      	uxth	r0, r3
 8003b90:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003b94:	b29b      	uxth	r3, r3
 8003b96:	88ba      	ldrh	r2, [r7, #4]
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	b299      	uxth	r1, r3
 8003b9c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003ba0:	78fa      	ldrb	r2, [r7, #3]
 8003ba2:	2401      	movs	r4, #1
 8003ba4:	9400      	str	r4, [sp, #0]
 8003ba6:	f7ff f9cf 	bl	8002f48 <lcdHLine2>
			lcdHLine2(x1+r, x2-r, y2, mode,1);
 8003baa:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003bae:	b29a      	uxth	r2, r3
 8003bb0:	88fb      	ldrh	r3, [r7, #6]
 8003bb2:	4413      	add	r3, r2
 8003bb4:	b298      	uxth	r0, r3
 8003bb6:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003bba:	b29b      	uxth	r3, r3
 8003bbc:	88ba      	ldrh	r2, [r7, #4]
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	b299      	uxth	r1, r3
 8003bc2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003bc6:	78ba      	ldrb	r2, [r7, #2]
 8003bc8:	2401      	movs	r4, #1
 8003bca:	9400      	str	r4, [sp, #0]
 8003bcc:	f7ff f9bc 	bl	8002f48 <lcdHLine2>
			lcdVLine(x1, y1+r, y2-r, mode);
 8003bd0:	78fb      	ldrb	r3, [r7, #3]
 8003bd2:	b29a      	uxth	r2, r3
 8003bd4:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003bd8:	b29b      	uxth	r3, r3
 8003bda:	4413      	add	r3, r2
 8003bdc:	b299      	uxth	r1, r3
 8003bde:	78ba      	ldrb	r2, [r7, #2]
 8003be0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003be4:	1ad3      	subs	r3, r2, r3
 8003be6:	b2da      	uxtb	r2, r3
 8003be8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003bec:	88f8      	ldrh	r0, [r7, #6]
 8003bee:	f7ff f929 	bl	8002e44 <lcdVLine>
			lcdVLine(x2, y1+r, y2-r, mode);
 8003bf2:	78fb      	ldrb	r3, [r7, #3]
 8003bf4:	b29a      	uxth	r2, r3
 8003bf6:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	4413      	add	r3, r2
 8003bfe:	b299      	uxth	r1, r3
 8003c00:	78ba      	ldrb	r2, [r7, #2]
 8003c02:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	b2da      	uxtb	r2, r3
 8003c0a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003c0e:	88b8      	ldrh	r0, [r7, #4]
 8003c10:	f7ff f918 	bl	8002e44 <lcdVLine>
//			uint16_t nextOff = 0;
			for(uint16_t i = 0; i < (r-1); i++){
 8003c14:	2300      	movs	r3, #0
 8003c16:	82bb      	strh	r3, [r7, #20]
 8003c18:	e0cc      	b.n	8003db4 <lcdRoundedRect2+0x3ea>
				//corner line offsets from X of circle center
				uint16_t off = (uint16_t)(sqrt(r*r-(r-i)*(r-i)));
 8003c1a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003c1e:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8003c22:	fb03 f202 	mul.w	r2, r3, r2
 8003c26:	f897 1034 	ldrb.w	r1, [r7, #52]	; 0x34
 8003c2a:	8abb      	ldrh	r3, [r7, #20]
 8003c2c:	1acb      	subs	r3, r1, r3
 8003c2e:	f897 0034 	ldrb.w	r0, [r7, #52]	; 0x34
 8003c32:	8ab9      	ldrh	r1, [r7, #20]
 8003c34:	1a41      	subs	r1, r0, r1
 8003c36:	fb01 f303 	mul.w	r3, r1, r3
 8003c3a:	1ad3      	subs	r3, r2, r3
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f7fc fc81 	bl	8000544 <__aeabi_i2d>
 8003c42:	4602      	mov	r2, r0
 8003c44:	460b      	mov	r3, r1
 8003c46:	ec43 2b10 	vmov	d0, r2, r3
 8003c4a:	f00e fde1 	bl	8012810 <sqrt>
 8003c4e:	ec53 2b10 	vmov	r2, r3, d0
 8003c52:	4610      	mov	r0, r2
 8003c54:	4619      	mov	r1, r3
 8003c56:	f7fc ffb7 	bl	8000bc8 <__aeabi_d2uiz>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	827b      	strh	r3, [r7, #18]
				uint16_t nextOff = (uint16_t)(sqrt(r*r-(r-i-1)*(r-i-1)));
 8003c5e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003c62:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8003c66:	fb03 f202 	mul.w	r2, r3, r2
 8003c6a:	f897 1034 	ldrb.w	r1, [r7, #52]	; 0x34
 8003c6e:	8abb      	ldrh	r3, [r7, #20]
 8003c70:	1acb      	subs	r3, r1, r3
 8003c72:	3b01      	subs	r3, #1
 8003c74:	f897 0034 	ldrb.w	r0, [r7, #52]	; 0x34
 8003c78:	8ab9      	ldrh	r1, [r7, #20]
 8003c7a:	1a41      	subs	r1, r0, r1
 8003c7c:	3901      	subs	r1, #1
 8003c7e:	fb01 f303 	mul.w	r3, r1, r3
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	4618      	mov	r0, r3
 8003c86:	f7fc fc5d 	bl	8000544 <__aeabi_i2d>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	460b      	mov	r3, r1
 8003c8e:	ec43 2b10 	vmov	d0, r2, r3
 8003c92:	f00e fdbd 	bl	8012810 <sqrt>
 8003c96:	ec53 2b10 	vmov	r2, r3, d0
 8003c9a:	4610      	mov	r0, r2
 8003c9c:	4619      	mov	r1, r3
 8003c9e:	f7fc ff93 	bl	8000bc8 <__aeabi_d2uiz>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	823b      	strh	r3, [r7, #16]
				//reduce corner pixel-lines overlapping
				if((nextOff-off)>0) off++;
 8003ca6:	8a3a      	ldrh	r2, [r7, #16]
 8003ca8:	8a7b      	ldrh	r3, [r7, #18]
 8003caa:	1ad3      	subs	r3, r2, r3
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	dd02      	ble.n	8003cb6 <lcdRoundedRect2+0x2ec>
 8003cb0:	8a7b      	ldrh	r3, [r7, #18]
 8003cb2:	3301      	adds	r3, #1
 8003cb4:	827b      	strh	r3, [r7, #18]
				//left corners
				lcdHLine2(x1+r-nextOff, x1+r-off, y1+i+1, mode, 1);
 8003cb6:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003cba:	b29a      	uxth	r2, r3
 8003cbc:	88fb      	ldrh	r3, [r7, #6]
 8003cbe:	4413      	add	r3, r2
 8003cc0:	b29a      	uxth	r2, r3
 8003cc2:	8a3b      	ldrh	r3, [r7, #16]
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	b298      	uxth	r0, r3
 8003cc8:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003ccc:	b29a      	uxth	r2, r3
 8003cce:	88fb      	ldrh	r3, [r7, #6]
 8003cd0:	4413      	add	r3, r2
 8003cd2:	b29a      	uxth	r2, r3
 8003cd4:	8a7b      	ldrh	r3, [r7, #18]
 8003cd6:	1ad3      	subs	r3, r2, r3
 8003cd8:	b299      	uxth	r1, r3
 8003cda:	8abb      	ldrh	r3, [r7, #20]
 8003cdc:	b2da      	uxtb	r2, r3
 8003cde:	78fb      	ldrb	r3, [r7, #3]
 8003ce0:	4413      	add	r3, r2
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	3301      	adds	r3, #1
 8003ce6:	b2da      	uxtb	r2, r3
 8003ce8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003cec:	2401      	movs	r4, #1
 8003cee:	9400      	str	r4, [sp, #0]
 8003cf0:	f7ff f92a 	bl	8002f48 <lcdHLine2>
				lcdHLine2(x1+r-nextOff, x1+r-off, y2-i-1, mode, 1);
 8003cf4:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003cf8:	b29a      	uxth	r2, r3
 8003cfa:	88fb      	ldrh	r3, [r7, #6]
 8003cfc:	4413      	add	r3, r2
 8003cfe:	b29a      	uxth	r2, r3
 8003d00:	8a3b      	ldrh	r3, [r7, #16]
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	b298      	uxth	r0, r3
 8003d06:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003d0a:	b29a      	uxth	r2, r3
 8003d0c:	88fb      	ldrh	r3, [r7, #6]
 8003d0e:	4413      	add	r3, r2
 8003d10:	b29a      	uxth	r2, r3
 8003d12:	8a7b      	ldrh	r3, [r7, #18]
 8003d14:	1ad3      	subs	r3, r2, r3
 8003d16:	b299      	uxth	r1, r3
 8003d18:	8abb      	ldrh	r3, [r7, #20]
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	78ba      	ldrb	r2, [r7, #2]
 8003d1e:	1ad3      	subs	r3, r2, r3
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	3b01      	subs	r3, #1
 8003d24:	b2da      	uxtb	r2, r3
 8003d26:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003d2a:	2401      	movs	r4, #1
 8003d2c:	9400      	str	r4, [sp, #0]
 8003d2e:	f7ff f90b 	bl	8002f48 <lcdHLine2>
				//right corners
				lcdHLine2(x2-r+off, x2-r+nextOff, y1+i+1, mode, 1);
 8003d32:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003d36:	b29b      	uxth	r3, r3
 8003d38:	88ba      	ldrh	r2, [r7, #4]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	b29a      	uxth	r2, r3
 8003d3e:	8a7b      	ldrh	r3, [r7, #18]
 8003d40:	4413      	add	r3, r2
 8003d42:	b298      	uxth	r0, r3
 8003d44:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003d48:	b29b      	uxth	r3, r3
 8003d4a:	88ba      	ldrh	r2, [r7, #4]
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	b29a      	uxth	r2, r3
 8003d50:	8a3b      	ldrh	r3, [r7, #16]
 8003d52:	4413      	add	r3, r2
 8003d54:	b299      	uxth	r1, r3
 8003d56:	8abb      	ldrh	r3, [r7, #20]
 8003d58:	b2da      	uxtb	r2, r3
 8003d5a:	78fb      	ldrb	r3, [r7, #3]
 8003d5c:	4413      	add	r3, r2
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	3301      	adds	r3, #1
 8003d62:	b2da      	uxtb	r2, r3
 8003d64:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003d68:	2401      	movs	r4, #1
 8003d6a:	9400      	str	r4, [sp, #0]
 8003d6c:	f7ff f8ec 	bl	8002f48 <lcdHLine2>
				lcdHLine2(x2-r+off, x2-r+nextOff, y2-i-1, mode, 1);
 8003d70:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003d74:	b29b      	uxth	r3, r3
 8003d76:	88ba      	ldrh	r2, [r7, #4]
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	b29a      	uxth	r2, r3
 8003d7c:	8a7b      	ldrh	r3, [r7, #18]
 8003d7e:	4413      	add	r3, r2
 8003d80:	b298      	uxth	r0, r3
 8003d82:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003d86:	b29b      	uxth	r3, r3
 8003d88:	88ba      	ldrh	r2, [r7, #4]
 8003d8a:	1ad3      	subs	r3, r2, r3
 8003d8c:	b29a      	uxth	r2, r3
 8003d8e:	8a3b      	ldrh	r3, [r7, #16]
 8003d90:	4413      	add	r3, r2
 8003d92:	b299      	uxth	r1, r3
 8003d94:	8abb      	ldrh	r3, [r7, #20]
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	78ba      	ldrb	r2, [r7, #2]
 8003d9a:	1ad3      	subs	r3, r2, r3
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	3b01      	subs	r3, #1
 8003da0:	b2da      	uxtb	r2, r3
 8003da2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003da6:	2401      	movs	r4, #1
 8003da8:	9400      	str	r4, [sp, #0]
 8003daa:	f7ff f8cd 	bl	8002f48 <lcdHLine2>
			for(uint16_t i = 0; i < (r-1); i++){
 8003dae:	8abb      	ldrh	r3, [r7, #20]
 8003db0:	3301      	adds	r3, #1
 8003db2:	82bb      	strh	r3, [r7, #20]
 8003db4:	8aba      	ldrh	r2, [r7, #20]
 8003db6:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003dba:	3b01      	subs	r3, #1
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	f6ff af2c 	blt.w	8003c1a <lcdRoundedRect2+0x250>
			}
		}
	}
}
 8003dc2:	bf00      	nop
 8003dc4:	371c      	adds	r7, #28
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd90      	pop	{r4, r7, pc}

08003dca <lcdRect2>:


void lcdRect2(uint16_t x1, uint16_t x2, uint8_t y1, uint8_t y2, uint8_t mode, uint8_t fill, uint8_t outline){
 8003dca:	b590      	push	{r4, r7, lr}
 8003dcc:	b087      	sub	sp, #28
 8003dce:	af02      	add	r7, sp, #8
 8003dd0:	4604      	mov	r4, r0
 8003dd2:	4608      	mov	r0, r1
 8003dd4:	4611      	mov	r1, r2
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	4623      	mov	r3, r4
 8003dda:	80fb      	strh	r3, [r7, #6]
 8003ddc:	4603      	mov	r3, r0
 8003dde:	80bb      	strh	r3, [r7, #4]
 8003de0:	460b      	mov	r3, r1
 8003de2:	70fb      	strb	r3, [r7, #3]
 8003de4:	4613      	mov	r3, r2
 8003de6:	70bb      	strb	r3, [r7, #2]
	if(x1!=x2 && y1!=y2){
 8003de8:	88fa      	ldrh	r2, [r7, #6]
 8003dea:	88bb      	ldrh	r3, [r7, #4]
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d046      	beq.n	8003e7e <lcdRect2+0xb4>
 8003df0:	78fa      	ldrb	r2, [r7, #3]
 8003df2:	78bb      	ldrb	r3, [r7, #2]
 8003df4:	429a      	cmp	r2, r3
 8003df6:	d042      	beq.n	8003e7e <lcdRect2+0xb4>
		for(uint8_t y = y1; y <= y2; y++){
 8003df8:	78fb      	ldrb	r3, [r7, #3]
 8003dfa:	73fb      	strb	r3, [r7, #15]
 8003dfc:	e00d      	b.n	8003e1a <lcdRect2+0x50>
			lcdHLine2(x1, x2, y, mode, fill);
 8003dfe:	f897 4020 	ldrb.w	r4, [r7, #32]
 8003e02:	7bfa      	ldrb	r2, [r7, #15]
 8003e04:	88b9      	ldrh	r1, [r7, #4]
 8003e06:	88f8      	ldrh	r0, [r7, #6]
 8003e08:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003e0c:	9300      	str	r3, [sp, #0]
 8003e0e:	4623      	mov	r3, r4
 8003e10:	f7ff f89a 	bl	8002f48 <lcdHLine2>
		for(uint8_t y = y1; y <= y2; y++){
 8003e14:	7bfb      	ldrb	r3, [r7, #15]
 8003e16:	3301      	adds	r3, #1
 8003e18:	73fb      	strb	r3, [r7, #15]
 8003e1a:	7bfa      	ldrb	r2, [r7, #15]
 8003e1c:	78bb      	ldrb	r3, [r7, #2]
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	d9ed      	bls.n	8003dfe <lcdRect2+0x34>
		}
		if(outline){
 8003e22:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d029      	beq.n	8003e7e <lcdRect2+0xb4>
			lcdHLine2(x1, x2, y1, mode,1);
 8003e2a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003e2e:	78fa      	ldrb	r2, [r7, #3]
 8003e30:	88b9      	ldrh	r1, [r7, #4]
 8003e32:	88f8      	ldrh	r0, [r7, #6]
 8003e34:	2401      	movs	r4, #1
 8003e36:	9400      	str	r4, [sp, #0]
 8003e38:	f7ff f886 	bl	8002f48 <lcdHLine2>
			lcdHLine2(x1, x2, y2, mode,1);
 8003e3c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003e40:	78ba      	ldrb	r2, [r7, #2]
 8003e42:	88b9      	ldrh	r1, [r7, #4]
 8003e44:	88f8      	ldrh	r0, [r7, #6]
 8003e46:	2401      	movs	r4, #1
 8003e48:	9400      	str	r4, [sp, #0]
 8003e4a:	f7ff f87d 	bl	8002f48 <lcdHLine2>
			lcdVLine(x1, y1+1, y2-1, mode);
 8003e4e:	78fb      	ldrb	r3, [r7, #3]
 8003e50:	b29b      	uxth	r3, r3
 8003e52:	3301      	adds	r3, #1
 8003e54:	b299      	uxth	r1, r3
 8003e56:	78bb      	ldrb	r3, [r7, #2]
 8003e58:	3b01      	subs	r3, #1
 8003e5a:	b2da      	uxtb	r2, r3
 8003e5c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003e60:	88f8      	ldrh	r0, [r7, #6]
 8003e62:	f7fe ffef 	bl	8002e44 <lcdVLine>
			lcdVLine(x2, y1+1, y2-1, mode);
 8003e66:	78fb      	ldrb	r3, [r7, #3]
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	3301      	adds	r3, #1
 8003e6c:	b299      	uxth	r1, r3
 8003e6e:	78bb      	ldrb	r3, [r7, #2]
 8003e70:	3b01      	subs	r3, #1
 8003e72:	b2da      	uxtb	r2, r3
 8003e74:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003e78:	88b8      	ldrh	r0, [r7, #4]
 8003e7a:	f7fe ffe3 	bl	8002e44 <lcdVLine>
		}
	}
}
 8003e7e:	bf00      	nop
 8003e80:	3714      	adds	r7, #20
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd90      	pop	{r4, r7, pc}

08003e86 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8003e86:	b480      	push	{r7}
 8003e88:	b083      	sub	sp, #12
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003e8e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003e92:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8003e96:	f003 0301 	and.w	r3, r3, #1
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d013      	beq.n	8003ec6 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8003e9e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003ea2:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8003ea6:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d00b      	beq.n	8003ec6 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8003eae:	e000      	b.n	8003eb2 <ITM_SendChar+0x2c>
    {
      __NOP();
 8003eb0:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8003eb2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d0f9      	beq.n	8003eb0 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8003ebc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003ec0:	687a      	ldr	r2, [r7, #4]
 8003ec2:	b2d2      	uxtb	r2, r2
 8003ec4:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8003ec6:	687b      	ldr	r3, [r7, #4]
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	370c      	adds	r7, #12
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed2:	4770      	bx	lr

08003ed4 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch){
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b082      	sub	sp, #8
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
	ITM_SendChar(ch);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f7ff ffd1 	bl	8003e86 <ITM_SendChar>
	return(ch);
 8003ee4:	687b      	ldr	r3, [r7, #4]
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	3708      	adds	r7, #8
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}
	...

08003ef0 <setTimeout>:

uint8_t timeoutState = 0;
uint16_t timeoutValue;
uint16_t timeoutSetpoint;
void (*timeoutClbkPtr)(void);
void setTimeout(uint16_t ms,  void (*callback)(void)){
 8003ef0:	b480      	push	{r7}
 8003ef2:	b083      	sub	sp, #12
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	6039      	str	r1, [r7, #0]
 8003efa:	80fb      	strh	r3, [r7, #6]
	// set timeout setpoint
	timeoutSetpoint = ms;
 8003efc:	4a08      	ldr	r2, [pc, #32]	; (8003f20 <setTimeout+0x30>)
 8003efe:	88fb      	ldrh	r3, [r7, #6]
 8003f00:	8013      	strh	r3, [r2, #0]
	// reset timeout value
	timeoutValue = 0;
 8003f02:	4b08      	ldr	r3, [pc, #32]	; (8003f24 <setTimeout+0x34>)
 8003f04:	2200      	movs	r2, #0
 8003f06:	801a      	strh	r2, [r3, #0]
	// set callback function
	timeoutClbkPtr = callback;
 8003f08:	4a07      	ldr	r2, [pc, #28]	; (8003f28 <setTimeout+0x38>)
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	6013      	str	r3, [r2, #0]
	// flag timeout running
	timeoutState = 1;
 8003f0e:	4b07      	ldr	r3, [pc, #28]	; (8003f2c <setTimeout+0x3c>)
 8003f10:	2201      	movs	r2, #1
 8003f12:	701a      	strb	r2, [r3, #0]
}
 8003f14:	bf00      	nop
 8003f16:	370c      	adds	r7, #12
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr
 8003f20:	200057e4 	.word	0x200057e4
 8003f24:	200057e2 	.word	0x200057e2
 8003f28:	200057e8 	.word	0x200057e8
 8003f2c:	200057e1 	.word	0x200057e1

08003f30 <showAlert>:

uint8_t alertFlag = 0;
void showAlert(void){
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b084      	sub	sp, #16
 8003f34:	af04      	add	r7, sp, #16
	lcdRect2(50, 350, 50, 190, 3, 0, 1);
 8003f36:	2301      	movs	r3, #1
 8003f38:	9302      	str	r3, [sp, #8]
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	9301      	str	r3, [sp, #4]
 8003f3e:	2303      	movs	r3, #3
 8003f40:	9300      	str	r3, [sp, #0]
 8003f42:	23be      	movs	r3, #190	; 0xbe
 8003f44:	2232      	movs	r2, #50	; 0x32
 8003f46:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8003f4a:	2032      	movs	r0, #50	; 0x32
 8003f4c:	f7ff ff3d 	bl	8003dca <lcdRect2>
	lcdPutStr(90, 90, "Alert!", zekton24font);
 8003f50:	4b04      	ldr	r3, [pc, #16]	; (8003f64 <showAlert+0x34>)
 8003f52:	4a05      	ldr	r2, [pc, #20]	; (8003f68 <showAlert+0x38>)
 8003f54:	215a      	movs	r1, #90	; 0x5a
 8003f56:	205a      	movs	r0, #90	; 0x5a
 8003f58:	f7fe ff46 	bl	8002de8 <lcdPutStr>
}
 8003f5c:	bf00      	nop
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	08013f28 	.word	0x08013f28
 8003f68:	08013a44 	.word	0x08013a44

08003f6c <hideAlert>:
void hideAlert(void){
 8003f6c:	b480      	push	{r7}
 8003f6e:	af00      	add	r7, sp, #0
	alertFlag = 0;
 8003f70:	4b03      	ldr	r3, [pc, #12]	; (8003f80 <hideAlert+0x14>)
 8003f72:	2200      	movs	r2, #0
 8003f74:	701a      	strb	r2, [r3, #0]
}
 8003f76:	bf00      	nop
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7e:	4770      	bx	lr
 8003f80:	200057ec 	.word	0x200057ec

08003f84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003f84:	b590      	push	{r4, r7, lr}
 8003f86:	f5ad 7d37 	sub.w	sp, sp, #732	; 0x2dc
 8003f8a:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003f8c:	f002 fba2 	bl	80066d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003f90:	f000 f906 	bl	80041a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003f94:	f7fe f9e8 	bl	8002368 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8003f98:	f001 f924 	bl	80051e4 <MX_USART3_UART_Init>
  MX_SPI1_Init();
 8003f9c:	f000 fb36 	bl	800460c <MX_SPI1_Init>
  MX_TIM1_Init();
 8003fa0:	f000 fec0 	bl	8004d24 <MX_TIM1_Init>
  MX_TIM10_Init();
 8003fa4:	f000 ff60 	bl	8004e68 <MX_TIM10_Init>
  MX_I2C1_Init();
 8003fa8:	f7fe fc94 	bl	80028d4 <MX_I2C1_Init>
  MX_TIM11_Init();
 8003fac:	f000 ff80 	bl	8004eb0 <MX_TIM11_Init>
  MX_RTC_Init();
 8003fb0:	f000 fa4a 	bl	8004448 <MX_RTC_Init>
  MX_TIM13_Init();
 8003fb4:	f000 ffa0 	bl	8004ef8 <MX_TIM13_Init>
  MX_SDIO_SD_Init();
 8003fb8:	f000 faa0 	bl	80044fc <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8003fbc:	f008 fd64 	bl	800ca88 <MX_FATFS_Init>
  MX_USART6_UART_Init();
 8003fc0:	f001 f93a 	bl	8005238 <MX_USART6_UART_Init>
  MX_TIM14_Init();
 8003fc4:	f000 ffbc 	bl	8004f40 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
  //  Initialize VCOMIN pulse on CH1 (PIN PE9) for Sharp Memory LCD
  HAL_TIM_Base_Init(&htim1);
 8003fc8:	485b      	ldr	r0, [pc, #364]	; (8004138 <main+0x1b4>)
 8003fca:	f006 fa3b 	bl	800a444 <HAL_TIM_Base_Init>
  HAL_TIM_Base_Start_IT(&htim1);
 8003fce:	485a      	ldr	r0, [pc, #360]	; (8004138 <main+0x1b4>)
 8003fd0:	f006 fa88 	bl	800a4e4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8003fd4:	2100      	movs	r1, #0
 8003fd6:	4858      	ldr	r0, [pc, #352]	; (8004138 <main+0x1b4>)
 8003fd8:	f006 fb7c 	bl	800a6d4 <HAL_TIM_PWM_Start>
  // Initialize Timer 10 (1Hz) - for stopwatch
  stwInit(&htim10);
 8003fdc:	4857      	ldr	r0, [pc, #348]	; (800413c <main+0x1b8>)
 8003fde:	f000 fd8f 	bl	8004b00 <stwInit>
  // Vibration motor PWM
  HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 8003fe2:	2100      	movs	r1, #0
 8003fe4:	4856      	ldr	r0, [pc, #344]	; (8004140 <main+0x1bc>)
 8003fe6:	f006 fb75 	bl	800a6d4 <HAL_TIM_PWM_Start>

  // TIMER 11 - 20Hz button scanner
  HAL_TIM_Base_Start_IT(&htim11);
 8003fea:	4856      	ldr	r0, [pc, #344]	; (8004144 <main+0x1c0>)
 8003fec:	f006 fa7a 	bl	800a4e4 <HAL_TIM_Base_Start_IT>
  initButtons(btnsPtrs);
 8003ff0:	4855      	ldr	r0, [pc, #340]	; (8004148 <main+0x1c4>)
 8003ff2:	f7fd ff93 	bl	8001f1c <initButtons>

  // TIMER 13 - 1Hz sensors logger
  HAL_TIM_Base_Start_IT(&htim13);
 8003ff6:	4855      	ldr	r0, [pc, #340]	; (800414c <main+0x1c8>)
 8003ff8:	f006 fa74 	bl	800a4e4 <HAL_TIM_Base_Start_IT>
  gpsDev = initGps(&huart6);
 8003ffc:	4c54      	ldr	r4, [pc, #336]	; (8004150 <main+0x1cc>)
 8003ffe:	463b      	mov	r3, r7
 8004000:	4954      	ldr	r1, [pc, #336]	; (8004154 <main+0x1d0>)
 8004002:	4618      	mov	r0, r3
 8004004:	f7fe fac0 	bl	8002588 <initGps>
 8004008:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 800400c:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 8004010:	4620      	mov	r0, r4
 8004012:	4619      	mov	r1, r3
 8004014:	f44f 7319 	mov.w	r3, #612	; 0x264
 8004018:	461a      	mov	r2, r3
 800401a:	f00b fcc3 	bl	800f9a4 <memcpy>
  // bmp180module defined inside of c file
  bmp_init(&bmp180module);
 800401e:	484e      	ldr	r0, [pc, #312]	; (8004158 <main+0x1d4>)
 8004020:	f7fd fafa 	bl	8001618 <bmp_init>
//  init_ring_buffer(&baroRing, 399);
  init_ring_buffer(&tempRing, 399);
 8004024:	f240 118f 	movw	r1, #399	; 0x18f
 8004028:	484c      	ldr	r0, [pc, #304]	; (800415c <main+0x1d8>)
 800402a:	f002 fa45 	bl	80064b8 <init_ring_buffer>
  cbuf_init(&baroRing, sizeof(uint16_t), 399);
 800402e:	f240 128f 	movw	r2, #399	; 0x18f
 8004032:	2102      	movs	r1, #2
 8004034:	484a      	ldr	r0, [pc, #296]	; (8004160 <main+0x1dc>)
 8004036:	f002 f9a3 	bl	8006380 <cbuf_init>

	HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 800403a:	2201      	movs	r2, #1
 800403c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004040:	4848      	ldr	r0, [pc, #288]	; (8004164 <main+0x1e0>)
 8004042:	f002 ff39 	bl	8006eb8 <HAL_GPIO_WritePin>
  	Mount_SD("/");
 8004046:	4848      	ldr	r0, [pc, #288]	; (8004168 <main+0x1e4>)
 8004048:	f7fc ffc6 	bl	8000fd8 <Mount_SD>
  	Create_File("FILE1.TXT");
 800404c:	4847      	ldr	r0, [pc, #284]	; (800416c <main+0x1e8>)
 800404e:	f7fd f891 	bl	8001174 <Create_File>
  	Update_File("FILE1.TXT", "Hello world, SD cart write \n");
 8004052:	4947      	ldr	r1, [pc, #284]	; (8004170 <main+0x1ec>)
 8004054:	4845      	ldr	r0, [pc, #276]	; (800416c <main+0x1e8>)
 8004056:	f7fd f919 	bl	800128c <Update_File>
  	Create_File("FILE4.TXT");
 800405a:	4846      	ldr	r0, [pc, #280]	; (8004174 <main+0x1f0>)
 800405c:	f7fd f88a 	bl	8001174 <Create_File>
  	char fileText[50];
  	Read_File("config.txt", &fileText);
 8004060:	f507 7327 	add.w	r3, r7, #668	; 0x29c
 8004064:	4619      	mov	r1, r3
 8004066:	4844      	ldr	r0, [pc, #272]	; (8004178 <main+0x1f4>)
 8004068:	f7fc ffd2 	bl	8001010 <Read_File>

  	// log state after reset
  	HAL_RTC_GetTime(&hrtc, &RtcTime, RTC_FORMAT_BIN);
 800406c:	2200      	movs	r2, #0
 800406e:	4943      	ldr	r1, [pc, #268]	; (800417c <main+0x1f8>)
 8004070:	4843      	ldr	r0, [pc, #268]	; (8004180 <main+0x1fc>)
 8004072:	f004 fe81 	bl	8008d78 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &RtcDate, RTC_FORMAT_BIN);
 8004076:	2200      	movs	r2, #0
 8004078:	4942      	ldr	r1, [pc, #264]	; (8004184 <main+0x200>)
 800407a:	4841      	ldr	r0, [pc, #260]	; (8004180 <main+0x1fc>)
 800407c:	f004 feda 	bl	8008e34 <HAL_RTC_GetDate>
	char tmpl[50] = {0};
 8004080:	2300      	movs	r3, #0
 8004082:	f8c7 3268 	str.w	r3, [r7, #616]	; 0x268
 8004086:	f507 731b 	add.w	r3, r7, #620	; 0x26c
 800408a:	222e      	movs	r2, #46	; 0x2e
 800408c:	2100      	movs	r1, #0
 800408e:	4618      	mov	r0, r3
 8004090:	f00b fc96 	bl	800f9c0 <memset>
	sprintf(&tmpl, "%02d:%02d:%02d --- Initialized ---\n", RtcTime.Hours, RtcTime.Minutes, RtcTime.Seconds);
 8004094:	4b39      	ldr	r3, [pc, #228]	; (800417c <main+0x1f8>)
 8004096:	781b      	ldrb	r3, [r3, #0]
 8004098:	461a      	mov	r2, r3
 800409a:	4b38      	ldr	r3, [pc, #224]	; (800417c <main+0x1f8>)
 800409c:	785b      	ldrb	r3, [r3, #1]
 800409e:	4619      	mov	r1, r3
 80040a0:	4b36      	ldr	r3, [pc, #216]	; (800417c <main+0x1f8>)
 80040a2:	789b      	ldrb	r3, [r3, #2]
 80040a4:	f507 701a 	add.w	r0, r7, #616	; 0x268
 80040a8:	9300      	str	r3, [sp, #0]
 80040aa:	460b      	mov	r3, r1
 80040ac:	4936      	ldr	r1, [pc, #216]	; (8004188 <main+0x204>)
 80040ae:	f00c fb43 	bl	8010738 <siprintf>
	SD_logger(tmpl);
 80040b2:	f507 731a 	add.w	r3, r7, #616	; 0x268
 80040b6:	4618      	mov	r0, r3
 80040b8:	f7fc ff78 	bl	8000fac <SD_logger>
//  	Unmount_SD("/");
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  lcdClearBuffer();
 80040bc:	f7fe fcbc 	bl	8002a38 <lcdClearBuffer>
  lcdRefresh();
 80040c0:	f7ff fc14 	bl	80038ec <lcdRefresh>
  while (1)
  {
	  // periodic execution driven by flag modified inside of timer interrupt
	  if(updateBmpData_flag){
 80040c4:	4b31      	ldr	r3, [pc, #196]	; (800418c <main+0x208>)
 80040c6:	781b      	ldrb	r3, [r3, #0]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d00f      	beq.n	80040ec <main+0x168>
		bmpData = getBmpData(&bmp180module);
 80040cc:	4c30      	ldr	r4, [pc, #192]	; (8004190 <main+0x20c>)
 80040ce:	463b      	mov	r3, r7
 80040d0:	4921      	ldr	r1, [pc, #132]	; (8004158 <main+0x1d4>)
 80040d2:	4618      	mov	r0, r3
 80040d4:	f7fd fd08 	bl	8001ae8 <getBmpData>
 80040d8:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 80040dc:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 80040e0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80040e2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		updateBmpData_flag = 0;
 80040e6:	4b29      	ldr	r3, [pc, #164]	; (800418c <main+0x208>)
 80040e8:	2200      	movs	r2, #0
 80040ea:	701a      	strb	r2, [r3, #0]
	  }
	  // functions executed along with the menu
		HAL_RTC_GetTime(&hrtc, &RtcTime, RTC_FORMAT_BIN);
 80040ec:	2200      	movs	r2, #0
 80040ee:	4923      	ldr	r1, [pc, #140]	; (800417c <main+0x1f8>)
 80040f0:	4823      	ldr	r0, [pc, #140]	; (8004180 <main+0x1fc>)
 80040f2:	f004 fe41 	bl	8008d78 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &RtcDate, RTC_FORMAT_BIN);
 80040f6:	2200      	movs	r2, #0
 80040f8:	4922      	ldr	r1, [pc, #136]	; (8004184 <main+0x200>)
 80040fa:	4821      	ldr	r0, [pc, #132]	; (8004180 <main+0x1fc>)
 80040fc:	f004 fe9a 	bl	8008e34 <HAL_RTC_GetDate>
		if(RtcTime.Minutes == 0 && RtcTime.Seconds==0){
 8004100:	4b1e      	ldr	r3, [pc, #120]	; (800417c <main+0x1f8>)
 8004102:	785b      	ldrb	r3, [r3, #1]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d107      	bne.n	8004118 <main+0x194>
 8004108:	4b1c      	ldr	r3, [pc, #112]	; (800417c <main+0x1f8>)
 800410a:	789b      	ldrb	r3, [r3, #2]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d103      	bne.n	8004118 <main+0x194>
			pulseVib(40, 60);
 8004110:	213c      	movs	r1, #60	; 0x3c
 8004112:	2028      	movs	r0, #40	; 0x28
 8004114:	f001 f954 	bl	80053c0 <pulseVib>
		}
	  lcdClearBuffer();
 8004118:	f7fe fc8e 	bl	8002a38 <lcdClearBuffer>
	  // functions executed through GUI
	  showGui();
 800411c:	f7fe fbb6 	bl	800288c <showGui>

	  if(alertFlag){
 8004120:	4b1c      	ldr	r3, [pc, #112]	; (8004194 <main+0x210>)
 8004122:	781b      	ldrb	r3, [r3, #0]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d004      	beq.n	8004132 <main+0x1ae>
		  showAlert();
 8004128:	f7ff ff02 	bl	8003f30 <showAlert>
		btn_B2.onSinglePressHandler = &hideAlert;
 800412c:	4b1a      	ldr	r3, [pc, #104]	; (8004198 <main+0x214>)
 800412e:	4a1b      	ldr	r2, [pc, #108]	; (800419c <main+0x218>)
 8004130:	611a      	str	r2, [r3, #16]

	  }

	  lcdRefresh();
 8004132:	f7ff fbdb 	bl	80038ec <lcdRefresh>
	  if(updateBmpData_flag){
 8004136:	e7c5      	b.n	80040c4 <main+0x140>
 8004138:	200059e8 	.word	0x200059e8
 800413c:	20005a30 	.word	0x20005a30
 8004140:	20005b08 	.word	0x20005b08
 8004144:	20005a78 	.word	0x20005a78
 8004148:	20000050 	.word	0x20000050
 800414c:	20005ac0 	.word	0x20005ac0
 8004150:	2000557c 	.word	0x2000557c
 8004154:	20005b94 	.word	0x20005b94
 8004158:	2000236c 	.word	0x2000236c
 800415c:	2000556c 	.word	0x2000556c
 8004160:	20005558 	.word	0x20005558
 8004164:	40020800 	.word	0x40020800
 8004168:	08013a4c 	.word	0x08013a4c
 800416c:	08013a50 	.word	0x08013a50
 8004170:	08013a5c 	.word	0x08013a5c
 8004174:	08013a7c 	.word	0x08013a7c
 8004178:	08013a88 	.word	0x08013a88
 800417c:	20005540 	.word	0x20005540
 8004180:	200057f0 	.word	0x200057f0
 8004184:	20005554 	.word	0x20005554
 8004188:	08013a94 	.word	0x08013a94
 800418c:	2000007f 	.word	0x2000007f
 8004190:	200023b0 	.word	0x200023b0
 8004194:	200057ec 	.word	0x200057ec
 8004198:	20002570 	.word	0x20002570
 800419c:	08003f6d 	.word	0x08003f6d

080041a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b094      	sub	sp, #80	; 0x50
 80041a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80041a6:	f107 0320 	add.w	r3, r7, #32
 80041aa:	2230      	movs	r2, #48	; 0x30
 80041ac:	2100      	movs	r1, #0
 80041ae:	4618      	mov	r0, r3
 80041b0:	f00b fc06 	bl	800f9c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80041b4:	f107 030c 	add.w	r3, r7, #12
 80041b8:	2200      	movs	r2, #0
 80041ba:	601a      	str	r2, [r3, #0]
 80041bc:	605a      	str	r2, [r3, #4]
 80041be:	609a      	str	r2, [r3, #8]
 80041c0:	60da      	str	r2, [r3, #12]
 80041c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80041c4:	2300      	movs	r3, #0
 80041c6:	60bb      	str	r3, [r7, #8]
 80041c8:	4b29      	ldr	r3, [pc, #164]	; (8004270 <SystemClock_Config+0xd0>)
 80041ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041cc:	4a28      	ldr	r2, [pc, #160]	; (8004270 <SystemClock_Config+0xd0>)
 80041ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041d2:	6413      	str	r3, [r2, #64]	; 0x40
 80041d4:	4b26      	ldr	r3, [pc, #152]	; (8004270 <SystemClock_Config+0xd0>)
 80041d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041dc:	60bb      	str	r3, [r7, #8]
 80041de:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80041e0:	2300      	movs	r3, #0
 80041e2:	607b      	str	r3, [r7, #4]
 80041e4:	4b23      	ldr	r3, [pc, #140]	; (8004274 <SystemClock_Config+0xd4>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a22      	ldr	r2, [pc, #136]	; (8004274 <SystemClock_Config+0xd4>)
 80041ea:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80041ee:	6013      	str	r3, [r2, #0]
 80041f0:	4b20      	ldr	r3, [pc, #128]	; (8004274 <SystemClock_Config+0xd4>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80041f8:	607b      	str	r3, [r7, #4]
 80041fa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80041fc:	2305      	movs	r3, #5
 80041fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8004200:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8004204:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004206:	2301      	movs	r3, #1
 8004208:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800420a:	2302      	movs	r3, #2
 800420c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800420e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004212:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004214:	2304      	movs	r3, #4
 8004216:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8004218:	23a8      	movs	r3, #168	; 0xa8
 800421a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800421c:	2302      	movs	r3, #2
 800421e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8004220:	2307      	movs	r3, #7
 8004222:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004224:	f107 0320 	add.w	r3, r7, #32
 8004228:	4618      	mov	r0, r3
 800422a:	f003 fed7 	bl	8007fdc <HAL_RCC_OscConfig>
 800422e:	4603      	mov	r3, r0
 8004230:	2b00      	cmp	r3, #0
 8004232:	d001      	beq.n	8004238 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8004234:	f000 f8fa 	bl	800442c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004238:	230f      	movs	r3, #15
 800423a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800423c:	2302      	movs	r3, #2
 800423e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004240:	2300      	movs	r3, #0
 8004242:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004244:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004248:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800424a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800424e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004250:	f107 030c 	add.w	r3, r7, #12
 8004254:	2105      	movs	r1, #5
 8004256:	4618      	mov	r0, r3
 8004258:	f004 f938 	bl	80084cc <HAL_RCC_ClockConfig>
 800425c:	4603      	mov	r3, r0
 800425e:	2b00      	cmp	r3, #0
 8004260:	d001      	beq.n	8004266 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8004262:	f000 f8e3 	bl	800442c <Error_Handler>
  }
}
 8004266:	bf00      	nop
 8004268:	3750      	adds	r7, #80	; 0x50
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}
 800426e:	bf00      	nop
 8004270:	40023800 	.word	0x40023800
 8004274:	40007000 	.word	0x40007000

08004278 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8004278:	b580      	push	{r7, lr}
 800427a:	b084      	sub	sp, #16
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
	// APB2 168MHz -> after PSCL 1Hz
	// used to time stopwatch
	if(htim->Instance == TIM10){
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a4a      	ldr	r2, [pc, #296]	; (80043b0 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d107      	bne.n	800429a <HAL_TIM_PeriodElapsedCallback+0x22>
		stwTick();
 800428a:	f000 faed 	bl	8004868 <stwTick>
		// animation frame tick
		animationFrameNum++;
 800428e:	4b49      	ldr	r3, [pc, #292]	; (80043b4 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8004290:	781b      	ldrb	r3, [r3, #0]
 8004292:	3301      	adds	r3, #1
 8004294:	b2da      	uxtb	r2, r3
 8004296:	4b47      	ldr	r3, [pc, #284]	; (80043b4 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8004298:	701a      	strb	r2, [r3, #0]
	}
	// APB2 168MHz -> after PSCL 100Hz
	// button polling
	if(htim->Instance == TIM11){
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a46      	ldr	r2, [pc, #280]	; (80043b8 <HAL_TIM_PeriodElapsedCallback+0x140>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d11b      	bne.n	80042dc <HAL_TIM_PeriodElapsedCallback+0x64>
		scanButtons(btnsPtrs);
 80042a4:	4845      	ldr	r0, [pc, #276]	; (80043bc <HAL_TIM_PeriodElapsedCallback+0x144>)
 80042a6:	f7fe f82b 	bl	8002300 <scanButtons>
		button_task();
 80042aa:	f7fd fcb7 	bl	8001c1c <button_task>
		// check timeouts
		if(timeoutState){
 80042ae:	4b44      	ldr	r3, [pc, #272]	; (80043c0 <HAL_TIM_PeriodElapsedCallback+0x148>)
 80042b0:	781b      	ldrb	r3, [r3, #0]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d012      	beq.n	80042dc <HAL_TIM_PeriodElapsedCallback+0x64>
			if(timeoutValue == timeoutSetpoint){
 80042b6:	4b43      	ldr	r3, [pc, #268]	; (80043c4 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80042b8:	881a      	ldrh	r2, [r3, #0]
 80042ba:	4b43      	ldr	r3, [pc, #268]	; (80043c8 <HAL_TIM_PeriodElapsedCallback+0x150>)
 80042bc:	881b      	ldrh	r3, [r3, #0]
 80042be:	429a      	cmp	r2, r3
 80042c0:	d106      	bne.n	80042d0 <HAL_TIM_PeriodElapsedCallback+0x58>
				(*timeoutClbkPtr)();
 80042c2:	4b42      	ldr	r3, [pc, #264]	; (80043cc <HAL_TIM_PeriodElapsedCallback+0x154>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4798      	blx	r3
				timeoutState = 0;
 80042c8:	4b3d      	ldr	r3, [pc, #244]	; (80043c0 <HAL_TIM_PeriodElapsedCallback+0x148>)
 80042ca:	2200      	movs	r2, #0
 80042cc:	701a      	strb	r2, [r3, #0]
 80042ce:	e005      	b.n	80042dc <HAL_TIM_PeriodElapsedCallback+0x64>
			} else {
				timeoutValue++;
 80042d0:	4b3c      	ldr	r3, [pc, #240]	; (80043c4 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80042d2:	881b      	ldrh	r3, [r3, #0]
 80042d4:	3301      	adds	r3, #1
 80042d6:	b29a      	uxth	r2, r3
 80042d8:	4b3a      	ldr	r3, [pc, #232]	; (80043c4 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80042da:	801a      	strh	r2, [r3, #0]
			}
		}
	}
	// APB1 84MHz -> after PSCL 1Hz
	if(htim->Instance == TIM13){
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a3b      	ldr	r2, [pc, #236]	; (80043d0 <HAL_TIM_PeriodElapsedCallback+0x158>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d160      	bne.n	80043a8 <HAL_TIM_PeriodElapsedCallback+0x130>
		// watchface module timer value incrementing
		tickTimAAB();
 80042e6:	f7fe f999 	bl	800261c <tickTimAAB>
//		HAL_UART_Receive_DMA(&huart6, &dmaBuffer, GPS_BUFFER_SIZE);
		if(gpsDev.isReady != 0) gpsDev.getData(&gpsDev);
 80042ea:	4b3a      	ldr	r3, [pc, #232]	; (80043d4 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80042ec:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d004      	beq.n	80042fe <HAL_TIM_PeriodElapsedCallback+0x86>
 80042f4:	4b37      	ldr	r3, [pc, #220]	; (80043d4 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80042f6:	f8d3 325c 	ldr.w	r3, [r3, #604]	; 0x25c
 80042fa:	4836      	ldr	r0, [pc, #216]	; (80043d4 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80042fc:	4798      	blx	r3

		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 80042fe:	2101      	movs	r1, #1
 8004300:	4835      	ldr	r0, [pc, #212]	; (80043d8 <HAL_TIM_PeriodElapsedCallback+0x160>)
 8004302:	f002 fdf2 	bl	8006eea <HAL_GPIO_TogglePin>
		if(tempRing.isReady) add_ovw_ring_buffer(&tempRing, (int)(10*bmpData.temperature));
 8004306:	4b35      	ldr	r3, [pc, #212]	; (80043dc <HAL_TIM_PeriodElapsedCallback+0x164>)
 8004308:	7b1b      	ldrb	r3, [r3, #12]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d00d      	beq.n	800432a <HAL_TIM_PeriodElapsedCallback+0xb2>
 800430e:	4b34      	ldr	r3, [pc, #208]	; (80043e0 <HAL_TIM_PeriodElapsedCallback+0x168>)
 8004310:	edd3 7a00 	vldr	s15, [r3]
 8004314:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004318:	ee67 7a87 	vmul.f32	s15, s15, s14
 800431c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004320:	ee17 1a90 	vmov	r1, s15
 8004324:	482d      	ldr	r0, [pc, #180]	; (80043dc <HAL_TIM_PeriodElapsedCallback+0x164>)
 8004326:	f002 f8fd 	bl	8006524 <add_ovw_ring_buffer>
		uint16_t aaa = (uint16_t)(bmpData.pressure/10);
 800432a:	4b2d      	ldr	r3, [pc, #180]	; (80043e0 <HAL_TIM_PeriodElapsedCallback+0x168>)
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	4a2d      	ldr	r2, [pc, #180]	; (80043e4 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 8004330:	fba2 2303 	umull	r2, r3, r2, r3
 8004334:	08db      	lsrs	r3, r3, #3
 8004336:	b29b      	uxth	r3, r3
 8004338:	81fb      	strh	r3, [r7, #14]
		if(baroRing.isReady) cbuf_ovw(&baroRing, &aaa);
 800433a:	4b2b      	ldr	r3, [pc, #172]	; (80043e8 <HAL_TIM_PeriodElapsedCallback+0x170>)
 800433c:	7c1b      	ldrb	r3, [r3, #16]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d005      	beq.n	800434e <HAL_TIM_PeriodElapsedCallback+0xd6>
 8004342:	f107 030e 	add.w	r3, r7, #14
 8004346:	4619      	mov	r1, r3
 8004348:	4827      	ldr	r0, [pc, #156]	; (80043e8 <HAL_TIM_PeriodElapsedCallback+0x170>)
 800434a:	f002 f856 	bl	80063fa <cbuf_ovw>

		tim13_counter++;
 800434e:	4b27      	ldr	r3, [pc, #156]	; (80043ec <HAL_TIM_PeriodElapsedCallback+0x174>)
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	3301      	adds	r3, #1
 8004354:	b2da      	uxtb	r2, r3
 8004356:	4b25      	ldr	r3, [pc, #148]	; (80043ec <HAL_TIM_PeriodElapsedCallback+0x174>)
 8004358:	701a      	strb	r2, [r3, #0]
		if(tim13_counter == tim13_prescaler){
 800435a:	4b24      	ldr	r3, [pc, #144]	; (80043ec <HAL_TIM_PeriodElapsedCallback+0x174>)
 800435c:	781a      	ldrb	r2, [r3, #0]
 800435e:	4b24      	ldr	r3, [pc, #144]	; (80043f0 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8004360:	781b      	ldrb	r3, [r3, #0]
 8004362:	429a      	cmp	r2, r3
 8004364:	d109      	bne.n	800437a <HAL_TIM_PeriodElapsedCallback+0x102>
			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8004366:	2180      	movs	r1, #128	; 0x80
 8004368:	481b      	ldr	r0, [pc, #108]	; (80043d8 <HAL_TIM_PeriodElapsedCallback+0x160>)
 800436a:	f002 fdbe 	bl	8006eea <HAL_GPIO_TogglePin>
			// set flag up - causes to update temp/baro data to update in the main loop
			updateBmpData_flag = 1;
 800436e:	4b21      	ldr	r3, [pc, #132]	; (80043f4 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8004370:	2201      	movs	r2, #1
 8004372:	701a      	strb	r2, [r3, #0]
//			bmpData = getBmpData(&bmp180module);
			tim13_counter = 0;
 8004374:	4b1d      	ldr	r3, [pc, #116]	; (80043ec <HAL_TIM_PeriodElapsedCallback+0x174>)
 8004376:	2200      	movs	r2, #0
 8004378:	701a      	strb	r2, [r3, #0]
		}
		if(isTimerRunning(&countDown1)){
 800437a:	481f      	ldr	r0, [pc, #124]	; (80043f8 <HAL_TIM_PeriodElapsedCallback+0x180>)
 800437c:	f7fd ffda 	bl	8002334 <isTimerRunning>
 8004380:	4603      	mov	r3, r0
 8004382:	2b00      	cmp	r3, #0
 8004384:	d010      	beq.n	80043a8 <HAL_TIM_PeriodElapsedCallback+0x130>
			if(countDown1.remainingSec == 0){
 8004386:	4b1c      	ldr	r3, [pc, #112]	; (80043f8 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8004388:	885b      	ldrh	r3, [r3, #2]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d106      	bne.n	800439c <HAL_TIM_PeriodElapsedCallback+0x124>
				alertFlag = 1;
 800438e:	4b1b      	ldr	r3, [pc, #108]	; (80043fc <HAL_TIM_PeriodElapsedCallback+0x184>)
 8004390:	2201      	movs	r2, #1
 8004392:	701a      	strb	r2, [r3, #0]
				pauseTimer(&countDown1);
 8004394:	4818      	ldr	r0, [pc, #96]	; (80043f8 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8004396:	f7fd ffd9 	bl	800234c <pauseTimer>
			} else {
				countDown1.remainingSec--;
			}
		}
	}
}
 800439a:	e005      	b.n	80043a8 <HAL_TIM_PeriodElapsedCallback+0x130>
				countDown1.remainingSec--;
 800439c:	4b16      	ldr	r3, [pc, #88]	; (80043f8 <HAL_TIM_PeriodElapsedCallback+0x180>)
 800439e:	885b      	ldrh	r3, [r3, #2]
 80043a0:	3b01      	subs	r3, #1
 80043a2:	b29a      	uxth	r2, r3
 80043a4:	4b14      	ldr	r3, [pc, #80]	; (80043f8 <HAL_TIM_PeriodElapsedCallback+0x180>)
 80043a6:	805a      	strh	r2, [r3, #2]
}
 80043a8:	bf00      	nop
 80043aa:	3710      	adds	r7, #16
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}
 80043b0:	40014400 	.word	0x40014400
 80043b4:	20005bfa 	.word	0x20005bfa
 80043b8:	40014800 	.word	0x40014800
 80043bc:	20000050 	.word	0x20000050
 80043c0:	200057e1 	.word	0x200057e1
 80043c4:	200057e2 	.word	0x200057e2
 80043c8:	200057e4 	.word	0x200057e4
 80043cc:	200057e8 	.word	0x200057e8
 80043d0:	40001c00 	.word	0x40001c00
 80043d4:	2000557c 	.word	0x2000557c
 80043d8:	40020400 	.word	0x40020400
 80043dc:	2000556c 	.word	0x2000556c
 80043e0:	200023b0 	.word	0x200023b0
 80043e4:	cccccccd 	.word	0xcccccccd
 80043e8:	20005558 	.word	0x20005558
 80043ec:	200057e0 	.word	0x200057e0
 80043f0:	2000007e 	.word	0x2000007e
 80043f4:	2000007f 	.word	0x2000007f
 80043f8:	20000080 	.word	0x20000080
 80043fc:	200057ec 	.word	0x200057ec

08004400 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8004400:	b580      	push	{r7, lr}
 8004402:	b082      	sub	sp, #8
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART6){
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a05      	ldr	r2, [pc, #20]	; (8004424 <HAL_UART_RxCpltCallback+0x24>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d103      	bne.n	800441a <HAL_UART_RxCpltCallback+0x1a>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8004412:	2180      	movs	r1, #128	; 0x80
 8004414:	4804      	ldr	r0, [pc, #16]	; (8004428 <HAL_UART_RxCpltCallback+0x28>)
 8004416:	f002 fd68 	bl	8006eea <HAL_GPIO_TogglePin>
	}
}
 800441a:	bf00      	nop
 800441c:	3708      	adds	r7, #8
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}
 8004422:	bf00      	nop
 8004424:	40011400 	.word	0x40011400
 8004428:	40020400 	.word	0x40020400

0800442c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004430:	b672      	cpsid	i
}
 8004432:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8004434:	2201      	movs	r2, #1
 8004436:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800443a:	4802      	ldr	r0, [pc, #8]	; (8004444 <Error_Handler+0x18>)
 800443c:	f002 fd3c 	bl	8006eb8 <HAL_GPIO_WritePin>
  while (1)
 8004440:	e7fe      	b.n	8004440 <Error_Handler+0x14>
 8004442:	bf00      	nop
 8004444:	40020400 	.word	0x40020400

08004448 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b086      	sub	sp, #24
 800444c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800444e:	1d3b      	adds	r3, r7, #4
 8004450:	2200      	movs	r2, #0
 8004452:	601a      	str	r2, [r3, #0]
 8004454:	605a      	str	r2, [r3, #4]
 8004456:	609a      	str	r2, [r3, #8]
 8004458:	60da      	str	r2, [r3, #12]
 800445a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800445c:	2300      	movs	r3, #0
 800445e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8004460:	4b0f      	ldr	r3, [pc, #60]	; (80044a0 <MX_RTC_Init+0x58>)
 8004462:	4a10      	ldr	r2, [pc, #64]	; (80044a4 <MX_RTC_Init+0x5c>)
 8004464:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8004466:	4b0e      	ldr	r3, [pc, #56]	; (80044a0 <MX_RTC_Init+0x58>)
 8004468:	2200      	movs	r2, #0
 800446a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800446c:	4b0c      	ldr	r3, [pc, #48]	; (80044a0 <MX_RTC_Init+0x58>)
 800446e:	227f      	movs	r2, #127	; 0x7f
 8004470:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8004472:	4b0b      	ldr	r3, [pc, #44]	; (80044a0 <MX_RTC_Init+0x58>)
 8004474:	22ff      	movs	r2, #255	; 0xff
 8004476:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8004478:	4b09      	ldr	r3, [pc, #36]	; (80044a0 <MX_RTC_Init+0x58>)
 800447a:	2200      	movs	r2, #0
 800447c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800447e:	4b08      	ldr	r3, [pc, #32]	; (80044a0 <MX_RTC_Init+0x58>)
 8004480:	2200      	movs	r2, #0
 8004482:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8004484:	4b06      	ldr	r3, [pc, #24]	; (80044a0 <MX_RTC_Init+0x58>)
 8004486:	2200      	movs	r2, #0
 8004488:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800448a:	4805      	ldr	r0, [pc, #20]	; (80044a0 <MX_RTC_Init+0x58>)
 800448c:	f004 fbfe 	bl	8008c8c <HAL_RTC_Init>
 8004490:	4603      	mov	r3, r0
 8004492:	2b00      	cmp	r3, #0
 8004494:	d001      	beq.n	800449a <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8004496:	f7ff ffc9 	bl	800442c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800449a:	3718      	adds	r7, #24
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}
 80044a0:	200057f0 	.word	0x200057f0
 80044a4:	40002800 	.word	0x40002800

080044a8 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b08e      	sub	sp, #56	; 0x38
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80044b0:	f107 0308 	add.w	r3, r7, #8
 80044b4:	2230      	movs	r2, #48	; 0x30
 80044b6:	2100      	movs	r1, #0
 80044b8:	4618      	mov	r0, r3
 80044ba:	f00b fa81 	bl	800f9c0 <memset>
  if(rtcHandle->Instance==RTC)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4a0c      	ldr	r2, [pc, #48]	; (80044f4 <HAL_RTC_MspInit+0x4c>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d111      	bne.n	80044ec <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80044c8:	2320      	movs	r3, #32
 80044ca:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80044cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80044d0:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80044d2:	f107 0308 	add.w	r3, r7, #8
 80044d6:	4618      	mov	r0, r3
 80044d8:	f004 fa18 	bl	800890c <HAL_RCCEx_PeriphCLKConfig>
 80044dc:	4603      	mov	r3, r0
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d001      	beq.n	80044e6 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80044e2:	f7ff ffa3 	bl	800442c <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80044e6:	4b04      	ldr	r3, [pc, #16]	; (80044f8 <HAL_RTC_MspInit+0x50>)
 80044e8:	2201      	movs	r2, #1
 80044ea:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80044ec:	bf00      	nop
 80044ee:	3738      	adds	r7, #56	; 0x38
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bd80      	pop	{r7, pc}
 80044f4:	40002800 	.word	0x40002800
 80044f8:	42470e3c 	.word	0x42470e3c

080044fc <MX_SDIO_SD_Init>:
SD_HandleTypeDef hsd;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 80044fc:	b480      	push	{r7}
 80044fe:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8004500:	4b0c      	ldr	r3, [pc, #48]	; (8004534 <MX_SDIO_SD_Init+0x38>)
 8004502:	4a0d      	ldr	r2, [pc, #52]	; (8004538 <MX_SDIO_SD_Init+0x3c>)
 8004504:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8004506:	4b0b      	ldr	r3, [pc, #44]	; (8004534 <MX_SDIO_SD_Init+0x38>)
 8004508:	2200      	movs	r2, #0
 800450a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800450c:	4b09      	ldr	r3, [pc, #36]	; (8004534 <MX_SDIO_SD_Init+0x38>)
 800450e:	2200      	movs	r2, #0
 8004510:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004512:	4b08      	ldr	r3, [pc, #32]	; (8004534 <MX_SDIO_SD_Init+0x38>)
 8004514:	2200      	movs	r2, #0
 8004516:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8004518:	4b06      	ldr	r3, [pc, #24]	; (8004534 <MX_SDIO_SD_Init+0x38>)
 800451a:	2200      	movs	r2, #0
 800451c:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800451e:	4b05      	ldr	r3, [pc, #20]	; (8004534 <MX_SDIO_SD_Init+0x38>)
 8004520:	2200      	movs	r2, #0
 8004522:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 4;
 8004524:	4b03      	ldr	r3, [pc, #12]	; (8004534 <MX_SDIO_SD_Init+0x38>)
 8004526:	2204      	movs	r2, #4
 8004528:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800452a:	bf00      	nop
 800452c:	46bd      	mov	sp, r7
 800452e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004532:	4770      	bx	lr
 8004534:	20005810 	.word	0x20005810
 8004538:	40012c00 	.word	0x40012c00

0800453c <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b08a      	sub	sp, #40	; 0x28
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004544:	f107 0314 	add.w	r3, r7, #20
 8004548:	2200      	movs	r2, #0
 800454a:	601a      	str	r2, [r3, #0]
 800454c:	605a      	str	r2, [r3, #4]
 800454e:	609a      	str	r2, [r3, #8]
 8004550:	60da      	str	r2, [r3, #12]
 8004552:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a28      	ldr	r2, [pc, #160]	; (80045fc <HAL_SD_MspInit+0xc0>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d14a      	bne.n	80045f4 <HAL_SD_MspInit+0xb8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800455e:	2300      	movs	r3, #0
 8004560:	613b      	str	r3, [r7, #16]
 8004562:	4b27      	ldr	r3, [pc, #156]	; (8004600 <HAL_SD_MspInit+0xc4>)
 8004564:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004566:	4a26      	ldr	r2, [pc, #152]	; (8004600 <HAL_SD_MspInit+0xc4>)
 8004568:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800456c:	6453      	str	r3, [r2, #68]	; 0x44
 800456e:	4b24      	ldr	r3, [pc, #144]	; (8004600 <HAL_SD_MspInit+0xc4>)
 8004570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004572:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004576:	613b      	str	r3, [r7, #16]
 8004578:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800457a:	2300      	movs	r3, #0
 800457c:	60fb      	str	r3, [r7, #12]
 800457e:	4b20      	ldr	r3, [pc, #128]	; (8004600 <HAL_SD_MspInit+0xc4>)
 8004580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004582:	4a1f      	ldr	r2, [pc, #124]	; (8004600 <HAL_SD_MspInit+0xc4>)
 8004584:	f043 0304 	orr.w	r3, r3, #4
 8004588:	6313      	str	r3, [r2, #48]	; 0x30
 800458a:	4b1d      	ldr	r3, [pc, #116]	; (8004600 <HAL_SD_MspInit+0xc4>)
 800458c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800458e:	f003 0304 	and.w	r3, r3, #4
 8004592:	60fb      	str	r3, [r7, #12]
 8004594:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004596:	2300      	movs	r3, #0
 8004598:	60bb      	str	r3, [r7, #8]
 800459a:	4b19      	ldr	r3, [pc, #100]	; (8004600 <HAL_SD_MspInit+0xc4>)
 800459c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800459e:	4a18      	ldr	r2, [pc, #96]	; (8004600 <HAL_SD_MspInit+0xc4>)
 80045a0:	f043 0308 	orr.w	r3, r3, #8
 80045a4:	6313      	str	r3, [r2, #48]	; 0x30
 80045a6:	4b16      	ldr	r3, [pc, #88]	; (8004600 <HAL_SD_MspInit+0xc4>)
 80045a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045aa:	f003 0308 	and.w	r3, r3, #8
 80045ae:	60bb      	str	r3, [r7, #8]
 80045b0:	68bb      	ldr	r3, [r7, #8]
    /**SDIO GPIO Configuration
    PC8     ------> SDIO_D0
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 80045b2:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 80045b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045b8:	2302      	movs	r3, #2
 80045ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045bc:	2300      	movs	r3, #0
 80045be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045c0:	2303      	movs	r3, #3
 80045c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80045c4:	230c      	movs	r3, #12
 80045c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045c8:	f107 0314 	add.w	r3, r7, #20
 80045cc:	4619      	mov	r1, r3
 80045ce:	480d      	ldr	r0, [pc, #52]	; (8004604 <HAL_SD_MspInit+0xc8>)
 80045d0:	f002 faae 	bl	8006b30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80045d4:	2304      	movs	r3, #4
 80045d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045d8:	2302      	movs	r3, #2
 80045da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045dc:	2300      	movs	r3, #0
 80045de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045e0:	2303      	movs	r3, #3
 80045e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80045e4:	230c      	movs	r3, #12
 80045e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80045e8:	f107 0314 	add.w	r3, r7, #20
 80045ec:	4619      	mov	r1, r3
 80045ee:	4806      	ldr	r0, [pc, #24]	; (8004608 <HAL_SD_MspInit+0xcc>)
 80045f0:	f002 fa9e 	bl	8006b30 <HAL_GPIO_Init>

  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 80045f4:	bf00      	nop
 80045f6:	3728      	adds	r7, #40	; 0x28
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	40012c00 	.word	0x40012c00
 8004600:	40023800 	.word	0x40023800
 8004604:	40020800 	.word	0x40020800
 8004608:	40020c00 	.word	0x40020c00

0800460c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8004610:	4b17      	ldr	r3, [pc, #92]	; (8004670 <MX_SPI1_Init+0x64>)
 8004612:	4a18      	ldr	r2, [pc, #96]	; (8004674 <MX_SPI1_Init+0x68>)
 8004614:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004616:	4b16      	ldr	r3, [pc, #88]	; (8004670 <MX_SPI1_Init+0x64>)
 8004618:	f44f 7282 	mov.w	r2, #260	; 0x104
 800461c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800461e:	4b14      	ldr	r3, [pc, #80]	; (8004670 <MX_SPI1_Init+0x64>)
 8004620:	2200      	movs	r2, #0
 8004622:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004624:	4b12      	ldr	r3, [pc, #72]	; (8004670 <MX_SPI1_Init+0x64>)
 8004626:	2200      	movs	r2, #0
 8004628:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800462a:	4b11      	ldr	r3, [pc, #68]	; (8004670 <MX_SPI1_Init+0x64>)
 800462c:	2200      	movs	r2, #0
 800462e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004630:	4b0f      	ldr	r3, [pc, #60]	; (8004670 <MX_SPI1_Init+0x64>)
 8004632:	2200      	movs	r2, #0
 8004634:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004636:	4b0e      	ldr	r3, [pc, #56]	; (8004670 <MX_SPI1_Init+0x64>)
 8004638:	f44f 7200 	mov.w	r2, #512	; 0x200
 800463c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800463e:	4b0c      	ldr	r3, [pc, #48]	; (8004670 <MX_SPI1_Init+0x64>)
 8004640:	2220      	movs	r2, #32
 8004642:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004644:	4b0a      	ldr	r3, [pc, #40]	; (8004670 <MX_SPI1_Init+0x64>)
 8004646:	2200      	movs	r2, #0
 8004648:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800464a:	4b09      	ldr	r3, [pc, #36]	; (8004670 <MX_SPI1_Init+0x64>)
 800464c:	2200      	movs	r2, #0
 800464e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004650:	4b07      	ldr	r3, [pc, #28]	; (8004670 <MX_SPI1_Init+0x64>)
 8004652:	2200      	movs	r2, #0
 8004654:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004656:	4b06      	ldr	r3, [pc, #24]	; (8004670 <MX_SPI1_Init+0x64>)
 8004658:	220a      	movs	r2, #10
 800465a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800465c:	4804      	ldr	r0, [pc, #16]	; (8004670 <MX_SPI1_Init+0x64>)
 800465e:	f005 fc61 	bl	8009f24 <HAL_SPI_Init>
 8004662:	4603      	mov	r3, r0
 8004664:	2b00      	cmp	r3, #0
 8004666:	d001      	beq.n	800466c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004668:	f7ff fee0 	bl	800442c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800466c:	bf00      	nop
 800466e:	bd80      	pop	{r7, pc}
 8004670:	20005894 	.word	0x20005894
 8004674:	40013000 	.word	0x40013000

08004678 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b08a      	sub	sp, #40	; 0x28
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004680:	f107 0314 	add.w	r3, r7, #20
 8004684:	2200      	movs	r2, #0
 8004686:	601a      	str	r2, [r3, #0]
 8004688:	605a      	str	r2, [r3, #4]
 800468a:	609a      	str	r2, [r3, #8]
 800468c:	60da      	str	r2, [r3, #12]
 800468e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a19      	ldr	r2, [pc, #100]	; (80046fc <HAL_SPI_MspInit+0x84>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d12b      	bne.n	80046f2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800469a:	2300      	movs	r3, #0
 800469c:	613b      	str	r3, [r7, #16]
 800469e:	4b18      	ldr	r3, [pc, #96]	; (8004700 <HAL_SPI_MspInit+0x88>)
 80046a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046a2:	4a17      	ldr	r2, [pc, #92]	; (8004700 <HAL_SPI_MspInit+0x88>)
 80046a4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80046a8:	6453      	str	r3, [r2, #68]	; 0x44
 80046aa:	4b15      	ldr	r3, [pc, #84]	; (8004700 <HAL_SPI_MspInit+0x88>)
 80046ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80046b2:	613b      	str	r3, [r7, #16]
 80046b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046b6:	2300      	movs	r3, #0
 80046b8:	60fb      	str	r3, [r7, #12]
 80046ba:	4b11      	ldr	r3, [pc, #68]	; (8004700 <HAL_SPI_MspInit+0x88>)
 80046bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046be:	4a10      	ldr	r2, [pc, #64]	; (8004700 <HAL_SPI_MspInit+0x88>)
 80046c0:	f043 0301 	orr.w	r3, r3, #1
 80046c4:	6313      	str	r3, [r2, #48]	; 0x30
 80046c6:	4b0e      	ldr	r3, [pc, #56]	; (8004700 <HAL_SPI_MspInit+0x88>)
 80046c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ca:	f003 0301 	and.w	r3, r3, #1
 80046ce:	60fb      	str	r3, [r7, #12]
 80046d0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80046d2:	23a0      	movs	r3, #160	; 0xa0
 80046d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046d6:	2302      	movs	r3, #2
 80046d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046da:	2300      	movs	r3, #0
 80046dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046de:	2303      	movs	r3, #3
 80046e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80046e2:	2305      	movs	r3, #5
 80046e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046e6:	f107 0314 	add.w	r3, r7, #20
 80046ea:	4619      	mov	r1, r3
 80046ec:	4805      	ldr	r0, [pc, #20]	; (8004704 <HAL_SPI_MspInit+0x8c>)
 80046ee:	f002 fa1f 	bl	8006b30 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80046f2:	bf00      	nop
 80046f4:	3728      	adds	r7, #40	; 0x28
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}
 80046fa:	bf00      	nop
 80046fc:	40013000 	.word	0x40013000
 8004700:	40023800 	.word	0x40023800
 8004704:	40020000 	.word	0x40020000

08004708 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004708:	b480      	push	{r7}
 800470a:	b083      	sub	sp, #12
 800470c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800470e:	2300      	movs	r3, #0
 8004710:	607b      	str	r3, [r7, #4]
 8004712:	4b10      	ldr	r3, [pc, #64]	; (8004754 <HAL_MspInit+0x4c>)
 8004714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004716:	4a0f      	ldr	r2, [pc, #60]	; (8004754 <HAL_MspInit+0x4c>)
 8004718:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800471c:	6453      	str	r3, [r2, #68]	; 0x44
 800471e:	4b0d      	ldr	r3, [pc, #52]	; (8004754 <HAL_MspInit+0x4c>)
 8004720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004722:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004726:	607b      	str	r3, [r7, #4]
 8004728:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800472a:	2300      	movs	r3, #0
 800472c:	603b      	str	r3, [r7, #0]
 800472e:	4b09      	ldr	r3, [pc, #36]	; (8004754 <HAL_MspInit+0x4c>)
 8004730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004732:	4a08      	ldr	r2, [pc, #32]	; (8004754 <HAL_MspInit+0x4c>)
 8004734:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004738:	6413      	str	r3, [r2, #64]	; 0x40
 800473a:	4b06      	ldr	r3, [pc, #24]	; (8004754 <HAL_MspInit+0x4c>)
 800473c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800473e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004742:	603b      	str	r3, [r7, #0]
 8004744:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004746:	bf00      	nop
 8004748:	370c      	adds	r7, #12
 800474a:	46bd      	mov	sp, r7
 800474c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004750:	4770      	bx	lr
 8004752:	bf00      	nop
 8004754:	40023800 	.word	0x40023800

08004758 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004758:	b480      	push	{r7}
 800475a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800475c:	e7fe      	b.n	800475c <NMI_Handler+0x4>

0800475e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800475e:	b580      	push	{r7, lr}
 8004760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
//	printf("HARD FAULT! chksum value: %d", chksum);
	Error_Handler();
 8004762:	f7ff fe63 	bl	800442c <Error_Handler>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004766:	e7fe      	b.n	8004766 <HardFault_Handler+0x8>

08004768 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004768:	b480      	push	{r7}
 800476a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800476c:	e7fe      	b.n	800476c <MemManage_Handler+0x4>

0800476e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800476e:	b480      	push	{r7}
 8004770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004772:	e7fe      	b.n	8004772 <BusFault_Handler+0x4>

08004774 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004774:	b480      	push	{r7}
 8004776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004778:	e7fe      	b.n	8004778 <UsageFault_Handler+0x4>

0800477a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800477a:	b480      	push	{r7}
 800477c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800477e:	bf00      	nop
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr

08004788 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004788:	b480      	push	{r7}
 800478a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800478c:	bf00      	nop
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr

08004796 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004796:	b480      	push	{r7}
 8004798:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800479a:	bf00      	nop
 800479c:	46bd      	mov	sp, r7
 800479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a2:	4770      	bx	lr

080047a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80047a8:	f001 ffe6 	bl	8006778 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80047ac:	bf00      	nop
 80047ae:	bd80      	pop	{r7, pc}

080047b0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80047b4:	4803      	ldr	r0, [pc, #12]	; (80047c4 <TIM1_UP_TIM10_IRQHandler+0x14>)
 80047b6:	f006 f855 	bl	800a864 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 80047ba:	4803      	ldr	r0, [pc, #12]	; (80047c8 <TIM1_UP_TIM10_IRQHandler+0x18>)
 80047bc:	f006 f852 	bl	800a864 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80047c0:	bf00      	nop
 80047c2:	bd80      	pop	{r7, pc}
 80047c4:	200059e8 	.word	0x200059e8
 80047c8:	20005a30 	.word	0x20005a30

080047cc <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80047d0:	4803      	ldr	r0, [pc, #12]	; (80047e0 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 80047d2:	f006 f847 	bl	800a864 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 80047d6:	4803      	ldr	r0, [pc, #12]	; (80047e4 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 80047d8:	f006 f844 	bl	800a864 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80047dc:	bf00      	nop
 80047de:	bd80      	pop	{r7, pc}
 80047e0:	200059e8 	.word	0x200059e8
 80047e4:	20005a78 	.word	0x20005a78

080047e8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BA_Pin);
 80047ec:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80047f0:	f002 fb96 	bl	8006f20 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BB_Pin);
 80047f4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80047f8:	f002 fb92 	bl	8006f20 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80047fc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004800:	f002 fb8e 	bl	8006f20 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BC_Pin);
 8004804:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004808:	f002 fb8a 	bl	8006f20 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B2_Pin);
 800480c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004810:	f002 fb86 	bl	8006f20 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B3_Pin);
 8004814:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004818:	f002 fb82 	bl	8006f20 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800481c:	bf00      	nop
 800481e:	bd80      	pop	{r7, pc}

08004820 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8004824:	4802      	ldr	r0, [pc, #8]	; (8004830 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8004826:	f006 f81d 	bl	800a864 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800482a:	bf00      	nop
 800482c:	bd80      	pop	{r7, pc}
 800482e:	bf00      	nop
 8004830:	20005ac0 	.word	0x20005ac0

08004834 <getLapNum>:
stw_t stwS = {&currentStw, STW_STATE_DISABLED};

stw_counter_t stw_splits[STW_SPLIT_MAX_NUM];
uint8_t snap_number = 1;

uint8_t getLapNum(void){
 8004834:	b480      	push	{r7}
 8004836:	af00      	add	r7, sp, #0
	return snap_number;
 8004838:	4b03      	ldr	r3, [pc, #12]	; (8004848 <getLapNum+0x14>)
 800483a:	781b      	ldrb	r3, [r3, #0]
}
 800483c:	4618      	mov	r0, r3
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr
 8004846:	bf00      	nop
 8004848:	20000090 	.word	0x20000090

0800484c <stwStart>:
//		return diff;
//	}
//}

// activate stopwatch and it's timer
void stwStart(void){
 800484c:	b580      	push	{r7, lr}
 800484e:	af00      	add	r7, sp, #0
	stwS.state = STW_STATE_ENABLED;
 8004850:	4b03      	ldr	r3, [pc, #12]	; (8004860 <stwStart+0x14>)
 8004852:	2201      	movs	r2, #1
 8004854:	711a      	strb	r2, [r3, #4]
	  HAL_TIM_Base_Start_IT(&htim10);
 8004856:	4803      	ldr	r0, [pc, #12]	; (8004864 <stwStart+0x18>)
 8004858:	f005 fe44 	bl	800a4e4 <HAL_TIM_Base_Start_IT>
}
 800485c:	bf00      	nop
 800485e:	bd80      	pop	{r7, pc}
 8004860:	20000088 	.word	0x20000088
 8004864:	20005a30 	.word	0x20005a30

08004868 <stwTick>:
void stwTick(void){
 8004868:	b480      	push	{r7}
 800486a:	af00      	add	r7, sp, #0
	if(stwS.state){
 800486c:	4b06      	ldr	r3, [pc, #24]	; (8004888 <stwTick+0x20>)
 800486e:	791b      	ldrb	r3, [r3, #4]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d004      	beq.n	800487e <stwTick+0x16>
		(stwS.cnt->sec)++;
 8004874:	4b04      	ldr	r3, [pc, #16]	; (8004888 <stwTick+0x20>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	3201      	adds	r2, #1
 800487c:	601a      	str	r2, [r3, #0]
	}
}
 800487e:	bf00      	nop
 8004880:	46bd      	mov	sp, r7
 8004882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004886:	4770      	bx	lr
 8004888:	20000088 	.word	0x20000088

0800488c <stwStop>:
void stwStop(void){
 800488c:	b580      	push	{r7, lr}
 800488e:	af00      	add	r7, sp, #0
	stwS.state = STW_STATE_DISABLED;
 8004890:	4b03      	ldr	r3, [pc, #12]	; (80048a0 <stwStop+0x14>)
 8004892:	2200      	movs	r2, #0
 8004894:	711a      	strb	r2, [r3, #4]
	  HAL_TIM_Base_Stop_IT(&htim10);
 8004896:	4803      	ldr	r0, [pc, #12]	; (80048a4 <stwStop+0x18>)
 8004898:	f005 fe94 	bl	800a5c4 <HAL_TIM_Base_Stop_IT>

}
 800489c:	bf00      	nop
 800489e:	bd80      	pop	{r7, pc}
 80048a0:	20000088 	.word	0x20000088
 80048a4:	20005a30 	.word	0x20005a30

080048a8 <stwClear>:
void stwClear(void){
 80048a8:	b580      	push	{r7, lr}
 80048aa:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim10, 0);
 80048ac:	4b08      	ldr	r3, [pc, #32]	; (80048d0 <stwClear+0x28>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	2200      	movs	r2, #0
 80048b2:	625a      	str	r2, [r3, #36]	; 0x24
	stwS.cnt->sec = 0;
 80048b4:	4b07      	ldr	r3, [pc, #28]	; (80048d4 <stwClear+0x2c>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	2200      	movs	r2, #0
 80048ba:	601a      	str	r2, [r3, #0]
	memset(stw_splits, 0, sizeof stw_splits);
 80048bc:	22f0      	movs	r2, #240	; 0xf0
 80048be:	2100      	movs	r1, #0
 80048c0:	4805      	ldr	r0, [pc, #20]	; (80048d8 <stwClear+0x30>)
 80048c2:	f00b f87d 	bl	800f9c0 <memset>
	snap_number = 1;
 80048c6:	4b05      	ldr	r3, [pc, #20]	; (80048dc <stwClear+0x34>)
 80048c8:	2201      	movs	r2, #1
 80048ca:	701a      	strb	r2, [r3, #0]
}
 80048cc:	bf00      	nop
 80048ce:	bd80      	pop	{r7, pc}
 80048d0:	20005a30 	.word	0x20005a30
 80048d4:	20000088 	.word	0x20000088
 80048d8:	200058f4 	.word	0x200058f4
 80048dc:	20000090 	.word	0x20000090

080048e0 <getStw>:

void getStw(struct stopwatch_t* stw_ptr, stw_t* stwS){
 80048e0:	b480      	push	{r7}
 80048e2:	b083      	sub	sp, #12
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
 80048e8:	6039      	str	r1, [r7, #0]
		stw_ptr->hours = stwS->cnt->sec/(60*60);
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a23      	ldr	r2, [pc, #140]	; (8004980 <getStw+0xa0>)
 80048f2:	fba2 2303 	umull	r2, r3, r2, r3
 80048f6:	0adb      	lsrs	r3, r3, #11
 80048f8:	b2da      	uxtb	r2, r3
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	701a      	strb	r2, [r3, #0]
		stw_ptr->min = stwS->cnt->sec%(60*60)/(60);
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	4b1e      	ldr	r3, [pc, #120]	; (8004980 <getStw+0xa0>)
 8004906:	fba3 1302 	umull	r1, r3, r3, r2
 800490a:	0adb      	lsrs	r3, r3, #11
 800490c:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8004910:	fb01 f303 	mul.w	r3, r1, r3
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	4a1b      	ldr	r2, [pc, #108]	; (8004984 <getStw+0xa4>)
 8004918:	fba2 2303 	umull	r2, r3, r2, r3
 800491c:	095b      	lsrs	r3, r3, #5
 800491e:	b2da      	uxtb	r2, r3
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	705a      	strb	r2, [r3, #1]
		stw_ptr->sec = stwS->cnt->sec%60;
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	6819      	ldr	r1, [r3, #0]
 800492a:	4b16      	ldr	r3, [pc, #88]	; (8004984 <getStw+0xa4>)
 800492c:	fba3 2301 	umull	r2, r3, r3, r1
 8004930:	095a      	lsrs	r2, r3, #5
 8004932:	4613      	mov	r3, r2
 8004934:	011b      	lsls	r3, r3, #4
 8004936:	1a9b      	subs	r3, r3, r2
 8004938:	009b      	lsls	r3, r3, #2
 800493a:	1aca      	subs	r2, r1, r3
 800493c:	b2d2      	uxtb	r2, r2
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	709a      	strb	r2, [r3, #2]
		stw_ptr->csec = (uint16_t)__HAL_TIM_GET_COUNTER(&htim10)/100;
 8004942:	4b11      	ldr	r3, [pc, #68]	; (8004988 <getStw+0xa8>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004948:	b29b      	uxth	r3, r3
 800494a:	4a10      	ldr	r2, [pc, #64]	; (800498c <getStw+0xac>)
 800494c:	fba2 2303 	umull	r2, r3, r2, r3
 8004950:	095b      	lsrs	r3, r3, #5
 8004952:	b29b      	uxth	r3, r3
 8004954:	b2da      	uxtb	r2, r3
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	70da      	strb	r2, [r3, #3]
		// update .00 second counter in stw struct
		stwS->cnt->csec = (uint16_t)__HAL_TIM_GET_COUNTER(&htim10)/100;
 800495a:	4b0b      	ldr	r3, [pc, #44]	; (8004988 <getStw+0xa8>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004960:	b29a      	uxth	r2, r3
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4909      	ldr	r1, [pc, #36]	; (800498c <getStw+0xac>)
 8004968:	fba1 1202 	umull	r1, r2, r1, r2
 800496c:	0952      	lsrs	r2, r2, #5
 800496e:	b292      	uxth	r2, r2
 8004970:	809a      	strh	r2, [r3, #4]

}
 8004972:	bf00      	nop
 8004974:	370c      	adds	r7, #12
 8004976:	46bd      	mov	sp, r7
 8004978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497c:	4770      	bx	lr
 800497e:	bf00      	nop
 8004980:	91a2b3c5 	.word	0x91a2b3c5
 8004984:	88888889 	.word	0x88888889
 8004988:	20005a30 	.word	0x20005a30
 800498c:	51eb851f 	.word	0x51eb851f

08004990 <stwSave>:



// stopwatch snapshot
void stwSave(void){
 8004990:	b480      	push	{r7}
 8004992:	af00      	add	r7, sp, #0
	if(snap_number < STW_SPLIT_MAX_NUM){
 8004994:	4b1a      	ldr	r3, [pc, #104]	; (8004a00 <stwSave+0x70>)
 8004996:	781b      	ldrb	r3, [r3, #0]
 8004998:	2b1d      	cmp	r3, #29
 800499a:	d82b      	bhi.n	80049f4 <stwSave+0x64>
		stw_splits[snap_number].sec = stwS.cnt->sec;
 800499c:	4b19      	ldr	r3, [pc, #100]	; (8004a04 <stwSave+0x74>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4a17      	ldr	r2, [pc, #92]	; (8004a00 <stwSave+0x70>)
 80049a2:	7812      	ldrb	r2, [r2, #0]
 80049a4:	4611      	mov	r1, r2
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a17      	ldr	r2, [pc, #92]	; (8004a08 <stwSave+0x78>)
 80049aa:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
		stwS.cnt->csec = (uint16_t)__HAL_TIM_GET_COUNTER(&htim10)/100;
 80049ae:	4b17      	ldr	r3, [pc, #92]	; (8004a0c <stwSave+0x7c>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b4:	b29a      	uxth	r2, r3
 80049b6:	4b13      	ldr	r3, [pc, #76]	; (8004a04 <stwSave+0x74>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4915      	ldr	r1, [pc, #84]	; (8004a10 <stwSave+0x80>)
 80049bc:	fba1 1202 	umull	r1, r2, r1, r2
 80049c0:	0952      	lsrs	r2, r2, #5
 80049c2:	b292      	uxth	r2, r2
 80049c4:	809a      	strh	r2, [r3, #4]
		stw_splits[snap_number].csec = (uint16_t)__HAL_TIM_GET_COUNTER(&htim10)/100;
 80049c6:	4b11      	ldr	r3, [pc, #68]	; (8004a0c <stwSave+0x7c>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	4a0c      	ldr	r2, [pc, #48]	; (8004a00 <stwSave+0x70>)
 80049d0:	7812      	ldrb	r2, [r2, #0]
 80049d2:	4610      	mov	r0, r2
 80049d4:	4a0e      	ldr	r2, [pc, #56]	; (8004a10 <stwSave+0x80>)
 80049d6:	fba2 2303 	umull	r2, r3, r2, r3
 80049da:	095b      	lsrs	r3, r3, #5
 80049dc:	b299      	uxth	r1, r3
 80049de:	4a0a      	ldr	r2, [pc, #40]	; (8004a08 <stwSave+0x78>)
 80049e0:	00c3      	lsls	r3, r0, #3
 80049e2:	4413      	add	r3, r2
 80049e4:	460a      	mov	r2, r1
 80049e6:	809a      	strh	r2, [r3, #4]
		snap_number++;
 80049e8:	4b05      	ldr	r3, [pc, #20]	; (8004a00 <stwSave+0x70>)
 80049ea:	781b      	ldrb	r3, [r3, #0]
 80049ec:	3301      	adds	r3, #1
 80049ee:	b2da      	uxtb	r2, r3
 80049f0:	4b03      	ldr	r3, [pc, #12]	; (8004a00 <stwSave+0x70>)
 80049f2:	701a      	strb	r2, [r3, #0]
	}
}
 80049f4:	bf00      	nop
 80049f6:	46bd      	mov	sp, r7
 80049f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fc:	4770      	bx	lr
 80049fe:	bf00      	nop
 8004a00:	20000090 	.word	0x20000090
 8004a04:	20000088 	.word	0x20000088
 8004a08:	200058f4 	.word	0x200058f4
 8004a0c:	20005a30 	.word	0x20005a30
 8004a10:	51eb851f 	.word	0x51eb851f

08004a14 <counterDiff>:

void counterDiff(stw_counter_t* result, stw_counter_t* cnt1, stw_counter_t* cnt2){
 8004a14:	b480      	push	{r7}
 8004a16:	b087      	sub	sp, #28
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	60f8      	str	r0, [r7, #12]
 8004a1c:	60b9      	str	r1, [r7, #8]
 8004a1e:	607a      	str	r2, [r7, #4]
//		if(diff > 100){
//		result->csec = diff+100;
//	} else {
//		result->csec = diff;
//	}
		result->sec = (cnt1->sec*100+cnt1->csec-cnt2->sec*100-cnt2->csec)/100;
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	2264      	movs	r2, #100	; 0x64
 8004a26:	fb02 f303 	mul.w	r3, r2, r3
 8004a2a:	68ba      	ldr	r2, [r7, #8]
 8004a2c:	8892      	ldrh	r2, [r2, #4]
 8004a2e:	441a      	add	r2, r3
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	2164      	movs	r1, #100	; 0x64
 8004a36:	fb01 f303 	mul.w	r3, r1, r3
 8004a3a:	1ad3      	subs	r3, r2, r3
 8004a3c:	687a      	ldr	r2, [r7, #4]
 8004a3e:	8892      	ldrh	r2, [r2, #4]
 8004a40:	1a9b      	subs	r3, r3, r2
 8004a42:	4a0f      	ldr	r2, [pc, #60]	; (8004a80 <counterDiff+0x6c>)
 8004a44:	fba2 2303 	umull	r2, r3, r2, r3
 8004a48:	095a      	lsrs	r2, r3, #5
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	601a      	str	r2, [r3, #0]
		uint16_t diff = cnt1->csec-cnt2->csec;
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	889a      	ldrh	r2, [r3, #4]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	889b      	ldrh	r3, [r3, #4]
 8004a56:	1ad3      	subs	r3, r2, r3
 8004a58:	82fb      	strh	r3, [r7, #22]
		if(diff > 100){
 8004a5a:	8afb      	ldrh	r3, [r7, #22]
 8004a5c:	2b64      	cmp	r3, #100	; 0x64
 8004a5e:	d905      	bls.n	8004a6c <counterDiff+0x58>
			result->csec = diff+100;
 8004a60:	8afb      	ldrh	r3, [r7, #22]
 8004a62:	3364      	adds	r3, #100	; 0x64
 8004a64:	b29a      	uxth	r2, r3
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	809a      	strh	r2, [r3, #4]
		} else {
			result->csec = diff;
		}
}
 8004a6a:	e002      	b.n	8004a72 <counterDiff+0x5e>
			result->csec = diff;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	8afa      	ldrh	r2, [r7, #22]
 8004a70:	809a      	strh	r2, [r3, #4]
}
 8004a72:	bf00      	nop
 8004a74:	371c      	adds	r7, #28
 8004a76:	46bd      	mov	sp, r7
 8004a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7c:	4770      	bx	lr
 8004a7e:	bf00      	nop
 8004a80:	51eb851f 	.word	0x51eb851f

08004a84 <counterToStopwatch>:

// transform counter info into hh/mm/ss/cs struct
void counterToStopwatch(struct stopwatch_t* output, stw_counter_t* counter){
 8004a84:	b480      	push	{r7}
 8004a86:	b083      	sub	sp, #12
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
 8004a8c:	6039      	str	r1, [r7, #0]
	output->hours = counter->sec/(60*60);
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a19      	ldr	r2, [pc, #100]	; (8004af8 <counterToStopwatch+0x74>)
 8004a94:	fba2 2303 	umull	r2, r3, r2, r3
 8004a98:	0adb      	lsrs	r3, r3, #11
 8004a9a:	b2da      	uxtb	r2, r3
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	701a      	strb	r2, [r3, #0]
	output->min = counter->sec%(60*60)/(60);
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	681a      	ldr	r2, [r3, #0]
 8004aa4:	4b14      	ldr	r3, [pc, #80]	; (8004af8 <counterToStopwatch+0x74>)
 8004aa6:	fba3 1302 	umull	r1, r3, r3, r2
 8004aaa:	0adb      	lsrs	r3, r3, #11
 8004aac:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8004ab0:	fb01 f303 	mul.w	r3, r1, r3
 8004ab4:	1ad3      	subs	r3, r2, r3
 8004ab6:	4a11      	ldr	r2, [pc, #68]	; (8004afc <counterToStopwatch+0x78>)
 8004ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8004abc:	095b      	lsrs	r3, r3, #5
 8004abe:	b2da      	uxtb	r2, r3
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	705a      	strb	r2, [r3, #1]
	output->sec = counter->sec%60;
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	6819      	ldr	r1, [r3, #0]
 8004ac8:	4b0c      	ldr	r3, [pc, #48]	; (8004afc <counterToStopwatch+0x78>)
 8004aca:	fba3 2301 	umull	r2, r3, r3, r1
 8004ace:	095a      	lsrs	r2, r3, #5
 8004ad0:	4613      	mov	r3, r2
 8004ad2:	011b      	lsls	r3, r3, #4
 8004ad4:	1a9b      	subs	r3, r3, r2
 8004ad6:	009b      	lsls	r3, r3, #2
 8004ad8:	1aca      	subs	r2, r1, r3
 8004ada:	b2d2      	uxtb	r2, r2
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	709a      	strb	r2, [r3, #2]
	output->csec = counter->csec;
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	889b      	ldrh	r3, [r3, #4]
 8004ae4:	b2da      	uxtb	r2, r3
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	70da      	strb	r2, [r3, #3]
}
 8004aea:	bf00      	nop
 8004aec:	370c      	adds	r7, #12
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr
 8004af6:	bf00      	nop
 8004af8:	91a2b3c5 	.word	0x91a2b3c5
 8004afc:	88888889 	.word	0x88888889

08004b00 <stwInit>:


void stwInit(TIM_HandleTypeDef* htim){
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b082      	sub	sp, #8
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
	// initialize timer
	// start/stop/reset routine to fix bug:
	//BUG: first stopwatch start after reset causes timer to jump 1 second forward
	  HAL_TIM_Base_Init(htim);
 8004b08:	6878      	ldr	r0, [r7, #4]
 8004b0a:	f005 fc9b 	bl	800a444 <HAL_TIM_Base_Init>
	  HAL_TIM_Base_Start_IT(htim);
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f005 fce8 	bl	800a4e4 <HAL_TIM_Base_Start_IT>
	  HAL_TIM_Base_Stop_IT(htim);
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	f005 fd55 	bl	800a5c4 <HAL_TIM_Base_Stop_IT>
	  __HAL_TIM_SET_COUNTER(htim, 0);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004b22:	bf00      	nop
 8004b24:	3708      	adds	r7, #8
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}
	...

08004b2c <stwprintf>:

void stwprintf(char* outputString, struct stopwatch_t* stw_time){
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b084      	sub	sp, #16
 8004b30:	af02      	add	r7, sp, #8
 8004b32:	6078      	str	r0, [r7, #4]
 8004b34:	6039      	str	r1, [r7, #0]
	if(stw_time->hours > 0){
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	781b      	ldrb	r3, [r3, #0]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d00e      	beq.n	8004b5c <stwprintf+0x30>
		sprintf(outputString, "%02dh %02d'%02d\"", stw_time->hours, stw_time->min, stw_time->sec);
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	781b      	ldrb	r3, [r3, #0]
 8004b42:	461a      	mov	r2, r3
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	785b      	ldrb	r3, [r3, #1]
 8004b48:	4619      	mov	r1, r3
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	789b      	ldrb	r3, [r3, #2]
 8004b4e:	9300      	str	r3, [sp, #0]
 8004b50:	460b      	mov	r3, r1
 8004b52:	490b      	ldr	r1, [pc, #44]	; (8004b80 <stwprintf+0x54>)
 8004b54:	6878      	ldr	r0, [r7, #4]
 8004b56:	f00b fdef 	bl	8010738 <siprintf>
	} else {
		sprintf(outputString, "%02d'%02d.%02d\"", stw_time->min, stw_time->sec, stw_time->csec);
	}
}
 8004b5a:	e00d      	b.n	8004b78 <stwprintf+0x4c>
		sprintf(outputString, "%02d'%02d.%02d\"", stw_time->min, stw_time->sec, stw_time->csec);
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	785b      	ldrb	r3, [r3, #1]
 8004b60:	461a      	mov	r2, r3
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	789b      	ldrb	r3, [r3, #2]
 8004b66:	4619      	mov	r1, r3
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	78db      	ldrb	r3, [r3, #3]
 8004b6c:	9300      	str	r3, [sp, #0]
 8004b6e:	460b      	mov	r3, r1
 8004b70:	4904      	ldr	r1, [pc, #16]	; (8004b84 <stwprintf+0x58>)
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f00b fde0 	bl	8010738 <siprintf>
}
 8004b78:	bf00      	nop
 8004b7a:	3708      	adds	r7, #8
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}
 8004b80:	08013ab8 	.word	0x08013ab8
 8004b84:	08013acc 	.word	0x08013acc

08004b88 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	af00      	add	r7, sp, #0
	return 1;
 8004b8c:	2301      	movs	r3, #1
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr

08004b98 <_kill>:

int _kill(int pid, int sig)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b082      	sub	sp, #8
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
 8004ba0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004ba2:	f00a feb3 	bl	800f90c <__errno>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2216      	movs	r2, #22
 8004baa:	601a      	str	r2, [r3, #0]
	return -1;
 8004bac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3708      	adds	r7, #8
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}

08004bb8 <_exit>:

void _exit (int status)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b082      	sub	sp, #8
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004bc0:	f04f 31ff 	mov.w	r1, #4294967295
 8004bc4:	6878      	ldr	r0, [r7, #4]
 8004bc6:	f7ff ffe7 	bl	8004b98 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004bca:	e7fe      	b.n	8004bca <_exit+0x12>

08004bcc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b086      	sub	sp, #24
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	60f8      	str	r0, [r7, #12]
 8004bd4:	60b9      	str	r1, [r7, #8]
 8004bd6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004bd8:	2300      	movs	r3, #0
 8004bda:	617b      	str	r3, [r7, #20]
 8004bdc:	e00a      	b.n	8004bf4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004bde:	f3af 8000 	nop.w
 8004be2:	4601      	mov	r1, r0
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	1c5a      	adds	r2, r3, #1
 8004be8:	60ba      	str	r2, [r7, #8]
 8004bea:	b2ca      	uxtb	r2, r1
 8004bec:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	3301      	adds	r3, #1
 8004bf2:	617b      	str	r3, [r7, #20]
 8004bf4:	697a      	ldr	r2, [r7, #20]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	dbf0      	blt.n	8004bde <_read+0x12>
	}

return len;
 8004bfc:	687b      	ldr	r3, [r7, #4]
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3718      	adds	r7, #24
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}

08004c06 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004c06:	b580      	push	{r7, lr}
 8004c08:	b086      	sub	sp, #24
 8004c0a:	af00      	add	r7, sp, #0
 8004c0c:	60f8      	str	r0, [r7, #12]
 8004c0e:	60b9      	str	r1, [r7, #8]
 8004c10:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c12:	2300      	movs	r3, #0
 8004c14:	617b      	str	r3, [r7, #20]
 8004c16:	e009      	b.n	8004c2c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	1c5a      	adds	r2, r3, #1
 8004c1c:	60ba      	str	r2, [r7, #8]
 8004c1e:	781b      	ldrb	r3, [r3, #0]
 8004c20:	4618      	mov	r0, r3
 8004c22:	f7ff f957 	bl	8003ed4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	3301      	adds	r3, #1
 8004c2a:	617b      	str	r3, [r7, #20]
 8004c2c:	697a      	ldr	r2, [r7, #20]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	429a      	cmp	r2, r3
 8004c32:	dbf1      	blt.n	8004c18 <_write+0x12>
	}
	return len;
 8004c34:	687b      	ldr	r3, [r7, #4]
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3718      	adds	r7, #24
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}

08004c3e <_close>:

int _close(int file)
{
 8004c3e:	b480      	push	{r7}
 8004c40:	b083      	sub	sp, #12
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	6078      	str	r0, [r7, #4]
	return -1;
 8004c46:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	370c      	adds	r7, #12
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c54:	4770      	bx	lr

08004c56 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004c56:	b480      	push	{r7}
 8004c58:	b083      	sub	sp, #12
 8004c5a:	af00      	add	r7, sp, #0
 8004c5c:	6078      	str	r0, [r7, #4]
 8004c5e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004c66:	605a      	str	r2, [r3, #4]
	return 0;
 8004c68:	2300      	movs	r3, #0
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	370c      	adds	r7, #12
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr

08004c76 <_isatty>:

int _isatty(int file)
{
 8004c76:	b480      	push	{r7}
 8004c78:	b083      	sub	sp, #12
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	6078      	str	r0, [r7, #4]
	return 1;
 8004c7e:	2301      	movs	r3, #1
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	370c      	adds	r7, #12
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr

08004c8c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b085      	sub	sp, #20
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	60f8      	str	r0, [r7, #12]
 8004c94:	60b9      	str	r1, [r7, #8]
 8004c96:	607a      	str	r2, [r7, #4]
	return 0;
 8004c98:	2300      	movs	r3, #0
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	3714      	adds	r7, #20
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr
	...

08004ca8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b084      	sub	sp, #16
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004cb0:	4b11      	ldr	r3, [pc, #68]	; (8004cf8 <_sbrk+0x50>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d102      	bne.n	8004cbe <_sbrk+0x16>
		heap_end = &end;
 8004cb8:	4b0f      	ldr	r3, [pc, #60]	; (8004cf8 <_sbrk+0x50>)
 8004cba:	4a10      	ldr	r2, [pc, #64]	; (8004cfc <_sbrk+0x54>)
 8004cbc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8004cbe:	4b0e      	ldr	r3, [pc, #56]	; (8004cf8 <_sbrk+0x50>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004cc4:	4b0c      	ldr	r3, [pc, #48]	; (8004cf8 <_sbrk+0x50>)
 8004cc6:	681a      	ldr	r2, [r3, #0]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	4413      	add	r3, r2
 8004ccc:	466a      	mov	r2, sp
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d907      	bls.n	8004ce2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8004cd2:	f00a fe1b 	bl	800f90c <__errno>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	220c      	movs	r2, #12
 8004cda:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8004cdc:	f04f 33ff 	mov.w	r3, #4294967295
 8004ce0:	e006      	b.n	8004cf0 <_sbrk+0x48>
	}

	heap_end += incr;
 8004ce2:	4b05      	ldr	r3, [pc, #20]	; (8004cf8 <_sbrk+0x50>)
 8004ce4:	681a      	ldr	r2, [r3, #0]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	4413      	add	r3, r2
 8004cea:	4a03      	ldr	r2, [pc, #12]	; (8004cf8 <_sbrk+0x50>)
 8004cec:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8004cee:	68fb      	ldr	r3, [r7, #12]
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	3710      	adds	r7, #16
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}
 8004cf8:	200059e4 	.word	0x200059e4
 8004cfc:	20005c60 	.word	0x20005c60

08004d00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004d00:	b480      	push	{r7}
 8004d02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004d04:	4b06      	ldr	r3, [pc, #24]	; (8004d20 <SystemInit+0x20>)
 8004d06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d0a:	4a05      	ldr	r2, [pc, #20]	; (8004d20 <SystemInit+0x20>)
 8004d0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004d10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004d14:	bf00      	nop
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr
 8004d1e:	bf00      	nop
 8004d20:	e000ed00 	.word	0xe000ed00

08004d24 <MX_TIM1_Init>:
TIM_HandleTypeDef htim13;
TIM_HandleTypeDef htim14;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b096      	sub	sp, #88	; 0x58
 8004d28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004d2a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004d2e:	2200      	movs	r2, #0
 8004d30:	601a      	str	r2, [r3, #0]
 8004d32:	605a      	str	r2, [r3, #4]
 8004d34:	609a      	str	r2, [r3, #8]
 8004d36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004d38:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	601a      	str	r2, [r3, #0]
 8004d40:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004d42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004d46:	2200      	movs	r2, #0
 8004d48:	601a      	str	r2, [r3, #0]
 8004d4a:	605a      	str	r2, [r3, #4]
 8004d4c:	609a      	str	r2, [r3, #8]
 8004d4e:	60da      	str	r2, [r3, #12]
 8004d50:	611a      	str	r2, [r3, #16]
 8004d52:	615a      	str	r2, [r3, #20]
 8004d54:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004d56:	1d3b      	adds	r3, r7, #4
 8004d58:	2220      	movs	r2, #32
 8004d5a:	2100      	movs	r1, #0
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f00a fe2f 	bl	800f9c0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004d62:	4b3f      	ldr	r3, [pc, #252]	; (8004e60 <MX_TIM1_Init+0x13c>)
 8004d64:	4a3f      	ldr	r2, [pc, #252]	; (8004e64 <MX_TIM1_Init+0x140>)
 8004d66:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 2047;
 8004d68:	4b3d      	ldr	r3, [pc, #244]	; (8004e60 <MX_TIM1_Init+0x13c>)
 8004d6a:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8004d6e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004d70:	4b3b      	ldr	r3, [pc, #236]	; (8004e60 <MX_TIM1_Init+0x13c>)
 8004d72:	2200      	movs	r2, #0
 8004d74:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65534;
 8004d76:	4b3a      	ldr	r3, [pc, #232]	; (8004e60 <MX_TIM1_Init+0x13c>)
 8004d78:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004d7c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004d7e:	4b38      	ldr	r3, [pc, #224]	; (8004e60 <MX_TIM1_Init+0x13c>)
 8004d80:	2200      	movs	r2, #0
 8004d82:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004d84:	4b36      	ldr	r3, [pc, #216]	; (8004e60 <MX_TIM1_Init+0x13c>)
 8004d86:	2200      	movs	r2, #0
 8004d88:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004d8a:	4b35      	ldr	r3, [pc, #212]	; (8004e60 <MX_TIM1_Init+0x13c>)
 8004d8c:	2280      	movs	r2, #128	; 0x80
 8004d8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004d90:	4833      	ldr	r0, [pc, #204]	; (8004e60 <MX_TIM1_Init+0x13c>)
 8004d92:	f005 fb57 	bl	800a444 <HAL_TIM_Base_Init>
 8004d96:	4603      	mov	r3, r0
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d001      	beq.n	8004da0 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8004d9c:	f7ff fb46 	bl	800442c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004da0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004da4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004da6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004daa:	4619      	mov	r1, r3
 8004dac:	482c      	ldr	r0, [pc, #176]	; (8004e60 <MX_TIM1_Init+0x13c>)
 8004dae:	f005 ff23 	bl	800abf8 <HAL_TIM_ConfigClockSource>
 8004db2:	4603      	mov	r3, r0
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d001      	beq.n	8004dbc <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8004db8:	f7ff fb38 	bl	800442c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004dbc:	4828      	ldr	r0, [pc, #160]	; (8004e60 <MX_TIM1_Init+0x13c>)
 8004dbe:	f005 fc30 	bl	800a622 <HAL_TIM_PWM_Init>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d001      	beq.n	8004dcc <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8004dc8:	f7ff fb30 	bl	800442c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004dd4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004dd8:	4619      	mov	r1, r3
 8004dda:	4821      	ldr	r0, [pc, #132]	; (8004e60 <MX_TIM1_Init+0x13c>)
 8004ddc:	f006 fb0c 	bl	800b3f8 <HAL_TIMEx_MasterConfigSynchronization>
 8004de0:	4603      	mov	r3, r0
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d001      	beq.n	8004dea <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8004de6:	f7ff fb21 	bl	800442c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004dea:	2360      	movs	r3, #96	; 0x60
 8004dec:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 2;
 8004dee:	2302      	movs	r3, #2
 8004df0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004df2:	2300      	movs	r3, #0
 8004df4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004df6:	2300      	movs	r3, #0
 8004df8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004e02:	2300      	movs	r3, #0
 8004e04:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004e06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	4619      	mov	r1, r3
 8004e0e:	4814      	ldr	r0, [pc, #80]	; (8004e60 <MX_TIM1_Init+0x13c>)
 8004e10:	f005 fe30 	bl	800aa74 <HAL_TIM_PWM_ConfigChannel>
 8004e14:	4603      	mov	r3, r0
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d001      	beq.n	8004e1e <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8004e1a:	f7ff fb07 	bl	800442c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004e22:	2300      	movs	r3, #0
 8004e24:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004e26:	2300      	movs	r3, #0
 8004e28:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004e32:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004e36:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004e3c:	1d3b      	adds	r3, r7, #4
 8004e3e:	4619      	mov	r1, r3
 8004e40:	4807      	ldr	r0, [pc, #28]	; (8004e60 <MX_TIM1_Init+0x13c>)
 8004e42:	f006 fb55 	bl	800b4f0 <HAL_TIMEx_ConfigBreakDeadTime>
 8004e46:	4603      	mov	r3, r0
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d001      	beq.n	8004e50 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8004e4c:	f7ff faee 	bl	800442c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004e50:	4803      	ldr	r0, [pc, #12]	; (8004e60 <MX_TIM1_Init+0x13c>)
 8004e52:	f000 f963 	bl	800511c <HAL_TIM_MspPostInit>

}
 8004e56:	bf00      	nop
 8004e58:	3758      	adds	r7, #88	; 0x58
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}
 8004e5e:	bf00      	nop
 8004e60:	200059e8 	.word	0x200059e8
 8004e64:	40010000 	.word	0x40010000

08004e68 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8004e6c:	4b0e      	ldr	r3, [pc, #56]	; (8004ea8 <MX_TIM10_Init+0x40>)
 8004e6e:	4a0f      	ldr	r2, [pc, #60]	; (8004eac <MX_TIM10_Init+0x44>)
 8004e70:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 16799;
 8004e72:	4b0d      	ldr	r3, [pc, #52]	; (8004ea8 <MX_TIM10_Init+0x40>)
 8004e74:	f244 129f 	movw	r2, #16799	; 0x419f
 8004e78:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004e7a:	4b0b      	ldr	r3, [pc, #44]	; (8004ea8 <MX_TIM10_Init+0x40>)
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 9999;
 8004e80:	4b09      	ldr	r3, [pc, #36]	; (8004ea8 <MX_TIM10_Init+0x40>)
 8004e82:	f242 720f 	movw	r2, #9999	; 0x270f
 8004e86:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004e88:	4b07      	ldr	r3, [pc, #28]	; (8004ea8 <MX_TIM10_Init+0x40>)
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004e8e:	4b06      	ldr	r3, [pc, #24]	; (8004ea8 <MX_TIM10_Init+0x40>)
 8004e90:	2280      	movs	r2, #128	; 0x80
 8004e92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8004e94:	4804      	ldr	r0, [pc, #16]	; (8004ea8 <MX_TIM10_Init+0x40>)
 8004e96:	f005 fad5 	bl	800a444 <HAL_TIM_Base_Init>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d001      	beq.n	8004ea4 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 8004ea0:	f7ff fac4 	bl	800442c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8004ea4:	bf00      	nop
 8004ea6:	bd80      	pop	{r7, pc}
 8004ea8:	20005a30 	.word	0x20005a30
 8004eac:	40014400 	.word	0x40014400

08004eb0 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8004eb4:	4b0e      	ldr	r3, [pc, #56]	; (8004ef0 <MX_TIM11_Init+0x40>)
 8004eb6:	4a0f      	ldr	r2, [pc, #60]	; (8004ef4 <MX_TIM11_Init+0x44>)
 8004eb8:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 16799;
 8004eba:	4b0d      	ldr	r3, [pc, #52]	; (8004ef0 <MX_TIM11_Init+0x40>)
 8004ebc:	f244 129f 	movw	r2, #16799	; 0x419f
 8004ec0:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004ec2:	4b0b      	ldr	r3, [pc, #44]	; (8004ef0 <MX_TIM11_Init+0x40>)
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 99;
 8004ec8:	4b09      	ldr	r3, [pc, #36]	; (8004ef0 <MX_TIM11_Init+0x40>)
 8004eca:	2263      	movs	r2, #99	; 0x63
 8004ecc:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004ece:	4b08      	ldr	r3, [pc, #32]	; (8004ef0 <MX_TIM11_Init+0x40>)
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004ed4:	4b06      	ldr	r3, [pc, #24]	; (8004ef0 <MX_TIM11_Init+0x40>)
 8004ed6:	2280      	movs	r2, #128	; 0x80
 8004ed8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8004eda:	4805      	ldr	r0, [pc, #20]	; (8004ef0 <MX_TIM11_Init+0x40>)
 8004edc:	f005 fab2 	bl	800a444 <HAL_TIM_Base_Init>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d001      	beq.n	8004eea <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8004ee6:	f7ff faa1 	bl	800442c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8004eea:	bf00      	nop
 8004eec:	bd80      	pop	{r7, pc}
 8004eee:	bf00      	nop
 8004ef0:	20005a78 	.word	0x20005a78
 8004ef4:	40014800 	.word	0x40014800

08004ef8 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8004efc:	4b0e      	ldr	r3, [pc, #56]	; (8004f38 <MX_TIM13_Init+0x40>)
 8004efe:	4a0f      	ldr	r2, [pc, #60]	; (8004f3c <MX_TIM13_Init+0x44>)
 8004f00:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 8399;
 8004f02:	4b0d      	ldr	r3, [pc, #52]	; (8004f38 <MX_TIM13_Init+0x40>)
 8004f04:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8004f08:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f0a:	4b0b      	ldr	r3, [pc, #44]	; (8004f38 <MX_TIM13_Init+0x40>)
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 9999;
 8004f10:	4b09      	ldr	r3, [pc, #36]	; (8004f38 <MX_TIM13_Init+0x40>)
 8004f12:	f242 720f 	movw	r2, #9999	; 0x270f
 8004f16:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f18:	4b07      	ldr	r3, [pc, #28]	; (8004f38 <MX_TIM13_Init+0x40>)
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004f1e:	4b06      	ldr	r3, [pc, #24]	; (8004f38 <MX_TIM13_Init+0x40>)
 8004f20:	2280      	movs	r2, #128	; 0x80
 8004f22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8004f24:	4804      	ldr	r0, [pc, #16]	; (8004f38 <MX_TIM13_Init+0x40>)
 8004f26:	f005 fa8d 	bl	800a444 <HAL_TIM_Base_Init>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d001      	beq.n	8004f34 <MX_TIM13_Init+0x3c>
  {
    Error_Handler();
 8004f30:	f7ff fa7c 	bl	800442c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8004f34:	bf00      	nop
 8004f36:	bd80      	pop	{r7, pc}
 8004f38:	20005ac0 	.word	0x20005ac0
 8004f3c:	40001c00 	.word	0x40001c00

08004f40 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b088      	sub	sp, #32
 8004f44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8004f46:	1d3b      	adds	r3, r7, #4
 8004f48:	2200      	movs	r2, #0
 8004f4a:	601a      	str	r2, [r3, #0]
 8004f4c:	605a      	str	r2, [r3, #4]
 8004f4e:	609a      	str	r2, [r3, #8]
 8004f50:	60da      	str	r2, [r3, #12]
 8004f52:	611a      	str	r2, [r3, #16]
 8004f54:	615a      	str	r2, [r3, #20]
 8004f56:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8004f58:	4b1e      	ldr	r3, [pc, #120]	; (8004fd4 <MX_TIM14_Init+0x94>)
 8004f5a:	4a1f      	ldr	r2, [pc, #124]	; (8004fd8 <MX_TIM14_Init+0x98>)
 8004f5c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 8399;
 8004f5e:	4b1d      	ldr	r3, [pc, #116]	; (8004fd4 <MX_TIM14_Init+0x94>)
 8004f60:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8004f64:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f66:	4b1b      	ldr	r3, [pc, #108]	; (8004fd4 <MX_TIM14_Init+0x94>)
 8004f68:	2200      	movs	r2, #0
 8004f6a:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 99;
 8004f6c:	4b19      	ldr	r3, [pc, #100]	; (8004fd4 <MX_TIM14_Init+0x94>)
 8004f6e:	2263      	movs	r2, #99	; 0x63
 8004f70:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f72:	4b18      	ldr	r3, [pc, #96]	; (8004fd4 <MX_TIM14_Init+0x94>)
 8004f74:	2200      	movs	r2, #0
 8004f76:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f78:	4b16      	ldr	r3, [pc, #88]	; (8004fd4 <MX_TIM14_Init+0x94>)
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8004f7e:	4815      	ldr	r0, [pc, #84]	; (8004fd4 <MX_TIM14_Init+0x94>)
 8004f80:	f005 fa60 	bl	800a444 <HAL_TIM_Base_Init>
 8004f84:	4603      	mov	r3, r0
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d001      	beq.n	8004f8e <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8004f8a:	f7ff fa4f 	bl	800442c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8004f8e:	4811      	ldr	r0, [pc, #68]	; (8004fd4 <MX_TIM14_Init+0x94>)
 8004f90:	f005 fb47 	bl	800a622 <HAL_TIM_PWM_Init>
 8004f94:	4603      	mov	r3, r0
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d001      	beq.n	8004f9e <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8004f9a:	f7ff fa47 	bl	800442c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004f9e:	2360      	movs	r3, #96	; 0x60
 8004fa0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004faa:	2300      	movs	r3, #0
 8004fac:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004fae:	1d3b      	adds	r3, r7, #4
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	4619      	mov	r1, r3
 8004fb4:	4807      	ldr	r0, [pc, #28]	; (8004fd4 <MX_TIM14_Init+0x94>)
 8004fb6:	f005 fd5d 	bl	800aa74 <HAL_TIM_PWM_ConfigChannel>
 8004fba:	4603      	mov	r3, r0
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d001      	beq.n	8004fc4 <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 8004fc0:	f7ff fa34 	bl	800442c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8004fc4:	4803      	ldr	r0, [pc, #12]	; (8004fd4 <MX_TIM14_Init+0x94>)
 8004fc6:	f000 f8a9 	bl	800511c <HAL_TIM_MspPostInit>

}
 8004fca:	bf00      	nop
 8004fcc:	3720      	adds	r7, #32
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}
 8004fd2:	bf00      	nop
 8004fd4:	20005b08 	.word	0x20005b08
 8004fd8:	40002000 	.word	0x40002000

08004fdc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b088      	sub	sp, #32
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a46      	ldr	r2, [pc, #280]	; (8005104 <HAL_TIM_Base_MspInit+0x128>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d11e      	bne.n	800502c <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004fee:	2300      	movs	r3, #0
 8004ff0:	61fb      	str	r3, [r7, #28]
 8004ff2:	4b45      	ldr	r3, [pc, #276]	; (8005108 <HAL_TIM_Base_MspInit+0x12c>)
 8004ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ff6:	4a44      	ldr	r2, [pc, #272]	; (8005108 <HAL_TIM_Base_MspInit+0x12c>)
 8004ff8:	f043 0301 	orr.w	r3, r3, #1
 8004ffc:	6453      	str	r3, [r2, #68]	; 0x44
 8004ffe:	4b42      	ldr	r3, [pc, #264]	; (8005108 <HAL_TIM_Base_MspInit+0x12c>)
 8005000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005002:	f003 0301 	and.w	r3, r3, #1
 8005006:	61fb      	str	r3, [r7, #28]
 8005008:	69fb      	ldr	r3, [r7, #28]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800500a:	2200      	movs	r2, #0
 800500c:	2100      	movs	r1, #0
 800500e:	2019      	movs	r0, #25
 8005010:	f001 fcd1 	bl	80069b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8005014:	2019      	movs	r0, #25
 8005016:	f001 fcea 	bl	80069ee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800501a:	2200      	movs	r2, #0
 800501c:	2100      	movs	r1, #0
 800501e:	201a      	movs	r0, #26
 8005020:	f001 fcc9 	bl	80069b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8005024:	201a      	movs	r0, #26
 8005026:	f001 fce2 	bl	80069ee <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM14_CLK_ENABLE();
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 800502a:	e066      	b.n	80050fa <HAL_TIM_Base_MspInit+0x11e>
  else if(tim_baseHandle->Instance==TIM10)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a36      	ldr	r2, [pc, #216]	; (800510c <HAL_TIM_Base_MspInit+0x130>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d116      	bne.n	8005064 <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8005036:	2300      	movs	r3, #0
 8005038:	61bb      	str	r3, [r7, #24]
 800503a:	4b33      	ldr	r3, [pc, #204]	; (8005108 <HAL_TIM_Base_MspInit+0x12c>)
 800503c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800503e:	4a32      	ldr	r2, [pc, #200]	; (8005108 <HAL_TIM_Base_MspInit+0x12c>)
 8005040:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005044:	6453      	str	r3, [r2, #68]	; 0x44
 8005046:	4b30      	ldr	r3, [pc, #192]	; (8005108 <HAL_TIM_Base_MspInit+0x12c>)
 8005048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800504a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800504e:	61bb      	str	r3, [r7, #24]
 8005050:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8005052:	2200      	movs	r2, #0
 8005054:	2100      	movs	r1, #0
 8005056:	2019      	movs	r0, #25
 8005058:	f001 fcad 	bl	80069b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800505c:	2019      	movs	r0, #25
 800505e:	f001 fcc6 	bl	80069ee <HAL_NVIC_EnableIRQ>
}
 8005062:	e04a      	b.n	80050fa <HAL_TIM_Base_MspInit+0x11e>
  else if(tim_baseHandle->Instance==TIM11)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4a29      	ldr	r2, [pc, #164]	; (8005110 <HAL_TIM_Base_MspInit+0x134>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d116      	bne.n	800509c <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800506e:	2300      	movs	r3, #0
 8005070:	617b      	str	r3, [r7, #20]
 8005072:	4b25      	ldr	r3, [pc, #148]	; (8005108 <HAL_TIM_Base_MspInit+0x12c>)
 8005074:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005076:	4a24      	ldr	r2, [pc, #144]	; (8005108 <HAL_TIM_Base_MspInit+0x12c>)
 8005078:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800507c:	6453      	str	r3, [r2, #68]	; 0x44
 800507e:	4b22      	ldr	r3, [pc, #136]	; (8005108 <HAL_TIM_Base_MspInit+0x12c>)
 8005080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005082:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005086:	617b      	str	r3, [r7, #20]
 8005088:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800508a:	2200      	movs	r2, #0
 800508c:	2100      	movs	r1, #0
 800508e:	201a      	movs	r0, #26
 8005090:	f001 fc91 	bl	80069b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8005094:	201a      	movs	r0, #26
 8005096:	f001 fcaa 	bl	80069ee <HAL_NVIC_EnableIRQ>
}
 800509a:	e02e      	b.n	80050fa <HAL_TIM_Base_MspInit+0x11e>
  else if(tim_baseHandle->Instance==TIM13)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4a1c      	ldr	r2, [pc, #112]	; (8005114 <HAL_TIM_Base_MspInit+0x138>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d116      	bne.n	80050d4 <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_TIM13_CLK_ENABLE();
 80050a6:	2300      	movs	r3, #0
 80050a8:	613b      	str	r3, [r7, #16]
 80050aa:	4b17      	ldr	r3, [pc, #92]	; (8005108 <HAL_TIM_Base_MspInit+0x12c>)
 80050ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ae:	4a16      	ldr	r2, [pc, #88]	; (8005108 <HAL_TIM_Base_MspInit+0x12c>)
 80050b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80050b4:	6413      	str	r3, [r2, #64]	; 0x40
 80050b6:	4b14      	ldr	r3, [pc, #80]	; (8005108 <HAL_TIM_Base_MspInit+0x12c>)
 80050b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050be:	613b      	str	r3, [r7, #16]
 80050c0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 80050c2:	2200      	movs	r2, #0
 80050c4:	2100      	movs	r1, #0
 80050c6:	202c      	movs	r0, #44	; 0x2c
 80050c8:	f001 fc75 	bl	80069b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80050cc:	202c      	movs	r0, #44	; 0x2c
 80050ce:	f001 fc8e 	bl	80069ee <HAL_NVIC_EnableIRQ>
}
 80050d2:	e012      	b.n	80050fa <HAL_TIM_Base_MspInit+0x11e>
  else if(tim_baseHandle->Instance==TIM14)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a0f      	ldr	r2, [pc, #60]	; (8005118 <HAL_TIM_Base_MspInit+0x13c>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d10d      	bne.n	80050fa <HAL_TIM_Base_MspInit+0x11e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80050de:	2300      	movs	r3, #0
 80050e0:	60fb      	str	r3, [r7, #12]
 80050e2:	4b09      	ldr	r3, [pc, #36]	; (8005108 <HAL_TIM_Base_MspInit+0x12c>)
 80050e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050e6:	4a08      	ldr	r2, [pc, #32]	; (8005108 <HAL_TIM_Base_MspInit+0x12c>)
 80050e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050ec:	6413      	str	r3, [r2, #64]	; 0x40
 80050ee:	4b06      	ldr	r3, [pc, #24]	; (8005108 <HAL_TIM_Base_MspInit+0x12c>)
 80050f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050f6:	60fb      	str	r3, [r7, #12]
 80050f8:	68fb      	ldr	r3, [r7, #12]
}
 80050fa:	bf00      	nop
 80050fc:	3720      	adds	r7, #32
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd80      	pop	{r7, pc}
 8005102:	bf00      	nop
 8005104:	40010000 	.word	0x40010000
 8005108:	40023800 	.word	0x40023800
 800510c:	40014400 	.word	0x40014400
 8005110:	40014800 	.word	0x40014800
 8005114:	40001c00 	.word	0x40001c00
 8005118:	40002000 	.word	0x40002000

0800511c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b08a      	sub	sp, #40	; 0x28
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005124:	f107 0314 	add.w	r3, r7, #20
 8005128:	2200      	movs	r2, #0
 800512a:	601a      	str	r2, [r3, #0]
 800512c:	605a      	str	r2, [r3, #4]
 800512e:	609a      	str	r2, [r3, #8]
 8005130:	60da      	str	r2, [r3, #12]
 8005132:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a25      	ldr	r2, [pc, #148]	; (80051d0 <HAL_TIM_MspPostInit+0xb4>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d11f      	bne.n	800517e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800513e:	2300      	movs	r3, #0
 8005140:	613b      	str	r3, [r7, #16]
 8005142:	4b24      	ldr	r3, [pc, #144]	; (80051d4 <HAL_TIM_MspPostInit+0xb8>)
 8005144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005146:	4a23      	ldr	r2, [pc, #140]	; (80051d4 <HAL_TIM_MspPostInit+0xb8>)
 8005148:	f043 0310 	orr.w	r3, r3, #16
 800514c:	6313      	str	r3, [r2, #48]	; 0x30
 800514e:	4b21      	ldr	r3, [pc, #132]	; (80051d4 <HAL_TIM_MspPostInit+0xb8>)
 8005150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005152:	f003 0310 	and.w	r3, r3, #16
 8005156:	613b      	str	r3, [r7, #16]
 8005158:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800515a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800515e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005160:	2302      	movs	r3, #2
 8005162:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005164:	2300      	movs	r3, #0
 8005166:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005168:	2300      	movs	r3, #0
 800516a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800516c:	2301      	movs	r3, #1
 800516e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005170:	f107 0314 	add.w	r3, r7, #20
 8005174:	4619      	mov	r1, r3
 8005176:	4818      	ldr	r0, [pc, #96]	; (80051d8 <HAL_TIM_MspPostInit+0xbc>)
 8005178:	f001 fcda 	bl	8006b30 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 800517c:	e023      	b.n	80051c6 <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM14)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4a16      	ldr	r2, [pc, #88]	; (80051dc <HAL_TIM_MspPostInit+0xc0>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d11e      	bne.n	80051c6 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8005188:	2300      	movs	r3, #0
 800518a:	60fb      	str	r3, [r7, #12]
 800518c:	4b11      	ldr	r3, [pc, #68]	; (80051d4 <HAL_TIM_MspPostInit+0xb8>)
 800518e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005190:	4a10      	ldr	r2, [pc, #64]	; (80051d4 <HAL_TIM_MspPostInit+0xb8>)
 8005192:	f043 0320 	orr.w	r3, r3, #32
 8005196:	6313      	str	r3, [r2, #48]	; 0x30
 8005198:	4b0e      	ldr	r3, [pc, #56]	; (80051d4 <HAL_TIM_MspPostInit+0xb8>)
 800519a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800519c:	f003 0320 	and.w	r3, r3, #32
 80051a0:	60fb      	str	r3, [r7, #12]
 80051a2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80051a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80051a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051aa:	2302      	movs	r3, #2
 80051ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051ae:	2300      	movs	r3, #0
 80051b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051b2:	2300      	movs	r3, #0
 80051b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 80051b6:	2309      	movs	r3, #9
 80051b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80051ba:	f107 0314 	add.w	r3, r7, #20
 80051be:	4619      	mov	r1, r3
 80051c0:	4807      	ldr	r0, [pc, #28]	; (80051e0 <HAL_TIM_MspPostInit+0xc4>)
 80051c2:	f001 fcb5 	bl	8006b30 <HAL_GPIO_Init>
}
 80051c6:	bf00      	nop
 80051c8:	3728      	adds	r7, #40	; 0x28
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}
 80051ce:	bf00      	nop
 80051d0:	40010000 	.word	0x40010000
 80051d4:	40023800 	.word	0x40023800
 80051d8:	40021000 	.word	0x40021000
 80051dc:	40002000 	.word	0x40002000
 80051e0:	40021400 	.word	0x40021400

080051e4 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart6;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80051e8:	4b11      	ldr	r3, [pc, #68]	; (8005230 <MX_USART3_UART_Init+0x4c>)
 80051ea:	4a12      	ldr	r2, [pc, #72]	; (8005234 <MX_USART3_UART_Init+0x50>)
 80051ec:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80051ee:	4b10      	ldr	r3, [pc, #64]	; (8005230 <MX_USART3_UART_Init+0x4c>)
 80051f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80051f4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80051f6:	4b0e      	ldr	r3, [pc, #56]	; (8005230 <MX_USART3_UART_Init+0x4c>)
 80051f8:	2200      	movs	r2, #0
 80051fa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80051fc:	4b0c      	ldr	r3, [pc, #48]	; (8005230 <MX_USART3_UART_Init+0x4c>)
 80051fe:	2200      	movs	r2, #0
 8005200:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8005202:	4b0b      	ldr	r3, [pc, #44]	; (8005230 <MX_USART3_UART_Init+0x4c>)
 8005204:	2200      	movs	r2, #0
 8005206:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005208:	4b09      	ldr	r3, [pc, #36]	; (8005230 <MX_USART3_UART_Init+0x4c>)
 800520a:	220c      	movs	r2, #12
 800520c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800520e:	4b08      	ldr	r3, [pc, #32]	; (8005230 <MX_USART3_UART_Init+0x4c>)
 8005210:	2200      	movs	r2, #0
 8005212:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005214:	4b06      	ldr	r3, [pc, #24]	; (8005230 <MX_USART3_UART_Init+0x4c>)
 8005216:	2200      	movs	r2, #0
 8005218:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800521a:	4805      	ldr	r0, [pc, #20]	; (8005230 <MX_USART3_UART_Init+0x4c>)
 800521c:	f006 f9ce 	bl	800b5bc <HAL_UART_Init>
 8005220:	4603      	mov	r3, r0
 8005222:	2b00      	cmp	r3, #0
 8005224:	d001      	beq.n	800522a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8005226:	f7ff f901 	bl	800442c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800522a:	bf00      	nop
 800522c:	bd80      	pop	{r7, pc}
 800522e:	bf00      	nop
 8005230:	20005b50 	.word	0x20005b50
 8005234:	40004800 	.word	0x40004800

08005238 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800523c:	4b11      	ldr	r3, [pc, #68]	; (8005284 <MX_USART6_UART_Init+0x4c>)
 800523e:	4a12      	ldr	r2, [pc, #72]	; (8005288 <MX_USART6_UART_Init+0x50>)
 8005240:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8005242:	4b10      	ldr	r3, [pc, #64]	; (8005284 <MX_USART6_UART_Init+0x4c>)
 8005244:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005248:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800524a:	4b0e      	ldr	r3, [pc, #56]	; (8005284 <MX_USART6_UART_Init+0x4c>)
 800524c:	2200      	movs	r2, #0
 800524e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8005250:	4b0c      	ldr	r3, [pc, #48]	; (8005284 <MX_USART6_UART_Init+0x4c>)
 8005252:	2200      	movs	r2, #0
 8005254:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8005256:	4b0b      	ldr	r3, [pc, #44]	; (8005284 <MX_USART6_UART_Init+0x4c>)
 8005258:	2200      	movs	r2, #0
 800525a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800525c:	4b09      	ldr	r3, [pc, #36]	; (8005284 <MX_USART6_UART_Init+0x4c>)
 800525e:	220c      	movs	r2, #12
 8005260:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005262:	4b08      	ldr	r3, [pc, #32]	; (8005284 <MX_USART6_UART_Init+0x4c>)
 8005264:	2200      	movs	r2, #0
 8005266:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8005268:	4b06      	ldr	r3, [pc, #24]	; (8005284 <MX_USART6_UART_Init+0x4c>)
 800526a:	2200      	movs	r2, #0
 800526c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800526e:	4805      	ldr	r0, [pc, #20]	; (8005284 <MX_USART6_UART_Init+0x4c>)
 8005270:	f006 f9a4 	bl	800b5bc <HAL_UART_Init>
 8005274:	4603      	mov	r3, r0
 8005276:	2b00      	cmp	r3, #0
 8005278:	d001      	beq.n	800527e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800527a:	f7ff f8d7 	bl	800442c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800527e:	bf00      	nop
 8005280:	bd80      	pop	{r7, pc}
 8005282:	bf00      	nop
 8005284:	20005b94 	.word	0x20005b94
 8005288:	40011400 	.word	0x40011400

0800528c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b08c      	sub	sp, #48	; 0x30
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005294:	f107 031c 	add.w	r3, r7, #28
 8005298:	2200      	movs	r2, #0
 800529a:	601a      	str	r2, [r3, #0]
 800529c:	605a      	str	r2, [r3, #4]
 800529e:	609a      	str	r2, [r3, #8]
 80052a0:	60da      	str	r2, [r3, #12]
 80052a2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a32      	ldr	r2, [pc, #200]	; (8005374 <HAL_UART_MspInit+0xe8>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d12d      	bne.n	800530a <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80052ae:	2300      	movs	r3, #0
 80052b0:	61bb      	str	r3, [r7, #24]
 80052b2:	4b31      	ldr	r3, [pc, #196]	; (8005378 <HAL_UART_MspInit+0xec>)
 80052b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052b6:	4a30      	ldr	r2, [pc, #192]	; (8005378 <HAL_UART_MspInit+0xec>)
 80052b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80052bc:	6413      	str	r3, [r2, #64]	; 0x40
 80052be:	4b2e      	ldr	r3, [pc, #184]	; (8005378 <HAL_UART_MspInit+0xec>)
 80052c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80052c6:	61bb      	str	r3, [r7, #24]
 80052c8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80052ca:	2300      	movs	r3, #0
 80052cc:	617b      	str	r3, [r7, #20]
 80052ce:	4b2a      	ldr	r3, [pc, #168]	; (8005378 <HAL_UART_MspInit+0xec>)
 80052d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052d2:	4a29      	ldr	r2, [pc, #164]	; (8005378 <HAL_UART_MspInit+0xec>)
 80052d4:	f043 0308 	orr.w	r3, r3, #8
 80052d8:	6313      	str	r3, [r2, #48]	; 0x30
 80052da:	4b27      	ldr	r3, [pc, #156]	; (8005378 <HAL_UART_MspInit+0xec>)
 80052dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052de:	f003 0308 	and.w	r3, r3, #8
 80052e2:	617b      	str	r3, [r7, #20]
 80052e4:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80052e6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80052ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052ec:	2302      	movs	r3, #2
 80052ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052f0:	2300      	movs	r3, #0
 80052f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80052f4:	2303      	movs	r3, #3
 80052f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80052f8:	2307      	movs	r3, #7
 80052fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80052fc:	f107 031c 	add.w	r3, r7, #28
 8005300:	4619      	mov	r1, r3
 8005302:	481e      	ldr	r0, [pc, #120]	; (800537c <HAL_UART_MspInit+0xf0>)
 8005304:	f001 fc14 	bl	8006b30 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8005308:	e030      	b.n	800536c <HAL_UART_MspInit+0xe0>
  else if(uartHandle->Instance==USART6)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a1c      	ldr	r2, [pc, #112]	; (8005380 <HAL_UART_MspInit+0xf4>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d12b      	bne.n	800536c <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART6_CLK_ENABLE();
 8005314:	2300      	movs	r3, #0
 8005316:	613b      	str	r3, [r7, #16]
 8005318:	4b17      	ldr	r3, [pc, #92]	; (8005378 <HAL_UART_MspInit+0xec>)
 800531a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800531c:	4a16      	ldr	r2, [pc, #88]	; (8005378 <HAL_UART_MspInit+0xec>)
 800531e:	f043 0320 	orr.w	r3, r3, #32
 8005322:	6453      	str	r3, [r2, #68]	; 0x44
 8005324:	4b14      	ldr	r3, [pc, #80]	; (8005378 <HAL_UART_MspInit+0xec>)
 8005326:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005328:	f003 0320 	and.w	r3, r3, #32
 800532c:	613b      	str	r3, [r7, #16]
 800532e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005330:	2300      	movs	r3, #0
 8005332:	60fb      	str	r3, [r7, #12]
 8005334:	4b10      	ldr	r3, [pc, #64]	; (8005378 <HAL_UART_MspInit+0xec>)
 8005336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005338:	4a0f      	ldr	r2, [pc, #60]	; (8005378 <HAL_UART_MspInit+0xec>)
 800533a:	f043 0304 	orr.w	r3, r3, #4
 800533e:	6313      	str	r3, [r2, #48]	; 0x30
 8005340:	4b0d      	ldr	r3, [pc, #52]	; (8005378 <HAL_UART_MspInit+0xec>)
 8005342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005344:	f003 0304 	and.w	r3, r3, #4
 8005348:	60fb      	str	r3, [r7, #12]
 800534a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800534c:	23c0      	movs	r3, #192	; 0xc0
 800534e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005350:	2302      	movs	r3, #2
 8005352:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005354:	2300      	movs	r3, #0
 8005356:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005358:	2303      	movs	r3, #3
 800535a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800535c:	2308      	movs	r3, #8
 800535e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005360:	f107 031c 	add.w	r3, r7, #28
 8005364:	4619      	mov	r1, r3
 8005366:	4807      	ldr	r0, [pc, #28]	; (8005384 <HAL_UART_MspInit+0xf8>)
 8005368:	f001 fbe2 	bl	8006b30 <HAL_GPIO_Init>
}
 800536c:	bf00      	nop
 800536e:	3730      	adds	r7, #48	; 0x30
 8005370:	46bd      	mov	sp, r7
 8005372:	bd80      	pop	{r7, pc}
 8005374:	40004800 	.word	0x40004800
 8005378:	40023800 	.word	0x40023800
 800537c:	40020c00 	.word	0x40020c00
 8005380:	40011400 	.word	0x40011400
 8005384:	40020800 	.word	0x40020800

08005388 <enableVib>:

void setVibrationPower(uint8_t power){
	vibPower = power;
}

void enableVib(void){
 8005388:	b480      	push	{r7}
 800538a:	af00      	add	r7, sp, #0
	TIM14->CCR1 = vibPower;
 800538c:	4b04      	ldr	r3, [pc, #16]	; (80053a0 <enableVib+0x18>)
 800538e:	781a      	ldrb	r2, [r3, #0]
 8005390:	4b04      	ldr	r3, [pc, #16]	; (80053a4 <enableVib+0x1c>)
 8005392:	635a      	str	r2, [r3, #52]	; 0x34
}
 8005394:	bf00      	nop
 8005396:	46bd      	mov	sp, r7
 8005398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539c:	4770      	bx	lr
 800539e:	bf00      	nop
 80053a0:	20000098 	.word	0x20000098
 80053a4:	40002000 	.word	0x40002000

080053a8 <disableVib>:
void disableVib(void){
 80053a8:	b480      	push	{r7}
 80053aa:	af00      	add	r7, sp, #0
	TIM14->CCR1 = 0;
 80053ac:	4b03      	ldr	r3, [pc, #12]	; (80053bc <disableVib+0x14>)
 80053ae:	2200      	movs	r2, #0
 80053b0:	635a      	str	r2, [r3, #52]	; 0x34
}
 80053b2:	bf00      	nop
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr
 80053bc:	40002000 	.word	0x40002000

080053c0 <pulseVib>:
		TIM14->CCR1 = vibPower;
	} else {
		TIM14->CCR1 = 0;
	}
}
void pulseVib(uint16_t duration, uint8_t power){
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b082      	sub	sp, #8
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	4603      	mov	r3, r0
 80053c8:	460a      	mov	r2, r1
 80053ca:	80fb      	strh	r3, [r7, #6]
 80053cc:	4613      	mov	r3, r2
 80053ce:	717b      	strb	r3, [r7, #5]
	vibPower = power;
 80053d0:	4a06      	ldr	r2, [pc, #24]	; (80053ec <pulseVib+0x2c>)
 80053d2:	797b      	ldrb	r3, [r7, #5]
 80053d4:	7013      	strb	r3, [r2, #0]
	enableVib();
 80053d6:	f7ff ffd7 	bl	8005388 <enableVib>
	setTimeout(duration, &disableVib);
 80053da:	88fb      	ldrh	r3, [r7, #6]
 80053dc:	4904      	ldr	r1, [pc, #16]	; (80053f0 <pulseVib+0x30>)
 80053de:	4618      	mov	r0, r3
 80053e0:	f7fe fd86 	bl	8003ef0 <setTimeout>
}
 80053e4:	bf00      	nop
 80053e6:	3708      	adds	r7, #8
 80053e8:	46bd      	mov	sp, r7
 80053ea:	bd80      	pop	{r7, pc}
 80053ec:	20000098 	.word	0x20000098
 80053f0:	080053a9 	.word	0x080053a9

080053f4 <prevPage>:
}
void triplePressH(void){
	sprintf(&btnStr, "Triple press");
}

void prevPage(void){
 80053f4:	b480      	push	{r7}
 80053f6:	af00      	add	r7, sp, #0
	if(currentPage>0){
 80053f8:	4b0a      	ldr	r3, [pc, #40]	; (8005424 <prevPage+0x30>)
 80053fa:	781b      	ldrb	r3, [r3, #0]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d006      	beq.n	800540e <prevPage+0x1a>
		currentPage--;
 8005400:	4b08      	ldr	r3, [pc, #32]	; (8005424 <prevPage+0x30>)
 8005402:	781b      	ldrb	r3, [r3, #0]
 8005404:	3b01      	subs	r3, #1
 8005406:	b2da      	uxtb	r2, r3
 8005408:	4b06      	ldr	r3, [pc, #24]	; (8005424 <prevPage+0x30>)
 800540a:	701a      	strb	r2, [r3, #0]
	} else {
		currentPage=PAGES_NUM-1;
	}
}
 800540c:	e005      	b.n	800541a <prevPage+0x26>
		currentPage=PAGES_NUM-1;
 800540e:	4b06      	ldr	r3, [pc, #24]	; (8005428 <prevPage+0x34>)
 8005410:	781b      	ldrb	r3, [r3, #0]
 8005412:	3b01      	subs	r3, #1
 8005414:	b2da      	uxtb	r2, r3
 8005416:	4b03      	ldr	r3, [pc, #12]	; (8005424 <prevPage+0x30>)
 8005418:	701a      	strb	r2, [r3, #0]
}
 800541a:	bf00      	nop
 800541c:	46bd      	mov	sp, r7
 800541e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005422:	4770      	bx	lr
 8005424:	20005bd8 	.word	0x20005bd8
 8005428:	20000099 	.word	0x20000099

0800542c <nextPage>:
void nextPage(void){
 800542c:	b480      	push	{r7}
 800542e:	af00      	add	r7, sp, #0
	if(currentPage<(PAGES_NUM-1)){
 8005430:	4b0b      	ldr	r3, [pc, #44]	; (8005460 <nextPage+0x34>)
 8005432:	781b      	ldrb	r3, [r3, #0]
 8005434:	461a      	mov	r2, r3
 8005436:	4b0b      	ldr	r3, [pc, #44]	; (8005464 <nextPage+0x38>)
 8005438:	781b      	ldrb	r3, [r3, #0]
 800543a:	3b01      	subs	r3, #1
 800543c:	429a      	cmp	r2, r3
 800543e:	da06      	bge.n	800544e <nextPage+0x22>
		currentPage++;
 8005440:	4b07      	ldr	r3, [pc, #28]	; (8005460 <nextPage+0x34>)
 8005442:	781b      	ldrb	r3, [r3, #0]
 8005444:	3301      	adds	r3, #1
 8005446:	b2da      	uxtb	r2, r3
 8005448:	4b05      	ldr	r3, [pc, #20]	; (8005460 <nextPage+0x34>)
 800544a:	701a      	strb	r2, [r3, #0]
	} else {
		currentPage=0;
	}
}
 800544c:	e002      	b.n	8005454 <nextPage+0x28>
		currentPage=0;
 800544e:	4b04      	ldr	r3, [pc, #16]	; (8005460 <nextPage+0x34>)
 8005450:	2200      	movs	r2, #0
 8005452:	701a      	strb	r2, [r3, #0]
}
 8005454:	bf00      	nop
 8005456:	46bd      	mov	sp, r7
 8005458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545c:	4770      	bx	lr
 800545e:	bf00      	nop
 8005460:	20005bd8 	.word	0x20005bd8
 8005464:	20000099 	.word	0x20000099

08005468 <setDefaultClbcks>:

static void setDefaultClbcks(void){
 8005468:	b480      	push	{r7}
 800546a:	af00      	add	r7, sp, #0
//	btn_B2.onReleaseHandler = &quickReleaseH;
//	btn_B2.onPress = &quickPressH;
//	btn_B2.onRelease = &quickReleaseH;
//	btn_BB.onSinglePressHandler = &showOptions;

	btn_BA.onSinglePressHandler = &nextScreen;
 800546c:	4b08      	ldr	r3, [pc, #32]	; (8005490 <setDefaultClbcks+0x28>)
 800546e:	4a09      	ldr	r2, [pc, #36]	; (8005494 <setDefaultClbcks+0x2c>)
 8005470:	611a      	str	r2, [r3, #16]
	btn_BC.onSinglePressHandler = &prevScreen;
 8005472:	4b09      	ldr	r3, [pc, #36]	; (8005498 <setDefaultClbcks+0x30>)
 8005474:	4a09      	ldr	r2, [pc, #36]	; (800549c <setDefaultClbcks+0x34>)
 8005476:	611a      	str	r2, [r3, #16]
	btn_B3.onSinglePressHandler = &prevPage;
 8005478:	4b09      	ldr	r3, [pc, #36]	; (80054a0 <setDefaultClbcks+0x38>)
 800547a:	4a0a      	ldr	r2, [pc, #40]	; (80054a4 <setDefaultClbcks+0x3c>)
 800547c:	611a      	str	r2, [r3, #16]
	btn_B1.onSinglePressHandler = &nextPage;
 800547e:	4b0a      	ldr	r3, [pc, #40]	; (80054a8 <setDefaultClbcks+0x40>)
 8005480:	4a0a      	ldr	r2, [pc, #40]	; (80054ac <setDefaultClbcks+0x44>)
 8005482:	611a      	str	r2, [r3, #16]
}
 8005484:	bf00      	nop
 8005486:	46bd      	mov	sp, r7
 8005488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548c:	4770      	bx	lr
 800548e:	bf00      	nop
 8005490:	20002450 	.word	0x20002450
 8005494:	080027dd 	.word	0x080027dd
 8005498:	200024e0 	.word	0x200024e0
 800549c:	080027ed 	.word	0x080027ed
 80054a0:	200025b8 	.word	0x200025b8
 80054a4:	080053f5 	.word	0x080053f5
 80054a8:	20002528 	.word	0x20002528
 80054ac:	0800542d 	.word	0x0800542d

080054b0 <showPage1>:

void showPage1(void){
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b092      	sub	sp, #72	; 0x48
 80054b4:	af02      	add	r7, sp, #8
	char fracStr[30] = {0};
 80054b6:	2300      	movs	r3, #0
 80054b8:	623b      	str	r3, [r7, #32]
 80054ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80054be:	2200      	movs	r2, #0
 80054c0:	601a      	str	r2, [r3, #0]
 80054c2:	605a      	str	r2, [r3, #4]
 80054c4:	609a      	str	r2, [r3, #8]
 80054c6:	60da      	str	r2, [r3, #12]
 80054c8:	611a      	str	r2, [r3, #16]
 80054ca:	615a      	str	r2, [r3, #20]
 80054cc:	831a      	strh	r2, [r3, #24]
		char timeStr[30] = {0};
 80054ce:	2300      	movs	r3, #0
 80054d0:	603b      	str	r3, [r7, #0]
 80054d2:	1d3b      	adds	r3, r7, #4
 80054d4:	2200      	movs	r2, #0
 80054d6:	601a      	str	r2, [r3, #0]
 80054d8:	605a      	str	r2, [r3, #4]
 80054da:	609a      	str	r2, [r3, #8]
 80054dc:	60da      	str	r2, [r3, #12]
 80054de:	611a      	str	r2, [r3, #16]
 80054e0:	615a      	str	r2, [r3, #20]
 80054e2:	831a      	strh	r2, [r3, #24]

	//	sprintf(&timeStr, "a%02d:%02d.%02d", RtcTime.Hours, RtcTime.Minutes, RtcTime.Seconds);
		sprintf(&timeStr, "%02d:%02d %02d", RtcTime.Hours, RtcTime.Minutes, RtcTime.Seconds);
 80054e4:	4b1a      	ldr	r3, [pc, #104]	; (8005550 <showPage1+0xa0>)
 80054e6:	781b      	ldrb	r3, [r3, #0]
 80054e8:	461a      	mov	r2, r3
 80054ea:	4b19      	ldr	r3, [pc, #100]	; (8005550 <showPage1+0xa0>)
 80054ec:	785b      	ldrb	r3, [r3, #1]
 80054ee:	4619      	mov	r1, r3
 80054f0:	4b17      	ldr	r3, [pc, #92]	; (8005550 <showPage1+0xa0>)
 80054f2:	789b      	ldrb	r3, [r3, #2]
 80054f4:	4638      	mov	r0, r7
 80054f6:	9300      	str	r3, [sp, #0]
 80054f8:	460b      	mov	r3, r1
 80054fa:	4916      	ldr	r1, [pc, #88]	; (8005554 <showPage1+0xa4>)
 80054fc:	f00b f91c 	bl	8010738 <siprintf>
	//	sprintf(&fracStr, "%02d", 100*(RtcTime.SecondFraction - RtcTime.SubSeconds)/RtcTime.SecondFraction);
		lcdPutStr(14, 11, timeStr, zekton24font);
 8005500:	463a      	mov	r2, r7
 8005502:	4b15      	ldr	r3, [pc, #84]	; (8005558 <showPage1+0xa8>)
 8005504:	210b      	movs	r1, #11
 8005506:	200e      	movs	r0, #14
 8005508:	f7fd fc6e 	bl	8002de8 <lcdPutStr>
		lcdVLine(1, 1*6, 1*6+33, 1);
 800550c:	2301      	movs	r3, #1
 800550e:	2227      	movs	r2, #39	; 0x27
 8005510:	2106      	movs	r1, #6
 8005512:	2001      	movs	r0, #1
 8005514:	f7fd fc96 	bl	8002e44 <lcdVLine>
		lcdVLine(2, 1*6-1, 1*6-1+35, 1);
 8005518:	2301      	movs	r3, #1
 800551a:	2228      	movs	r2, #40	; 0x28
 800551c:	2105      	movs	r1, #5
 800551e:	2002      	movs	r0, #2
 8005520:	f7fd fc90 	bl	8002e44 <lcdVLine>
		lcdVLine(3, 1*6-1, 1*6-1+35, 1);
 8005524:	2301      	movs	r3, #1
 8005526:	2228      	movs	r2, #40	; 0x28
 8005528:	2105      	movs	r1, #5
 800552a:	2003      	movs	r0, #3
 800552c:	f7fd fc8a 	bl	8002e44 <lcdVLine>
		lcdVLine(4, 1*6, 1*6+33, 1);
 8005530:	2301      	movs	r3, #1
 8005532:	2227      	movs	r2, #39	; 0x27
 8005534:	2106      	movs	r1, #6
 8005536:	2004      	movs	r0, #4
 8005538:	f7fd fc84 	bl	8002e44 <lcdVLine>


		lcdPutStr(14, 60, btnStr, zekton24font);
 800553c:	4b06      	ldr	r3, [pc, #24]	; (8005558 <showPage1+0xa8>)
 800553e:	4a07      	ldr	r2, [pc, #28]	; (800555c <showPage1+0xac>)
 8005540:	213c      	movs	r1, #60	; 0x3c
 8005542:	200e      	movs	r0, #14
 8005544:	f7fd fc50 	bl	8002de8 <lcdPutStr>
}
 8005548:	bf00      	nop
 800554a:	3740      	adds	r7, #64	; 0x40
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}
 8005550:	20005540 	.word	0x20005540
 8005554:	08013bf8 	.word	0x08013bf8
 8005558:	0801a8a0 	.word	0x0801a8a0
 800555c:	20005bdc 	.word	0x20005bdc

08005560 <showPage2>:
void showPage2(void){
 8005560:	b580      	push	{r7, lr}
 8005562:	b088      	sub	sp, #32
 8005564:	af00      	add	r7, sp, #0
	char fracStr[30] = {0};
 8005566:	2300      	movs	r3, #0
 8005568:	603b      	str	r3, [r7, #0]
 800556a:	1d3b      	adds	r3, r7, #4
 800556c:	2200      	movs	r2, #0
 800556e:	601a      	str	r2, [r3, #0]
 8005570:	605a      	str	r2, [r3, #4]
 8005572:	609a      	str	r2, [r3, #8]
 8005574:	60da      	str	r2, [r3, #12]
 8005576:	611a      	str	r2, [r3, #16]
 8005578:	615a      	str	r2, [r3, #20]
 800557a:	831a      	strh	r2, [r3, #24]
		sprintf(&fracStr, "STW");
 800557c:	463b      	mov	r3, r7
 800557e:	4913      	ldr	r1, [pc, #76]	; (80055cc <showPage2+0x6c>)
 8005580:	4618      	mov	r0, r3
 8005582:	f00b f8d9 	bl	8010738 <siprintf>
		lcdPutStr(14, 50, fracStr, zekton24font);
 8005586:	463a      	mov	r2, r7
 8005588:	4b11      	ldr	r3, [pc, #68]	; (80055d0 <showPage2+0x70>)
 800558a:	2132      	movs	r1, #50	; 0x32
 800558c:	200e      	movs	r0, #14
 800558e:	f7fd fc2b 	bl	8002de8 <lcdPutStr>
		lcdVLine(1, 2*6+(2-1)*33, 2*6+33+(2-1)*33, 1);
 8005592:	2301      	movs	r3, #1
 8005594:	224e      	movs	r2, #78	; 0x4e
 8005596:	212d      	movs	r1, #45	; 0x2d
 8005598:	2001      	movs	r0, #1
 800559a:	f7fd fc53 	bl	8002e44 <lcdVLine>
		lcdVLine(2, 2*6-1+(2-1)*33, 2*6-1+35+(2-1)*33, 1);
 800559e:	2301      	movs	r3, #1
 80055a0:	224f      	movs	r2, #79	; 0x4f
 80055a2:	212c      	movs	r1, #44	; 0x2c
 80055a4:	2002      	movs	r0, #2
 80055a6:	f7fd fc4d 	bl	8002e44 <lcdVLine>
		lcdVLine(3, 2*6-1+(2-1)*33, 2*6-1+35+(2-1)*33, 1);
 80055aa:	2301      	movs	r3, #1
 80055ac:	224f      	movs	r2, #79	; 0x4f
 80055ae:	212c      	movs	r1, #44	; 0x2c
 80055b0:	2003      	movs	r0, #3
 80055b2:	f7fd fc47 	bl	8002e44 <lcdVLine>
		lcdVLine(4, 2*6+(2-1)*33, 2*6+33+(2-1)*33, 1);
 80055b6:	2301      	movs	r3, #1
 80055b8:	224e      	movs	r2, #78	; 0x4e
 80055ba:	212d      	movs	r1, #45	; 0x2d
 80055bc:	2004      	movs	r0, #4
 80055be:	f7fd fc41 	bl	8002e44 <lcdVLine>
}
 80055c2:	bf00      	nop
 80055c4:	3720      	adds	r7, #32
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}
 80055ca:	bf00      	nop
 80055cc:	08013c08 	.word	0x08013c08
 80055d0:	0801a8a0 	.word	0x0801a8a0

080055d4 <showPage3>:
void showPage3(void){
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b088      	sub	sp, #32
 80055d8:	af00      	add	r7, sp, #0
	char fracStr[30] = {0};
 80055da:	2300      	movs	r3, #0
 80055dc:	603b      	str	r3, [r7, #0]
 80055de:	1d3b      	adds	r3, r7, #4
 80055e0:	2200      	movs	r2, #0
 80055e2:	601a      	str	r2, [r3, #0]
 80055e4:	605a      	str	r2, [r3, #4]
 80055e6:	609a      	str	r2, [r3, #8]
 80055e8:	60da      	str	r2, [r3, #12]
 80055ea:	611a      	str	r2, [r3, #16]
 80055ec:	615a      	str	r2, [r3, #20]
 80055ee:	831a      	strh	r2, [r3, #24]
		sprintf(&fracStr, "Page 3: TMR");
 80055f0:	463b      	mov	r3, r7
 80055f2:	4913      	ldr	r1, [pc, #76]	; (8005640 <showPage3+0x6c>)
 80055f4:	4618      	mov	r0, r3
 80055f6:	f00b f89f 	bl	8010738 <siprintf>
		lcdPutStr(0, 0, fracStr, zekton24font);
 80055fa:	463a      	mov	r2, r7
 80055fc:	4b11      	ldr	r3, [pc, #68]	; (8005644 <showPage3+0x70>)
 80055fe:	2100      	movs	r1, #0
 8005600:	2000      	movs	r0, #0
 8005602:	f7fd fbf1 	bl	8002de8 <lcdPutStr>
		lcdVLine(1, 3*6+(3-1)*33, 3*6+33+(3-1)*33, 1);
 8005606:	2301      	movs	r3, #1
 8005608:	2275      	movs	r2, #117	; 0x75
 800560a:	2154      	movs	r1, #84	; 0x54
 800560c:	2001      	movs	r0, #1
 800560e:	f7fd fc19 	bl	8002e44 <lcdVLine>
		lcdVLine(2, 3*6-1+(3-1)*33, 3*6-1+35+(3-1)*33, 1);
 8005612:	2301      	movs	r3, #1
 8005614:	2276      	movs	r2, #118	; 0x76
 8005616:	2153      	movs	r1, #83	; 0x53
 8005618:	2002      	movs	r0, #2
 800561a:	f7fd fc13 	bl	8002e44 <lcdVLine>
		lcdVLine(3, 3*6-1+(3-1)*33, 3*6-1+35+(3-1)*33, 1);
 800561e:	2301      	movs	r3, #1
 8005620:	2276      	movs	r2, #118	; 0x76
 8005622:	2153      	movs	r1, #83	; 0x53
 8005624:	2003      	movs	r0, #3
 8005626:	f7fd fc0d 	bl	8002e44 <lcdVLine>
		lcdVLine(4, 3*6+(3-1)*33, 3*6+33+(3-1)*33, 1);
 800562a:	2301      	movs	r3, #1
 800562c:	2275      	movs	r2, #117	; 0x75
 800562e:	2154      	movs	r1, #84	; 0x54
 8005630:	2004      	movs	r0, #4
 8005632:	f7fd fc07 	bl	8002e44 <lcdVLine>
}
 8005636:	bf00      	nop
 8005638:	3720      	adds	r7, #32
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}
 800563e:	bf00      	nop
 8005640:	08013c0c 	.word	0x08013c0c
 8005644:	0801a8a0 	.word	0x0801a8a0

08005648 <showPage4>:
void showPage4(void){
 8005648:	b580      	push	{r7, lr}
 800564a:	b088      	sub	sp, #32
 800564c:	af00      	add	r7, sp, #0
	char fracStr[30] = {0};
 800564e:	2300      	movs	r3, #0
 8005650:	603b      	str	r3, [r7, #0]
 8005652:	1d3b      	adds	r3, r7, #4
 8005654:	2200      	movs	r2, #0
 8005656:	601a      	str	r2, [r3, #0]
 8005658:	605a      	str	r2, [r3, #4]
 800565a:	609a      	str	r2, [r3, #8]
 800565c:	60da      	str	r2, [r3, #12]
 800565e:	611a      	str	r2, [r3, #16]
 8005660:	615a      	str	r2, [r3, #20]
 8005662:	831a      	strh	r2, [r3, #24]
		sprintf(&fracStr, "Page 4: CAL");
 8005664:	463b      	mov	r3, r7
 8005666:	4913      	ldr	r1, [pc, #76]	; (80056b4 <showPage4+0x6c>)
 8005668:	4618      	mov	r0, r3
 800566a:	f00b f865 	bl	8010738 <siprintf>
		lcdPutStr(0, 0, fracStr, zekton24font);
 800566e:	463a      	mov	r2, r7
 8005670:	4b11      	ldr	r3, [pc, #68]	; (80056b8 <showPage4+0x70>)
 8005672:	2100      	movs	r1, #0
 8005674:	2000      	movs	r0, #0
 8005676:	f7fd fbb7 	bl	8002de8 <lcdPutStr>
		lcdVLine(1, 4*6+(4-1)*33, 4*6+33+(4-1)*33, 1);
 800567a:	2301      	movs	r3, #1
 800567c:	229c      	movs	r2, #156	; 0x9c
 800567e:	217b      	movs	r1, #123	; 0x7b
 8005680:	2001      	movs	r0, #1
 8005682:	f7fd fbdf 	bl	8002e44 <lcdVLine>
		lcdVLine(2, 4*6-1+(4-1)*33, 4*6-1+35+(4-1)*33, 1);
 8005686:	2301      	movs	r3, #1
 8005688:	229d      	movs	r2, #157	; 0x9d
 800568a:	217a      	movs	r1, #122	; 0x7a
 800568c:	2002      	movs	r0, #2
 800568e:	f7fd fbd9 	bl	8002e44 <lcdVLine>
		lcdVLine(3, 4*6-1+(4-1)*33, 4*6-1+35+(4-1)*33, 1);
 8005692:	2301      	movs	r3, #1
 8005694:	229d      	movs	r2, #157	; 0x9d
 8005696:	217a      	movs	r1, #122	; 0x7a
 8005698:	2003      	movs	r0, #3
 800569a:	f7fd fbd3 	bl	8002e44 <lcdVLine>
		lcdVLine(4, 4*6+(4-1)*33, 4*6+33+(4-1)*33, 1);
 800569e:	2301      	movs	r3, #1
 80056a0:	229c      	movs	r2, #156	; 0x9c
 80056a2:	217b      	movs	r1, #123	; 0x7b
 80056a4:	2004      	movs	r0, #4
 80056a6:	f7fd fbcd 	bl	8002e44 <lcdVLine>
}
 80056aa:	bf00      	nop
 80056ac:	3720      	adds	r7, #32
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}
 80056b2:	bf00      	nop
 80056b4:	08013c18 	.word	0x08013c18
 80056b8:	0801a8a0 	.word	0x0801a8a0

080056bc <showPage5>:
void showPage5(void){
 80056bc:	b580      	push	{r7, lr}
 80056be:	b088      	sub	sp, #32
 80056c0:	af00      	add	r7, sp, #0
	char fracStr[30] = {0};
 80056c2:	2300      	movs	r3, #0
 80056c4:	603b      	str	r3, [r7, #0]
 80056c6:	1d3b      	adds	r3, r7, #4
 80056c8:	2200      	movs	r2, #0
 80056ca:	601a      	str	r2, [r3, #0]
 80056cc:	605a      	str	r2, [r3, #4]
 80056ce:	609a      	str	r2, [r3, #8]
 80056d0:	60da      	str	r2, [r3, #12]
 80056d2:	611a      	str	r2, [r3, #16]
 80056d4:	615a      	str	r2, [r3, #20]
 80056d6:	831a      	strh	r2, [r3, #24]
		sprintf(&fracStr, "ABCabc123!@#");
 80056d8:	463b      	mov	r3, r7
 80056da:	4925      	ldr	r1, [pc, #148]	; (8005770 <showPage5+0xb4>)
 80056dc:	4618      	mov	r0, r3
 80056de:	f00b f82b 	bl	8010738 <siprintf>
		lcdPutStr(10, 0, fracStr, smallFont);
 80056e2:	463a      	mov	r2, r7
 80056e4:	4b23      	ldr	r3, [pc, #140]	; (8005774 <showPage5+0xb8>)
 80056e6:	2100      	movs	r1, #0
 80056e8:	200a      	movs	r0, #10
 80056ea:	f7fd fb7d 	bl	8002de8 <lcdPutStr>
		lcdPutStr(10, 15, fracStr, ocrFont);
 80056ee:	463a      	mov	r2, r7
 80056f0:	4b21      	ldr	r3, [pc, #132]	; (8005778 <showPage5+0xbc>)
 80056f2:	210f      	movs	r1, #15
 80056f4:	200a      	movs	r0, #10
 80056f6:	f7fd fb77 	bl	8002de8 <lcdPutStr>
		lcdPutStr(10, 50, fracStr, smallestFont);
 80056fa:	463a      	mov	r2, r7
 80056fc:	4b1f      	ldr	r3, [pc, #124]	; (800577c <showPage5+0xc0>)
 80056fe:	2132      	movs	r1, #50	; 0x32
 8005700:	200a      	movs	r0, #10
 8005702:	f7fd fb71 	bl	8002de8 <lcdPutStr>
		lcdPutStr(10, 60, fracStr, font_13_calibri);
 8005706:	463a      	mov	r2, r7
 8005708:	4b1d      	ldr	r3, [pc, #116]	; (8005780 <showPage5+0xc4>)
 800570a:	213c      	movs	r1, #60	; 0x3c
 800570c:	200a      	movs	r0, #10
 800570e:	f7fd fb6b 	bl	8002de8 <lcdPutStr>
		lcdPutStr(10, 90, fracStr, font_12_zekton);
 8005712:	463a      	mov	r2, r7
 8005714:	4b1b      	ldr	r3, [pc, #108]	; (8005784 <showPage5+0xc8>)
 8005716:	215a      	movs	r1, #90	; 0x5a
 8005718:	200a      	movs	r0, #10
 800571a:	f7fd fb65 	bl	8002de8 <lcdPutStr>
		lcdPutStr(10, 120, fracStr, font_12_zekton_bold);
 800571e:	463a      	mov	r2, r7
 8005720:	4b19      	ldr	r3, [pc, #100]	; (8005788 <showPage5+0xcc>)
 8005722:	2178      	movs	r1, #120	; 0x78
 8005724:	200a      	movs	r0, #10
 8005726:	f7fd fb5f 	bl	8002de8 <lcdPutStr>
		lcdPutStr(10, 150, fracStr, zekton24font);
 800572a:	463a      	mov	r2, r7
 800572c:	4b17      	ldr	r3, [pc, #92]	; (800578c <showPage5+0xd0>)
 800572e:	2196      	movs	r1, #150	; 0x96
 8005730:	200a      	movs	r0, #10
 8005732:	f7fd fb59 	bl	8002de8 <lcdPutStr>
//		lcdPutStr(10, 180, fracStr, zekton45font);
		lcdVLine(1, 5*6+(5-1)*33, 5*6+33+(5-1)*33, 1);
 8005736:	2301      	movs	r3, #1
 8005738:	22c3      	movs	r2, #195	; 0xc3
 800573a:	21a2      	movs	r1, #162	; 0xa2
 800573c:	2001      	movs	r0, #1
 800573e:	f7fd fb81 	bl	8002e44 <lcdVLine>
		lcdVLine(2, 5*6-1+(5-1)*33, 5*6-1+35+(5-1)*33, 1);
 8005742:	2301      	movs	r3, #1
 8005744:	22c4      	movs	r2, #196	; 0xc4
 8005746:	21a1      	movs	r1, #161	; 0xa1
 8005748:	2002      	movs	r0, #2
 800574a:	f7fd fb7b 	bl	8002e44 <lcdVLine>
		lcdVLine(3, 5*6-1+(5-1)*33, 5*6-1+35+(5-1)*33, 1);
 800574e:	2301      	movs	r3, #1
 8005750:	22c4      	movs	r2, #196	; 0xc4
 8005752:	21a1      	movs	r1, #161	; 0xa1
 8005754:	2003      	movs	r0, #3
 8005756:	f7fd fb75 	bl	8002e44 <lcdVLine>
		lcdVLine(4, 5*6+(5-1)*33, 5*6+33+(5-1)*33, 1);
 800575a:	2301      	movs	r3, #1
 800575c:	22c3      	movs	r2, #195	; 0xc3
 800575e:	21a2      	movs	r1, #162	; 0xa2
 8005760:	2004      	movs	r0, #4
 8005762:	f7fd fb6f 	bl	8002e44 <lcdVLine>
}
 8005766:	bf00      	nop
 8005768:	3720      	adds	r7, #32
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}
 800576e:	bf00      	nop
 8005770:	08013c24 	.word	0x08013c24
 8005774:	08018790 	.word	0x08018790
 8005778:	080192d8 	.word	0x080192d8
 800577c:	08015da8 	.word	0x08015da8
 8005780:	08016224 	.word	0x08016224
 8005784:	08017280 	.word	0x08017280
 8005788:	08017d08 	.word	0x08017d08
 800578c:	0801a8a0 	.word	0x0801a8a0

08005790 <showPage6>:
void showPage6(void){
 8005790:	b580      	push	{r7, lr}
 8005792:	b084      	sub	sp, #16
 8005794:	af04      	add	r7, sp, #16
		lcdVLine(1, 6*6+(6-1)*33, 6*6+33+(6-1)*33, 1);
 8005796:	2301      	movs	r3, #1
 8005798:	22ea      	movs	r2, #234	; 0xea
 800579a:	21c9      	movs	r1, #201	; 0xc9
 800579c:	2001      	movs	r0, #1
 800579e:	f7fd fb51 	bl	8002e44 <lcdVLine>
		lcdVLine(2, 6*6-1+(6-1)*33, 6*6-1+35+(6-1)*33, 1);
 80057a2:	2301      	movs	r3, #1
 80057a4:	22eb      	movs	r2, #235	; 0xeb
 80057a6:	21c8      	movs	r1, #200	; 0xc8
 80057a8:	2002      	movs	r0, #2
 80057aa:	f7fd fb4b 	bl	8002e44 <lcdVLine>
		lcdVLine(3, 6*6-1+(6-1)*33, 6*6-1+35+(6-1)*33, 1);
 80057ae:	2301      	movs	r3, #1
 80057b0:	22eb      	movs	r2, #235	; 0xeb
 80057b2:	21c8      	movs	r1, #200	; 0xc8
 80057b4:	2003      	movs	r0, #3
 80057b6:	f7fd fb45 	bl	8002e44 <lcdVLine>
		lcdVLine(4, 6*6+(6-1)*33, 6*6+33+(6-1)*33, 1);
 80057ba:	2301      	movs	r3, #1
 80057bc:	22ea      	movs	r2, #234	; 0xea
 80057be:	21c9      	movs	r1, #201	; 0xc9
 80057c0:	2004      	movs	r0, #4
 80057c2:	f7fd fb3f 	bl	8002e44 <lcdVLine>
		lcdRect(0,399,25,80,1);
 80057c6:	2301      	movs	r3, #1
 80057c8:	9300      	str	r3, [sp, #0]
 80057ca:	2350      	movs	r3, #80	; 0x50
 80057cc:	2219      	movs	r2, #25
 80057ce:	f240 118f 	movw	r1, #399	; 0x18f
 80057d2:	2000      	movs	r0, #0
 80057d4:	f7fe f8d4 	bl	8003980 <lcdRect>
		lcdRect(0,399,120,180,1);
 80057d8:	2301      	movs	r3, #1
 80057da:	9300      	str	r3, [sp, #0]
 80057dc:	23b4      	movs	r3, #180	; 0xb4
 80057de:	2278      	movs	r2, #120	; 0x78
 80057e0:	f240 118f 	movw	r1, #399	; 0x18f
 80057e4:	2000      	movs	r0, #0
 80057e6:	f7fe f8cb 	bl	8003980 <lcdRect>
		lcdRect2(10, 50, 10, 50,     3, 0, 1);
 80057ea:	2301      	movs	r3, #1
 80057ec:	9302      	str	r3, [sp, #8]
 80057ee:	2300      	movs	r3, #0
 80057f0:	9301      	str	r3, [sp, #4]
 80057f2:	2303      	movs	r3, #3
 80057f4:	9300      	str	r3, [sp, #0]
 80057f6:	2332      	movs	r3, #50	; 0x32
 80057f8:	220a      	movs	r2, #10
 80057fa:	2132      	movs	r1, #50	; 0x32
 80057fc:	200a      	movs	r0, #10
 80057fe:	f7fe fae4 	bl	8003dca <lcdRect2>
		lcdRect2(60, 100, 10, 50,    3, 1, 1);
 8005802:	2301      	movs	r3, #1
 8005804:	9302      	str	r3, [sp, #8]
 8005806:	2301      	movs	r3, #1
 8005808:	9301      	str	r3, [sp, #4]
 800580a:	2303      	movs	r3, #3
 800580c:	9300      	str	r3, [sp, #0]
 800580e:	2332      	movs	r3, #50	; 0x32
 8005810:	220a      	movs	r2, #10
 8005812:	2164      	movs	r1, #100	; 0x64
 8005814:	203c      	movs	r0, #60	; 0x3c
 8005816:	f7fe fad8 	bl	8003dca <lcdRect2>
		lcdRect2(110, 150, 10, 50,   3, 2, 1);
 800581a:	2301      	movs	r3, #1
 800581c:	9302      	str	r3, [sp, #8]
 800581e:	2302      	movs	r3, #2
 8005820:	9301      	str	r3, [sp, #4]
 8005822:	2303      	movs	r3, #3
 8005824:	9300      	str	r3, [sp, #0]
 8005826:	2332      	movs	r3, #50	; 0x32
 8005828:	220a      	movs	r2, #10
 800582a:	2196      	movs	r1, #150	; 0x96
 800582c:	206e      	movs	r0, #110	; 0x6e
 800582e:	f7fe facc 	bl	8003dca <lcdRect2>
		lcdRect2(160, 200, 10, 50,   3, 3, 1);
 8005832:	2301      	movs	r3, #1
 8005834:	9302      	str	r3, [sp, #8]
 8005836:	2303      	movs	r3, #3
 8005838:	9301      	str	r3, [sp, #4]
 800583a:	2303      	movs	r3, #3
 800583c:	9300      	str	r3, [sp, #0]
 800583e:	2332      	movs	r3, #50	; 0x32
 8005840:	220a      	movs	r2, #10
 8005842:	21c8      	movs	r1, #200	; 0xc8
 8005844:	20a0      	movs	r0, #160	; 0xa0
 8005846:	f7fe fac0 	bl	8003dca <lcdRect2>
		lcdRect2(210, 250, 10, 50,   3, 4, 1);
 800584a:	2301      	movs	r3, #1
 800584c:	9302      	str	r3, [sp, #8]
 800584e:	2304      	movs	r3, #4
 8005850:	9301      	str	r3, [sp, #4]
 8005852:	2303      	movs	r3, #3
 8005854:	9300      	str	r3, [sp, #0]
 8005856:	2332      	movs	r3, #50	; 0x32
 8005858:	220a      	movs	r2, #10
 800585a:	21fa      	movs	r1, #250	; 0xfa
 800585c:	20d2      	movs	r0, #210	; 0xd2
 800585e:	f7fe fab4 	bl	8003dca <lcdRect2>
		lcdRect2(260, 300, 10, 50,   3, 5, 1);
 8005862:	2301      	movs	r3, #1
 8005864:	9302      	str	r3, [sp, #8]
 8005866:	2305      	movs	r3, #5
 8005868:	9301      	str	r3, [sp, #4]
 800586a:	2303      	movs	r3, #3
 800586c:	9300      	str	r3, [sp, #0]
 800586e:	2332      	movs	r3, #50	; 0x32
 8005870:	220a      	movs	r2, #10
 8005872:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8005876:	f44f 7082 	mov.w	r0, #260	; 0x104
 800587a:	f7fe faa6 	bl	8003dca <lcdRect2>
		lcdRect2(310, 350, 10, 50,   3, 6, 1);
 800587e:	2301      	movs	r3, #1
 8005880:	9302      	str	r3, [sp, #8]
 8005882:	2306      	movs	r3, #6
 8005884:	9301      	str	r3, [sp, #4]
 8005886:	2303      	movs	r3, #3
 8005888:	9300      	str	r3, [sp, #0]
 800588a:	2332      	movs	r3, #50	; 0x32
 800588c:	220a      	movs	r2, #10
 800588e:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8005892:	f44f 709b 	mov.w	r0, #310	; 0x136
 8005896:	f7fe fa98 	bl	8003dca <lcdRect2>
		lcdRect2(10, 50, 60, 100,    3, 7, 1);
 800589a:	2301      	movs	r3, #1
 800589c:	9302      	str	r3, [sp, #8]
 800589e:	2307      	movs	r3, #7
 80058a0:	9301      	str	r3, [sp, #4]
 80058a2:	2303      	movs	r3, #3
 80058a4:	9300      	str	r3, [sp, #0]
 80058a6:	2364      	movs	r3, #100	; 0x64
 80058a8:	223c      	movs	r2, #60	; 0x3c
 80058aa:	2132      	movs	r1, #50	; 0x32
 80058ac:	200a      	movs	r0, #10
 80058ae:	f7fe fa8c 	bl	8003dca <lcdRect2>
		lcdRect2(60, 100, 60, 100,   3, 8, 1);
 80058b2:	2301      	movs	r3, #1
 80058b4:	9302      	str	r3, [sp, #8]
 80058b6:	2308      	movs	r3, #8
 80058b8:	9301      	str	r3, [sp, #4]
 80058ba:	2303      	movs	r3, #3
 80058bc:	9300      	str	r3, [sp, #0]
 80058be:	2364      	movs	r3, #100	; 0x64
 80058c0:	223c      	movs	r2, #60	; 0x3c
 80058c2:	2164      	movs	r1, #100	; 0x64
 80058c4:	203c      	movs	r0, #60	; 0x3c
 80058c6:	f7fe fa80 	bl	8003dca <lcdRect2>
		lcdRect2(110, 150, 60, 100,  3, 9, 1);
 80058ca:	2301      	movs	r3, #1
 80058cc:	9302      	str	r3, [sp, #8]
 80058ce:	2309      	movs	r3, #9
 80058d0:	9301      	str	r3, [sp, #4]
 80058d2:	2303      	movs	r3, #3
 80058d4:	9300      	str	r3, [sp, #0]
 80058d6:	2364      	movs	r3, #100	; 0x64
 80058d8:	223c      	movs	r2, #60	; 0x3c
 80058da:	2196      	movs	r1, #150	; 0x96
 80058dc:	206e      	movs	r0, #110	; 0x6e
 80058de:	f7fe fa74 	bl	8003dca <lcdRect2>
		lcdRect2(160, 200, 60, 100,  3, 10, 1);
 80058e2:	2301      	movs	r3, #1
 80058e4:	9302      	str	r3, [sp, #8]
 80058e6:	230a      	movs	r3, #10
 80058e8:	9301      	str	r3, [sp, #4]
 80058ea:	2303      	movs	r3, #3
 80058ec:	9300      	str	r3, [sp, #0]
 80058ee:	2364      	movs	r3, #100	; 0x64
 80058f0:	223c      	movs	r2, #60	; 0x3c
 80058f2:	21c8      	movs	r1, #200	; 0xc8
 80058f4:	20a0      	movs	r0, #160	; 0xa0
 80058f6:	f7fe fa68 	bl	8003dca <lcdRect2>
		lcdRect2(210, 250, 60, 100,  3, 11, 1);
 80058fa:	2301      	movs	r3, #1
 80058fc:	9302      	str	r3, [sp, #8]
 80058fe:	230b      	movs	r3, #11
 8005900:	9301      	str	r3, [sp, #4]
 8005902:	2303      	movs	r3, #3
 8005904:	9300      	str	r3, [sp, #0]
 8005906:	2364      	movs	r3, #100	; 0x64
 8005908:	223c      	movs	r2, #60	; 0x3c
 800590a:	21fa      	movs	r1, #250	; 0xfa
 800590c:	20d2      	movs	r0, #210	; 0xd2
 800590e:	f7fe fa5c 	bl	8003dca <lcdRect2>
		lcdRect2(260, 300, 60, 100,  3, 12, 1);
 8005912:	2301      	movs	r3, #1
 8005914:	9302      	str	r3, [sp, #8]
 8005916:	230c      	movs	r3, #12
 8005918:	9301      	str	r3, [sp, #4]
 800591a:	2303      	movs	r3, #3
 800591c:	9300      	str	r3, [sp, #0]
 800591e:	2364      	movs	r3, #100	; 0x64
 8005920:	223c      	movs	r2, #60	; 0x3c
 8005922:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8005926:	f44f 7082 	mov.w	r0, #260	; 0x104
 800592a:	f7fe fa4e 	bl	8003dca <lcdRect2>
		lcdRect2(310, 350, 60, 100,  3, 13, 1);
 800592e:	2301      	movs	r3, #1
 8005930:	9302      	str	r3, [sp, #8]
 8005932:	230d      	movs	r3, #13
 8005934:	9301      	str	r3, [sp, #4]
 8005936:	2303      	movs	r3, #3
 8005938:	9300      	str	r3, [sp, #0]
 800593a:	2364      	movs	r3, #100	; 0x64
 800593c:	223c      	movs	r2, #60	; 0x3c
 800593e:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8005942:	f44f 709b 	mov.w	r0, #310	; 0x136
 8005946:	f7fe fa40 	bl	8003dca <lcdRect2>
		lcdRect2(10, 50, 110, 150,   3, 14, 1);
 800594a:	2301      	movs	r3, #1
 800594c:	9302      	str	r3, [sp, #8]
 800594e:	230e      	movs	r3, #14
 8005950:	9301      	str	r3, [sp, #4]
 8005952:	2303      	movs	r3, #3
 8005954:	9300      	str	r3, [sp, #0]
 8005956:	2396      	movs	r3, #150	; 0x96
 8005958:	226e      	movs	r2, #110	; 0x6e
 800595a:	2132      	movs	r1, #50	; 0x32
 800595c:	200a      	movs	r0, #10
 800595e:	f7fe fa34 	bl	8003dca <lcdRect2>
		lcdRect2(60, 100, 110, 150,  3, 15, 1);
 8005962:	2301      	movs	r3, #1
 8005964:	9302      	str	r3, [sp, #8]
 8005966:	230f      	movs	r3, #15
 8005968:	9301      	str	r3, [sp, #4]
 800596a:	2303      	movs	r3, #3
 800596c:	9300      	str	r3, [sp, #0]
 800596e:	2396      	movs	r3, #150	; 0x96
 8005970:	226e      	movs	r2, #110	; 0x6e
 8005972:	2164      	movs	r1, #100	; 0x64
 8005974:	203c      	movs	r0, #60	; 0x3c
 8005976:	f7fe fa28 	bl	8003dca <lcdRect2>
		lcdRect2(110, 150, 110, 150, 3, 16, 1);
 800597a:	2301      	movs	r3, #1
 800597c:	9302      	str	r3, [sp, #8]
 800597e:	2310      	movs	r3, #16
 8005980:	9301      	str	r3, [sp, #4]
 8005982:	2303      	movs	r3, #3
 8005984:	9300      	str	r3, [sp, #0]
 8005986:	2396      	movs	r3, #150	; 0x96
 8005988:	226e      	movs	r2, #110	; 0x6e
 800598a:	2196      	movs	r1, #150	; 0x96
 800598c:	206e      	movs	r0, #110	; 0x6e
 800598e:	f7fe fa1c 	bl	8003dca <lcdRect2>
		lcdRect2(160, 200, 110, 150, 3, 17, 1);
 8005992:	2301      	movs	r3, #1
 8005994:	9302      	str	r3, [sp, #8]
 8005996:	2311      	movs	r3, #17
 8005998:	9301      	str	r3, [sp, #4]
 800599a:	2303      	movs	r3, #3
 800599c:	9300      	str	r3, [sp, #0]
 800599e:	2396      	movs	r3, #150	; 0x96
 80059a0:	226e      	movs	r2, #110	; 0x6e
 80059a2:	21c8      	movs	r1, #200	; 0xc8
 80059a4:	20a0      	movs	r0, #160	; 0xa0
 80059a6:	f7fe fa10 	bl	8003dca <lcdRect2>
		lcdRect2(210, 250, 110, 150, 3, 18, 1);
 80059aa:	2301      	movs	r3, #1
 80059ac:	9302      	str	r3, [sp, #8]
 80059ae:	2312      	movs	r3, #18
 80059b0:	9301      	str	r3, [sp, #4]
 80059b2:	2303      	movs	r3, #3
 80059b4:	9300      	str	r3, [sp, #0]
 80059b6:	2396      	movs	r3, #150	; 0x96
 80059b8:	226e      	movs	r2, #110	; 0x6e
 80059ba:	21fa      	movs	r1, #250	; 0xfa
 80059bc:	20d2      	movs	r0, #210	; 0xd2
 80059be:	f7fe fa04 	bl	8003dca <lcdRect2>
		lcdRect2(260, 300, 110, 150, 3, 19, 1);
 80059c2:	2301      	movs	r3, #1
 80059c4:	9302      	str	r3, [sp, #8]
 80059c6:	2313      	movs	r3, #19
 80059c8:	9301      	str	r3, [sp, #4]
 80059ca:	2303      	movs	r3, #3
 80059cc:	9300      	str	r3, [sp, #0]
 80059ce:	2396      	movs	r3, #150	; 0x96
 80059d0:	226e      	movs	r2, #110	; 0x6e
 80059d2:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80059d6:	f44f 7082 	mov.w	r0, #260	; 0x104
 80059da:	f7fe f9f6 	bl	8003dca <lcdRect2>
		lcdRect2(310, 350, 110, 150, 3, 20, 1);
 80059de:	2301      	movs	r3, #1
 80059e0:	9302      	str	r3, [sp, #8]
 80059e2:	2314      	movs	r3, #20
 80059e4:	9301      	str	r3, [sp, #4]
 80059e6:	2303      	movs	r3, #3
 80059e8:	9300      	str	r3, [sp, #0]
 80059ea:	2396      	movs	r3, #150	; 0x96
 80059ec:	226e      	movs	r2, #110	; 0x6e
 80059ee:	f44f 71af 	mov.w	r1, #350	; 0x15e
 80059f2:	f44f 709b 	mov.w	r0, #310	; 0x136
 80059f6:	f7fe f9e8 	bl	8003dca <lcdRect2>
		lcdRect2(10, 350, 160, 200, 1, 4);
 80059fa:	2304      	movs	r3, #4
 80059fc:	9301      	str	r3, [sp, #4]
 80059fe:	2301      	movs	r3, #1
 8005a00:	9300      	str	r3, [sp, #0]
 8005a02:	23c8      	movs	r3, #200	; 0xc8
 8005a04:	22a0      	movs	r2, #160	; 0xa0
 8005a06:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8005a0a:	200a      	movs	r0, #10
 8005a0c:	f7fe f9dd 	bl	8003dca <lcdRect2>
}
 8005a10:	bf00      	nop
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}
	...

08005a18 <showPage>:

void showPage(uint8_t pageNum){
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b082      	sub	sp, #8
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	4603      	mov	r3, r0
 8005a20:	71fb      	strb	r3, [r7, #7]
	switch(pageNum){
 8005a22:	79fb      	ldrb	r3, [r7, #7]
 8005a24:	2b05      	cmp	r3, #5
 8005a26:	d821      	bhi.n	8005a6c <showPage+0x54>
 8005a28:	a201      	add	r2, pc, #4	; (adr r2, 8005a30 <showPage+0x18>)
 8005a2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a2e:	bf00      	nop
 8005a30:	08005a49 	.word	0x08005a49
 8005a34:	08005a4f 	.word	0x08005a4f
 8005a38:	08005a55 	.word	0x08005a55
 8005a3c:	08005a5b 	.word	0x08005a5b
 8005a40:	08005a61 	.word	0x08005a61
 8005a44:	08005a67 	.word	0x08005a67
	case 0:
		showPage1();
 8005a48:	f7ff fd32 	bl	80054b0 <showPage1>
		break;
 8005a4c:	e00e      	b.n	8005a6c <showPage+0x54>
	case 1:
		showPage2();
 8005a4e:	f7ff fd87 	bl	8005560 <showPage2>
		break;
 8005a52:	e00b      	b.n	8005a6c <showPage+0x54>
	case 2:
		showPage3();
 8005a54:	f7ff fdbe 	bl	80055d4 <showPage3>
		break;
 8005a58:	e008      	b.n	8005a6c <showPage+0x54>
	case 3:
		showPage4();
 8005a5a:	f7ff fdf5 	bl	8005648 <showPage4>
		break;
 8005a5e:	e005      	b.n	8005a6c <showPage+0x54>
	case 4:
		showPage5();
 8005a60:	f7ff fe2c 	bl	80056bc <showPage5>
		break;
 8005a64:	e002      	b.n	8005a6c <showPage+0x54>
	case 5:
		showPage6();
 8005a66:	f7ff fe93 	bl	8005790 <showPage6>
		break;
 8005a6a:	bf00      	nop
	}
}
 8005a6c:	bf00      	nop
 8005a6e:	3708      	adds	r7, #8
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}

08005a74 <screentestSetup>:

void screentestSetup(void){
 8005a74:	b580      	push	{r7, lr}
 8005a76:	af00      	add	r7, sp, #0
	setDefaultClbcks();
 8005a78:	f7ff fcf6 	bl	8005468 <setDefaultClbcks>
}
 8005a7c:	bf00      	nop
 8005a7e:	bd80      	pop	{r7, pc}

08005a80 <screentestMain>:

void screentestMain(void){
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b088      	sub	sp, #32
 8005a84:	af00      	add	r7, sp, #0
	char tempStr[30] = {0};
 8005a86:	2300      	movs	r3, #0
 8005a88:	603b      	str	r3, [r7, #0]
 8005a8a:	1d3b      	adds	r3, r7, #4
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	601a      	str	r2, [r3, #0]
 8005a90:	605a      	str	r2, [r3, #4]
 8005a92:	609a      	str	r2, [r3, #8]
 8005a94:	60da      	str	r2, [r3, #12]
 8005a96:	611a      	str	r2, [r3, #16]
 8005a98:	615a      	str	r2, [r3, #20]
 8005a9a:	831a      	strh	r2, [r3, #24]
//	sprintf(&tempStr, "Settings will be shown");
//	lcdPutStr(0, 0, tempStr, font_13_calibri);
	showPage(currentPage);
 8005a9c:	4b04      	ldr	r3, [pc, #16]	; (8005ab0 <screentestMain+0x30>)
 8005a9e:	781b      	ldrb	r3, [r3, #0]
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	f7ff ffb9 	bl	8005a18 <showPage>

}
 8005aa6:	bf00      	nop
 8005aa8:	3720      	adds	r7, #32
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}
 8005aae:	bf00      	nop
 8005ab0:	20005bd8 	.word	0x20005bd8

08005ab4 <switchStwView>:
#include <fonts/zekton45.h>
#include <fonts/font_zekton12.h>
#include "stopwatchModule.h"

uint8_t stwSubView = 0;
void switchStwView(void){
 8005ab4:	b480      	push	{r7}
 8005ab6:	af00      	add	r7, sp, #0
//	if(stwSubView<3){
//		stwSubView++;
//	} else {
//		stwSubView = 0;
//	}
		stwSubView++;
 8005ab8:	4b05      	ldr	r3, [pc, #20]	; (8005ad0 <switchStwView+0x1c>)
 8005aba:	781b      	ldrb	r3, [r3, #0]
 8005abc:	3301      	adds	r3, #1
 8005abe:	b2da      	uxtb	r2, r3
 8005ac0:	4b03      	ldr	r3, [pc, #12]	; (8005ad0 <switchStwView+0x1c>)
 8005ac2:	701a      	strb	r2, [r3, #0]
}
 8005ac4:	bf00      	nop
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr
 8005ace:	bf00      	nop
 8005ad0:	20005bfb 	.word	0x20005bfb

08005ad4 <startStopwatch>:

void startStopwatch(){
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	af00      	add	r7, sp, #0
	stwStart();
 8005ad8:	f7fe feb8 	bl	800484c <stwStart>
	btn_BB.onSinglePressHandler = &stopStopwatch;
 8005adc:	4b03      	ldr	r3, [pc, #12]	; (8005aec <startStopwatch+0x18>)
 8005ade:	4a04      	ldr	r2, [pc, #16]	; (8005af0 <startStopwatch+0x1c>)
 8005ae0:	611a      	str	r2, [r3, #16]
	btn_B2.onSinglePressHandler = &saveStopwatch;
 8005ae2:	4b04      	ldr	r3, [pc, #16]	; (8005af4 <startStopwatch+0x20>)
 8005ae4:	4a04      	ldr	r2, [pc, #16]	; (8005af8 <startStopwatch+0x24>)
 8005ae6:	611a      	str	r2, [r3, #16]
}
 8005ae8:	bf00      	nop
 8005aea:	bd80      	pop	{r7, pc}
 8005aec:	20002498 	.word	0x20002498
 8005af0:	08005afd 	.word	0x08005afd
 8005af4:	20002570 	.word	0x20002570
 8005af8:	08005b31 	.word	0x08005b31

08005afc <stopStopwatch>:
void stopStopwatch(){
 8005afc:	b580      	push	{r7, lr}
 8005afe:	af00      	add	r7, sp, #0
	stwStop();
 8005b00:	f7fe fec4 	bl	800488c <stwStop>
	btn_BB.onSinglePressHandler = &startStopwatch;
 8005b04:	4b03      	ldr	r3, [pc, #12]	; (8005b14 <stopStopwatch+0x18>)
 8005b06:	4a04      	ldr	r2, [pc, #16]	; (8005b18 <stopStopwatch+0x1c>)
 8005b08:	611a      	str	r2, [r3, #16]
	btn_B2.onSinglePressHandler = &resetStopwatch;
 8005b0a:	4b04      	ldr	r3, [pc, #16]	; (8005b1c <stopStopwatch+0x20>)
 8005b0c:	4a04      	ldr	r2, [pc, #16]	; (8005b20 <stopStopwatch+0x24>)
 8005b0e:	611a      	str	r2, [r3, #16]
}
 8005b10:	bf00      	nop
 8005b12:	bd80      	pop	{r7, pc}
 8005b14:	20002498 	.word	0x20002498
 8005b18:	08005ad5 	.word	0x08005ad5
 8005b1c:	20002570 	.word	0x20002570
 8005b20:	08005b25 	.word	0x08005b25

08005b24 <resetStopwatch>:
void resetStopwatch(){
 8005b24:	b580      	push	{r7, lr}
 8005b26:	af00      	add	r7, sp, #0
	stwClear();
 8005b28:	f7fe febe 	bl	80048a8 <stwClear>
//	stwT.clear();
}
 8005b2c:	bf00      	nop
 8005b2e:	bd80      	pop	{r7, pc}

08005b30 <saveStopwatch>:
void saveStopwatch(){
 8005b30:	b580      	push	{r7, lr}
 8005b32:	af00      	add	r7, sp, #0
	stwSave();
 8005b34:	f7fe ff2c 	bl	8004990 <stwSave>
}
 8005b38:	bf00      	nop
 8005b3a:	bd80      	pop	{r7, pc}

08005b3c <setDefaultClbcks>:

static void setDefaultClbcks(void){
 8005b3c:	b480      	push	{r7}
 8005b3e:	af00      	add	r7, sp, #0
	btn_B3.onSinglePressHandler = &resetPos;
 8005b40:	4b10      	ldr	r3, [pc, #64]	; (8005b84 <setDefaultClbcks+0x48>)
 8005b42:	4a11      	ldr	r2, [pc, #68]	; (8005b88 <setDefaultClbcks+0x4c>)
 8005b44:	611a      	str	r2, [r3, #16]
	btn_BA.onSinglePressHandler = &nextScreen;
 8005b46:	4b11      	ldr	r3, [pc, #68]	; (8005b8c <setDefaultClbcks+0x50>)
 8005b48:	4a11      	ldr	r2, [pc, #68]	; (8005b90 <setDefaultClbcks+0x54>)
 8005b4a:	611a      	str	r2, [r3, #16]
	btn_BC.onSinglePressHandler = &prevScreen;
 8005b4c:	4b11      	ldr	r3, [pc, #68]	; (8005b94 <setDefaultClbcks+0x58>)
 8005b4e:	4a12      	ldr	r2, [pc, #72]	; (8005b98 <setDefaultClbcks+0x5c>)
 8005b50:	611a      	str	r2, [r3, #16]

	btn_B1.onSinglePressHandler = &switchStwView;
 8005b52:	4b12      	ldr	r3, [pc, #72]	; (8005b9c <setDefaultClbcks+0x60>)
 8005b54:	4a12      	ldr	r2, [pc, #72]	; (8005ba0 <setDefaultClbcks+0x64>)
 8005b56:	611a      	str	r2, [r3, #16]
	// Start/pause stw
	if(stwS.state){
 8005b58:	4b12      	ldr	r3, [pc, #72]	; (8005ba4 <setDefaultClbcks+0x68>)
 8005b5a:	791b      	ldrb	r3, [r3, #4]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d006      	beq.n	8005b6e <setDefaultClbcks+0x32>
		btn_BB.onSinglePressHandler = &stopStopwatch;
 8005b60:	4b11      	ldr	r3, [pc, #68]	; (8005ba8 <setDefaultClbcks+0x6c>)
 8005b62:	4a12      	ldr	r2, [pc, #72]	; (8005bac <setDefaultClbcks+0x70>)
 8005b64:	611a      	str	r2, [r3, #16]
		btn_B2.onSinglePressHandler = &saveStopwatch;
 8005b66:	4b12      	ldr	r3, [pc, #72]	; (8005bb0 <setDefaultClbcks+0x74>)
 8005b68:	4a12      	ldr	r2, [pc, #72]	; (8005bb4 <setDefaultClbcks+0x78>)
 8005b6a:	611a      	str	r2, [r3, #16]
	} else {
		btn_BB.onSinglePressHandler = &startStopwatch;
		btn_B2.onSinglePressHandler = &resetStopwatch;
	}
}
 8005b6c:	e005      	b.n	8005b7a <setDefaultClbcks+0x3e>
		btn_BB.onSinglePressHandler = &startStopwatch;
 8005b6e:	4b0e      	ldr	r3, [pc, #56]	; (8005ba8 <setDefaultClbcks+0x6c>)
 8005b70:	4a11      	ldr	r2, [pc, #68]	; (8005bb8 <setDefaultClbcks+0x7c>)
 8005b72:	611a      	str	r2, [r3, #16]
		btn_B2.onSinglePressHandler = &resetStopwatch;
 8005b74:	4b0e      	ldr	r3, [pc, #56]	; (8005bb0 <setDefaultClbcks+0x74>)
 8005b76:	4a11      	ldr	r2, [pc, #68]	; (8005bbc <setDefaultClbcks+0x80>)
 8005b78:	611a      	str	r2, [r3, #16]
}
 8005b7a:	bf00      	nop
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b82:	4770      	bx	lr
 8005b84:	200025b8 	.word	0x200025b8
 8005b88:	080027fd 	.word	0x080027fd
 8005b8c:	20002450 	.word	0x20002450
 8005b90:	080027dd 	.word	0x080027dd
 8005b94:	200024e0 	.word	0x200024e0
 8005b98:	080027ed 	.word	0x080027ed
 8005b9c:	20002528 	.word	0x20002528
 8005ba0:	08005ab5 	.word	0x08005ab5
 8005ba4:	20000088 	.word	0x20000088
 8005ba8:	20002498 	.word	0x20002498
 8005bac:	08005afd 	.word	0x08005afd
 8005bb0:	20002570 	.word	0x20002570
 8005bb4:	08005b31 	.word	0x08005b31
 8005bb8:	08005ad5 	.word	0x08005ad5
 8005bbc:	08005b25 	.word	0x08005b25

08005bc0 <stwSetup>:

// initialize stopwatch values
struct stopwatch_t stw_val = {0, 0, 0, 0};
struct stopwatch_t stw_lap_val = {0, 0, 0, 0};

void stwSetup(void){
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	af00      	add	r7, sp, #0
	setDefaultClbcks();
 8005bc4:	f7ff ffba 	bl	8005b3c <setDefaultClbcks>
}
 8005bc8:	bf00      	nop
 8005bca:	bd80      	pop	{r7, pc}

08005bcc <stwMain>:
// position of the top of the stopwatch total value
uint8_t stw_time_y_pos = 40;

// functions to execute when menu item entered
void stwMain(void){
 8005bcc:	b590      	push	{r4, r7, lr}
 8005bce:	b091      	sub	sp, #68	; 0x44
 8005bd0:	af04      	add	r7, sp, #16
//	lcdPutIcon(2, 200, accept_icon);
//	lcdPutIcon(370, 106, play_pause_icon);
//	lcdPutIcon(2, 106, cancel_icon);

	// statusbar
	lcdPutIcon(320, 5, full_battery_icon);
 8005bd2:	4aa4      	ldr	r2, [pc, #656]	; (8005e64 <stwMain+0x298>)
 8005bd4:	2105      	movs	r1, #5
 8005bd6:	f44f 70a0 	mov.w	r0, #320	; 0x140
 8005bda:	f7fd f83d 	bl	8002c58 <lcdPutIcon>
	char timeString[6] = {0};
 8005bde:	2300      	movs	r3, #0
 8005be0:	62bb      	str	r3, [r7, #40]	; 0x28
 8005be2:	2300      	movs	r3, #0
 8005be4:	85bb      	strh	r3, [r7, #44]	; 0x2c
	sprintf(&timeString, "%02d:%02d", RtcTime.Hours, RtcTime.Minutes);
 8005be6:	4ba0      	ldr	r3, [pc, #640]	; (8005e68 <stwMain+0x29c>)
 8005be8:	781b      	ldrb	r3, [r3, #0]
 8005bea:	461a      	mov	r2, r3
 8005bec:	4b9e      	ldr	r3, [pc, #632]	; (8005e68 <stwMain+0x29c>)
 8005bee:	785b      	ldrb	r3, [r3, #1]
 8005bf0:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8005bf4:	499d      	ldr	r1, [pc, #628]	; (8005e6c <stwMain+0x2a0>)
 8005bf6:	f00a fd9f 	bl	8010738 <siprintf>
	lcdPutStr(400 - 5 - (*font_12_zekton.font_Width) * strlen(timeString), 5, timeString, font_12_zekton);
 8005bfa:	2309      	movs	r3, #9
 8005bfc:	b29c      	uxth	r4, r3
 8005bfe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005c02:	4618      	mov	r0, r3
 8005c04:	f7fa faf4 	bl	80001f0 <strlen>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	b29b      	uxth	r3, r3
 8005c0c:	fb14 f303 	smulbb	r3, r4, r3
 8005c10:	b29b      	uxth	r3, r3
 8005c12:	f5c3 73c5 	rsb	r3, r3, #394	; 0x18a
 8005c16:	3301      	adds	r3, #1
 8005c18:	b298      	uxth	r0, r3
 8005c1a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005c1e:	4b94      	ldr	r3, [pc, #592]	; (8005e70 <stwMain+0x2a4>)
 8005c20:	2105      	movs	r1, #5
 8005c22:	f7fd f8e1 	bl	8002de8 <lcdPutStr>
	char tempStr2[30] = {0};
 8005c26:	2300      	movs	r3, #0
 8005c28:	60bb      	str	r3, [r7, #8]
 8005c2a:	f107 030c 	add.w	r3, r7, #12
 8005c2e:	2200      	movs	r2, #0
 8005c30:	601a      	str	r2, [r3, #0]
 8005c32:	605a      	str	r2, [r3, #4]
 8005c34:	609a      	str	r2, [r3, #8]
 8005c36:	60da      	str	r2, [r3, #12]
 8005c38:	611a      	str	r2, [r3, #16]
 8005c3a:	615a      	str	r2, [r3, #20]
 8005c3c:	831a      	strh	r2, [r3, #24]
	sprintf(&tempStr2, "Stopwatch");
 8005c3e:	f107 0308 	add.w	r3, r7, #8
 8005c42:	498c      	ldr	r1, [pc, #560]	; (8005e74 <stwMain+0x2a8>)
 8005c44:	4618      	mov	r0, r3
 8005c46:	f00a fd77 	bl	8010738 <siprintf>
	lcdPutStr(5, 5, tempStr2, font_12_zekton);
 8005c4a:	f107 0208 	add.w	r2, r7, #8
 8005c4e:	4b88      	ldr	r3, [pc, #544]	; (8005e70 <stwMain+0x2a4>)
 8005c50:	2105      	movs	r1, #5
 8005c52:	2005      	movs	r0, #5
 8005c54:	f7fd f8c8 	bl	8002de8 <lcdPutStr>

	// update stopwatch value
	getStw(&stw_val, &stwS);
 8005c58:	4987      	ldr	r1, [pc, #540]	; (8005e78 <stwMain+0x2ac>)
 8005c5a:	4888      	ldr	r0, [pc, #544]	; (8005e7c <stwMain+0x2b0>)
 8005c5c:	f7fe fe40 	bl	80048e0 <getStw>

	// main STW view
	//show hours if exist
	if(stw_val.hours != 0){
 8005c60:	4b86      	ldr	r3, [pc, #536]	; (8005e7c <stwMain+0x2b0>)
 8005c62:	781b      	ldrb	r3, [r3, #0]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d025      	beq.n	8005cb4 <stwMain+0xe8>
//	if(1){
		sprintf(&tempStr2, "%02dh %02d'%02d\"", stw_val.hours, stw_val.min, stw_val.sec);
 8005c68:	4b84      	ldr	r3, [pc, #528]	; (8005e7c <stwMain+0x2b0>)
 8005c6a:	781b      	ldrb	r3, [r3, #0]
 8005c6c:	461a      	mov	r2, r3
 8005c6e:	4b83      	ldr	r3, [pc, #524]	; (8005e7c <stwMain+0x2b0>)
 8005c70:	785b      	ldrb	r3, [r3, #1]
 8005c72:	4619      	mov	r1, r3
 8005c74:	4b81      	ldr	r3, [pc, #516]	; (8005e7c <stwMain+0x2b0>)
 8005c76:	789b      	ldrb	r3, [r3, #2]
 8005c78:	f107 0008 	add.w	r0, r7, #8
 8005c7c:	9300      	str	r3, [sp, #0]
 8005c7e:	460b      	mov	r3, r1
 8005c80:	497f      	ldr	r1, [pc, #508]	; (8005e80 <stwMain+0x2b4>)
 8005c82:	f00a fd59 	bl	8010738 <siprintf>
		lcdPutStr(380-(*(zekton45font.font_Width)*strlen(tempStr2)), stw_time_y_pos, tempStr2, zekton45font);
 8005c86:	2322      	movs	r3, #34	; 0x22
 8005c88:	b29c      	uxth	r4, r3
 8005c8a:	f107 0308 	add.w	r3, r7, #8
 8005c8e:	4618      	mov	r0, r3
 8005c90:	f7fa faae 	bl	80001f0 <strlen>
 8005c94:	4603      	mov	r3, r0
 8005c96:	b29b      	uxth	r3, r3
 8005c98:	fb14 f303 	smulbb	r3, r4, r3
 8005c9c:	b29b      	uxth	r3, r3
 8005c9e:	f5c3 73be 	rsb	r3, r3, #380	; 0x17c
 8005ca2:	b298      	uxth	r0, r3
 8005ca4:	4b77      	ldr	r3, [pc, #476]	; (8005e84 <stwMain+0x2b8>)
 8005ca6:	7819      	ldrb	r1, [r3, #0]
 8005ca8:	f107 0208 	add.w	r2, r7, #8
 8005cac:	4b76      	ldr	r3, [pc, #472]	; (8005e88 <stwMain+0x2bc>)
 8005cae:	f7fd f89b 	bl	8002de8 <lcdPutStr>
 8005cb2:	e025      	b.n	8005d00 <stwMain+0x134>
//	} else if(stw_val.min != 0){
	} else {
		sprintf(&tempStr2, "%02d'%02d.%02d\"", stw_val.min, stw_val.sec, stw_val.csec);
 8005cb4:	4b71      	ldr	r3, [pc, #452]	; (8005e7c <stwMain+0x2b0>)
 8005cb6:	785b      	ldrb	r3, [r3, #1]
 8005cb8:	461a      	mov	r2, r3
 8005cba:	4b70      	ldr	r3, [pc, #448]	; (8005e7c <stwMain+0x2b0>)
 8005cbc:	789b      	ldrb	r3, [r3, #2]
 8005cbe:	4619      	mov	r1, r3
 8005cc0:	4b6e      	ldr	r3, [pc, #440]	; (8005e7c <stwMain+0x2b0>)
 8005cc2:	78db      	ldrb	r3, [r3, #3]
 8005cc4:	f107 0008 	add.w	r0, r7, #8
 8005cc8:	9300      	str	r3, [sp, #0]
 8005cca:	460b      	mov	r3, r1
 8005ccc:	496f      	ldr	r1, [pc, #444]	; (8005e8c <stwMain+0x2c0>)
 8005cce:	f00a fd33 	bl	8010738 <siprintf>
		lcdPutStr(365-(*(zekton45font.font_Width)*strlen(tempStr2)), stw_time_y_pos, tempStr2, zekton45font);
 8005cd2:	2322      	movs	r3, #34	; 0x22
 8005cd4:	b29c      	uxth	r4, r3
 8005cd6:	f107 0308 	add.w	r3, r7, #8
 8005cda:	4618      	mov	r0, r3
 8005cdc:	f7fa fa88 	bl	80001f0 <strlen>
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	b29b      	uxth	r3, r3
 8005ce4:	fb14 f303 	smulbb	r3, r4, r3
 8005ce8:	b29b      	uxth	r3, r3
 8005cea:	f5c3 73b6 	rsb	r3, r3, #364	; 0x16c
 8005cee:	3301      	adds	r3, #1
 8005cf0:	b298      	uxth	r0, r3
 8005cf2:	4b64      	ldr	r3, [pc, #400]	; (8005e84 <stwMain+0x2b8>)
 8005cf4:	7819      	ldrb	r1, [r3, #0]
 8005cf6:	f107 0208 	add.w	r2, r7, #8
 8005cfa:	4b63      	ldr	r3, [pc, #396]	; (8005e88 <stwMain+0x2bc>)
 8005cfc:	f7fd f874 	bl	8002de8 <lcdPutStr>
//		sprintf(&tempStr2, "%02d.%02d\"", stw_val.sec, stw_val.csec);
//		lcdPutStr(365-(*(zekton45font.font_Width)*strlen(tempStr2)), stw_time_y_pos, tempStr2, zekton45font);
//	}

	stw_counter_t lapTimeCnt;
	switch(stwSubView){
 8005d00:	4b63      	ldr	r3, [pc, #396]	; (8005e90 <stwMain+0x2c4>)
 8005d02:	781b      	ldrb	r3, [r3, #0]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d003      	beq.n	8005d10 <stwMain+0x144>
 8005d08:	2b01      	cmp	r3, #1
 8005d0a:	f000 80a7 	beq.w	8005e5c <stwMain+0x290>
 8005d0e:	e117      	b.n	8005f40 <stwMain+0x374>
//		case 0:
//			sprintf(&tempStr2, "Stopwatch ready", getLapNum());
//			lcdPutStr(55, 100, tempStr2, zekton24font);
//			break;
		case 0:
			if(getLapNum()>0){
 8005d10:	f7fe fd90 	bl	8004834 <getLapNum>
 8005d14:	4603      	mov	r3, r0
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	dd3e      	ble.n	8005d98 <stwMain+0x1cc>
				sprintf(&tempStr2, "LAP %d", getLapNum());
 8005d1a:	f7fe fd8b 	bl	8004834 <getLapNum>
 8005d1e:	4602      	mov	r2, r0
 8005d20:	f107 0308 	add.w	r3, r7, #8
 8005d24:	495b      	ldr	r1, [pc, #364]	; (8005e94 <stwMain+0x2c8>)
 8005d26:	4618      	mov	r0, r3
 8005d28:	f00a fd06 	bl	8010738 <siprintf>
				lcdPutStr(250, 112, tempStr2, font_12_zekton);
 8005d2c:	f107 0208 	add.w	r2, r7, #8
 8005d30:	4b4f      	ldr	r3, [pc, #316]	; (8005e70 <stwMain+0x2a4>)
 8005d32:	2170      	movs	r1, #112	; 0x70
 8005d34:	20fa      	movs	r0, #250	; 0xfa
 8005d36:	f7fd f857 	bl	8002de8 <lcdPutStr>
				counterDiff(&lapTimeCnt, stwS.cnt, &stw_splits[getLapNum()-1]);
 8005d3a:	4b4f      	ldr	r3, [pc, #316]	; (8005e78 <stwMain+0x2ac>)
 8005d3c:	681c      	ldr	r4, [r3, #0]
 8005d3e:	f7fe fd79 	bl	8004834 <getLapNum>
 8005d42:	4603      	mov	r3, r0
 8005d44:	3b01      	subs	r3, #1
 8005d46:	00db      	lsls	r3, r3, #3
 8005d48:	4a53      	ldr	r2, [pc, #332]	; (8005e98 <stwMain+0x2cc>)
 8005d4a:	441a      	add	r2, r3
 8005d4c:	463b      	mov	r3, r7
 8005d4e:	4621      	mov	r1, r4
 8005d50:	4618      	mov	r0, r3
 8005d52:	f7fe fe5f 	bl	8004a14 <counterDiff>
				counterToStopwatch(&stw_lap_val, &lapTimeCnt);
 8005d56:	463b      	mov	r3, r7
 8005d58:	4619      	mov	r1, r3
 8005d5a:	4850      	ldr	r0, [pc, #320]	; (8005e9c <stwMain+0x2d0>)
 8005d5c:	f7fe fe92 	bl	8004a84 <counterToStopwatch>
				stwprintf(&tempStr2, &stw_lap_val);
 8005d60:	f107 0308 	add.w	r3, r7, #8
 8005d64:	494d      	ldr	r1, [pc, #308]	; (8005e9c <stwMain+0x2d0>)
 8005d66:	4618      	mov	r0, r3
 8005d68:	f7fe fee0 	bl	8004b2c <stwprintf>
				lcdPutStr(60, 100, tempStr2, zekton24font);
 8005d6c:	f107 0208 	add.w	r2, r7, #8
 8005d70:	4b4b      	ldr	r3, [pc, #300]	; (8005ea0 <stwMain+0x2d4>)
 8005d72:	2164      	movs	r1, #100	; 0x64
 8005d74:	203c      	movs	r0, #60	; 0x3c
 8005d76:	f7fd f837 	bl	8002de8 <lcdPutStr>
				lcdRoundedRect2(240, 305, 110, 124, 2, LCD_RECT_PATTERN_FILL, 0, 2);
 8005d7a:	2302      	movs	r3, #2
 8005d7c:	9303      	str	r3, [sp, #12]
 8005d7e:	2300      	movs	r3, #0
 8005d80:	9302      	str	r3, [sp, #8]
 8005d82:	2301      	movs	r3, #1
 8005d84:	9301      	str	r3, [sp, #4]
 8005d86:	2302      	movs	r3, #2
 8005d88:	9300      	str	r3, [sp, #0]
 8005d8a:	237c      	movs	r3, #124	; 0x7c
 8005d8c:	226e      	movs	r2, #110	; 0x6e
 8005d8e:	f240 1131 	movw	r1, #305	; 0x131
 8005d92:	20f0      	movs	r0, #240	; 0xf0
 8005d94:	f7fd fe19 	bl	80039ca <lcdRoundedRect2>
			}
			for(uint8_t i = 1; i<=4; i++){
 8005d98:	2301      	movs	r3, #1
 8005d9a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8005d9e:	e058      	b.n	8005e52 <stwMain+0x286>
				if(getLapNum()>i){
 8005da0:	f7fe fd48 	bl	8004834 <getLapNum>
 8005da4:	4602      	mov	r2, r0
 8005da6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005daa:	429a      	cmp	r2, r3
 8005dac:	dd4c      	ble.n	8005e48 <stwMain+0x27c>
					sprintf(&tempStr2, "LAP %d", getLapNum()-i);
 8005dae:	f7fe fd41 	bl	8004834 <getLapNum>
 8005db2:	4602      	mov	r2, r0
 8005db4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005db8:	1ad2      	subs	r2, r2, r3
 8005dba:	f107 0308 	add.w	r3, r7, #8
 8005dbe:	4935      	ldr	r1, [pc, #212]	; (8005e94 <stwMain+0x2c8>)
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f00a fcb9 	bl	8010738 <siprintf>
					lcdPutStr(250, 112+i*28, tempStr2, font_12_zekton);
 8005dc6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005dca:	461a      	mov	r2, r3
 8005dcc:	00d2      	lsls	r2, r2, #3
 8005dce:	1ad3      	subs	r3, r2, r3
 8005dd0:	009b      	lsls	r3, r3, #2
 8005dd2:	b2db      	uxtb	r3, r3
 8005dd4:	3370      	adds	r3, #112	; 0x70
 8005dd6:	b2d9      	uxtb	r1, r3
 8005dd8:	f107 0208 	add.w	r2, r7, #8
 8005ddc:	4b24      	ldr	r3, [pc, #144]	; (8005e70 <stwMain+0x2a4>)
 8005dde:	20fa      	movs	r0, #250	; 0xfa
 8005de0:	f7fd f802 	bl	8002de8 <lcdPutStr>
					counterDiff(&lapTimeCnt, &stw_splits[getLapNum()-i], &stw_splits[getLapNum()-1-i]);
 8005de4:	f7fe fd26 	bl	8004834 <getLapNum>
 8005de8:	4602      	mov	r2, r0
 8005dea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005dee:	1ad3      	subs	r3, r2, r3
 8005df0:	00db      	lsls	r3, r3, #3
 8005df2:	4a29      	ldr	r2, [pc, #164]	; (8005e98 <stwMain+0x2cc>)
 8005df4:	189c      	adds	r4, r3, r2
 8005df6:	f7fe fd1d 	bl	8004834 <getLapNum>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	1e5a      	subs	r2, r3, #1
 8005dfe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005e02:	1ad3      	subs	r3, r2, r3
 8005e04:	00db      	lsls	r3, r3, #3
 8005e06:	4a24      	ldr	r2, [pc, #144]	; (8005e98 <stwMain+0x2cc>)
 8005e08:	441a      	add	r2, r3
 8005e0a:	463b      	mov	r3, r7
 8005e0c:	4621      	mov	r1, r4
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f7fe fe00 	bl	8004a14 <counterDiff>
					counterToStopwatch(&stw_lap_val, &lapTimeCnt);
 8005e14:	463b      	mov	r3, r7
 8005e16:	4619      	mov	r1, r3
 8005e18:	4820      	ldr	r0, [pc, #128]	; (8005e9c <stwMain+0x2d0>)
 8005e1a:	f7fe fe33 	bl	8004a84 <counterToStopwatch>
					stwprintf(&tempStr2, &stw_lap_val);
 8005e1e:	f107 0308 	add.w	r3, r7, #8
 8005e22:	491e      	ldr	r1, [pc, #120]	; (8005e9c <stwMain+0x2d0>)
 8005e24:	4618      	mov	r0, r3
 8005e26:	f7fe fe81 	bl	8004b2c <stwprintf>
					lcdPutStr(60, 100+28*i, tempStr2, zekton24font);
 8005e2a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005e2e:	461a      	mov	r2, r3
 8005e30:	00d2      	lsls	r2, r2, #3
 8005e32:	1ad3      	subs	r3, r2, r3
 8005e34:	009b      	lsls	r3, r3, #2
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	3364      	adds	r3, #100	; 0x64
 8005e3a:	b2d9      	uxtb	r1, r3
 8005e3c:	f107 0208 	add.w	r2, r7, #8
 8005e40:	4b17      	ldr	r3, [pc, #92]	; (8005ea0 <stwMain+0x2d4>)
 8005e42:	203c      	movs	r0, #60	; 0x3c
 8005e44:	f7fc ffd0 	bl	8002de8 <lcdPutStr>
			for(uint8_t i = 1; i<=4; i++){
 8005e48:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005e4c:	3301      	adds	r3, #1
 8005e4e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8005e52:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005e56:	2b04      	cmp	r3, #4
 8005e58:	d9a2      	bls.n	8005da0 <stwMain+0x1d4>
				}
			}
			break;
 8005e5a:	e075      	b.n	8005f48 <stwMain+0x37c>
		case 1:
			// split/lap table
			for(uint8_t i = 1; i<=5; i++){
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8005e62:	e068      	b.n	8005f36 <stwMain+0x36a>
 8005e64:	0801c708 	.word	0x0801c708
 8005e68:	20005540 	.word	0x20005540
 8005e6c:	08013cec 	.word	0x08013cec
 8005e70:	0801c740 	.word	0x0801c740
 8005e74:	08013cf8 	.word	0x08013cf8
 8005e78:	20000088 	.word	0x20000088
 8005e7c:	20005bfc 	.word	0x20005bfc
 8005e80:	08013d04 	.word	0x08013d04
 8005e84:	2000009a 	.word	0x2000009a
 8005e88:	0801f030 	.word	0x0801f030
 8005e8c:	08013d18 	.word	0x08013d18
 8005e90:	20005bfb 	.word	0x20005bfb
 8005e94:	08013d28 	.word	0x08013d28
 8005e98:	200058f4 	.word	0x200058f4
 8005e9c:	20005c00 	.word	0x20005c00
 8005ea0:	0801d1c8 	.word	0x0801d1c8
				if(getLapNum()>i){
 8005ea4:	f7fe fcc6 	bl	8004834 <getLapNum>
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005eae:	429a      	cmp	r2, r3
 8005eb0:	dd3c      	ble.n	8005f2c <stwMain+0x360>
					counterToStopwatch(&stw_lap_val, &stw_splits[getLapNum()-i]);
 8005eb2:	f7fe fcbf 	bl	8004834 <getLapNum>
 8005eb6:	4602      	mov	r2, r0
 8005eb8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005ebc:	1ad3      	subs	r3, r2, r3
 8005ebe:	00db      	lsls	r3, r3, #3
 8005ec0:	4a23      	ldr	r2, [pc, #140]	; (8005f50 <stwMain+0x384>)
 8005ec2:	4413      	add	r3, r2
 8005ec4:	4619      	mov	r1, r3
 8005ec6:	4823      	ldr	r0, [pc, #140]	; (8005f54 <stwMain+0x388>)
 8005ec8:	f7fe fddc 	bl	8004a84 <counterToStopwatch>
					stwprintf(&tempStr2, &stw_lap_val);
 8005ecc:	f107 0308 	add.w	r3, r7, #8
 8005ed0:	4920      	ldr	r1, [pc, #128]	; (8005f54 <stwMain+0x388>)
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	f7fe fe2a 	bl	8004b2c <stwprintf>
					lcdPutStr(60, 100+28*(i-1), tempStr2, zekton24font);
 8005ed8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005edc:	461a      	mov	r2, r3
 8005ede:	00d2      	lsls	r2, r2, #3
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	009b      	lsls	r3, r3, #2
 8005ee4:	b2db      	uxtb	r3, r3
 8005ee6:	3348      	adds	r3, #72	; 0x48
 8005ee8:	b2d9      	uxtb	r1, r3
 8005eea:	f107 0208 	add.w	r2, r7, #8
 8005eee:	4b1a      	ldr	r3, [pc, #104]	; (8005f58 <stwMain+0x38c>)
 8005ef0:	203c      	movs	r0, #60	; 0x3c
 8005ef2:	f7fc ff79 	bl	8002de8 <lcdPutStr>

					sprintf(&tempStr2, "SPLIT %d", getLapNum()-i);
 8005ef6:	f7fe fc9d 	bl	8004834 <getLapNum>
 8005efa:	4602      	mov	r2, r0
 8005efc:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005f00:	1ad2      	subs	r2, r2, r3
 8005f02:	f107 0308 	add.w	r3, r7, #8
 8005f06:	4915      	ldr	r1, [pc, #84]	; (8005f5c <stwMain+0x390>)
 8005f08:	4618      	mov	r0, r3
 8005f0a:	f00a fc15 	bl	8010738 <siprintf>
					lcdPutStr(250, 112+(i-1)*28, tempStr2, font_12_zekton);
 8005f0e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005f12:	461a      	mov	r2, r3
 8005f14:	00d2      	lsls	r2, r2, #3
 8005f16:	1ad3      	subs	r3, r2, r3
 8005f18:	009b      	lsls	r3, r3, #2
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	3354      	adds	r3, #84	; 0x54
 8005f1e:	b2d9      	uxtb	r1, r3
 8005f20:	f107 0208 	add.w	r2, r7, #8
 8005f24:	4b0e      	ldr	r3, [pc, #56]	; (8005f60 <stwMain+0x394>)
 8005f26:	20fa      	movs	r0, #250	; 0xfa
 8005f28:	f7fc ff5e 	bl	8002de8 <lcdPutStr>
			for(uint8_t i = 1; i<=5; i++){
 8005f2c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005f30:	3301      	adds	r3, #1
 8005f32:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8005f36:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005f3a:	2b05      	cmp	r3, #5
 8005f3c:	d9b2      	bls.n	8005ea4 <stwMain+0x2d8>

				}
			}
			break;
 8005f3e:	e003      	b.n	8005f48 <stwMain+0x37c>
		default:
			stwSubView = 0;
 8005f40:	4b08      	ldr	r3, [pc, #32]	; (8005f64 <stwMain+0x398>)
 8005f42:	2200      	movs	r2, #0
 8005f44:	701a      	strb	r2, [r3, #0]





}
 8005f46:	bf00      	nop
 8005f48:	bf00      	nop
 8005f4a:	3734      	adds	r7, #52	; 0x34
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bd90      	pop	{r4, r7, pc}
 8005f50:	200058f4 	.word	0x200058f4
 8005f54:	20005c00 	.word	0x20005c00
 8005f58:	0801d1c8 	.word	0x0801d1c8
 8005f5c:	08013d30 	.word	0x08013d30
 8005f60:	0801c740 	.word	0x0801c740
 8005f64:	20005bfb 	.word	0x20005bfb

08005f68 <add_counter>:
uint8_t shortPressCount = 0;
uint8_t longPressCount = 0;
uint8_t doublePressCount = 0;
uint8_t releaseCount = 0;

void add_counter(uint8_t button_num, Button_Event event){
 8005f68:	b480      	push	{r7}
 8005f6a:	b083      	sub	sp, #12
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	4603      	mov	r3, r0
 8005f70:	460a      	mov	r2, r1
 8005f72:	71fb      	strb	r3, [r7, #7]
 8005f74:	4613      	mov	r3, r2
 8005f76:	71bb      	strb	r3, [r7, #6]
	switch (event) {
 8005f78:	79bb      	ldrb	r3, [r7, #6]
 8005f7a:	2b04      	cmp	r3, #4
 8005f7c:	d82f      	bhi.n	8005fde <add_counter+0x76>
 8005f7e:	a201      	add	r2, pc, #4	; (adr r2, 8005f84 <add_counter+0x1c>)
 8005f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f84:	08005f99 	.word	0x08005f99
 8005f88:	08005fa7 	.word	0x08005fa7
 8005f8c:	08005fd1 	.word	0x08005fd1
 8005f90:	08005fc3 	.word	0x08005fc3
 8005f94:	08005fb5 	.word	0x08005fb5
	        case BUTTON_EVENT_DOWN:
	        	singlePressCount++;
 8005f98:	4b14      	ldr	r3, [pc, #80]	; (8005fec <add_counter+0x84>)
 8005f9a:	781b      	ldrb	r3, [r3, #0]
 8005f9c:	3301      	adds	r3, #1
 8005f9e:	b2da      	uxtb	r2, r3
 8005fa0:	4b12      	ldr	r3, [pc, #72]	; (8005fec <add_counter+0x84>)
 8005fa2:	701a      	strb	r2, [r3, #0]
	            break;
 8005fa4:	e01c      	b.n	8005fe0 <add_counter+0x78>
	        case BUTTON_EVENT_SHORT_PRESS:
	        	shortPressCount++;
 8005fa6:	4b12      	ldr	r3, [pc, #72]	; (8005ff0 <add_counter+0x88>)
 8005fa8:	781b      	ldrb	r3, [r3, #0]
 8005faa:	3301      	adds	r3, #1
 8005fac:	b2da      	uxtb	r2, r3
 8005fae:	4b10      	ldr	r3, [pc, #64]	; (8005ff0 <add_counter+0x88>)
 8005fb0:	701a      	strb	r2, [r3, #0]
	            break;
 8005fb2:	e015      	b.n	8005fe0 <add_counter+0x78>
	        case BUTTON_EVENT_DOUBLE_PRESS:
	        	doublePressCount++;
 8005fb4:	4b0f      	ldr	r3, [pc, #60]	; (8005ff4 <add_counter+0x8c>)
 8005fb6:	781b      	ldrb	r3, [r3, #0]
 8005fb8:	3301      	adds	r3, #1
 8005fba:	b2da      	uxtb	r2, r3
 8005fbc:	4b0d      	ldr	r3, [pc, #52]	; (8005ff4 <add_counter+0x8c>)
 8005fbe:	701a      	strb	r2, [r3, #0]
	            break;
 8005fc0:	e00e      	b.n	8005fe0 <add_counter+0x78>
	        case BUTTON_EVENT_LONG_PRESS:
	        	longPressCount++;
 8005fc2:	4b0d      	ldr	r3, [pc, #52]	; (8005ff8 <add_counter+0x90>)
 8005fc4:	781b      	ldrb	r3, [r3, #0]
 8005fc6:	3301      	adds	r3, #1
 8005fc8:	b2da      	uxtb	r2, r3
 8005fca:	4b0b      	ldr	r3, [pc, #44]	; (8005ff8 <add_counter+0x90>)
 8005fcc:	701a      	strb	r2, [r3, #0]
	            break;
 8005fce:	e007      	b.n	8005fe0 <add_counter+0x78>
	        case BUTTON_EVENT_RELEASE:
	        	releaseCount++;
 8005fd0:	4b0a      	ldr	r3, [pc, #40]	; (8005ffc <add_counter+0x94>)
 8005fd2:	781b      	ldrb	r3, [r3, #0]
 8005fd4:	3301      	adds	r3, #1
 8005fd6:	b2da      	uxtb	r2, r3
 8005fd8:	4b08      	ldr	r3, [pc, #32]	; (8005ffc <add_counter+0x94>)
 8005fda:	701a      	strb	r2, [r3, #0]
	            break;
 8005fdc:	e000      	b.n	8005fe0 <add_counter+0x78>
	        default:
	            break;
 8005fde:	bf00      	nop
	    }
}
 8005fe0:	bf00      	nop
 8005fe2:	370c      	adds	r7, #12
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr
 8005fec:	20005c04 	.word	0x20005c04
 8005ff0:	20005c05 	.word	0x20005c05
 8005ff4:	20005c07 	.word	0x20005c07
 8005ff8:	20005c06 	.word	0x20005c06
 8005ffc:	20005c08 	.word	0x20005c08

08006000 <setDefaultClbcks>:

static void setDefaultClbcks(void){
 8006000:	b580      	push	{r7, lr}
 8006002:	af00      	add	r7, sp, #0
	// module callbacks
	btn_BA.onSinglePressHandler = &nextScreen;
 8006004:	4b08      	ldr	r3, [pc, #32]	; (8006028 <setDefaultClbcks+0x28>)
 8006006:	4a09      	ldr	r2, [pc, #36]	; (800602c <setDefaultClbcks+0x2c>)
 8006008:	611a      	str	r2, [r3, #16]
	btn_BC.onSinglePressHandler = &prevScreen;
 800600a:	4b09      	ldr	r3, [pc, #36]	; (8006030 <setDefaultClbcks+0x30>)
 800600c:	4a09      	ldr	r2, [pc, #36]	; (8006034 <setDefaultClbcks+0x34>)
 800600e:	611a      	str	r2, [r3, #16]

	//new button handlers
	button_set_long_press_time(1, 500);
 8006010:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8006014:	2001      	movs	r0, #1
 8006016:	f7fb fdbf 	bl	8001b98 <button_set_long_press_time>
	button_set_handler(1, add_counter, NULL);
 800601a:	2200      	movs	r2, #0
 800601c:	4906      	ldr	r1, [pc, #24]	; (8006038 <setDefaultClbcks+0x38>)
 800601e:	2001      	movs	r0, #1
 8006020:	f7fb fdd6 	bl	8001bd0 <button_set_handler>
}
 8006024:	bf00      	nop
 8006026:	bd80      	pop	{r7, pc}
 8006028:	20002450 	.word	0x20002450
 800602c:	080027dd 	.word	0x080027dd
 8006030:	200024e0 	.word	0x200024e0
 8006034:	080027ed 	.word	0x080027ed
 8006038:	08005f69 	.word	0x08005f69

0800603c <faceSetup>:
}
static void setDateAction(void){
	guiApplyView(&dateInputModule);
}

void faceSetup(void){
 800603c:	b580      	push	{r7, lr}
 800603e:	af00      	add	r7, sp, #0
	setDefaultClbcks();
 8006040:	f7ff ffde 	bl	8006000 <setDefaultClbcks>
}
 8006044:	bf00      	nop
 8006046:	bd80      	pop	{r7, pc}

08006048 <faceMain>:


void faceMain(void){
 8006048:	b590      	push	{r4, r7, lr}
 800604a:	b0b9      	sub	sp, #228	; 0xe4
 800604c:	af00      	add	r7, sp, #0

	char tempStr2[30] = {0};
 800604e:	2300      	movs	r3, #0
 8006050:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006054:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8006058:	2200      	movs	r2, #0
 800605a:	601a      	str	r2, [r3, #0]
 800605c:	605a      	str	r2, [r3, #4]
 800605e:	609a      	str	r2, [r3, #8]
 8006060:	60da      	str	r2, [r3, #12]
 8006062:	611a      	str	r2, [r3, #16]
 8006064:	615a      	str	r2, [r3, #20]
 8006066:	831a      	strh	r2, [r3, #24]
	sprintf(&tempStr2, "short: %d, long: %d", shortPressCount, longPressCount);
 8006068:	4bad      	ldr	r3, [pc, #692]	; (8006320 <faceMain+0x2d8>)
 800606a:	781b      	ldrb	r3, [r3, #0]
 800606c:	461a      	mov	r2, r3
 800606e:	4bad      	ldr	r3, [pc, #692]	; (8006324 <faceMain+0x2dc>)
 8006070:	781b      	ldrb	r3, [r3, #0]
 8006072:	f107 00c0 	add.w	r0, r7, #192	; 0xc0
 8006076:	49ac      	ldr	r1, [pc, #688]	; (8006328 <faceMain+0x2e0>)
 8006078:	f00a fb5e 	bl	8010738 <siprintf>
	lcdPutStr(5, 5, tempStr2, font_12_zekton);
 800607c:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 8006080:	4baa      	ldr	r3, [pc, #680]	; (800632c <faceMain+0x2e4>)
 8006082:	2105      	movs	r1, #5
 8006084:	2005      	movs	r0, #5
 8006086:	f7fc feaf 	bl	8002de8 <lcdPutStr>
	sprintf(&tempStr2, "double: %d, release: %d", doublePressCount, releaseCount);
 800608a:	4ba9      	ldr	r3, [pc, #676]	; (8006330 <faceMain+0x2e8>)
 800608c:	781b      	ldrb	r3, [r3, #0]
 800608e:	461a      	mov	r2, r3
 8006090:	4ba8      	ldr	r3, [pc, #672]	; (8006334 <faceMain+0x2ec>)
 8006092:	781b      	ldrb	r3, [r3, #0]
 8006094:	f107 00c0 	add.w	r0, r7, #192	; 0xc0
 8006098:	49a7      	ldr	r1, [pc, #668]	; (8006338 <faceMain+0x2f0>)
 800609a:	f00a fb4d 	bl	8010738 <siprintf>
	lcdPutStr(5, 20, tempStr2, font_12_zekton);
 800609e:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 80060a2:	4ba2      	ldr	r3, [pc, #648]	; (800632c <faceMain+0x2e4>)
 80060a4:	2114      	movs	r1, #20
 80060a6:	2005      	movs	r0, #5
 80060a8:	f7fc fe9e 	bl	8002de8 <lcdPutStr>
	sprintf(&tempStr2, "single: %d", singlePressCount);
 80060ac:	4ba3      	ldr	r3, [pc, #652]	; (800633c <faceMain+0x2f4>)
 80060ae:	781b      	ldrb	r3, [r3, #0]
 80060b0:	461a      	mov	r2, r3
 80060b2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80060b6:	49a2      	ldr	r1, [pc, #648]	; (8006340 <faceMain+0x2f8>)
 80060b8:	4618      	mov	r0, r3
 80060ba:	f00a fb3d 	bl	8010738 <siprintf>
	lcdPutStr(5, 35, tempStr2, font_12_zekton);
 80060be:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 80060c2:	4b9a      	ldr	r3, [pc, #616]	; (800632c <faceMain+0x2e4>)
 80060c4:	2123      	movs	r1, #35	; 0x23
 80060c6:	2005      	movs	r0, #5
 80060c8:	f7fc fe8e 	bl	8002de8 <lcdPutStr>
	sprintf(&tempStr2, "total: %d", shortPressCount+longPressCount+2*doublePressCount);
 80060cc:	4b94      	ldr	r3, [pc, #592]	; (8006320 <faceMain+0x2d8>)
 80060ce:	781b      	ldrb	r3, [r3, #0]
 80060d0:	461a      	mov	r2, r3
 80060d2:	4b94      	ldr	r3, [pc, #592]	; (8006324 <faceMain+0x2dc>)
 80060d4:	781b      	ldrb	r3, [r3, #0]
 80060d6:	441a      	add	r2, r3
 80060d8:	4b95      	ldr	r3, [pc, #596]	; (8006330 <faceMain+0x2e8>)
 80060da:	781b      	ldrb	r3, [r3, #0]
 80060dc:	005b      	lsls	r3, r3, #1
 80060de:	441a      	add	r2, r3
 80060e0:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80060e4:	4997      	ldr	r1, [pc, #604]	; (8006344 <faceMain+0x2fc>)
 80060e6:	4618      	mov	r0, r3
 80060e8:	f00a fb26 	bl	8010738 <siprintf>
	lcdPutStr(5, 50, tempStr2, font_12_zekton);
 80060ec:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 80060f0:	4b8e      	ldr	r3, [pc, #568]	; (800632c <faceMain+0x2e4>)
 80060f2:	2132      	movs	r1, #50	; 0x32
 80060f4:	2005      	movs	r0, #5
 80060f6:	f7fc fe77 	bl	8002de8 <lcdPutStr>

	char temperature[30] = {0};
 80060fa:	2300      	movs	r3, #0
 80060fc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006100:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8006104:	2200      	movs	r2, #0
 8006106:	601a      	str	r2, [r3, #0]
 8006108:	605a      	str	r2, [r3, #4]
 800610a:	609a      	str	r2, [r3, #8]
 800610c:	60da      	str	r2, [r3, #12]
 800610e:	611a      	str	r2, [r3, #16]
 8006110:	615a      	str	r2, [r3, #20]
 8006112:	831a      	strh	r2, [r3, #24]
	sprintf(&temperature, "%4.1f`C", bmpData.temperature);
 8006114:	4b8c      	ldr	r3, [pc, #560]	; (8006348 <faceMain+0x300>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4618      	mov	r0, r3
 800611a:	f7fa fa25 	bl	8000568 <__aeabi_f2d>
 800611e:	4602      	mov	r2, r0
 8006120:	460b      	mov	r3, r1
 8006122:	f107 00a0 	add.w	r0, r7, #160	; 0xa0
 8006126:	4989      	ldr	r1, [pc, #548]	; (800634c <faceMain+0x304>)
 8006128:	f00a fb06 	bl	8010738 <siprintf>
	lcdPutStr(35+(*(zekton24font.font_Width)*(13-strlen(temperature))), 14, temperature, zekton24font);
 800612c:	2314      	movs	r3, #20
 800612e:	b29c      	uxth	r4, r3
 8006130:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8006134:	4618      	mov	r0, r3
 8006136:	f7fa f85b 	bl	80001f0 <strlen>
 800613a:	4603      	mov	r3, r0
 800613c:	f1c3 030d 	rsb	r3, r3, #13
 8006140:	b29b      	uxth	r3, r3
 8006142:	fb14 f303 	smulbb	r3, r4, r3
 8006146:	b29b      	uxth	r3, r3
 8006148:	3323      	adds	r3, #35	; 0x23
 800614a:	b298      	uxth	r0, r3
 800614c:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8006150:	4b7f      	ldr	r3, [pc, #508]	; (8006350 <faceMain+0x308>)
 8006152:	210e      	movs	r1, #14
 8006154:	f7fc fe48 	bl	8002de8 <lcdPutStr>
	char baroStr[30] = {0};
 8006158:	2300      	movs	r3, #0
 800615a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800615e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8006162:	2200      	movs	r2, #0
 8006164:	601a      	str	r2, [r3, #0]
 8006166:	605a      	str	r2, [r3, #4]
 8006168:	609a      	str	r2, [r3, #8]
 800616a:	60da      	str	r2, [r3, #12]
 800616c:	611a      	str	r2, [r3, #16]
 800616e:	615a      	str	r2, [r3, #20]
 8006170:	831a      	strh	r2, [r3, #24]
	sprintf(&baroStr, "%4.0f hPa", ((float)bmpData.pressure/100));
 8006172:	4b75      	ldr	r3, [pc, #468]	; (8006348 <faceMain+0x300>)
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	ee07 3a90 	vmov	s15, r3
 800617a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800617e:	ed9f 7a75 	vldr	s14, [pc, #468]	; 8006354 <faceMain+0x30c>
 8006182:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006186:	ee16 0a90 	vmov	r0, s13
 800618a:	f7fa f9ed 	bl	8000568 <__aeabi_f2d>
 800618e:	4602      	mov	r2, r0
 8006190:	460b      	mov	r3, r1
 8006192:	f107 0080 	add.w	r0, r7, #128	; 0x80
 8006196:	4970      	ldr	r1, [pc, #448]	; (8006358 <faceMain+0x310>)
 8006198:	f00a face 	bl	8010738 <siprintf>
	lcdPutStr(35+(*(zekton24font.font_Width)*(13-strlen(baroStr))), 42, baroStr, zekton24font);
 800619c:	2314      	movs	r3, #20
 800619e:	b29c      	uxth	r4, r3
 80061a0:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80061a4:	4618      	mov	r0, r3
 80061a6:	f7fa f823 	bl	80001f0 <strlen>
 80061aa:	4603      	mov	r3, r0
 80061ac:	f1c3 030d 	rsb	r3, r3, #13
 80061b0:	b29b      	uxth	r3, r3
 80061b2:	fb14 f303 	smulbb	r3, r4, r3
 80061b6:	b29b      	uxth	r3, r3
 80061b8:	3323      	adds	r3, #35	; 0x23
 80061ba:	b298      	uxth	r0, r3
 80061bc:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80061c0:	4b63      	ldr	r3, [pc, #396]	; (8006350 <faceMain+0x308>)
 80061c2:	212a      	movs	r1, #42	; 0x2a
 80061c4:	f7fc fe10 	bl	8002de8 <lcdPutStr>

	char fracStr[30] = {0};
 80061c8:	2300      	movs	r3, #0
 80061ca:	663b      	str	r3, [r7, #96]	; 0x60
 80061cc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80061d0:	2200      	movs	r2, #0
 80061d2:	601a      	str	r2, [r3, #0]
 80061d4:	605a      	str	r2, [r3, #4]
 80061d6:	609a      	str	r2, [r3, #8]
 80061d8:	60da      	str	r2, [r3, #12]
 80061da:	611a      	str	r2, [r3, #16]
 80061dc:	615a      	str	r2, [r3, #20]
 80061de:	831a      	strh	r2, [r3, #24]
	char timeStr[30] = {0};
 80061e0:	2300      	movs	r3, #0
 80061e2:	643b      	str	r3, [r7, #64]	; 0x40
 80061e4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80061e8:	2200      	movs	r2, #0
 80061ea:	601a      	str	r2, [r3, #0]
 80061ec:	605a      	str	r2, [r3, #4]
 80061ee:	609a      	str	r2, [r3, #8]
 80061f0:	60da      	str	r2, [r3, #12]
 80061f2:	611a      	str	r2, [r3, #16]
 80061f4:	615a      	str	r2, [r3, #20]
 80061f6:	831a      	strh	r2, [r3, #24]
	char timeStr2[30] = {0};
 80061f8:	2300      	movs	r3, #0
 80061fa:	623b      	str	r3, [r7, #32]
 80061fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006200:	2200      	movs	r2, #0
 8006202:	601a      	str	r2, [r3, #0]
 8006204:	605a      	str	r2, [r3, #4]
 8006206:	609a      	str	r2, [r3, #8]
 8006208:	60da      	str	r2, [r3, #12]
 800620a:	611a      	str	r2, [r3, #16]
 800620c:	615a      	str	r2, [r3, #20]
 800620e:	831a      	strh	r2, [r3, #24]
	sprintf(&timeStr, "%02d", RtcTime.Hours);
 8006210:	4b52      	ldr	r3, [pc, #328]	; (800635c <faceMain+0x314>)
 8006212:	781b      	ldrb	r3, [r3, #0]
 8006214:	461a      	mov	r2, r3
 8006216:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800621a:	4951      	ldr	r1, [pc, #324]	; (8006360 <faceMain+0x318>)
 800621c:	4618      	mov	r0, r3
 800621e:	f00a fa8b 	bl	8010738 <siprintf>
	sprintf(&timeStr2, "%02d", RtcTime.Minutes);
 8006222:	4b4e      	ldr	r3, [pc, #312]	; (800635c <faceMain+0x314>)
 8006224:	785b      	ldrb	r3, [r3, #1]
 8006226:	461a      	mov	r2, r3
 8006228:	f107 0320 	add.w	r3, r7, #32
 800622c:	494c      	ldr	r1, [pc, #304]	; (8006360 <faceMain+0x318>)
 800622e:	4618      	mov	r0, r3
 8006230:	f00a fa82 	bl	8010738 <siprintf>
	sprintf(&fracStr, "%02d", RtcTime.Seconds);
 8006234:	4b49      	ldr	r3, [pc, #292]	; (800635c <faceMain+0x314>)
 8006236:	789b      	ldrb	r3, [r3, #2]
 8006238:	461a      	mov	r2, r3
 800623a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800623e:	4948      	ldr	r1, [pc, #288]	; (8006360 <faceMain+0x318>)
 8006240:	4618      	mov	r0, r3
 8006242:	f00a fa79 	bl	8010738 <siprintf>
	lcdPutStr(20, 76, timeStr, zekton84font);
 8006246:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800624a:	4b46      	ldr	r3, [pc, #280]	; (8006364 <faceMain+0x31c>)
 800624c:	214c      	movs	r1, #76	; 0x4c
 800624e:	2014      	movs	r0, #20
 8006250:	f7fc fdca 	bl	8002de8 <lcdPutStr>
	lcdPutStr(170, 76, timeStr2, zekton84font);
 8006254:	f107 0220 	add.w	r2, r7, #32
 8006258:	4b42      	ldr	r3, [pc, #264]	; (8006364 <faceMain+0x31c>)
 800625a:	214c      	movs	r1, #76	; 0x4c
 800625c:	20aa      	movs	r0, #170	; 0xaa
 800625e:	f7fc fdc3 	bl	8002de8 <lcdPutStr>
	lcdPutStr(315, 76, fracStr, zekton45font);
 8006262:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8006266:	4b40      	ldr	r3, [pc, #256]	; (8006368 <faceMain+0x320>)
 8006268:	214c      	movs	r1, #76	; 0x4c
 800626a:	f240 103b 	movw	r0, #315	; 0x13b
 800626e:	f7fc fdbb 	bl	8002de8 <lcdPutStr>

	char buffString[30] = {0};
 8006272:	2300      	movs	r3, #0
 8006274:	603b      	str	r3, [r7, #0]
 8006276:	1d3b      	adds	r3, r7, #4
 8006278:	2200      	movs	r2, #0
 800627a:	601a      	str	r2, [r3, #0]
 800627c:	605a      	str	r2, [r3, #4]
 800627e:	609a      	str	r2, [r3, #8]
 8006280:	60da      	str	r2, [r3, #12]
 8006282:	611a      	str	r2, [r3, #16]
 8006284:	615a      	str	r2, [r3, #20]
 8006286:	831a      	strh	r2, [r3, #24]
	sprintf(&buffString, "September 2022");
 8006288:	463b      	mov	r3, r7
 800628a:	4938      	ldr	r1, [pc, #224]	; (800636c <faceMain+0x324>)
 800628c:	4618      	mov	r0, r3
 800628e:	f00a fa53 	bl	8010738 <siprintf>
	sprintf(&buffString, "%s %d", months[RtcDate.Month], 2000+RtcDate.Year);
 8006292:	4b37      	ldr	r3, [pc, #220]	; (8006370 <faceMain+0x328>)
 8006294:	785b      	ldrb	r3, [r3, #1]
 8006296:	461a      	mov	r2, r3
 8006298:	4b36      	ldr	r3, [pc, #216]	; (8006374 <faceMain+0x32c>)
 800629a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800629e:	4b34      	ldr	r3, [pc, #208]	; (8006370 <faceMain+0x328>)
 80062a0:	78db      	ldrb	r3, [r3, #3]
 80062a2:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80062a6:	4638      	mov	r0, r7
 80062a8:	4933      	ldr	r1, [pc, #204]	; (8006378 <faceMain+0x330>)
 80062aa:	f00a fa45 	bl	8010738 <siprintf>
	lcdPutStr(35+(*(zekton24font.font_Width)*(13-strlen(buffString))), 174, buffString, zekton24font);
 80062ae:	2314      	movs	r3, #20
 80062b0:	b29c      	uxth	r4, r3
 80062b2:	463b      	mov	r3, r7
 80062b4:	4618      	mov	r0, r3
 80062b6:	f7f9 ff9b 	bl	80001f0 <strlen>
 80062ba:	4603      	mov	r3, r0
 80062bc:	f1c3 030d 	rsb	r3, r3, #13
 80062c0:	b29b      	uxth	r3, r3
 80062c2:	fb14 f303 	smulbb	r3, r4, r3
 80062c6:	b29b      	uxth	r3, r3
 80062c8:	3323      	adds	r3, #35	; 0x23
 80062ca:	b298      	uxth	r0, r3
 80062cc:	463a      	mov	r2, r7
 80062ce:	4b20      	ldr	r3, [pc, #128]	; (8006350 <faceMain+0x308>)
 80062d0:	21ae      	movs	r1, #174	; 0xae
 80062d2:	f7fc fd89 	bl	8002de8 <lcdPutStr>
	sprintf(&buffString, "%s %d", weekDays[RtcDate.WeekDay], RtcDate.Date);
 80062d6:	4b26      	ldr	r3, [pc, #152]	; (8006370 <faceMain+0x328>)
 80062d8:	781b      	ldrb	r3, [r3, #0]
 80062da:	461a      	mov	r2, r3
 80062dc:	4b27      	ldr	r3, [pc, #156]	; (800637c <faceMain+0x334>)
 80062de:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80062e2:	4b23      	ldr	r3, [pc, #140]	; (8006370 <faceMain+0x328>)
 80062e4:	789b      	ldrb	r3, [r3, #2]
 80062e6:	4638      	mov	r0, r7
 80062e8:	4923      	ldr	r1, [pc, #140]	; (8006378 <faceMain+0x330>)
 80062ea:	f00a fa25 	bl	8010738 <siprintf>
	lcdPutStr(35+(*(zekton24font.font_Width)*(13-strlen(buffString))), 202, buffString, zekton24font);
 80062ee:	2314      	movs	r3, #20
 80062f0:	b29c      	uxth	r4, r3
 80062f2:	463b      	mov	r3, r7
 80062f4:	4618      	mov	r0, r3
 80062f6:	f7f9 ff7b 	bl	80001f0 <strlen>
 80062fa:	4603      	mov	r3, r0
 80062fc:	f1c3 030d 	rsb	r3, r3, #13
 8006300:	b29b      	uxth	r3, r3
 8006302:	fb14 f303 	smulbb	r3, r4, r3
 8006306:	b29b      	uxth	r3, r3
 8006308:	3323      	adds	r3, #35	; 0x23
 800630a:	b298      	uxth	r0, r3
 800630c:	463a      	mov	r2, r7
 800630e:	4b10      	ldr	r3, [pc, #64]	; (8006350 <faceMain+0x308>)
 8006310:	21ca      	movs	r1, #202	; 0xca
 8006312:	f7fc fd69 	bl	8002de8 <lcdPutStr>
}
 8006316:	bf00      	nop
 8006318:	37e4      	adds	r7, #228	; 0xe4
 800631a:	46bd      	mov	sp, r7
 800631c:	bd90      	pop	{r4, r7, pc}
 800631e:	bf00      	nop
 8006320:	20005c05 	.word	0x20005c05
 8006324:	20005c06 	.word	0x20005c06
 8006328:	08013df4 	.word	0x08013df4
 800632c:	08024678 	.word	0x08024678
 8006330:	20005c07 	.word	0x20005c07
 8006334:	20005c08 	.word	0x20005c08
 8006338:	08013e08 	.word	0x08013e08
 800633c:	20005c04 	.word	0x20005c04
 8006340:	08013e20 	.word	0x08013e20
 8006344:	08013e2c 	.word	0x08013e2c
 8006348:	200023b0 	.word	0x200023b0
 800634c:	08013e38 	.word	0x08013e38
 8006350:	08025100 	.word	0x08025100
 8006354:	42c80000 	.word	0x42c80000
 8006358:	08013e40 	.word	0x08013e40
 800635c:	20005540 	.word	0x20005540
 8006360:	08013e4c 	.word	0x08013e4c
 8006364:	0802c5b0 	.word	0x0802c5b0
 8006368:	08026f68 	.word	0x08026f68
 800636c:	08013e54 	.word	0x08013e54
 8006370:	20005554 	.word	0x20005554
 8006374:	200000bc 	.word	0x200000bc
 8006378:	08013e64 	.word	0x08013e64
 800637c:	2000009c 	.word	0x2000009c

08006380 <cbuf_init>:
//	uint16_t head, tail, elemNum, maxSize;
//	size_t elemSize;
//} cbuf_t;

// initialize buffer, element size, element num
void cbuf_init(cbuf_t* b, size_t elemSize, uint16_t maxSize){
 8006380:	b580      	push	{r7, lr}
 8006382:	b084      	sub	sp, #16
 8006384:	af00      	add	r7, sp, #0
 8006386:	60f8      	str	r0, [r7, #12]
 8006388:	60b9      	str	r1, [r7, #8]
 800638a:	4613      	mov	r3, r2
 800638c:	80fb      	strh	r3, [r7, #6]
	b->elemSize = elemSize;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	68ba      	ldr	r2, [r7, #8]
 8006392:	60da      	str	r2, [r3, #12]
	b->maxSize = maxSize;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	88fa      	ldrh	r2, [r7, #6]
 8006398:	815a      	strh	r2, [r3, #10]
	b->elements = malloc(elemSize*b->maxSize);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	895b      	ldrh	r3, [r3, #10]
 800639e:	461a      	mov	r2, r3
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	fb02 f303 	mul.w	r3, r2, r3
 80063a6:	4618      	mov	r0, r3
 80063a8:	f009 faec 	bl	800f984 <malloc>
 80063ac:	4603      	mov	r3, r0
 80063ae:	461a      	mov	r2, r3
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	601a      	str	r2, [r3, #0]
	b->elemNum = 0;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	2200      	movs	r2, #0
 80063b8:	811a      	strh	r2, [r3, #8]
	b->head = 0;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2200      	movs	r2, #0
 80063be:	809a      	strh	r2, [r3, #4]
	b->tail = 0;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2200      	movs	r2, #0
 80063c4:	80da      	strh	r2, [r3, #6]
	b->isReady = 1;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	2201      	movs	r2, #1
 80063ca:	741a      	strb	r2, [r3, #16]
}
 80063cc:	bf00      	nop
 80063ce:	3710      	adds	r7, #16
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bd80      	pop	{r7, pc}

080063d4 <cbuf_isFull>:
// isEmpty
uint8_t cbuf_isEmpty(cbuf_t* b){
	return(b->elemNum==0);
}
// isFull
uint8_t cbuf_isFull(cbuf_t* b){
 80063d4:	b480      	push	{r7}
 80063d6:	b083      	sub	sp, #12
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
	return(b->elemNum==b->maxSize);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	891a      	ldrh	r2, [r3, #8]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	895b      	ldrh	r3, [r3, #10]
 80063e4:	429a      	cmp	r2, r3
 80063e6:	bf0c      	ite	eq
 80063e8:	2301      	moveq	r3, #1
 80063ea:	2300      	movne	r3, #0
 80063ec:	b2db      	uxtb	r3, r3
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	370c      	adds	r7, #12
 80063f2:	46bd      	mov	sp, r7
 80063f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f8:	4770      	bx	lr

080063fa <cbuf_ovw>:
	return 1;
}
// remove element
void* cbuf_pop(cbuf_t* b);
// overwrite element
uint8_t cbuf_ovw(cbuf_t* b, void* element){
 80063fa:	b580      	push	{r7, lr}
 80063fc:	b082      	sub	sp, #8
 80063fe:	af00      	add	r7, sp, #0
 8006400:	6078      	str	r0, [r7, #4]
 8006402:	6039      	str	r1, [r7, #0]
	if(cbuf_isFull(b)){
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f7ff ffe5 	bl	80063d4 <cbuf_isFull>
 800640a:	4603      	mov	r3, r0
 800640c:	2b00      	cmp	r3, #0
 800640e:	d02b      	beq.n	8006468 <cbuf_ovw+0x6e>
		memcpy(b->elements+b->tail*b->elemSize, element, b->elemSize);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	88db      	ldrh	r3, [r3, #6]
 8006418:	4619      	mov	r1, r3
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	68db      	ldr	r3, [r3, #12]
 800641e:	fb01 f303 	mul.w	r3, r1, r3
 8006422:	18d0      	adds	r0, r2, r3
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	461a      	mov	r2, r3
 800642a:	6839      	ldr	r1, [r7, #0]
 800642c:	f009 faba 	bl	800f9a4 <memcpy>
		b->tail = (b->tail + 1) % b->maxSize;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	88db      	ldrh	r3, [r3, #6]
 8006434:	3301      	adds	r3, #1
 8006436:	687a      	ldr	r2, [r7, #4]
 8006438:	8952      	ldrh	r2, [r2, #10]
 800643a:	fb93 f1f2 	sdiv	r1, r3, r2
 800643e:	fb01 f202 	mul.w	r2, r1, r2
 8006442:	1a9b      	subs	r3, r3, r2
 8006444:	b29a      	uxth	r2, r3
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	80da      	strh	r2, [r3, #6]
		b->head = (b->head + 1) % b->maxSize;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	889b      	ldrh	r3, [r3, #4]
 800644e:	3301      	adds	r3, #1
 8006450:	687a      	ldr	r2, [r7, #4]
 8006452:	8952      	ldrh	r2, [r2, #10]
 8006454:	fb93 f1f2 	sdiv	r1, r3, r2
 8006458:	fb01 f202 	mul.w	r2, r1, r2
 800645c:	1a9b      	subs	r3, r3, r2
 800645e:	b29a      	uxth	r2, r3
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	809a      	strh	r2, [r3, #4]
		return 0;
 8006464:	2300      	movs	r3, #0
 8006466:	e023      	b.n	80064b0 <cbuf_ovw+0xb6>
	} else{
		memcpy(b->elements+b->tail*b->elemSize, element, b->elemSize);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681a      	ldr	r2, [r3, #0]
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	88db      	ldrh	r3, [r3, #6]
 8006470:	4619      	mov	r1, r3
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	68db      	ldr	r3, [r3, #12]
 8006476:	fb01 f303 	mul.w	r3, r1, r3
 800647a:	18d0      	adds	r0, r2, r3
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	68db      	ldr	r3, [r3, #12]
 8006480:	461a      	mov	r2, r3
 8006482:	6839      	ldr	r1, [r7, #0]
 8006484:	f009 fa8e 	bl	800f9a4 <memcpy>
		b->elemNum++;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	891b      	ldrh	r3, [r3, #8]
 800648c:	3301      	adds	r3, #1
 800648e:	b29a      	uxth	r2, r3
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	811a      	strh	r2, [r3, #8]
		b->tail = (b->tail + 1) % b->maxSize;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	88db      	ldrh	r3, [r3, #6]
 8006498:	3301      	adds	r3, #1
 800649a:	687a      	ldr	r2, [r7, #4]
 800649c:	8952      	ldrh	r2, [r2, #10]
 800649e:	fb93 f1f2 	sdiv	r1, r3, r2
 80064a2:	fb01 f202 	mul.w	r2, r1, r2
 80064a6:	1a9b      	subs	r3, r3, r2
 80064a8:	b29a      	uxth	r2, r3
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	80da      	strh	r2, [r3, #6]
		return 1;
 80064ae:	2301      	movs	r3, #1
	}
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3708      	adds	r7, #8
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}

080064b8 <init_ring_buffer>:

#include "ringBuffer.h"



void init_ring_buffer(RingBuffer_t* b, uint16_t maxSize){
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b082      	sub	sp, #8
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
 80064c0:	460b      	mov	r3, r1
 80064c2:	807b      	strh	r3, [r7, #2]
	b->size = maxSize;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	887a      	ldrh	r2, [r7, #2]
 80064c8:	815a      	strh	r2, [r3, #10]
	b->values = malloc(sizeof(int)*b->size);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	895b      	ldrh	r3, [r3, #10]
 80064ce:	009b      	lsls	r3, r3, #2
 80064d0:	4618      	mov	r0, r3
 80064d2:	f009 fa57 	bl	800f984 <malloc>
 80064d6:	4603      	mov	r3, r0
 80064d8:	461a      	mov	r2, r3
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	601a      	str	r2, [r3, #0]
	b->num_entries = 0;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2200      	movs	r2, #0
 80064e2:	811a      	strh	r2, [r3, #8]
	b->head = 0;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2200      	movs	r2, #0
 80064e8:	809a      	strh	r2, [r3, #4]
	b->tail = 0;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2200      	movs	r2, #0
 80064ee:	80da      	strh	r2, [r3, #6]
	b->isReady = 1;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2201      	movs	r2, #1
 80064f4:	731a      	strb	r2, [r3, #12]
}
 80064f6:	bf00      	nop
 80064f8:	3708      	adds	r7, #8
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}

080064fe <ring_buffer_full>:

uint8_t ring_buffer_empty(RingBuffer_t* b){
	return(b->num_entries==0);
}
uint8_t ring_buffer_full(RingBuffer_t* b){
 80064fe:	b480      	push	{r7}
 8006500:	b083      	sub	sp, #12
 8006502:	af00      	add	r7, sp, #0
 8006504:	6078      	str	r0, [r7, #4]
	return(b->num_entries==b->size);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	891a      	ldrh	r2, [r3, #8]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	895b      	ldrh	r3, [r3, #10]
 800650e:	429a      	cmp	r2, r3
 8006510:	bf0c      	ite	eq
 8006512:	2301      	moveq	r3, #1
 8006514:	2300      	movne	r3, #0
 8006516:	b2db      	uxtb	r3, r3
}
 8006518:	4618      	mov	r0, r3
 800651a:	370c      	adds	r7, #12
 800651c:	46bd      	mov	sp, r7
 800651e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006522:	4770      	bx	lr

08006524 <add_ovw_ring_buffer>:
	b->head = (b->head + 1) % b->size;
	b->num_entries--;
	return result;
}

uint8_t add_ovw_ring_buffer(RingBuffer_t* b, int value){
 8006524:	b580      	push	{r7, lr}
 8006526:	b082      	sub	sp, #8
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
 800652c:	6039      	str	r1, [r7, #0]
	if(ring_buffer_full(b)){
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f7ff ffe5 	bl	80064fe <ring_buffer_full>
 8006534:	4603      	mov	r3, r0
 8006536:	2b00      	cmp	r3, #0
 8006538:	d023      	beq.n	8006582 <add_ovw_ring_buffer+0x5e>
		b->values[b->tail] = value;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	88db      	ldrh	r3, [r3, #6]
 8006542:	009b      	lsls	r3, r3, #2
 8006544:	4413      	add	r3, r2
 8006546:	683a      	ldr	r2, [r7, #0]
 8006548:	601a      	str	r2, [r3, #0]
		b->tail = (b->tail + 1) % b->size;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	88db      	ldrh	r3, [r3, #6]
 800654e:	3301      	adds	r3, #1
 8006550:	687a      	ldr	r2, [r7, #4]
 8006552:	8952      	ldrh	r2, [r2, #10]
 8006554:	fb93 f1f2 	sdiv	r1, r3, r2
 8006558:	fb01 f202 	mul.w	r2, r1, r2
 800655c:	1a9b      	subs	r3, r3, r2
 800655e:	b29a      	uxth	r2, r3
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	80da      	strh	r2, [r3, #6]
		b->head = (b->head + 1) % b->size;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	889b      	ldrh	r3, [r3, #4]
 8006568:	3301      	adds	r3, #1
 800656a:	687a      	ldr	r2, [r7, #4]
 800656c:	8952      	ldrh	r2, [r2, #10]
 800656e:	fb93 f1f2 	sdiv	r1, r3, r2
 8006572:	fb01 f202 	mul.w	r2, r1, r2
 8006576:	1a9b      	subs	r3, r3, r2
 8006578:	b29a      	uxth	r2, r3
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	809a      	strh	r2, [r3, #4]
		return 0;
 800657e:	2300      	movs	r3, #0
 8006580:	e01b      	b.n	80065ba <add_ovw_ring_buffer+0x96>
	} else{
		b->values[b->tail] = value;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681a      	ldr	r2, [r3, #0]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	88db      	ldrh	r3, [r3, #6]
 800658a:	009b      	lsls	r3, r3, #2
 800658c:	4413      	add	r3, r2
 800658e:	683a      	ldr	r2, [r7, #0]
 8006590:	601a      	str	r2, [r3, #0]
		b->num_entries++;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	891b      	ldrh	r3, [r3, #8]
 8006596:	3301      	adds	r3, #1
 8006598:	b29a      	uxth	r2, r3
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	811a      	strh	r2, [r3, #8]
		b->tail = (b->tail + 1) % b->size;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	88db      	ldrh	r3, [r3, #6]
 80065a2:	3301      	adds	r3, #1
 80065a4:	687a      	ldr	r2, [r7, #4]
 80065a6:	8952      	ldrh	r2, [r2, #10]
 80065a8:	fb93 f1f2 	sdiv	r1, r3, r2
 80065ac:	fb01 f202 	mul.w	r2, r1, r2
 80065b0:	1a9b      	subs	r3, r3, r2
 80065b2:	b29a      	uxth	r2, r3
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	80da      	strh	r2, [r3, #6]
		return 1;
 80065b8:	2301      	movs	r3, #1
	}
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	3708      	adds	r7, #8
 80065be:	46bd      	mov	sp, r7
 80065c0:	bd80      	pop	{r7, pc}

080065c2 <createTimer>:
 *      Author: wojch
 */

#include "timerUtils.h"

timer_T* createTimer(void){
 80065c2:	b580      	push	{r7, lr}
 80065c4:	b082      	sub	sp, #8
 80065c6:	af00      	add	r7, sp, #0
	timer_T* timerPtr = malloc(sizeof(timer_T));
 80065c8:	200c      	movs	r0, #12
 80065ca:	f009 f9db 	bl	800f984 <malloc>
 80065ce:	4603      	mov	r3, r0
 80065d0:	607b      	str	r3, [r7, #4]
	timerPtr->timerStatus = TIMER_STATUS_UNSET;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2200      	movs	r2, #0
 80065d6:	721a      	strb	r2, [r3, #8]
	return timerPtr;
 80065d8:	687b      	ldr	r3, [r7, #4]
}
 80065da:	4618      	mov	r0, r3
 80065dc:	3708      	adds	r7, #8
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}

080065e2 <setTimerAAA>:
void deleteTimer(timer_T* timer){
	free(timer);
}
uint8_t setTimerAAA(timer_T* timer, uint16_t targetTime, void* callback){
 80065e2:	b480      	push	{r7}
 80065e4:	b085      	sub	sp, #20
 80065e6:	af00      	add	r7, sp, #0
 80065e8:	60f8      	str	r0, [r7, #12]
 80065ea:	460b      	mov	r3, r1
 80065ec:	607a      	str	r2, [r7, #4]
 80065ee:	817b      	strh	r3, [r7, #10]
	timer->currentValue = 0;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	2200      	movs	r2, #0
 80065f4:	801a      	strh	r2, [r3, #0]
	timer->targetValue = targetTime;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	897a      	ldrh	r2, [r7, #10]
 80065fa:	805a      	strh	r2, [r3, #2]
	timer->callback = callback;
 80065fc:	687a      	ldr	r2, [r7, #4]
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	605a      	str	r2, [r3, #4]
	timer->timerStatus = TIMER_STATUS_READY;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2201      	movs	r2, #1
 8006606:	721a      	strb	r2, [r3, #8]
}
 8006608:	bf00      	nop
 800660a:	4618      	mov	r0, r3
 800660c:	3714      	adds	r7, #20
 800660e:	46bd      	mov	sp, r7
 8006610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006614:	4770      	bx	lr

08006616 <runTimerAAA>:

uint8_t runTimerAAA(timer_T* timer){
 8006616:	b480      	push	{r7}
 8006618:	b083      	sub	sp, #12
 800661a:	af00      	add	r7, sp, #0
 800661c:	6078      	str	r0, [r7, #4]
	if((timer->timerStatus == TIMER_STATUS_READY) || (timer->timerStatus == TIMER_STATUS_PAUSED)){
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	7a1b      	ldrb	r3, [r3, #8]
 8006622:	2b01      	cmp	r3, #1
 8006624:	d003      	beq.n	800662e <runTimerAAA+0x18>
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	7a1b      	ldrb	r3, [r3, #8]
 800662a:	2b03      	cmp	r3, #3
 800662c:	d102      	bne.n	8006634 <runTimerAAA+0x1e>
		timer->timerStatus = TIMER_STATUS_RUNNING;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2202      	movs	r2, #2
 8006632:	721a      	strb	r2, [r3, #8]
	}
}
 8006634:	bf00      	nop
 8006636:	4618      	mov	r0, r3
 8006638:	370c      	adds	r7, #12
 800663a:	46bd      	mov	sp, r7
 800663c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006640:	4770      	bx	lr

08006642 <tickTimer>:
uint8_t resetTimerAAA(timer_T* timer){
	timer->currentValue = 0;
	timer->timerStatus = TIMER_STATUS_READY;
}

void tickTimer(timer_T* timer){
 8006642:	b580      	push	{r7, lr}
 8006644:	b082      	sub	sp, #8
 8006646:	af00      	add	r7, sp, #0
 8006648:	6078      	str	r0, [r7, #4]
	if(timer->timerStatus == TIMER_STATUS_RUNNING) timer->currentValue++;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	7a1b      	ldrb	r3, [r3, #8]
 800664e:	2b02      	cmp	r3, #2
 8006650:	d105      	bne.n	800665e <tickTimer+0x1c>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	881b      	ldrh	r3, [r3, #0]
 8006656:	3301      	adds	r3, #1
 8006658:	b29a      	uxth	r2, r3
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	801a      	strh	r2, [r3, #0]
	if(timer->currentValue == timer->targetValue){
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	881a      	ldrh	r2, [r3, #0]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	885b      	ldrh	r3, [r3, #2]
 8006666:	429a      	cmp	r2, r3
 8006668:	d106      	bne.n	8006678 <tickTimer+0x36>
		timer->timerStatus = TIMER_STATUS_ELAPSED;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2204      	movs	r2, #4
 800666e:	721a      	strb	r2, [r3, #8]
		// callback will be executed in the TMR interrupt!
		timer->callback(NULL);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	685b      	ldr	r3, [r3, #4]
 8006674:	2000      	movs	r0, #0
 8006676:	4798      	blx	r3
	}
}
 8006678:	bf00      	nop
 800667a:	3708      	adds	r7, #8
 800667c:	46bd      	mov	sp, r7
 800667e:	bd80      	pop	{r7, pc}

08006680 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8006680:	f8df d034 	ldr.w	sp, [pc, #52]	; 80066b8 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006684:	480d      	ldr	r0, [pc, #52]	; (80066bc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8006686:	490e      	ldr	r1, [pc, #56]	; (80066c0 <LoopFillZerobss+0x1a>)
                                         ldr r2, =_sidata
 8006688:	4a0e      	ldr	r2, [pc, #56]	; (80066c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800668a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800668c:	e002      	b.n	8006694 <LoopCopyDataInit>

0800668e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800668e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006690:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006692:	3304      	adds	r3, #4

08006694 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006694:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006696:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006698:	d3f9      	bcc.n	800668e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800669a:	4a0b      	ldr	r2, [pc, #44]	; (80066c8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800669c:	4c0b      	ldr	r4, [pc, #44]	; (80066cc <LoopFillZerobss+0x26>)
  movs r3, #0
 800669e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80066a0:	e001      	b.n	80066a6 <LoopFillZerobss>

080066a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80066a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80066a4:	3204      	adds	r2, #4

080066a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80066a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80066a8:	d3fb      	bcc.n	80066a2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80066aa:	f7fe fb29 	bl	8004d00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80066ae:	f009 f945 	bl	800f93c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80066b2:	f7fd fc67 	bl	8003f84 <main>
  bx  lr    
 80066b6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80066b8:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80066bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80066c0:	200002c8 	.word	0x200002c8
                                         ldr r2, =_sidata
 80066c4:	0802e960 	.word	0x0802e960
  ldr r2, =_sbss
 80066c8:	200002c8 	.word	0x200002c8
  ldr r4, =_ebss
 80066cc:	20005c5c 	.word	0x20005c5c

080066d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80066d0:	e7fe      	b.n	80066d0 <ADC_IRQHandler>
	...

080066d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80066d8:	4b0e      	ldr	r3, [pc, #56]	; (8006714 <HAL_Init+0x40>)
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a0d      	ldr	r2, [pc, #52]	; (8006714 <HAL_Init+0x40>)
 80066de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80066e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80066e4:	4b0b      	ldr	r3, [pc, #44]	; (8006714 <HAL_Init+0x40>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4a0a      	ldr	r2, [pc, #40]	; (8006714 <HAL_Init+0x40>)
 80066ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80066ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80066f0:	4b08      	ldr	r3, [pc, #32]	; (8006714 <HAL_Init+0x40>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a07      	ldr	r2, [pc, #28]	; (8006714 <HAL_Init+0x40>)
 80066f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80066fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80066fc:	2003      	movs	r0, #3
 80066fe:	f000 f94f 	bl	80069a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006702:	2000      	movs	r0, #0
 8006704:	f000 f808 	bl	8006718 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006708:	f7fd fffe 	bl	8004708 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800670c:	2300      	movs	r3, #0
}
 800670e:	4618      	mov	r0, r3
 8006710:	bd80      	pop	{r7, pc}
 8006712:	bf00      	nop
 8006714:	40023c00 	.word	0x40023c00

08006718 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b082      	sub	sp, #8
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006720:	4b12      	ldr	r3, [pc, #72]	; (800676c <HAL_InitTick+0x54>)
 8006722:	681a      	ldr	r2, [r3, #0]
 8006724:	4b12      	ldr	r3, [pc, #72]	; (8006770 <HAL_InitTick+0x58>)
 8006726:	781b      	ldrb	r3, [r3, #0]
 8006728:	4619      	mov	r1, r3
 800672a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800672e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006732:	fbb2 f3f3 	udiv	r3, r2, r3
 8006736:	4618      	mov	r0, r3
 8006738:	f000 f967 	bl	8006a0a <HAL_SYSTICK_Config>
 800673c:	4603      	mov	r3, r0
 800673e:	2b00      	cmp	r3, #0
 8006740:	d001      	beq.n	8006746 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006742:	2301      	movs	r3, #1
 8006744:	e00e      	b.n	8006764 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2b0f      	cmp	r3, #15
 800674a:	d80a      	bhi.n	8006762 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800674c:	2200      	movs	r2, #0
 800674e:	6879      	ldr	r1, [r7, #4]
 8006750:	f04f 30ff 	mov.w	r0, #4294967295
 8006754:	f000 f92f 	bl	80069b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006758:	4a06      	ldr	r2, [pc, #24]	; (8006774 <HAL_InitTick+0x5c>)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800675e:	2300      	movs	r3, #0
 8006760:	e000      	b.n	8006764 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006762:	2301      	movs	r3, #1
}
 8006764:	4618      	mov	r0, r3
 8006766:	3708      	adds	r7, #8
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}
 800676c:	20000094 	.word	0x20000094
 8006770:	200000f4 	.word	0x200000f4
 8006774:	200000f0 	.word	0x200000f0

08006778 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006778:	b480      	push	{r7}
 800677a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800677c:	4b06      	ldr	r3, [pc, #24]	; (8006798 <HAL_IncTick+0x20>)
 800677e:	781b      	ldrb	r3, [r3, #0]
 8006780:	461a      	mov	r2, r3
 8006782:	4b06      	ldr	r3, [pc, #24]	; (800679c <HAL_IncTick+0x24>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	4413      	add	r3, r2
 8006788:	4a04      	ldr	r2, [pc, #16]	; (800679c <HAL_IncTick+0x24>)
 800678a:	6013      	str	r3, [r2, #0]
}
 800678c:	bf00      	nop
 800678e:	46bd      	mov	sp, r7
 8006790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006794:	4770      	bx	lr
 8006796:	bf00      	nop
 8006798:	200000f4 	.word	0x200000f4
 800679c:	20005c0c 	.word	0x20005c0c

080067a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80067a0:	b480      	push	{r7}
 80067a2:	af00      	add	r7, sp, #0
  return uwTick;
 80067a4:	4b03      	ldr	r3, [pc, #12]	; (80067b4 <HAL_GetTick+0x14>)
 80067a6:	681b      	ldr	r3, [r3, #0]
}
 80067a8:	4618      	mov	r0, r3
 80067aa:	46bd      	mov	sp, r7
 80067ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b0:	4770      	bx	lr
 80067b2:	bf00      	nop
 80067b4:	20005c0c 	.word	0x20005c0c

080067b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b084      	sub	sp, #16
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80067c0:	f7ff ffee 	bl	80067a0 <HAL_GetTick>
 80067c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067d0:	d005      	beq.n	80067de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80067d2:	4b0a      	ldr	r3, [pc, #40]	; (80067fc <HAL_Delay+0x44>)
 80067d4:	781b      	ldrb	r3, [r3, #0]
 80067d6:	461a      	mov	r2, r3
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	4413      	add	r3, r2
 80067dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80067de:	bf00      	nop
 80067e0:	f7ff ffde 	bl	80067a0 <HAL_GetTick>
 80067e4:	4602      	mov	r2, r0
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	1ad3      	subs	r3, r2, r3
 80067ea:	68fa      	ldr	r2, [r7, #12]
 80067ec:	429a      	cmp	r2, r3
 80067ee:	d8f7      	bhi.n	80067e0 <HAL_Delay+0x28>
  {
  }
}
 80067f0:	bf00      	nop
 80067f2:	bf00      	nop
 80067f4:	3710      	adds	r7, #16
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd80      	pop	{r7, pc}
 80067fa:	bf00      	nop
 80067fc:	200000f4 	.word	0x200000f4

08006800 <__NVIC_SetPriorityGrouping>:
{
 8006800:	b480      	push	{r7}
 8006802:	b085      	sub	sp, #20
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	f003 0307 	and.w	r3, r3, #7
 800680e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006810:	4b0c      	ldr	r3, [pc, #48]	; (8006844 <__NVIC_SetPriorityGrouping+0x44>)
 8006812:	68db      	ldr	r3, [r3, #12]
 8006814:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006816:	68ba      	ldr	r2, [r7, #8]
 8006818:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800681c:	4013      	ands	r3, r2
 800681e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006828:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800682c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006830:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006832:	4a04      	ldr	r2, [pc, #16]	; (8006844 <__NVIC_SetPriorityGrouping+0x44>)
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	60d3      	str	r3, [r2, #12]
}
 8006838:	bf00      	nop
 800683a:	3714      	adds	r7, #20
 800683c:	46bd      	mov	sp, r7
 800683e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006842:	4770      	bx	lr
 8006844:	e000ed00 	.word	0xe000ed00

08006848 <__NVIC_GetPriorityGrouping>:
{
 8006848:	b480      	push	{r7}
 800684a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800684c:	4b04      	ldr	r3, [pc, #16]	; (8006860 <__NVIC_GetPriorityGrouping+0x18>)
 800684e:	68db      	ldr	r3, [r3, #12]
 8006850:	0a1b      	lsrs	r3, r3, #8
 8006852:	f003 0307 	and.w	r3, r3, #7
}
 8006856:	4618      	mov	r0, r3
 8006858:	46bd      	mov	sp, r7
 800685a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685e:	4770      	bx	lr
 8006860:	e000ed00 	.word	0xe000ed00

08006864 <__NVIC_EnableIRQ>:
{
 8006864:	b480      	push	{r7}
 8006866:	b083      	sub	sp, #12
 8006868:	af00      	add	r7, sp, #0
 800686a:	4603      	mov	r3, r0
 800686c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800686e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006872:	2b00      	cmp	r3, #0
 8006874:	db0b      	blt.n	800688e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006876:	79fb      	ldrb	r3, [r7, #7]
 8006878:	f003 021f 	and.w	r2, r3, #31
 800687c:	4907      	ldr	r1, [pc, #28]	; (800689c <__NVIC_EnableIRQ+0x38>)
 800687e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006882:	095b      	lsrs	r3, r3, #5
 8006884:	2001      	movs	r0, #1
 8006886:	fa00 f202 	lsl.w	r2, r0, r2
 800688a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800688e:	bf00      	nop
 8006890:	370c      	adds	r7, #12
 8006892:	46bd      	mov	sp, r7
 8006894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006898:	4770      	bx	lr
 800689a:	bf00      	nop
 800689c:	e000e100 	.word	0xe000e100

080068a0 <__NVIC_SetPriority>:
{
 80068a0:	b480      	push	{r7}
 80068a2:	b083      	sub	sp, #12
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	4603      	mov	r3, r0
 80068a8:	6039      	str	r1, [r7, #0]
 80068aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80068ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	db0a      	blt.n	80068ca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	b2da      	uxtb	r2, r3
 80068b8:	490c      	ldr	r1, [pc, #48]	; (80068ec <__NVIC_SetPriority+0x4c>)
 80068ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068be:	0112      	lsls	r2, r2, #4
 80068c0:	b2d2      	uxtb	r2, r2
 80068c2:	440b      	add	r3, r1
 80068c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80068c8:	e00a      	b.n	80068e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	b2da      	uxtb	r2, r3
 80068ce:	4908      	ldr	r1, [pc, #32]	; (80068f0 <__NVIC_SetPriority+0x50>)
 80068d0:	79fb      	ldrb	r3, [r7, #7]
 80068d2:	f003 030f 	and.w	r3, r3, #15
 80068d6:	3b04      	subs	r3, #4
 80068d8:	0112      	lsls	r2, r2, #4
 80068da:	b2d2      	uxtb	r2, r2
 80068dc:	440b      	add	r3, r1
 80068de:	761a      	strb	r2, [r3, #24]
}
 80068e0:	bf00      	nop
 80068e2:	370c      	adds	r7, #12
 80068e4:	46bd      	mov	sp, r7
 80068e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ea:	4770      	bx	lr
 80068ec:	e000e100 	.word	0xe000e100
 80068f0:	e000ed00 	.word	0xe000ed00

080068f4 <NVIC_EncodePriority>:
{
 80068f4:	b480      	push	{r7}
 80068f6:	b089      	sub	sp, #36	; 0x24
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	60f8      	str	r0, [r7, #12]
 80068fc:	60b9      	str	r1, [r7, #8]
 80068fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	f003 0307 	and.w	r3, r3, #7
 8006906:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006908:	69fb      	ldr	r3, [r7, #28]
 800690a:	f1c3 0307 	rsb	r3, r3, #7
 800690e:	2b04      	cmp	r3, #4
 8006910:	bf28      	it	cs
 8006912:	2304      	movcs	r3, #4
 8006914:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006916:	69fb      	ldr	r3, [r7, #28]
 8006918:	3304      	adds	r3, #4
 800691a:	2b06      	cmp	r3, #6
 800691c:	d902      	bls.n	8006924 <NVIC_EncodePriority+0x30>
 800691e:	69fb      	ldr	r3, [r7, #28]
 8006920:	3b03      	subs	r3, #3
 8006922:	e000      	b.n	8006926 <NVIC_EncodePriority+0x32>
 8006924:	2300      	movs	r3, #0
 8006926:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006928:	f04f 32ff 	mov.w	r2, #4294967295
 800692c:	69bb      	ldr	r3, [r7, #24]
 800692e:	fa02 f303 	lsl.w	r3, r2, r3
 8006932:	43da      	mvns	r2, r3
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	401a      	ands	r2, r3
 8006938:	697b      	ldr	r3, [r7, #20]
 800693a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800693c:	f04f 31ff 	mov.w	r1, #4294967295
 8006940:	697b      	ldr	r3, [r7, #20]
 8006942:	fa01 f303 	lsl.w	r3, r1, r3
 8006946:	43d9      	mvns	r1, r3
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800694c:	4313      	orrs	r3, r2
}
 800694e:	4618      	mov	r0, r3
 8006950:	3724      	adds	r7, #36	; 0x24
 8006952:	46bd      	mov	sp, r7
 8006954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006958:	4770      	bx	lr
	...

0800695c <SysTick_Config>:
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b082      	sub	sp, #8
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	3b01      	subs	r3, #1
 8006968:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800696c:	d301      	bcc.n	8006972 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800696e:	2301      	movs	r3, #1
 8006970:	e00f      	b.n	8006992 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006972:	4a0a      	ldr	r2, [pc, #40]	; (800699c <SysTick_Config+0x40>)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	3b01      	subs	r3, #1
 8006978:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800697a:	210f      	movs	r1, #15
 800697c:	f04f 30ff 	mov.w	r0, #4294967295
 8006980:	f7ff ff8e 	bl	80068a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006984:	4b05      	ldr	r3, [pc, #20]	; (800699c <SysTick_Config+0x40>)
 8006986:	2200      	movs	r2, #0
 8006988:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800698a:	4b04      	ldr	r3, [pc, #16]	; (800699c <SysTick_Config+0x40>)
 800698c:	2207      	movs	r2, #7
 800698e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8006990:	2300      	movs	r3, #0
}
 8006992:	4618      	mov	r0, r3
 8006994:	3708      	adds	r7, #8
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}
 800699a:	bf00      	nop
 800699c:	e000e010 	.word	0xe000e010

080069a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b082      	sub	sp, #8
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80069a8:	6878      	ldr	r0, [r7, #4]
 80069aa:	f7ff ff29 	bl	8006800 <__NVIC_SetPriorityGrouping>
}
 80069ae:	bf00      	nop
 80069b0:	3708      	adds	r7, #8
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}

080069b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80069b6:	b580      	push	{r7, lr}
 80069b8:	b086      	sub	sp, #24
 80069ba:	af00      	add	r7, sp, #0
 80069bc:	4603      	mov	r3, r0
 80069be:	60b9      	str	r1, [r7, #8]
 80069c0:	607a      	str	r2, [r7, #4]
 80069c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80069c4:	2300      	movs	r3, #0
 80069c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80069c8:	f7ff ff3e 	bl	8006848 <__NVIC_GetPriorityGrouping>
 80069cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80069ce:	687a      	ldr	r2, [r7, #4]
 80069d0:	68b9      	ldr	r1, [r7, #8]
 80069d2:	6978      	ldr	r0, [r7, #20]
 80069d4:	f7ff ff8e 	bl	80068f4 <NVIC_EncodePriority>
 80069d8:	4602      	mov	r2, r0
 80069da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80069de:	4611      	mov	r1, r2
 80069e0:	4618      	mov	r0, r3
 80069e2:	f7ff ff5d 	bl	80068a0 <__NVIC_SetPriority>
}
 80069e6:	bf00      	nop
 80069e8:	3718      	adds	r7, #24
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bd80      	pop	{r7, pc}

080069ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80069ee:	b580      	push	{r7, lr}
 80069f0:	b082      	sub	sp, #8
 80069f2:	af00      	add	r7, sp, #0
 80069f4:	4603      	mov	r3, r0
 80069f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80069f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069fc:	4618      	mov	r0, r3
 80069fe:	f7ff ff31 	bl	8006864 <__NVIC_EnableIRQ>
}
 8006a02:	bf00      	nop
 8006a04:	3708      	adds	r7, #8
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}

08006a0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006a0a:	b580      	push	{r7, lr}
 8006a0c:	b082      	sub	sp, #8
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f7ff ffa2 	bl	800695c <SysTick_Config>
 8006a18:	4603      	mov	r3, r0
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	3708      	adds	r7, #8
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}

08006a22 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006a22:	b580      	push	{r7, lr}
 8006a24:	b086      	sub	sp, #24
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	60f8      	str	r0, [r7, #12]
 8006a2a:	60b9      	str	r1, [r7, #8]
 8006a2c:	607a      	str	r2, [r7, #4]
 8006a2e:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006a30:	2300      	movs	r3, #0
 8006a32:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a38:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006a40:	2b01      	cmp	r3, #1
 8006a42:	d101      	bne.n	8006a48 <HAL_DMA_Start_IT+0x26>
 8006a44:	2302      	movs	r3, #2
 8006a46:	e040      	b.n	8006aca <HAL_DMA_Start_IT+0xa8>
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006a56:	b2db      	uxtb	r3, r3
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	d12f      	bne.n	8006abc <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	2202      	movs	r2, #2
 8006a60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2200      	movs	r2, #0
 8006a68:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	687a      	ldr	r2, [r7, #4]
 8006a6e:	68b9      	ldr	r1, [r7, #8]
 8006a70:	68f8      	ldr	r0, [r7, #12]
 8006a72:	f000 f82e 	bl	8006ad2 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a7a:	223f      	movs	r2, #63	; 0x3f
 8006a7c:	409a      	lsls	r2, r3
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	681a      	ldr	r2, [r3, #0]
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f042 0216 	orr.w	r2, r2, #22
 8006a90:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d007      	beq.n	8006aaa <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	681a      	ldr	r2, [r3, #0]
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f042 0208 	orr.w	r2, r2, #8
 8006aa8:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	681a      	ldr	r2, [r3, #0]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f042 0201 	orr.w	r2, r2, #1
 8006ab8:	601a      	str	r2, [r3, #0]
 8006aba:	e005      	b.n	8006ac8 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006ac4:	2302      	movs	r3, #2
 8006ac6:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006ac8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006aca:	4618      	mov	r0, r3
 8006acc:	3718      	adds	r7, #24
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}

08006ad2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006ad2:	b480      	push	{r7}
 8006ad4:	b085      	sub	sp, #20
 8006ad6:	af00      	add	r7, sp, #0
 8006ad8:	60f8      	str	r0, [r7, #12]
 8006ada:	60b9      	str	r1, [r7, #8]
 8006adc:	607a      	str	r2, [r7, #4]
 8006ade:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	681a      	ldr	r2, [r3, #0]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006aee:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	683a      	ldr	r2, [r7, #0]
 8006af6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	689b      	ldr	r3, [r3, #8]
 8006afc:	2b40      	cmp	r3, #64	; 0x40
 8006afe:	d108      	bne.n	8006b12 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	687a      	ldr	r2, [r7, #4]
 8006b06:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	68ba      	ldr	r2, [r7, #8]
 8006b0e:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006b10:	e007      	b.n	8006b22 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	68ba      	ldr	r2, [r7, #8]
 8006b18:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	687a      	ldr	r2, [r7, #4]
 8006b20:	60da      	str	r2, [r3, #12]
}
 8006b22:	bf00      	nop
 8006b24:	3714      	adds	r7, #20
 8006b26:	46bd      	mov	sp, r7
 8006b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2c:	4770      	bx	lr
	...

08006b30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b089      	sub	sp, #36	; 0x24
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
 8006b38:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006b3e:	2300      	movs	r3, #0
 8006b40:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006b42:	2300      	movs	r3, #0
 8006b44:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006b46:	2300      	movs	r3, #0
 8006b48:	61fb      	str	r3, [r7, #28]
 8006b4a:	e177      	b.n	8006e3c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006b4c:	2201      	movs	r2, #1
 8006b4e:	69fb      	ldr	r3, [r7, #28]
 8006b50:	fa02 f303 	lsl.w	r3, r2, r3
 8006b54:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	697a      	ldr	r2, [r7, #20]
 8006b5c:	4013      	ands	r3, r2
 8006b5e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006b60:	693a      	ldr	r2, [r7, #16]
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	429a      	cmp	r2, r3
 8006b66:	f040 8166 	bne.w	8006e36 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	f003 0303 	and.w	r3, r3, #3
 8006b72:	2b01      	cmp	r3, #1
 8006b74:	d005      	beq.n	8006b82 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	685b      	ldr	r3, [r3, #4]
 8006b7a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006b7e:	2b02      	cmp	r3, #2
 8006b80:	d130      	bne.n	8006be4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	689b      	ldr	r3, [r3, #8]
 8006b86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006b88:	69fb      	ldr	r3, [r7, #28]
 8006b8a:	005b      	lsls	r3, r3, #1
 8006b8c:	2203      	movs	r2, #3
 8006b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b92:	43db      	mvns	r3, r3
 8006b94:	69ba      	ldr	r2, [r7, #24]
 8006b96:	4013      	ands	r3, r2
 8006b98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	68da      	ldr	r2, [r3, #12]
 8006b9e:	69fb      	ldr	r3, [r7, #28]
 8006ba0:	005b      	lsls	r3, r3, #1
 8006ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ba6:	69ba      	ldr	r2, [r7, #24]
 8006ba8:	4313      	orrs	r3, r2
 8006baa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	69ba      	ldr	r2, [r7, #24]
 8006bb0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	685b      	ldr	r3, [r3, #4]
 8006bb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006bb8:	2201      	movs	r2, #1
 8006bba:	69fb      	ldr	r3, [r7, #28]
 8006bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8006bc0:	43db      	mvns	r3, r3
 8006bc2:	69ba      	ldr	r2, [r7, #24]
 8006bc4:	4013      	ands	r3, r2
 8006bc6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	685b      	ldr	r3, [r3, #4]
 8006bcc:	091b      	lsrs	r3, r3, #4
 8006bce:	f003 0201 	and.w	r2, r3, #1
 8006bd2:	69fb      	ldr	r3, [r7, #28]
 8006bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8006bd8:	69ba      	ldr	r2, [r7, #24]
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	69ba      	ldr	r2, [r7, #24]
 8006be2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	f003 0303 	and.w	r3, r3, #3
 8006bec:	2b03      	cmp	r3, #3
 8006bee:	d017      	beq.n	8006c20 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	68db      	ldr	r3, [r3, #12]
 8006bf4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006bf6:	69fb      	ldr	r3, [r7, #28]
 8006bf8:	005b      	lsls	r3, r3, #1
 8006bfa:	2203      	movs	r2, #3
 8006bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8006c00:	43db      	mvns	r3, r3
 8006c02:	69ba      	ldr	r2, [r7, #24]
 8006c04:	4013      	ands	r3, r2
 8006c06:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	689a      	ldr	r2, [r3, #8]
 8006c0c:	69fb      	ldr	r3, [r7, #28]
 8006c0e:	005b      	lsls	r3, r3, #1
 8006c10:	fa02 f303 	lsl.w	r3, r2, r3
 8006c14:	69ba      	ldr	r2, [r7, #24]
 8006c16:	4313      	orrs	r3, r2
 8006c18:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	69ba      	ldr	r2, [r7, #24]
 8006c1e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	f003 0303 	and.w	r3, r3, #3
 8006c28:	2b02      	cmp	r3, #2
 8006c2a:	d123      	bne.n	8006c74 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006c2c:	69fb      	ldr	r3, [r7, #28]
 8006c2e:	08da      	lsrs	r2, r3, #3
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	3208      	adds	r2, #8
 8006c34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c38:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006c3a:	69fb      	ldr	r3, [r7, #28]
 8006c3c:	f003 0307 	and.w	r3, r3, #7
 8006c40:	009b      	lsls	r3, r3, #2
 8006c42:	220f      	movs	r2, #15
 8006c44:	fa02 f303 	lsl.w	r3, r2, r3
 8006c48:	43db      	mvns	r3, r3
 8006c4a:	69ba      	ldr	r2, [r7, #24]
 8006c4c:	4013      	ands	r3, r2
 8006c4e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	691a      	ldr	r2, [r3, #16]
 8006c54:	69fb      	ldr	r3, [r7, #28]
 8006c56:	f003 0307 	and.w	r3, r3, #7
 8006c5a:	009b      	lsls	r3, r3, #2
 8006c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8006c60:	69ba      	ldr	r2, [r7, #24]
 8006c62:	4313      	orrs	r3, r2
 8006c64:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006c66:	69fb      	ldr	r3, [r7, #28]
 8006c68:	08da      	lsrs	r2, r3, #3
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	3208      	adds	r2, #8
 8006c6e:	69b9      	ldr	r1, [r7, #24]
 8006c70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006c7a:	69fb      	ldr	r3, [r7, #28]
 8006c7c:	005b      	lsls	r3, r3, #1
 8006c7e:	2203      	movs	r2, #3
 8006c80:	fa02 f303 	lsl.w	r3, r2, r3
 8006c84:	43db      	mvns	r3, r3
 8006c86:	69ba      	ldr	r2, [r7, #24]
 8006c88:	4013      	ands	r3, r2
 8006c8a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	f003 0203 	and.w	r2, r3, #3
 8006c94:	69fb      	ldr	r3, [r7, #28]
 8006c96:	005b      	lsls	r3, r3, #1
 8006c98:	fa02 f303 	lsl.w	r3, r2, r3
 8006c9c:	69ba      	ldr	r2, [r7, #24]
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	69ba      	ldr	r2, [r7, #24]
 8006ca6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	685b      	ldr	r3, [r3, #4]
 8006cac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	f000 80c0 	beq.w	8006e36 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	60fb      	str	r3, [r7, #12]
 8006cba:	4b66      	ldr	r3, [pc, #408]	; (8006e54 <HAL_GPIO_Init+0x324>)
 8006cbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cbe:	4a65      	ldr	r2, [pc, #404]	; (8006e54 <HAL_GPIO_Init+0x324>)
 8006cc0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006cc4:	6453      	str	r3, [r2, #68]	; 0x44
 8006cc6:	4b63      	ldr	r3, [pc, #396]	; (8006e54 <HAL_GPIO_Init+0x324>)
 8006cc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006cce:	60fb      	str	r3, [r7, #12]
 8006cd0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006cd2:	4a61      	ldr	r2, [pc, #388]	; (8006e58 <HAL_GPIO_Init+0x328>)
 8006cd4:	69fb      	ldr	r3, [r7, #28]
 8006cd6:	089b      	lsrs	r3, r3, #2
 8006cd8:	3302      	adds	r3, #2
 8006cda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cde:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006ce0:	69fb      	ldr	r3, [r7, #28]
 8006ce2:	f003 0303 	and.w	r3, r3, #3
 8006ce6:	009b      	lsls	r3, r3, #2
 8006ce8:	220f      	movs	r2, #15
 8006cea:	fa02 f303 	lsl.w	r3, r2, r3
 8006cee:	43db      	mvns	r3, r3
 8006cf0:	69ba      	ldr	r2, [r7, #24]
 8006cf2:	4013      	ands	r3, r2
 8006cf4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	4a58      	ldr	r2, [pc, #352]	; (8006e5c <HAL_GPIO_Init+0x32c>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d037      	beq.n	8006d6e <HAL_GPIO_Init+0x23e>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	4a57      	ldr	r2, [pc, #348]	; (8006e60 <HAL_GPIO_Init+0x330>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d031      	beq.n	8006d6a <HAL_GPIO_Init+0x23a>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	4a56      	ldr	r2, [pc, #344]	; (8006e64 <HAL_GPIO_Init+0x334>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d02b      	beq.n	8006d66 <HAL_GPIO_Init+0x236>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	4a55      	ldr	r2, [pc, #340]	; (8006e68 <HAL_GPIO_Init+0x338>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d025      	beq.n	8006d62 <HAL_GPIO_Init+0x232>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	4a54      	ldr	r2, [pc, #336]	; (8006e6c <HAL_GPIO_Init+0x33c>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d01f      	beq.n	8006d5e <HAL_GPIO_Init+0x22e>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	4a53      	ldr	r2, [pc, #332]	; (8006e70 <HAL_GPIO_Init+0x340>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d019      	beq.n	8006d5a <HAL_GPIO_Init+0x22a>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	4a52      	ldr	r2, [pc, #328]	; (8006e74 <HAL_GPIO_Init+0x344>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d013      	beq.n	8006d56 <HAL_GPIO_Init+0x226>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	4a51      	ldr	r2, [pc, #324]	; (8006e78 <HAL_GPIO_Init+0x348>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d00d      	beq.n	8006d52 <HAL_GPIO_Init+0x222>
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	4a50      	ldr	r2, [pc, #320]	; (8006e7c <HAL_GPIO_Init+0x34c>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d007      	beq.n	8006d4e <HAL_GPIO_Init+0x21e>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	4a4f      	ldr	r2, [pc, #316]	; (8006e80 <HAL_GPIO_Init+0x350>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d101      	bne.n	8006d4a <HAL_GPIO_Init+0x21a>
 8006d46:	2309      	movs	r3, #9
 8006d48:	e012      	b.n	8006d70 <HAL_GPIO_Init+0x240>
 8006d4a:	230a      	movs	r3, #10
 8006d4c:	e010      	b.n	8006d70 <HAL_GPIO_Init+0x240>
 8006d4e:	2308      	movs	r3, #8
 8006d50:	e00e      	b.n	8006d70 <HAL_GPIO_Init+0x240>
 8006d52:	2307      	movs	r3, #7
 8006d54:	e00c      	b.n	8006d70 <HAL_GPIO_Init+0x240>
 8006d56:	2306      	movs	r3, #6
 8006d58:	e00a      	b.n	8006d70 <HAL_GPIO_Init+0x240>
 8006d5a:	2305      	movs	r3, #5
 8006d5c:	e008      	b.n	8006d70 <HAL_GPIO_Init+0x240>
 8006d5e:	2304      	movs	r3, #4
 8006d60:	e006      	b.n	8006d70 <HAL_GPIO_Init+0x240>
 8006d62:	2303      	movs	r3, #3
 8006d64:	e004      	b.n	8006d70 <HAL_GPIO_Init+0x240>
 8006d66:	2302      	movs	r3, #2
 8006d68:	e002      	b.n	8006d70 <HAL_GPIO_Init+0x240>
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	e000      	b.n	8006d70 <HAL_GPIO_Init+0x240>
 8006d6e:	2300      	movs	r3, #0
 8006d70:	69fa      	ldr	r2, [r7, #28]
 8006d72:	f002 0203 	and.w	r2, r2, #3
 8006d76:	0092      	lsls	r2, r2, #2
 8006d78:	4093      	lsls	r3, r2
 8006d7a:	69ba      	ldr	r2, [r7, #24]
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006d80:	4935      	ldr	r1, [pc, #212]	; (8006e58 <HAL_GPIO_Init+0x328>)
 8006d82:	69fb      	ldr	r3, [r7, #28]
 8006d84:	089b      	lsrs	r3, r3, #2
 8006d86:	3302      	adds	r3, #2
 8006d88:	69ba      	ldr	r2, [r7, #24]
 8006d8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006d8e:	4b3d      	ldr	r3, [pc, #244]	; (8006e84 <HAL_GPIO_Init+0x354>)
 8006d90:	689b      	ldr	r3, [r3, #8]
 8006d92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006d94:	693b      	ldr	r3, [r7, #16]
 8006d96:	43db      	mvns	r3, r3
 8006d98:	69ba      	ldr	r2, [r7, #24]
 8006d9a:	4013      	ands	r3, r2
 8006d9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	685b      	ldr	r3, [r3, #4]
 8006da2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d003      	beq.n	8006db2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8006daa:	69ba      	ldr	r2, [r7, #24]
 8006dac:	693b      	ldr	r3, [r7, #16]
 8006dae:	4313      	orrs	r3, r2
 8006db0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006db2:	4a34      	ldr	r2, [pc, #208]	; (8006e84 <HAL_GPIO_Init+0x354>)
 8006db4:	69bb      	ldr	r3, [r7, #24]
 8006db6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006db8:	4b32      	ldr	r3, [pc, #200]	; (8006e84 <HAL_GPIO_Init+0x354>)
 8006dba:	68db      	ldr	r3, [r3, #12]
 8006dbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006dbe:	693b      	ldr	r3, [r7, #16]
 8006dc0:	43db      	mvns	r3, r3
 8006dc2:	69ba      	ldr	r2, [r7, #24]
 8006dc4:	4013      	ands	r3, r2
 8006dc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	685b      	ldr	r3, [r3, #4]
 8006dcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d003      	beq.n	8006ddc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8006dd4:	69ba      	ldr	r2, [r7, #24]
 8006dd6:	693b      	ldr	r3, [r7, #16]
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006ddc:	4a29      	ldr	r2, [pc, #164]	; (8006e84 <HAL_GPIO_Init+0x354>)
 8006dde:	69bb      	ldr	r3, [r7, #24]
 8006de0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006de2:	4b28      	ldr	r3, [pc, #160]	; (8006e84 <HAL_GPIO_Init+0x354>)
 8006de4:	685b      	ldr	r3, [r3, #4]
 8006de6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006de8:	693b      	ldr	r3, [r7, #16]
 8006dea:	43db      	mvns	r3, r3
 8006dec:	69ba      	ldr	r2, [r7, #24]
 8006dee:	4013      	ands	r3, r2
 8006df0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	685b      	ldr	r3, [r3, #4]
 8006df6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d003      	beq.n	8006e06 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8006dfe:	69ba      	ldr	r2, [r7, #24]
 8006e00:	693b      	ldr	r3, [r7, #16]
 8006e02:	4313      	orrs	r3, r2
 8006e04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006e06:	4a1f      	ldr	r2, [pc, #124]	; (8006e84 <HAL_GPIO_Init+0x354>)
 8006e08:	69bb      	ldr	r3, [r7, #24]
 8006e0a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006e0c:	4b1d      	ldr	r3, [pc, #116]	; (8006e84 <HAL_GPIO_Init+0x354>)
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006e12:	693b      	ldr	r3, [r7, #16]
 8006e14:	43db      	mvns	r3, r3
 8006e16:	69ba      	ldr	r2, [r7, #24]
 8006e18:	4013      	ands	r3, r2
 8006e1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d003      	beq.n	8006e30 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8006e28:	69ba      	ldr	r2, [r7, #24]
 8006e2a:	693b      	ldr	r3, [r7, #16]
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006e30:	4a14      	ldr	r2, [pc, #80]	; (8006e84 <HAL_GPIO_Init+0x354>)
 8006e32:	69bb      	ldr	r3, [r7, #24]
 8006e34:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006e36:	69fb      	ldr	r3, [r7, #28]
 8006e38:	3301      	adds	r3, #1
 8006e3a:	61fb      	str	r3, [r7, #28]
 8006e3c:	69fb      	ldr	r3, [r7, #28]
 8006e3e:	2b0f      	cmp	r3, #15
 8006e40:	f67f ae84 	bls.w	8006b4c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006e44:	bf00      	nop
 8006e46:	bf00      	nop
 8006e48:	3724      	adds	r7, #36	; 0x24
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e50:	4770      	bx	lr
 8006e52:	bf00      	nop
 8006e54:	40023800 	.word	0x40023800
 8006e58:	40013800 	.word	0x40013800
 8006e5c:	40020000 	.word	0x40020000
 8006e60:	40020400 	.word	0x40020400
 8006e64:	40020800 	.word	0x40020800
 8006e68:	40020c00 	.word	0x40020c00
 8006e6c:	40021000 	.word	0x40021000
 8006e70:	40021400 	.word	0x40021400
 8006e74:	40021800 	.word	0x40021800
 8006e78:	40021c00 	.word	0x40021c00
 8006e7c:	40022000 	.word	0x40022000
 8006e80:	40022400 	.word	0x40022400
 8006e84:	40013c00 	.word	0x40013c00

08006e88 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006e88:	b480      	push	{r7}
 8006e8a:	b085      	sub	sp, #20
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
 8006e90:	460b      	mov	r3, r1
 8006e92:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	691a      	ldr	r2, [r3, #16]
 8006e98:	887b      	ldrh	r3, [r7, #2]
 8006e9a:	4013      	ands	r3, r2
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d002      	beq.n	8006ea6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	73fb      	strb	r3, [r7, #15]
 8006ea4:	e001      	b.n	8006eaa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006eaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	3714      	adds	r7, #20
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb6:	4770      	bx	lr

08006eb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b083      	sub	sp, #12
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
 8006ec0:	460b      	mov	r3, r1
 8006ec2:	807b      	strh	r3, [r7, #2]
 8006ec4:	4613      	mov	r3, r2
 8006ec6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006ec8:	787b      	ldrb	r3, [r7, #1]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d003      	beq.n	8006ed6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006ece:	887a      	ldrh	r2, [r7, #2]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006ed4:	e003      	b.n	8006ede <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006ed6:	887b      	ldrh	r3, [r7, #2]
 8006ed8:	041a      	lsls	r2, r3, #16
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	619a      	str	r2, [r3, #24]
}
 8006ede:	bf00      	nop
 8006ee0:	370c      	adds	r7, #12
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee8:	4770      	bx	lr

08006eea <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006eea:	b480      	push	{r7}
 8006eec:	b085      	sub	sp, #20
 8006eee:	af00      	add	r7, sp, #0
 8006ef0:	6078      	str	r0, [r7, #4]
 8006ef2:	460b      	mov	r3, r1
 8006ef4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	695b      	ldr	r3, [r3, #20]
 8006efa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006efc:	887a      	ldrh	r2, [r7, #2]
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	4013      	ands	r3, r2
 8006f02:	041a      	lsls	r2, r3, #16
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	43d9      	mvns	r1, r3
 8006f08:	887b      	ldrh	r3, [r7, #2]
 8006f0a:	400b      	ands	r3, r1
 8006f0c:	431a      	orrs	r2, r3
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	619a      	str	r2, [r3, #24]
}
 8006f12:	bf00      	nop
 8006f14:	3714      	adds	r7, #20
 8006f16:	46bd      	mov	sp, r7
 8006f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1c:	4770      	bx	lr
	...

08006f20 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b082      	sub	sp, #8
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	4603      	mov	r3, r0
 8006f28:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006f2a:	4b08      	ldr	r3, [pc, #32]	; (8006f4c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006f2c:	695a      	ldr	r2, [r3, #20]
 8006f2e:	88fb      	ldrh	r3, [r7, #6]
 8006f30:	4013      	ands	r3, r2
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d006      	beq.n	8006f44 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006f36:	4a05      	ldr	r2, [pc, #20]	; (8006f4c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006f38:	88fb      	ldrh	r3, [r7, #6]
 8006f3a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006f3c:	88fb      	ldrh	r3, [r7, #6]
 8006f3e:	4618      	mov	r0, r3
 8006f40:	f000 f806 	bl	8006f50 <HAL_GPIO_EXTI_Callback>
  }
}
 8006f44:	bf00      	nop
 8006f46:	3708      	adds	r7, #8
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	bd80      	pop	{r7, pc}
 8006f4c:	40013c00 	.word	0x40013c00

08006f50 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006f50:	b480      	push	{r7}
 8006f52:	b083      	sub	sp, #12
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	4603      	mov	r3, r0
 8006f58:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8006f5a:	bf00      	nop
 8006f5c:	370c      	adds	r7, #12
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f64:	4770      	bx	lr
	...

08006f68 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b084      	sub	sp, #16
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d101      	bne.n	8006f7a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006f76:	2301      	movs	r3, #1
 8006f78:	e12b      	b.n	80071d2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f80:	b2db      	uxtb	r3, r3
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d106      	bne.n	8006f94 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2200      	movs	r2, #0
 8006f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006f8e:	6878      	ldr	r0, [r7, #4]
 8006f90:	f7fb fce0 	bl	8002954 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2224      	movs	r2, #36	; 0x24
 8006f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	681a      	ldr	r2, [r3, #0]
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f022 0201 	bic.w	r2, r2, #1
 8006faa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	681a      	ldr	r2, [r3, #0]
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006fba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	681a      	ldr	r2, [r3, #0]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006fca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006fcc:	f001 fc76 	bl	80088bc <HAL_RCC_GetPCLK1Freq>
 8006fd0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	4a81      	ldr	r2, [pc, #516]	; (80071dc <HAL_I2C_Init+0x274>)
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d807      	bhi.n	8006fec <HAL_I2C_Init+0x84>
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	4a80      	ldr	r2, [pc, #512]	; (80071e0 <HAL_I2C_Init+0x278>)
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	bf94      	ite	ls
 8006fe4:	2301      	movls	r3, #1
 8006fe6:	2300      	movhi	r3, #0
 8006fe8:	b2db      	uxtb	r3, r3
 8006fea:	e006      	b.n	8006ffa <HAL_I2C_Init+0x92>
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	4a7d      	ldr	r2, [pc, #500]	; (80071e4 <HAL_I2C_Init+0x27c>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	bf94      	ite	ls
 8006ff4:	2301      	movls	r3, #1
 8006ff6:	2300      	movhi	r3, #0
 8006ff8:	b2db      	uxtb	r3, r3
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d001      	beq.n	8007002 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006ffe:	2301      	movs	r3, #1
 8007000:	e0e7      	b.n	80071d2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	4a78      	ldr	r2, [pc, #480]	; (80071e8 <HAL_I2C_Init+0x280>)
 8007006:	fba2 2303 	umull	r2, r3, r2, r3
 800700a:	0c9b      	lsrs	r3, r3, #18
 800700c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	685b      	ldr	r3, [r3, #4]
 8007014:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	68ba      	ldr	r2, [r7, #8]
 800701e:	430a      	orrs	r2, r1
 8007020:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	6a1b      	ldr	r3, [r3, #32]
 8007028:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	4a6a      	ldr	r2, [pc, #424]	; (80071dc <HAL_I2C_Init+0x274>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d802      	bhi.n	800703c <HAL_I2C_Init+0xd4>
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	3301      	adds	r3, #1
 800703a:	e009      	b.n	8007050 <HAL_I2C_Init+0xe8>
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8007042:	fb02 f303 	mul.w	r3, r2, r3
 8007046:	4a69      	ldr	r2, [pc, #420]	; (80071ec <HAL_I2C_Init+0x284>)
 8007048:	fba2 2303 	umull	r2, r3, r2, r3
 800704c:	099b      	lsrs	r3, r3, #6
 800704e:	3301      	adds	r3, #1
 8007050:	687a      	ldr	r2, [r7, #4]
 8007052:	6812      	ldr	r2, [r2, #0]
 8007054:	430b      	orrs	r3, r1
 8007056:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	69db      	ldr	r3, [r3, #28]
 800705e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8007062:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	685b      	ldr	r3, [r3, #4]
 800706a:	495c      	ldr	r1, [pc, #368]	; (80071dc <HAL_I2C_Init+0x274>)
 800706c:	428b      	cmp	r3, r1
 800706e:	d819      	bhi.n	80070a4 <HAL_I2C_Init+0x13c>
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	1e59      	subs	r1, r3, #1
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	685b      	ldr	r3, [r3, #4]
 8007078:	005b      	lsls	r3, r3, #1
 800707a:	fbb1 f3f3 	udiv	r3, r1, r3
 800707e:	1c59      	adds	r1, r3, #1
 8007080:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007084:	400b      	ands	r3, r1
 8007086:	2b00      	cmp	r3, #0
 8007088:	d00a      	beq.n	80070a0 <HAL_I2C_Init+0x138>
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	1e59      	subs	r1, r3, #1
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	685b      	ldr	r3, [r3, #4]
 8007092:	005b      	lsls	r3, r3, #1
 8007094:	fbb1 f3f3 	udiv	r3, r1, r3
 8007098:	3301      	adds	r3, #1
 800709a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800709e:	e051      	b.n	8007144 <HAL_I2C_Init+0x1dc>
 80070a0:	2304      	movs	r3, #4
 80070a2:	e04f      	b.n	8007144 <HAL_I2C_Init+0x1dc>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	689b      	ldr	r3, [r3, #8]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d111      	bne.n	80070d0 <HAL_I2C_Init+0x168>
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	1e58      	subs	r0, r3, #1
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6859      	ldr	r1, [r3, #4]
 80070b4:	460b      	mov	r3, r1
 80070b6:	005b      	lsls	r3, r3, #1
 80070b8:	440b      	add	r3, r1
 80070ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80070be:	3301      	adds	r3, #1
 80070c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	bf0c      	ite	eq
 80070c8:	2301      	moveq	r3, #1
 80070ca:	2300      	movne	r3, #0
 80070cc:	b2db      	uxtb	r3, r3
 80070ce:	e012      	b.n	80070f6 <HAL_I2C_Init+0x18e>
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	1e58      	subs	r0, r3, #1
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6859      	ldr	r1, [r3, #4]
 80070d8:	460b      	mov	r3, r1
 80070da:	009b      	lsls	r3, r3, #2
 80070dc:	440b      	add	r3, r1
 80070de:	0099      	lsls	r1, r3, #2
 80070e0:	440b      	add	r3, r1
 80070e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80070e6:	3301      	adds	r3, #1
 80070e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	bf0c      	ite	eq
 80070f0:	2301      	moveq	r3, #1
 80070f2:	2300      	movne	r3, #0
 80070f4:	b2db      	uxtb	r3, r3
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d001      	beq.n	80070fe <HAL_I2C_Init+0x196>
 80070fa:	2301      	movs	r3, #1
 80070fc:	e022      	b.n	8007144 <HAL_I2C_Init+0x1dc>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	689b      	ldr	r3, [r3, #8]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d10e      	bne.n	8007124 <HAL_I2C_Init+0x1bc>
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	1e58      	subs	r0, r3, #1
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6859      	ldr	r1, [r3, #4]
 800710e:	460b      	mov	r3, r1
 8007110:	005b      	lsls	r3, r3, #1
 8007112:	440b      	add	r3, r1
 8007114:	fbb0 f3f3 	udiv	r3, r0, r3
 8007118:	3301      	adds	r3, #1
 800711a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800711e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007122:	e00f      	b.n	8007144 <HAL_I2C_Init+0x1dc>
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	1e58      	subs	r0, r3, #1
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6859      	ldr	r1, [r3, #4]
 800712c:	460b      	mov	r3, r1
 800712e:	009b      	lsls	r3, r3, #2
 8007130:	440b      	add	r3, r1
 8007132:	0099      	lsls	r1, r3, #2
 8007134:	440b      	add	r3, r1
 8007136:	fbb0 f3f3 	udiv	r3, r0, r3
 800713a:	3301      	adds	r3, #1
 800713c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007140:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007144:	6879      	ldr	r1, [r7, #4]
 8007146:	6809      	ldr	r1, [r1, #0]
 8007148:	4313      	orrs	r3, r2
 800714a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	69da      	ldr	r2, [r3, #28]
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6a1b      	ldr	r3, [r3, #32]
 800715e:	431a      	orrs	r2, r3
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	430a      	orrs	r2, r1
 8007166:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	689b      	ldr	r3, [r3, #8]
 800716e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8007172:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007176:	687a      	ldr	r2, [r7, #4]
 8007178:	6911      	ldr	r1, [r2, #16]
 800717a:	687a      	ldr	r2, [r7, #4]
 800717c:	68d2      	ldr	r2, [r2, #12]
 800717e:	4311      	orrs	r1, r2
 8007180:	687a      	ldr	r2, [r7, #4]
 8007182:	6812      	ldr	r2, [r2, #0]
 8007184:	430b      	orrs	r3, r1
 8007186:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	68db      	ldr	r3, [r3, #12]
 800718e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	695a      	ldr	r2, [r3, #20]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	699b      	ldr	r3, [r3, #24]
 800719a:	431a      	orrs	r2, r3
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	430a      	orrs	r2, r1
 80071a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	681a      	ldr	r2, [r3, #0]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f042 0201 	orr.w	r2, r2, #1
 80071b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2200      	movs	r2, #0
 80071b8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2220      	movs	r2, #32
 80071be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2200      	movs	r2, #0
 80071c6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2200      	movs	r2, #0
 80071cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80071d0:	2300      	movs	r3, #0
}
 80071d2:	4618      	mov	r0, r3
 80071d4:	3710      	adds	r7, #16
 80071d6:	46bd      	mov	sp, r7
 80071d8:	bd80      	pop	{r7, pc}
 80071da:	bf00      	nop
 80071dc:	000186a0 	.word	0x000186a0
 80071e0:	001e847f 	.word	0x001e847f
 80071e4:	003d08ff 	.word	0x003d08ff
 80071e8:	431bde83 	.word	0x431bde83
 80071ec:	10624dd3 	.word	0x10624dd3

080071f0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b088      	sub	sp, #32
 80071f4:	af02      	add	r7, sp, #8
 80071f6:	60f8      	str	r0, [r7, #12]
 80071f8:	4608      	mov	r0, r1
 80071fa:	4611      	mov	r1, r2
 80071fc:	461a      	mov	r2, r3
 80071fe:	4603      	mov	r3, r0
 8007200:	817b      	strh	r3, [r7, #10]
 8007202:	460b      	mov	r3, r1
 8007204:	813b      	strh	r3, [r7, #8]
 8007206:	4613      	mov	r3, r2
 8007208:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800720a:	f7ff fac9 	bl	80067a0 <HAL_GetTick>
 800720e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007216:	b2db      	uxtb	r3, r3
 8007218:	2b20      	cmp	r3, #32
 800721a:	f040 80d9 	bne.w	80073d0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	9300      	str	r3, [sp, #0]
 8007222:	2319      	movs	r3, #25
 8007224:	2201      	movs	r2, #1
 8007226:	496d      	ldr	r1, [pc, #436]	; (80073dc <HAL_I2C_Mem_Write+0x1ec>)
 8007228:	68f8      	ldr	r0, [r7, #12]
 800722a:	f000 fc7f 	bl	8007b2c <I2C_WaitOnFlagUntilTimeout>
 800722e:	4603      	mov	r3, r0
 8007230:	2b00      	cmp	r3, #0
 8007232:	d001      	beq.n	8007238 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007234:	2302      	movs	r3, #2
 8007236:	e0cc      	b.n	80073d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800723e:	2b01      	cmp	r3, #1
 8007240:	d101      	bne.n	8007246 <HAL_I2C_Mem_Write+0x56>
 8007242:	2302      	movs	r3, #2
 8007244:	e0c5      	b.n	80073d2 <HAL_I2C_Mem_Write+0x1e2>
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	2201      	movs	r2, #1
 800724a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f003 0301 	and.w	r3, r3, #1
 8007258:	2b01      	cmp	r3, #1
 800725a:	d007      	beq.n	800726c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	681a      	ldr	r2, [r3, #0]
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f042 0201 	orr.w	r2, r2, #1
 800726a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	681a      	ldr	r2, [r3, #0]
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800727a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	2221      	movs	r2, #33	; 0x21
 8007280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	2240      	movs	r2, #64	; 0x40
 8007288:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	2200      	movs	r2, #0
 8007290:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	6a3a      	ldr	r2, [r7, #32]
 8007296:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800729c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072a2:	b29a      	uxth	r2, r3
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	4a4d      	ldr	r2, [pc, #308]	; (80073e0 <HAL_I2C_Mem_Write+0x1f0>)
 80072ac:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80072ae:	88f8      	ldrh	r0, [r7, #6]
 80072b0:	893a      	ldrh	r2, [r7, #8]
 80072b2:	8979      	ldrh	r1, [r7, #10]
 80072b4:	697b      	ldr	r3, [r7, #20]
 80072b6:	9301      	str	r3, [sp, #4]
 80072b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072ba:	9300      	str	r3, [sp, #0]
 80072bc:	4603      	mov	r3, r0
 80072be:	68f8      	ldr	r0, [r7, #12]
 80072c0:	f000 fab6 	bl	8007830 <I2C_RequestMemoryWrite>
 80072c4:	4603      	mov	r3, r0
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d052      	beq.n	8007370 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80072ca:	2301      	movs	r3, #1
 80072cc:	e081      	b.n	80073d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80072ce:	697a      	ldr	r2, [r7, #20]
 80072d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80072d2:	68f8      	ldr	r0, [r7, #12]
 80072d4:	f000 fd00 	bl	8007cd8 <I2C_WaitOnTXEFlagUntilTimeout>
 80072d8:	4603      	mov	r3, r0
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d00d      	beq.n	80072fa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072e2:	2b04      	cmp	r3, #4
 80072e4:	d107      	bne.n	80072f6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	681a      	ldr	r2, [r3, #0]
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80072f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80072f6:	2301      	movs	r3, #1
 80072f8:	e06b      	b.n	80073d2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072fe:	781a      	ldrb	r2, [r3, #0]
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800730a:	1c5a      	adds	r2, r3, #1
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007314:	3b01      	subs	r3, #1
 8007316:	b29a      	uxth	r2, r3
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007320:	b29b      	uxth	r3, r3
 8007322:	3b01      	subs	r3, #1
 8007324:	b29a      	uxth	r2, r3
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	695b      	ldr	r3, [r3, #20]
 8007330:	f003 0304 	and.w	r3, r3, #4
 8007334:	2b04      	cmp	r3, #4
 8007336:	d11b      	bne.n	8007370 <HAL_I2C_Mem_Write+0x180>
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800733c:	2b00      	cmp	r3, #0
 800733e:	d017      	beq.n	8007370 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007344:	781a      	ldrb	r2, [r3, #0]
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007350:	1c5a      	adds	r2, r3, #1
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800735a:	3b01      	subs	r3, #1
 800735c:	b29a      	uxth	r2, r3
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007366:	b29b      	uxth	r3, r3
 8007368:	3b01      	subs	r3, #1
 800736a:	b29a      	uxth	r2, r3
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007374:	2b00      	cmp	r3, #0
 8007376:	d1aa      	bne.n	80072ce <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007378:	697a      	ldr	r2, [r7, #20]
 800737a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800737c:	68f8      	ldr	r0, [r7, #12]
 800737e:	f000 fcec 	bl	8007d5a <I2C_WaitOnBTFFlagUntilTimeout>
 8007382:	4603      	mov	r3, r0
 8007384:	2b00      	cmp	r3, #0
 8007386:	d00d      	beq.n	80073a4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800738c:	2b04      	cmp	r3, #4
 800738e:	d107      	bne.n	80073a0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	681a      	ldr	r2, [r3, #0]
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800739e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80073a0:	2301      	movs	r3, #1
 80073a2:	e016      	b.n	80073d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	681a      	ldr	r2, [r3, #0]
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80073b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	2220      	movs	r2, #32
 80073b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	2200      	movs	r2, #0
 80073c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2200      	movs	r2, #0
 80073c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80073cc:	2300      	movs	r3, #0
 80073ce:	e000      	b.n	80073d2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80073d0:	2302      	movs	r3, #2
  }
}
 80073d2:	4618      	mov	r0, r3
 80073d4:	3718      	adds	r7, #24
 80073d6:	46bd      	mov	sp, r7
 80073d8:	bd80      	pop	{r7, pc}
 80073da:	bf00      	nop
 80073dc:	00100002 	.word	0x00100002
 80073e0:	ffff0000 	.word	0xffff0000

080073e4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b08c      	sub	sp, #48	; 0x30
 80073e8:	af02      	add	r7, sp, #8
 80073ea:	60f8      	str	r0, [r7, #12]
 80073ec:	4608      	mov	r0, r1
 80073ee:	4611      	mov	r1, r2
 80073f0:	461a      	mov	r2, r3
 80073f2:	4603      	mov	r3, r0
 80073f4:	817b      	strh	r3, [r7, #10]
 80073f6:	460b      	mov	r3, r1
 80073f8:	813b      	strh	r3, [r7, #8]
 80073fa:	4613      	mov	r3, r2
 80073fc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80073fe:	f7ff f9cf 	bl	80067a0 <HAL_GetTick>
 8007402:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800740a:	b2db      	uxtb	r3, r3
 800740c:	2b20      	cmp	r3, #32
 800740e:	f040 8208 	bne.w	8007822 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007414:	9300      	str	r3, [sp, #0]
 8007416:	2319      	movs	r3, #25
 8007418:	2201      	movs	r2, #1
 800741a:	497b      	ldr	r1, [pc, #492]	; (8007608 <HAL_I2C_Mem_Read+0x224>)
 800741c:	68f8      	ldr	r0, [r7, #12]
 800741e:	f000 fb85 	bl	8007b2c <I2C_WaitOnFlagUntilTimeout>
 8007422:	4603      	mov	r3, r0
 8007424:	2b00      	cmp	r3, #0
 8007426:	d001      	beq.n	800742c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8007428:	2302      	movs	r3, #2
 800742a:	e1fb      	b.n	8007824 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007432:	2b01      	cmp	r3, #1
 8007434:	d101      	bne.n	800743a <HAL_I2C_Mem_Read+0x56>
 8007436:	2302      	movs	r3, #2
 8007438:	e1f4      	b.n	8007824 <HAL_I2C_Mem_Read+0x440>
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	2201      	movs	r2, #1
 800743e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f003 0301 	and.w	r3, r3, #1
 800744c:	2b01      	cmp	r3, #1
 800744e:	d007      	beq.n	8007460 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	681a      	ldr	r2, [r3, #0]
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f042 0201 	orr.w	r2, r2, #1
 800745e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	681a      	ldr	r2, [r3, #0]
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800746e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	2222      	movs	r2, #34	; 0x22
 8007474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	2240      	movs	r2, #64	; 0x40
 800747c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	2200      	movs	r2, #0
 8007484:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800748a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8007490:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007496:	b29a      	uxth	r2, r3
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	4a5b      	ldr	r2, [pc, #364]	; (800760c <HAL_I2C_Mem_Read+0x228>)
 80074a0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80074a2:	88f8      	ldrh	r0, [r7, #6]
 80074a4:	893a      	ldrh	r2, [r7, #8]
 80074a6:	8979      	ldrh	r1, [r7, #10]
 80074a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074aa:	9301      	str	r3, [sp, #4]
 80074ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074ae:	9300      	str	r3, [sp, #0]
 80074b0:	4603      	mov	r3, r0
 80074b2:	68f8      	ldr	r0, [r7, #12]
 80074b4:	f000 fa52 	bl	800795c <I2C_RequestMemoryRead>
 80074b8:	4603      	mov	r3, r0
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d001      	beq.n	80074c2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80074be:	2301      	movs	r3, #1
 80074c0:	e1b0      	b.n	8007824 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d113      	bne.n	80074f2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074ca:	2300      	movs	r3, #0
 80074cc:	623b      	str	r3, [r7, #32]
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	695b      	ldr	r3, [r3, #20]
 80074d4:	623b      	str	r3, [r7, #32]
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	699b      	ldr	r3, [r3, #24]
 80074dc:	623b      	str	r3, [r7, #32]
 80074de:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	681a      	ldr	r2, [r3, #0]
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80074ee:	601a      	str	r2, [r3, #0]
 80074f0:	e184      	b.n	80077fc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074f6:	2b01      	cmp	r3, #1
 80074f8:	d11b      	bne.n	8007532 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	681a      	ldr	r2, [r3, #0]
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007508:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800750a:	2300      	movs	r3, #0
 800750c:	61fb      	str	r3, [r7, #28]
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	695b      	ldr	r3, [r3, #20]
 8007514:	61fb      	str	r3, [r7, #28]
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	699b      	ldr	r3, [r3, #24]
 800751c:	61fb      	str	r3, [r7, #28]
 800751e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	681a      	ldr	r2, [r3, #0]
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800752e:	601a      	str	r2, [r3, #0]
 8007530:	e164      	b.n	80077fc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007536:	2b02      	cmp	r3, #2
 8007538:	d11b      	bne.n	8007572 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	681a      	ldr	r2, [r3, #0]
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007548:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	681a      	ldr	r2, [r3, #0]
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007558:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800755a:	2300      	movs	r3, #0
 800755c:	61bb      	str	r3, [r7, #24]
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	695b      	ldr	r3, [r3, #20]
 8007564:	61bb      	str	r3, [r7, #24]
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	699b      	ldr	r3, [r3, #24]
 800756c:	61bb      	str	r3, [r7, #24]
 800756e:	69bb      	ldr	r3, [r7, #24]
 8007570:	e144      	b.n	80077fc <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007572:	2300      	movs	r3, #0
 8007574:	617b      	str	r3, [r7, #20]
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	695b      	ldr	r3, [r3, #20]
 800757c:	617b      	str	r3, [r7, #20]
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	699b      	ldr	r3, [r3, #24]
 8007584:	617b      	str	r3, [r7, #20]
 8007586:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007588:	e138      	b.n	80077fc <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800758e:	2b03      	cmp	r3, #3
 8007590:	f200 80f1 	bhi.w	8007776 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007598:	2b01      	cmp	r3, #1
 800759a:	d123      	bne.n	80075e4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800759c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800759e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80075a0:	68f8      	ldr	r0, [r7, #12]
 80075a2:	f000 fc1b 	bl	8007ddc <I2C_WaitOnRXNEFlagUntilTimeout>
 80075a6:	4603      	mov	r3, r0
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d001      	beq.n	80075b0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80075ac:	2301      	movs	r3, #1
 80075ae:	e139      	b.n	8007824 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	691a      	ldr	r2, [r3, #16]
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075ba:	b2d2      	uxtb	r2, r2
 80075bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075c2:	1c5a      	adds	r2, r3, #1
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075cc:	3b01      	subs	r3, #1
 80075ce:	b29a      	uxth	r2, r3
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075d8:	b29b      	uxth	r3, r3
 80075da:	3b01      	subs	r3, #1
 80075dc:	b29a      	uxth	r2, r3
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80075e2:	e10b      	b.n	80077fc <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075e8:	2b02      	cmp	r3, #2
 80075ea:	d14e      	bne.n	800768a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80075ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075ee:	9300      	str	r3, [sp, #0]
 80075f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075f2:	2200      	movs	r2, #0
 80075f4:	4906      	ldr	r1, [pc, #24]	; (8007610 <HAL_I2C_Mem_Read+0x22c>)
 80075f6:	68f8      	ldr	r0, [r7, #12]
 80075f8:	f000 fa98 	bl	8007b2c <I2C_WaitOnFlagUntilTimeout>
 80075fc:	4603      	mov	r3, r0
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d008      	beq.n	8007614 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8007602:	2301      	movs	r3, #1
 8007604:	e10e      	b.n	8007824 <HAL_I2C_Mem_Read+0x440>
 8007606:	bf00      	nop
 8007608:	00100002 	.word	0x00100002
 800760c:	ffff0000 	.word	0xffff0000
 8007610:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	681a      	ldr	r2, [r3, #0]
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007622:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	691a      	ldr	r2, [r3, #16]
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800762e:	b2d2      	uxtb	r2, r2
 8007630:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007636:	1c5a      	adds	r2, r3, #1
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007640:	3b01      	subs	r3, #1
 8007642:	b29a      	uxth	r2, r3
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800764c:	b29b      	uxth	r3, r3
 800764e:	3b01      	subs	r3, #1
 8007650:	b29a      	uxth	r2, r3
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	691a      	ldr	r2, [r3, #16]
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007660:	b2d2      	uxtb	r2, r2
 8007662:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007668:	1c5a      	adds	r2, r3, #1
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007672:	3b01      	subs	r3, #1
 8007674:	b29a      	uxth	r2, r3
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800767e:	b29b      	uxth	r3, r3
 8007680:	3b01      	subs	r3, #1
 8007682:	b29a      	uxth	r2, r3
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007688:	e0b8      	b.n	80077fc <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800768a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800768c:	9300      	str	r3, [sp, #0]
 800768e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007690:	2200      	movs	r2, #0
 8007692:	4966      	ldr	r1, [pc, #408]	; (800782c <HAL_I2C_Mem_Read+0x448>)
 8007694:	68f8      	ldr	r0, [r7, #12]
 8007696:	f000 fa49 	bl	8007b2c <I2C_WaitOnFlagUntilTimeout>
 800769a:	4603      	mov	r3, r0
 800769c:	2b00      	cmp	r3, #0
 800769e:	d001      	beq.n	80076a4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80076a0:	2301      	movs	r3, #1
 80076a2:	e0bf      	b.n	8007824 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	681a      	ldr	r2, [r3, #0]
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80076b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	691a      	ldr	r2, [r3, #16]
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076be:	b2d2      	uxtb	r2, r2
 80076c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076c6:	1c5a      	adds	r2, r3, #1
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076d0:	3b01      	subs	r3, #1
 80076d2:	b29a      	uxth	r2, r3
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076dc:	b29b      	uxth	r3, r3
 80076de:	3b01      	subs	r3, #1
 80076e0:	b29a      	uxth	r2, r3
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80076e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076e8:	9300      	str	r3, [sp, #0]
 80076ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076ec:	2200      	movs	r2, #0
 80076ee:	494f      	ldr	r1, [pc, #316]	; (800782c <HAL_I2C_Mem_Read+0x448>)
 80076f0:	68f8      	ldr	r0, [r7, #12]
 80076f2:	f000 fa1b 	bl	8007b2c <I2C_WaitOnFlagUntilTimeout>
 80076f6:	4603      	mov	r3, r0
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d001      	beq.n	8007700 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80076fc:	2301      	movs	r3, #1
 80076fe:	e091      	b.n	8007824 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	681a      	ldr	r2, [r3, #0]
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800770e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	691a      	ldr	r2, [r3, #16]
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800771a:	b2d2      	uxtb	r2, r2
 800771c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007722:	1c5a      	adds	r2, r3, #1
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800772c:	3b01      	subs	r3, #1
 800772e:	b29a      	uxth	r2, r3
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007738:	b29b      	uxth	r3, r3
 800773a:	3b01      	subs	r3, #1
 800773c:	b29a      	uxth	r2, r3
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	691a      	ldr	r2, [r3, #16]
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800774c:	b2d2      	uxtb	r2, r2
 800774e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007754:	1c5a      	adds	r2, r3, #1
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800775e:	3b01      	subs	r3, #1
 8007760:	b29a      	uxth	r2, r3
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800776a:	b29b      	uxth	r3, r3
 800776c:	3b01      	subs	r3, #1
 800776e:	b29a      	uxth	r2, r3
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007774:	e042      	b.n	80077fc <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007776:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007778:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800777a:	68f8      	ldr	r0, [r7, #12]
 800777c:	f000 fb2e 	bl	8007ddc <I2C_WaitOnRXNEFlagUntilTimeout>
 8007780:	4603      	mov	r3, r0
 8007782:	2b00      	cmp	r3, #0
 8007784:	d001      	beq.n	800778a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8007786:	2301      	movs	r3, #1
 8007788:	e04c      	b.n	8007824 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	691a      	ldr	r2, [r3, #16]
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007794:	b2d2      	uxtb	r2, r2
 8007796:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800779c:	1c5a      	adds	r2, r3, #1
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80077a6:	3b01      	subs	r3, #1
 80077a8:	b29a      	uxth	r2, r3
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077b2:	b29b      	uxth	r3, r3
 80077b4:	3b01      	subs	r3, #1
 80077b6:	b29a      	uxth	r2, r3
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	695b      	ldr	r3, [r3, #20]
 80077c2:	f003 0304 	and.w	r3, r3, #4
 80077c6:	2b04      	cmp	r3, #4
 80077c8:	d118      	bne.n	80077fc <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	691a      	ldr	r2, [r3, #16]
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077d4:	b2d2      	uxtb	r2, r2
 80077d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077dc:	1c5a      	adds	r2, r3, #1
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80077e6:	3b01      	subs	r3, #1
 80077e8:	b29a      	uxth	r2, r3
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077f2:	b29b      	uxth	r3, r3
 80077f4:	3b01      	subs	r3, #1
 80077f6:	b29a      	uxth	r2, r3
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007800:	2b00      	cmp	r3, #0
 8007802:	f47f aec2 	bne.w	800758a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	2220      	movs	r2, #32
 800780a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	2200      	movs	r2, #0
 8007812:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2200      	movs	r2, #0
 800781a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800781e:	2300      	movs	r3, #0
 8007820:	e000      	b.n	8007824 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8007822:	2302      	movs	r3, #2
  }
}
 8007824:	4618      	mov	r0, r3
 8007826:	3728      	adds	r7, #40	; 0x28
 8007828:	46bd      	mov	sp, r7
 800782a:	bd80      	pop	{r7, pc}
 800782c:	00010004 	.word	0x00010004

08007830 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b088      	sub	sp, #32
 8007834:	af02      	add	r7, sp, #8
 8007836:	60f8      	str	r0, [r7, #12]
 8007838:	4608      	mov	r0, r1
 800783a:	4611      	mov	r1, r2
 800783c:	461a      	mov	r2, r3
 800783e:	4603      	mov	r3, r0
 8007840:	817b      	strh	r3, [r7, #10]
 8007842:	460b      	mov	r3, r1
 8007844:	813b      	strh	r3, [r7, #8]
 8007846:	4613      	mov	r3, r2
 8007848:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	681a      	ldr	r2, [r3, #0]
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007858:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800785a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800785c:	9300      	str	r3, [sp, #0]
 800785e:	6a3b      	ldr	r3, [r7, #32]
 8007860:	2200      	movs	r2, #0
 8007862:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007866:	68f8      	ldr	r0, [r7, #12]
 8007868:	f000 f960 	bl	8007b2c <I2C_WaitOnFlagUntilTimeout>
 800786c:	4603      	mov	r3, r0
 800786e:	2b00      	cmp	r3, #0
 8007870:	d00d      	beq.n	800788e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800787c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007880:	d103      	bne.n	800788a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007888:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800788a:	2303      	movs	r3, #3
 800788c:	e05f      	b.n	800794e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800788e:	897b      	ldrh	r3, [r7, #10]
 8007890:	b2db      	uxtb	r3, r3
 8007892:	461a      	mov	r2, r3
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800789c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800789e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078a0:	6a3a      	ldr	r2, [r7, #32]
 80078a2:	492d      	ldr	r1, [pc, #180]	; (8007958 <I2C_RequestMemoryWrite+0x128>)
 80078a4:	68f8      	ldr	r0, [r7, #12]
 80078a6:	f000 f998 	bl	8007bda <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80078aa:	4603      	mov	r3, r0
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d001      	beq.n	80078b4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80078b0:	2301      	movs	r3, #1
 80078b2:	e04c      	b.n	800794e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078b4:	2300      	movs	r3, #0
 80078b6:	617b      	str	r3, [r7, #20]
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	695b      	ldr	r3, [r3, #20]
 80078be:	617b      	str	r3, [r7, #20]
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	699b      	ldr	r3, [r3, #24]
 80078c6:	617b      	str	r3, [r7, #20]
 80078c8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80078ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078cc:	6a39      	ldr	r1, [r7, #32]
 80078ce:	68f8      	ldr	r0, [r7, #12]
 80078d0:	f000 fa02 	bl	8007cd8 <I2C_WaitOnTXEFlagUntilTimeout>
 80078d4:	4603      	mov	r3, r0
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d00d      	beq.n	80078f6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078de:	2b04      	cmp	r3, #4
 80078e0:	d107      	bne.n	80078f2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	681a      	ldr	r2, [r3, #0]
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80078f0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80078f2:	2301      	movs	r3, #1
 80078f4:	e02b      	b.n	800794e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80078f6:	88fb      	ldrh	r3, [r7, #6]
 80078f8:	2b01      	cmp	r3, #1
 80078fa:	d105      	bne.n	8007908 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80078fc:	893b      	ldrh	r3, [r7, #8]
 80078fe:	b2da      	uxtb	r2, r3
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	611a      	str	r2, [r3, #16]
 8007906:	e021      	b.n	800794c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007908:	893b      	ldrh	r3, [r7, #8]
 800790a:	0a1b      	lsrs	r3, r3, #8
 800790c:	b29b      	uxth	r3, r3
 800790e:	b2da      	uxtb	r2, r3
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007916:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007918:	6a39      	ldr	r1, [r7, #32]
 800791a:	68f8      	ldr	r0, [r7, #12]
 800791c:	f000 f9dc 	bl	8007cd8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007920:	4603      	mov	r3, r0
 8007922:	2b00      	cmp	r3, #0
 8007924:	d00d      	beq.n	8007942 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800792a:	2b04      	cmp	r3, #4
 800792c:	d107      	bne.n	800793e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	681a      	ldr	r2, [r3, #0]
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800793c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800793e:	2301      	movs	r3, #1
 8007940:	e005      	b.n	800794e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007942:	893b      	ldrh	r3, [r7, #8]
 8007944:	b2da      	uxtb	r2, r3
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800794c:	2300      	movs	r3, #0
}
 800794e:	4618      	mov	r0, r3
 8007950:	3718      	adds	r7, #24
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}
 8007956:	bf00      	nop
 8007958:	00010002 	.word	0x00010002

0800795c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b088      	sub	sp, #32
 8007960:	af02      	add	r7, sp, #8
 8007962:	60f8      	str	r0, [r7, #12]
 8007964:	4608      	mov	r0, r1
 8007966:	4611      	mov	r1, r2
 8007968:	461a      	mov	r2, r3
 800796a:	4603      	mov	r3, r0
 800796c:	817b      	strh	r3, [r7, #10]
 800796e:	460b      	mov	r3, r1
 8007970:	813b      	strh	r3, [r7, #8]
 8007972:	4613      	mov	r3, r2
 8007974:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	681a      	ldr	r2, [r3, #0]
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007984:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	681a      	ldr	r2, [r3, #0]
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007994:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007998:	9300      	str	r3, [sp, #0]
 800799a:	6a3b      	ldr	r3, [r7, #32]
 800799c:	2200      	movs	r2, #0
 800799e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80079a2:	68f8      	ldr	r0, [r7, #12]
 80079a4:	f000 f8c2 	bl	8007b2c <I2C_WaitOnFlagUntilTimeout>
 80079a8:	4603      	mov	r3, r0
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d00d      	beq.n	80079ca <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079bc:	d103      	bne.n	80079c6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80079c4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80079c6:	2303      	movs	r3, #3
 80079c8:	e0aa      	b.n	8007b20 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80079ca:	897b      	ldrh	r3, [r7, #10]
 80079cc:	b2db      	uxtb	r3, r3
 80079ce:	461a      	mov	r2, r3
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80079d8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80079da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079dc:	6a3a      	ldr	r2, [r7, #32]
 80079de:	4952      	ldr	r1, [pc, #328]	; (8007b28 <I2C_RequestMemoryRead+0x1cc>)
 80079e0:	68f8      	ldr	r0, [r7, #12]
 80079e2:	f000 f8fa 	bl	8007bda <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80079e6:	4603      	mov	r3, r0
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d001      	beq.n	80079f0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80079ec:	2301      	movs	r3, #1
 80079ee:	e097      	b.n	8007b20 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80079f0:	2300      	movs	r3, #0
 80079f2:	617b      	str	r3, [r7, #20]
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	695b      	ldr	r3, [r3, #20]
 80079fa:	617b      	str	r3, [r7, #20]
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	699b      	ldr	r3, [r3, #24]
 8007a02:	617b      	str	r3, [r7, #20]
 8007a04:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a08:	6a39      	ldr	r1, [r7, #32]
 8007a0a:	68f8      	ldr	r0, [r7, #12]
 8007a0c:	f000 f964 	bl	8007cd8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007a10:	4603      	mov	r3, r0
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d00d      	beq.n	8007a32 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a1a:	2b04      	cmp	r3, #4
 8007a1c:	d107      	bne.n	8007a2e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	681a      	ldr	r2, [r3, #0]
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007a2c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007a2e:	2301      	movs	r3, #1
 8007a30:	e076      	b.n	8007b20 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007a32:	88fb      	ldrh	r3, [r7, #6]
 8007a34:	2b01      	cmp	r3, #1
 8007a36:	d105      	bne.n	8007a44 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007a38:	893b      	ldrh	r3, [r7, #8]
 8007a3a:	b2da      	uxtb	r2, r3
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	611a      	str	r2, [r3, #16]
 8007a42:	e021      	b.n	8007a88 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007a44:	893b      	ldrh	r3, [r7, #8]
 8007a46:	0a1b      	lsrs	r3, r3, #8
 8007a48:	b29b      	uxth	r3, r3
 8007a4a:	b2da      	uxtb	r2, r3
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a54:	6a39      	ldr	r1, [r7, #32]
 8007a56:	68f8      	ldr	r0, [r7, #12]
 8007a58:	f000 f93e 	bl	8007cd8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007a5c:	4603      	mov	r3, r0
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d00d      	beq.n	8007a7e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a66:	2b04      	cmp	r3, #4
 8007a68:	d107      	bne.n	8007a7a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	681a      	ldr	r2, [r3, #0]
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007a78:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	e050      	b.n	8007b20 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007a7e:	893b      	ldrh	r3, [r7, #8]
 8007a80:	b2da      	uxtb	r2, r3
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a8a:	6a39      	ldr	r1, [r7, #32]
 8007a8c:	68f8      	ldr	r0, [r7, #12]
 8007a8e:	f000 f923 	bl	8007cd8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007a92:	4603      	mov	r3, r0
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d00d      	beq.n	8007ab4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a9c:	2b04      	cmp	r3, #4
 8007a9e:	d107      	bne.n	8007ab0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	681a      	ldr	r2, [r3, #0]
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007aae:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007ab0:	2301      	movs	r3, #1
 8007ab2:	e035      	b.n	8007b20 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	681a      	ldr	r2, [r3, #0]
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007ac2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ac6:	9300      	str	r3, [sp, #0]
 8007ac8:	6a3b      	ldr	r3, [r7, #32]
 8007aca:	2200      	movs	r2, #0
 8007acc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007ad0:	68f8      	ldr	r0, [r7, #12]
 8007ad2:	f000 f82b 	bl	8007b2c <I2C_WaitOnFlagUntilTimeout>
 8007ad6:	4603      	mov	r3, r0
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d00d      	beq.n	8007af8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ae6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007aea:	d103      	bne.n	8007af4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007af2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007af4:	2303      	movs	r3, #3
 8007af6:	e013      	b.n	8007b20 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007af8:	897b      	ldrh	r3, [r7, #10]
 8007afa:	b2db      	uxtb	r3, r3
 8007afc:	f043 0301 	orr.w	r3, r3, #1
 8007b00:	b2da      	uxtb	r2, r3
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b0a:	6a3a      	ldr	r2, [r7, #32]
 8007b0c:	4906      	ldr	r1, [pc, #24]	; (8007b28 <I2C_RequestMemoryRead+0x1cc>)
 8007b0e:	68f8      	ldr	r0, [r7, #12]
 8007b10:	f000 f863 	bl	8007bda <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007b14:	4603      	mov	r3, r0
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d001      	beq.n	8007b1e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	e000      	b.n	8007b20 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007b1e:	2300      	movs	r3, #0
}
 8007b20:	4618      	mov	r0, r3
 8007b22:	3718      	adds	r7, #24
 8007b24:	46bd      	mov	sp, r7
 8007b26:	bd80      	pop	{r7, pc}
 8007b28:	00010002 	.word	0x00010002

08007b2c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b084      	sub	sp, #16
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	60f8      	str	r0, [r7, #12]
 8007b34:	60b9      	str	r1, [r7, #8]
 8007b36:	603b      	str	r3, [r7, #0]
 8007b38:	4613      	mov	r3, r2
 8007b3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007b3c:	e025      	b.n	8007b8a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b44:	d021      	beq.n	8007b8a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b46:	f7fe fe2b 	bl	80067a0 <HAL_GetTick>
 8007b4a:	4602      	mov	r2, r0
 8007b4c:	69bb      	ldr	r3, [r7, #24]
 8007b4e:	1ad3      	subs	r3, r2, r3
 8007b50:	683a      	ldr	r2, [r7, #0]
 8007b52:	429a      	cmp	r2, r3
 8007b54:	d302      	bcc.n	8007b5c <I2C_WaitOnFlagUntilTimeout+0x30>
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d116      	bne.n	8007b8a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	2220      	movs	r2, #32
 8007b66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b76:	f043 0220 	orr.w	r2, r3, #32
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	2200      	movs	r2, #0
 8007b82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007b86:	2301      	movs	r3, #1
 8007b88:	e023      	b.n	8007bd2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007b8a:	68bb      	ldr	r3, [r7, #8]
 8007b8c:	0c1b      	lsrs	r3, r3, #16
 8007b8e:	b2db      	uxtb	r3, r3
 8007b90:	2b01      	cmp	r3, #1
 8007b92:	d10d      	bne.n	8007bb0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	695b      	ldr	r3, [r3, #20]
 8007b9a:	43da      	mvns	r2, r3
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	4013      	ands	r3, r2
 8007ba0:	b29b      	uxth	r3, r3
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	bf0c      	ite	eq
 8007ba6:	2301      	moveq	r3, #1
 8007ba8:	2300      	movne	r3, #0
 8007baa:	b2db      	uxtb	r3, r3
 8007bac:	461a      	mov	r2, r3
 8007bae:	e00c      	b.n	8007bca <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	699b      	ldr	r3, [r3, #24]
 8007bb6:	43da      	mvns	r2, r3
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	4013      	ands	r3, r2
 8007bbc:	b29b      	uxth	r3, r3
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	bf0c      	ite	eq
 8007bc2:	2301      	moveq	r3, #1
 8007bc4:	2300      	movne	r3, #0
 8007bc6:	b2db      	uxtb	r3, r3
 8007bc8:	461a      	mov	r2, r3
 8007bca:	79fb      	ldrb	r3, [r7, #7]
 8007bcc:	429a      	cmp	r2, r3
 8007bce:	d0b6      	beq.n	8007b3e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007bd0:	2300      	movs	r3, #0
}
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	3710      	adds	r7, #16
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	bd80      	pop	{r7, pc}

08007bda <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007bda:	b580      	push	{r7, lr}
 8007bdc:	b084      	sub	sp, #16
 8007bde:	af00      	add	r7, sp, #0
 8007be0:	60f8      	str	r0, [r7, #12]
 8007be2:	60b9      	str	r1, [r7, #8]
 8007be4:	607a      	str	r2, [r7, #4]
 8007be6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007be8:	e051      	b.n	8007c8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	695b      	ldr	r3, [r3, #20]
 8007bf0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007bf4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007bf8:	d123      	bne.n	8007c42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	681a      	ldr	r2, [r3, #0]
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c08:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007c12:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	2200      	movs	r2, #0
 8007c18:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	2220      	movs	r2, #32
 8007c1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	2200      	movs	r2, #0
 8007c26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c2e:	f043 0204 	orr.w	r2, r3, #4
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	2200      	movs	r2, #0
 8007c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007c3e:	2301      	movs	r3, #1
 8007c40:	e046      	b.n	8007cd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c48:	d021      	beq.n	8007c8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c4a:	f7fe fda9 	bl	80067a0 <HAL_GetTick>
 8007c4e:	4602      	mov	r2, r0
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	1ad3      	subs	r3, r2, r3
 8007c54:	687a      	ldr	r2, [r7, #4]
 8007c56:	429a      	cmp	r2, r3
 8007c58:	d302      	bcc.n	8007c60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d116      	bne.n	8007c8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	2200      	movs	r2, #0
 8007c64:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	2220      	movs	r2, #32
 8007c6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	2200      	movs	r2, #0
 8007c72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c7a:	f043 0220 	orr.w	r2, r3, #32
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	2200      	movs	r2, #0
 8007c86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	e020      	b.n	8007cd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	0c1b      	lsrs	r3, r3, #16
 8007c92:	b2db      	uxtb	r3, r3
 8007c94:	2b01      	cmp	r3, #1
 8007c96:	d10c      	bne.n	8007cb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	695b      	ldr	r3, [r3, #20]
 8007c9e:	43da      	mvns	r2, r3
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	4013      	ands	r3, r2
 8007ca4:	b29b      	uxth	r3, r3
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	bf14      	ite	ne
 8007caa:	2301      	movne	r3, #1
 8007cac:	2300      	moveq	r3, #0
 8007cae:	b2db      	uxtb	r3, r3
 8007cb0:	e00b      	b.n	8007cca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	699b      	ldr	r3, [r3, #24]
 8007cb8:	43da      	mvns	r2, r3
 8007cba:	68bb      	ldr	r3, [r7, #8]
 8007cbc:	4013      	ands	r3, r2
 8007cbe:	b29b      	uxth	r3, r3
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	bf14      	ite	ne
 8007cc4:	2301      	movne	r3, #1
 8007cc6:	2300      	moveq	r3, #0
 8007cc8:	b2db      	uxtb	r3, r3
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d18d      	bne.n	8007bea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007cce:	2300      	movs	r3, #0
}
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	3710      	adds	r7, #16
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	bd80      	pop	{r7, pc}

08007cd8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b084      	sub	sp, #16
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	60f8      	str	r0, [r7, #12]
 8007ce0:	60b9      	str	r1, [r7, #8]
 8007ce2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007ce4:	e02d      	b.n	8007d42 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007ce6:	68f8      	ldr	r0, [r7, #12]
 8007ce8:	f000 f8ce 	bl	8007e88 <I2C_IsAcknowledgeFailed>
 8007cec:	4603      	mov	r3, r0
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d001      	beq.n	8007cf6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	e02d      	b.n	8007d52 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007cf6:	68bb      	ldr	r3, [r7, #8]
 8007cf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cfc:	d021      	beq.n	8007d42 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007cfe:	f7fe fd4f 	bl	80067a0 <HAL_GetTick>
 8007d02:	4602      	mov	r2, r0
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	1ad3      	subs	r3, r2, r3
 8007d08:	68ba      	ldr	r2, [r7, #8]
 8007d0a:	429a      	cmp	r2, r3
 8007d0c:	d302      	bcc.n	8007d14 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007d0e:	68bb      	ldr	r3, [r7, #8]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d116      	bne.n	8007d42 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	2200      	movs	r2, #0
 8007d18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	2220      	movs	r2, #32
 8007d1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	2200      	movs	r2, #0
 8007d26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d2e:	f043 0220 	orr.w	r2, r3, #32
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007d3e:	2301      	movs	r3, #1
 8007d40:	e007      	b.n	8007d52 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	695b      	ldr	r3, [r3, #20]
 8007d48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d4c:	2b80      	cmp	r3, #128	; 0x80
 8007d4e:	d1ca      	bne.n	8007ce6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007d50:	2300      	movs	r3, #0
}
 8007d52:	4618      	mov	r0, r3
 8007d54:	3710      	adds	r7, #16
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bd80      	pop	{r7, pc}

08007d5a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007d5a:	b580      	push	{r7, lr}
 8007d5c:	b084      	sub	sp, #16
 8007d5e:	af00      	add	r7, sp, #0
 8007d60:	60f8      	str	r0, [r7, #12]
 8007d62:	60b9      	str	r1, [r7, #8]
 8007d64:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007d66:	e02d      	b.n	8007dc4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007d68:	68f8      	ldr	r0, [r7, #12]
 8007d6a:	f000 f88d 	bl	8007e88 <I2C_IsAcknowledgeFailed>
 8007d6e:	4603      	mov	r3, r0
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d001      	beq.n	8007d78 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007d74:	2301      	movs	r3, #1
 8007d76:	e02d      	b.n	8007dd4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d78:	68bb      	ldr	r3, [r7, #8]
 8007d7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d7e:	d021      	beq.n	8007dc4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d80:	f7fe fd0e 	bl	80067a0 <HAL_GetTick>
 8007d84:	4602      	mov	r2, r0
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	1ad3      	subs	r3, r2, r3
 8007d8a:	68ba      	ldr	r2, [r7, #8]
 8007d8c:	429a      	cmp	r2, r3
 8007d8e:	d302      	bcc.n	8007d96 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d116      	bne.n	8007dc4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	2200      	movs	r2, #0
 8007d9a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	2220      	movs	r2, #32
 8007da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	2200      	movs	r2, #0
 8007da8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007db0:	f043 0220 	orr.w	r2, r3, #32
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	e007      	b.n	8007dd4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	695b      	ldr	r3, [r3, #20]
 8007dca:	f003 0304 	and.w	r3, r3, #4
 8007dce:	2b04      	cmp	r3, #4
 8007dd0:	d1ca      	bne.n	8007d68 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007dd2:	2300      	movs	r3, #0
}
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	3710      	adds	r7, #16
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	bd80      	pop	{r7, pc}

08007ddc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b084      	sub	sp, #16
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	60f8      	str	r0, [r7, #12]
 8007de4:	60b9      	str	r1, [r7, #8]
 8007de6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007de8:	e042      	b.n	8007e70 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	695b      	ldr	r3, [r3, #20]
 8007df0:	f003 0310 	and.w	r3, r3, #16
 8007df4:	2b10      	cmp	r3, #16
 8007df6:	d119      	bne.n	8007e2c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	f06f 0210 	mvn.w	r2, #16
 8007e00:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	2200      	movs	r2, #0
 8007e06:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	2220      	movs	r2, #32
 8007e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	2200      	movs	r2, #0
 8007e14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	2200      	movs	r2, #0
 8007e24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007e28:	2301      	movs	r3, #1
 8007e2a:	e029      	b.n	8007e80 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e2c:	f7fe fcb8 	bl	80067a0 <HAL_GetTick>
 8007e30:	4602      	mov	r2, r0
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	1ad3      	subs	r3, r2, r3
 8007e36:	68ba      	ldr	r2, [r7, #8]
 8007e38:	429a      	cmp	r2, r3
 8007e3a:	d302      	bcc.n	8007e42 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d116      	bne.n	8007e70 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	2200      	movs	r2, #0
 8007e46:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	2220      	movs	r2, #32
 8007e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	2200      	movs	r2, #0
 8007e54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e5c:	f043 0220 	orr.w	r2, r3, #32
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	2200      	movs	r2, #0
 8007e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	e007      	b.n	8007e80 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	695b      	ldr	r3, [r3, #20]
 8007e76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e7a:	2b40      	cmp	r3, #64	; 0x40
 8007e7c:	d1b5      	bne.n	8007dea <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007e7e:	2300      	movs	r3, #0
}
 8007e80:	4618      	mov	r0, r3
 8007e82:	3710      	adds	r7, #16
 8007e84:	46bd      	mov	sp, r7
 8007e86:	bd80      	pop	{r7, pc}

08007e88 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b083      	sub	sp, #12
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	695b      	ldr	r3, [r3, #20]
 8007e96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007e9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e9e:	d11b      	bne.n	8007ed8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007ea8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2200      	movs	r2, #0
 8007eae:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2220      	movs	r2, #32
 8007eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2200      	movs	r2, #0
 8007ebc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ec4:	f043 0204 	orr.w	r2, r3, #4
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007ed4:	2301      	movs	r3, #1
 8007ed6:	e000      	b.n	8007eda <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007ed8:	2300      	movs	r3, #0
}
 8007eda:	4618      	mov	r0, r3
 8007edc:	370c      	adds	r7, #12
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee4:	4770      	bx	lr

08007ee6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007ee6:	b480      	push	{r7}
 8007ee8:	b083      	sub	sp, #12
 8007eea:	af00      	add	r7, sp, #0
 8007eec:	6078      	str	r0, [r7, #4]
 8007eee:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ef6:	b2db      	uxtb	r3, r3
 8007ef8:	2b20      	cmp	r3, #32
 8007efa:	d129      	bne.n	8007f50 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2224      	movs	r2, #36	; 0x24
 8007f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	681a      	ldr	r2, [r3, #0]
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f022 0201 	bic.w	r2, r2, #1
 8007f12:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f022 0210 	bic.w	r2, r2, #16
 8007f22:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	683a      	ldr	r2, [r7, #0]
 8007f30:	430a      	orrs	r2, r1
 8007f32:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	681a      	ldr	r2, [r3, #0]
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f042 0201 	orr.w	r2, r2, #1
 8007f42:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2220      	movs	r2, #32
 8007f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	e000      	b.n	8007f52 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8007f50:	2302      	movs	r3, #2
  }
}
 8007f52:	4618      	mov	r0, r3
 8007f54:	370c      	adds	r7, #12
 8007f56:	46bd      	mov	sp, r7
 8007f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5c:	4770      	bx	lr

08007f5e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007f5e:	b480      	push	{r7}
 8007f60:	b085      	sub	sp, #20
 8007f62:	af00      	add	r7, sp, #0
 8007f64:	6078      	str	r0, [r7, #4]
 8007f66:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8007f68:	2300      	movs	r3, #0
 8007f6a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f72:	b2db      	uxtb	r3, r3
 8007f74:	2b20      	cmp	r3, #32
 8007f76:	d12a      	bne.n	8007fce <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2224      	movs	r2, #36	; 0x24
 8007f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	681a      	ldr	r2, [r3, #0]
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f022 0201 	bic.w	r2, r2, #1
 8007f8e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f96:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8007f98:	89fb      	ldrh	r3, [r7, #14]
 8007f9a:	f023 030f 	bic.w	r3, r3, #15
 8007f9e:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	b29a      	uxth	r2, r3
 8007fa4:	89fb      	ldrh	r3, [r7, #14]
 8007fa6:	4313      	orrs	r3, r2
 8007fa8:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	89fa      	ldrh	r2, [r7, #14]
 8007fb0:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	681a      	ldr	r2, [r3, #0]
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f042 0201 	orr.w	r2, r2, #1
 8007fc0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2220      	movs	r2, #32
 8007fc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007fca:	2300      	movs	r3, #0
 8007fcc:	e000      	b.n	8007fd0 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8007fce:	2302      	movs	r3, #2
  }
}
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	3714      	adds	r7, #20
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fda:	4770      	bx	lr

08007fdc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b086      	sub	sp, #24
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d101      	bne.n	8007fee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007fea:	2301      	movs	r3, #1
 8007fec:	e267      	b.n	80084be <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	f003 0301 	and.w	r3, r3, #1
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d075      	beq.n	80080e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007ffa:	4b88      	ldr	r3, [pc, #544]	; (800821c <HAL_RCC_OscConfig+0x240>)
 8007ffc:	689b      	ldr	r3, [r3, #8]
 8007ffe:	f003 030c 	and.w	r3, r3, #12
 8008002:	2b04      	cmp	r3, #4
 8008004:	d00c      	beq.n	8008020 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008006:	4b85      	ldr	r3, [pc, #532]	; (800821c <HAL_RCC_OscConfig+0x240>)
 8008008:	689b      	ldr	r3, [r3, #8]
 800800a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800800e:	2b08      	cmp	r3, #8
 8008010:	d112      	bne.n	8008038 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008012:	4b82      	ldr	r3, [pc, #520]	; (800821c <HAL_RCC_OscConfig+0x240>)
 8008014:	685b      	ldr	r3, [r3, #4]
 8008016:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800801a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800801e:	d10b      	bne.n	8008038 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008020:	4b7e      	ldr	r3, [pc, #504]	; (800821c <HAL_RCC_OscConfig+0x240>)
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008028:	2b00      	cmp	r3, #0
 800802a:	d05b      	beq.n	80080e4 <HAL_RCC_OscConfig+0x108>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	685b      	ldr	r3, [r3, #4]
 8008030:	2b00      	cmp	r3, #0
 8008032:	d157      	bne.n	80080e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008034:	2301      	movs	r3, #1
 8008036:	e242      	b.n	80084be <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	685b      	ldr	r3, [r3, #4]
 800803c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008040:	d106      	bne.n	8008050 <HAL_RCC_OscConfig+0x74>
 8008042:	4b76      	ldr	r3, [pc, #472]	; (800821c <HAL_RCC_OscConfig+0x240>)
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	4a75      	ldr	r2, [pc, #468]	; (800821c <HAL_RCC_OscConfig+0x240>)
 8008048:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800804c:	6013      	str	r3, [r2, #0]
 800804e:	e01d      	b.n	800808c <HAL_RCC_OscConfig+0xb0>
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	685b      	ldr	r3, [r3, #4]
 8008054:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008058:	d10c      	bne.n	8008074 <HAL_RCC_OscConfig+0x98>
 800805a:	4b70      	ldr	r3, [pc, #448]	; (800821c <HAL_RCC_OscConfig+0x240>)
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4a6f      	ldr	r2, [pc, #444]	; (800821c <HAL_RCC_OscConfig+0x240>)
 8008060:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008064:	6013      	str	r3, [r2, #0]
 8008066:	4b6d      	ldr	r3, [pc, #436]	; (800821c <HAL_RCC_OscConfig+0x240>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4a6c      	ldr	r2, [pc, #432]	; (800821c <HAL_RCC_OscConfig+0x240>)
 800806c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008070:	6013      	str	r3, [r2, #0]
 8008072:	e00b      	b.n	800808c <HAL_RCC_OscConfig+0xb0>
 8008074:	4b69      	ldr	r3, [pc, #420]	; (800821c <HAL_RCC_OscConfig+0x240>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	4a68      	ldr	r2, [pc, #416]	; (800821c <HAL_RCC_OscConfig+0x240>)
 800807a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800807e:	6013      	str	r3, [r2, #0]
 8008080:	4b66      	ldr	r3, [pc, #408]	; (800821c <HAL_RCC_OscConfig+0x240>)
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	4a65      	ldr	r2, [pc, #404]	; (800821c <HAL_RCC_OscConfig+0x240>)
 8008086:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800808a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	685b      	ldr	r3, [r3, #4]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d013      	beq.n	80080bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008094:	f7fe fb84 	bl	80067a0 <HAL_GetTick>
 8008098:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800809a:	e008      	b.n	80080ae <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800809c:	f7fe fb80 	bl	80067a0 <HAL_GetTick>
 80080a0:	4602      	mov	r2, r0
 80080a2:	693b      	ldr	r3, [r7, #16]
 80080a4:	1ad3      	subs	r3, r2, r3
 80080a6:	2b64      	cmp	r3, #100	; 0x64
 80080a8:	d901      	bls.n	80080ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80080aa:	2303      	movs	r3, #3
 80080ac:	e207      	b.n	80084be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80080ae:	4b5b      	ldr	r3, [pc, #364]	; (800821c <HAL_RCC_OscConfig+0x240>)
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d0f0      	beq.n	800809c <HAL_RCC_OscConfig+0xc0>
 80080ba:	e014      	b.n	80080e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80080bc:	f7fe fb70 	bl	80067a0 <HAL_GetTick>
 80080c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80080c2:	e008      	b.n	80080d6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80080c4:	f7fe fb6c 	bl	80067a0 <HAL_GetTick>
 80080c8:	4602      	mov	r2, r0
 80080ca:	693b      	ldr	r3, [r7, #16]
 80080cc:	1ad3      	subs	r3, r2, r3
 80080ce:	2b64      	cmp	r3, #100	; 0x64
 80080d0:	d901      	bls.n	80080d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80080d2:	2303      	movs	r3, #3
 80080d4:	e1f3      	b.n	80084be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80080d6:	4b51      	ldr	r3, [pc, #324]	; (800821c <HAL_RCC_OscConfig+0x240>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d1f0      	bne.n	80080c4 <HAL_RCC_OscConfig+0xe8>
 80080e2:	e000      	b.n	80080e6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80080e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f003 0302 	and.w	r3, r3, #2
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d063      	beq.n	80081ba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80080f2:	4b4a      	ldr	r3, [pc, #296]	; (800821c <HAL_RCC_OscConfig+0x240>)
 80080f4:	689b      	ldr	r3, [r3, #8]
 80080f6:	f003 030c 	and.w	r3, r3, #12
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d00b      	beq.n	8008116 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80080fe:	4b47      	ldr	r3, [pc, #284]	; (800821c <HAL_RCC_OscConfig+0x240>)
 8008100:	689b      	ldr	r3, [r3, #8]
 8008102:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008106:	2b08      	cmp	r3, #8
 8008108:	d11c      	bne.n	8008144 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800810a:	4b44      	ldr	r3, [pc, #272]	; (800821c <HAL_RCC_OscConfig+0x240>)
 800810c:	685b      	ldr	r3, [r3, #4]
 800810e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008112:	2b00      	cmp	r3, #0
 8008114:	d116      	bne.n	8008144 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008116:	4b41      	ldr	r3, [pc, #260]	; (800821c <HAL_RCC_OscConfig+0x240>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f003 0302 	and.w	r3, r3, #2
 800811e:	2b00      	cmp	r3, #0
 8008120:	d005      	beq.n	800812e <HAL_RCC_OscConfig+0x152>
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	68db      	ldr	r3, [r3, #12]
 8008126:	2b01      	cmp	r3, #1
 8008128:	d001      	beq.n	800812e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800812a:	2301      	movs	r3, #1
 800812c:	e1c7      	b.n	80084be <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800812e:	4b3b      	ldr	r3, [pc, #236]	; (800821c <HAL_RCC_OscConfig+0x240>)
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	691b      	ldr	r3, [r3, #16]
 800813a:	00db      	lsls	r3, r3, #3
 800813c:	4937      	ldr	r1, [pc, #220]	; (800821c <HAL_RCC_OscConfig+0x240>)
 800813e:	4313      	orrs	r3, r2
 8008140:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008142:	e03a      	b.n	80081ba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	68db      	ldr	r3, [r3, #12]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d020      	beq.n	800818e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800814c:	4b34      	ldr	r3, [pc, #208]	; (8008220 <HAL_RCC_OscConfig+0x244>)
 800814e:	2201      	movs	r2, #1
 8008150:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008152:	f7fe fb25 	bl	80067a0 <HAL_GetTick>
 8008156:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008158:	e008      	b.n	800816c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800815a:	f7fe fb21 	bl	80067a0 <HAL_GetTick>
 800815e:	4602      	mov	r2, r0
 8008160:	693b      	ldr	r3, [r7, #16]
 8008162:	1ad3      	subs	r3, r2, r3
 8008164:	2b02      	cmp	r3, #2
 8008166:	d901      	bls.n	800816c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008168:	2303      	movs	r3, #3
 800816a:	e1a8      	b.n	80084be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800816c:	4b2b      	ldr	r3, [pc, #172]	; (800821c <HAL_RCC_OscConfig+0x240>)
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	f003 0302 	and.w	r3, r3, #2
 8008174:	2b00      	cmp	r3, #0
 8008176:	d0f0      	beq.n	800815a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008178:	4b28      	ldr	r3, [pc, #160]	; (800821c <HAL_RCC_OscConfig+0x240>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	691b      	ldr	r3, [r3, #16]
 8008184:	00db      	lsls	r3, r3, #3
 8008186:	4925      	ldr	r1, [pc, #148]	; (800821c <HAL_RCC_OscConfig+0x240>)
 8008188:	4313      	orrs	r3, r2
 800818a:	600b      	str	r3, [r1, #0]
 800818c:	e015      	b.n	80081ba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800818e:	4b24      	ldr	r3, [pc, #144]	; (8008220 <HAL_RCC_OscConfig+0x244>)
 8008190:	2200      	movs	r2, #0
 8008192:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008194:	f7fe fb04 	bl	80067a0 <HAL_GetTick>
 8008198:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800819a:	e008      	b.n	80081ae <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800819c:	f7fe fb00 	bl	80067a0 <HAL_GetTick>
 80081a0:	4602      	mov	r2, r0
 80081a2:	693b      	ldr	r3, [r7, #16]
 80081a4:	1ad3      	subs	r3, r2, r3
 80081a6:	2b02      	cmp	r3, #2
 80081a8:	d901      	bls.n	80081ae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80081aa:	2303      	movs	r3, #3
 80081ac:	e187      	b.n	80084be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80081ae:	4b1b      	ldr	r3, [pc, #108]	; (800821c <HAL_RCC_OscConfig+0x240>)
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	f003 0302 	and.w	r3, r3, #2
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d1f0      	bne.n	800819c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f003 0308 	and.w	r3, r3, #8
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d036      	beq.n	8008234 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	695b      	ldr	r3, [r3, #20]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d016      	beq.n	80081fc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80081ce:	4b15      	ldr	r3, [pc, #84]	; (8008224 <HAL_RCC_OscConfig+0x248>)
 80081d0:	2201      	movs	r2, #1
 80081d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80081d4:	f7fe fae4 	bl	80067a0 <HAL_GetTick>
 80081d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80081da:	e008      	b.n	80081ee <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80081dc:	f7fe fae0 	bl	80067a0 <HAL_GetTick>
 80081e0:	4602      	mov	r2, r0
 80081e2:	693b      	ldr	r3, [r7, #16]
 80081e4:	1ad3      	subs	r3, r2, r3
 80081e6:	2b02      	cmp	r3, #2
 80081e8:	d901      	bls.n	80081ee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80081ea:	2303      	movs	r3, #3
 80081ec:	e167      	b.n	80084be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80081ee:	4b0b      	ldr	r3, [pc, #44]	; (800821c <HAL_RCC_OscConfig+0x240>)
 80081f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80081f2:	f003 0302 	and.w	r3, r3, #2
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d0f0      	beq.n	80081dc <HAL_RCC_OscConfig+0x200>
 80081fa:	e01b      	b.n	8008234 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80081fc:	4b09      	ldr	r3, [pc, #36]	; (8008224 <HAL_RCC_OscConfig+0x248>)
 80081fe:	2200      	movs	r2, #0
 8008200:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008202:	f7fe facd 	bl	80067a0 <HAL_GetTick>
 8008206:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008208:	e00e      	b.n	8008228 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800820a:	f7fe fac9 	bl	80067a0 <HAL_GetTick>
 800820e:	4602      	mov	r2, r0
 8008210:	693b      	ldr	r3, [r7, #16]
 8008212:	1ad3      	subs	r3, r2, r3
 8008214:	2b02      	cmp	r3, #2
 8008216:	d907      	bls.n	8008228 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008218:	2303      	movs	r3, #3
 800821a:	e150      	b.n	80084be <HAL_RCC_OscConfig+0x4e2>
 800821c:	40023800 	.word	0x40023800
 8008220:	42470000 	.word	0x42470000
 8008224:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008228:	4b88      	ldr	r3, [pc, #544]	; (800844c <HAL_RCC_OscConfig+0x470>)
 800822a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800822c:	f003 0302 	and.w	r3, r3, #2
 8008230:	2b00      	cmp	r3, #0
 8008232:	d1ea      	bne.n	800820a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f003 0304 	and.w	r3, r3, #4
 800823c:	2b00      	cmp	r3, #0
 800823e:	f000 8097 	beq.w	8008370 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008242:	2300      	movs	r3, #0
 8008244:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008246:	4b81      	ldr	r3, [pc, #516]	; (800844c <HAL_RCC_OscConfig+0x470>)
 8008248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800824a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800824e:	2b00      	cmp	r3, #0
 8008250:	d10f      	bne.n	8008272 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008252:	2300      	movs	r3, #0
 8008254:	60bb      	str	r3, [r7, #8]
 8008256:	4b7d      	ldr	r3, [pc, #500]	; (800844c <HAL_RCC_OscConfig+0x470>)
 8008258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800825a:	4a7c      	ldr	r2, [pc, #496]	; (800844c <HAL_RCC_OscConfig+0x470>)
 800825c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008260:	6413      	str	r3, [r2, #64]	; 0x40
 8008262:	4b7a      	ldr	r3, [pc, #488]	; (800844c <HAL_RCC_OscConfig+0x470>)
 8008264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008266:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800826a:	60bb      	str	r3, [r7, #8]
 800826c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800826e:	2301      	movs	r3, #1
 8008270:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008272:	4b77      	ldr	r3, [pc, #476]	; (8008450 <HAL_RCC_OscConfig+0x474>)
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800827a:	2b00      	cmp	r3, #0
 800827c:	d118      	bne.n	80082b0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800827e:	4b74      	ldr	r3, [pc, #464]	; (8008450 <HAL_RCC_OscConfig+0x474>)
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	4a73      	ldr	r2, [pc, #460]	; (8008450 <HAL_RCC_OscConfig+0x474>)
 8008284:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008288:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800828a:	f7fe fa89 	bl	80067a0 <HAL_GetTick>
 800828e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008290:	e008      	b.n	80082a4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008292:	f7fe fa85 	bl	80067a0 <HAL_GetTick>
 8008296:	4602      	mov	r2, r0
 8008298:	693b      	ldr	r3, [r7, #16]
 800829a:	1ad3      	subs	r3, r2, r3
 800829c:	2b02      	cmp	r3, #2
 800829e:	d901      	bls.n	80082a4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80082a0:	2303      	movs	r3, #3
 80082a2:	e10c      	b.n	80084be <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80082a4:	4b6a      	ldr	r3, [pc, #424]	; (8008450 <HAL_RCC_OscConfig+0x474>)
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d0f0      	beq.n	8008292 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	689b      	ldr	r3, [r3, #8]
 80082b4:	2b01      	cmp	r3, #1
 80082b6:	d106      	bne.n	80082c6 <HAL_RCC_OscConfig+0x2ea>
 80082b8:	4b64      	ldr	r3, [pc, #400]	; (800844c <HAL_RCC_OscConfig+0x470>)
 80082ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082bc:	4a63      	ldr	r2, [pc, #396]	; (800844c <HAL_RCC_OscConfig+0x470>)
 80082be:	f043 0301 	orr.w	r3, r3, #1
 80082c2:	6713      	str	r3, [r2, #112]	; 0x70
 80082c4:	e01c      	b.n	8008300 <HAL_RCC_OscConfig+0x324>
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	689b      	ldr	r3, [r3, #8]
 80082ca:	2b05      	cmp	r3, #5
 80082cc:	d10c      	bne.n	80082e8 <HAL_RCC_OscConfig+0x30c>
 80082ce:	4b5f      	ldr	r3, [pc, #380]	; (800844c <HAL_RCC_OscConfig+0x470>)
 80082d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082d2:	4a5e      	ldr	r2, [pc, #376]	; (800844c <HAL_RCC_OscConfig+0x470>)
 80082d4:	f043 0304 	orr.w	r3, r3, #4
 80082d8:	6713      	str	r3, [r2, #112]	; 0x70
 80082da:	4b5c      	ldr	r3, [pc, #368]	; (800844c <HAL_RCC_OscConfig+0x470>)
 80082dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082de:	4a5b      	ldr	r2, [pc, #364]	; (800844c <HAL_RCC_OscConfig+0x470>)
 80082e0:	f043 0301 	orr.w	r3, r3, #1
 80082e4:	6713      	str	r3, [r2, #112]	; 0x70
 80082e6:	e00b      	b.n	8008300 <HAL_RCC_OscConfig+0x324>
 80082e8:	4b58      	ldr	r3, [pc, #352]	; (800844c <HAL_RCC_OscConfig+0x470>)
 80082ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082ec:	4a57      	ldr	r2, [pc, #348]	; (800844c <HAL_RCC_OscConfig+0x470>)
 80082ee:	f023 0301 	bic.w	r3, r3, #1
 80082f2:	6713      	str	r3, [r2, #112]	; 0x70
 80082f4:	4b55      	ldr	r3, [pc, #340]	; (800844c <HAL_RCC_OscConfig+0x470>)
 80082f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082f8:	4a54      	ldr	r2, [pc, #336]	; (800844c <HAL_RCC_OscConfig+0x470>)
 80082fa:	f023 0304 	bic.w	r3, r3, #4
 80082fe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	689b      	ldr	r3, [r3, #8]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d015      	beq.n	8008334 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008308:	f7fe fa4a 	bl	80067a0 <HAL_GetTick>
 800830c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800830e:	e00a      	b.n	8008326 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008310:	f7fe fa46 	bl	80067a0 <HAL_GetTick>
 8008314:	4602      	mov	r2, r0
 8008316:	693b      	ldr	r3, [r7, #16]
 8008318:	1ad3      	subs	r3, r2, r3
 800831a:	f241 3288 	movw	r2, #5000	; 0x1388
 800831e:	4293      	cmp	r3, r2
 8008320:	d901      	bls.n	8008326 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008322:	2303      	movs	r3, #3
 8008324:	e0cb      	b.n	80084be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008326:	4b49      	ldr	r3, [pc, #292]	; (800844c <HAL_RCC_OscConfig+0x470>)
 8008328:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800832a:	f003 0302 	and.w	r3, r3, #2
 800832e:	2b00      	cmp	r3, #0
 8008330:	d0ee      	beq.n	8008310 <HAL_RCC_OscConfig+0x334>
 8008332:	e014      	b.n	800835e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008334:	f7fe fa34 	bl	80067a0 <HAL_GetTick>
 8008338:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800833a:	e00a      	b.n	8008352 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800833c:	f7fe fa30 	bl	80067a0 <HAL_GetTick>
 8008340:	4602      	mov	r2, r0
 8008342:	693b      	ldr	r3, [r7, #16]
 8008344:	1ad3      	subs	r3, r2, r3
 8008346:	f241 3288 	movw	r2, #5000	; 0x1388
 800834a:	4293      	cmp	r3, r2
 800834c:	d901      	bls.n	8008352 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800834e:	2303      	movs	r3, #3
 8008350:	e0b5      	b.n	80084be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008352:	4b3e      	ldr	r3, [pc, #248]	; (800844c <HAL_RCC_OscConfig+0x470>)
 8008354:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008356:	f003 0302 	and.w	r3, r3, #2
 800835a:	2b00      	cmp	r3, #0
 800835c:	d1ee      	bne.n	800833c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800835e:	7dfb      	ldrb	r3, [r7, #23]
 8008360:	2b01      	cmp	r3, #1
 8008362:	d105      	bne.n	8008370 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008364:	4b39      	ldr	r3, [pc, #228]	; (800844c <HAL_RCC_OscConfig+0x470>)
 8008366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008368:	4a38      	ldr	r2, [pc, #224]	; (800844c <HAL_RCC_OscConfig+0x470>)
 800836a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800836e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	699b      	ldr	r3, [r3, #24]
 8008374:	2b00      	cmp	r3, #0
 8008376:	f000 80a1 	beq.w	80084bc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800837a:	4b34      	ldr	r3, [pc, #208]	; (800844c <HAL_RCC_OscConfig+0x470>)
 800837c:	689b      	ldr	r3, [r3, #8]
 800837e:	f003 030c 	and.w	r3, r3, #12
 8008382:	2b08      	cmp	r3, #8
 8008384:	d05c      	beq.n	8008440 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	699b      	ldr	r3, [r3, #24]
 800838a:	2b02      	cmp	r3, #2
 800838c:	d141      	bne.n	8008412 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800838e:	4b31      	ldr	r3, [pc, #196]	; (8008454 <HAL_RCC_OscConfig+0x478>)
 8008390:	2200      	movs	r2, #0
 8008392:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008394:	f7fe fa04 	bl	80067a0 <HAL_GetTick>
 8008398:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800839a:	e008      	b.n	80083ae <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800839c:	f7fe fa00 	bl	80067a0 <HAL_GetTick>
 80083a0:	4602      	mov	r2, r0
 80083a2:	693b      	ldr	r3, [r7, #16]
 80083a4:	1ad3      	subs	r3, r2, r3
 80083a6:	2b02      	cmp	r3, #2
 80083a8:	d901      	bls.n	80083ae <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80083aa:	2303      	movs	r3, #3
 80083ac:	e087      	b.n	80084be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80083ae:	4b27      	ldr	r3, [pc, #156]	; (800844c <HAL_RCC_OscConfig+0x470>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d1f0      	bne.n	800839c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	69da      	ldr	r2, [r3, #28]
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6a1b      	ldr	r3, [r3, #32]
 80083c2:	431a      	orrs	r2, r3
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083c8:	019b      	lsls	r3, r3, #6
 80083ca:	431a      	orrs	r2, r3
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083d0:	085b      	lsrs	r3, r3, #1
 80083d2:	3b01      	subs	r3, #1
 80083d4:	041b      	lsls	r3, r3, #16
 80083d6:	431a      	orrs	r2, r3
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083dc:	061b      	lsls	r3, r3, #24
 80083de:	491b      	ldr	r1, [pc, #108]	; (800844c <HAL_RCC_OscConfig+0x470>)
 80083e0:	4313      	orrs	r3, r2
 80083e2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80083e4:	4b1b      	ldr	r3, [pc, #108]	; (8008454 <HAL_RCC_OscConfig+0x478>)
 80083e6:	2201      	movs	r2, #1
 80083e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80083ea:	f7fe f9d9 	bl	80067a0 <HAL_GetTick>
 80083ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80083f0:	e008      	b.n	8008404 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80083f2:	f7fe f9d5 	bl	80067a0 <HAL_GetTick>
 80083f6:	4602      	mov	r2, r0
 80083f8:	693b      	ldr	r3, [r7, #16]
 80083fa:	1ad3      	subs	r3, r2, r3
 80083fc:	2b02      	cmp	r3, #2
 80083fe:	d901      	bls.n	8008404 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008400:	2303      	movs	r3, #3
 8008402:	e05c      	b.n	80084be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008404:	4b11      	ldr	r3, [pc, #68]	; (800844c <HAL_RCC_OscConfig+0x470>)
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800840c:	2b00      	cmp	r3, #0
 800840e:	d0f0      	beq.n	80083f2 <HAL_RCC_OscConfig+0x416>
 8008410:	e054      	b.n	80084bc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008412:	4b10      	ldr	r3, [pc, #64]	; (8008454 <HAL_RCC_OscConfig+0x478>)
 8008414:	2200      	movs	r2, #0
 8008416:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008418:	f7fe f9c2 	bl	80067a0 <HAL_GetTick>
 800841c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800841e:	e008      	b.n	8008432 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008420:	f7fe f9be 	bl	80067a0 <HAL_GetTick>
 8008424:	4602      	mov	r2, r0
 8008426:	693b      	ldr	r3, [r7, #16]
 8008428:	1ad3      	subs	r3, r2, r3
 800842a:	2b02      	cmp	r3, #2
 800842c:	d901      	bls.n	8008432 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800842e:	2303      	movs	r3, #3
 8008430:	e045      	b.n	80084be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008432:	4b06      	ldr	r3, [pc, #24]	; (800844c <HAL_RCC_OscConfig+0x470>)
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800843a:	2b00      	cmp	r3, #0
 800843c:	d1f0      	bne.n	8008420 <HAL_RCC_OscConfig+0x444>
 800843e:	e03d      	b.n	80084bc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	699b      	ldr	r3, [r3, #24]
 8008444:	2b01      	cmp	r3, #1
 8008446:	d107      	bne.n	8008458 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008448:	2301      	movs	r3, #1
 800844a:	e038      	b.n	80084be <HAL_RCC_OscConfig+0x4e2>
 800844c:	40023800 	.word	0x40023800
 8008450:	40007000 	.word	0x40007000
 8008454:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008458:	4b1b      	ldr	r3, [pc, #108]	; (80084c8 <HAL_RCC_OscConfig+0x4ec>)
 800845a:	685b      	ldr	r3, [r3, #4]
 800845c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	699b      	ldr	r3, [r3, #24]
 8008462:	2b01      	cmp	r3, #1
 8008464:	d028      	beq.n	80084b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008470:	429a      	cmp	r2, r3
 8008472:	d121      	bne.n	80084b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800847e:	429a      	cmp	r2, r3
 8008480:	d11a      	bne.n	80084b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008482:	68fa      	ldr	r2, [r7, #12]
 8008484:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008488:	4013      	ands	r3, r2
 800848a:	687a      	ldr	r2, [r7, #4]
 800848c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800848e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008490:	4293      	cmp	r3, r2
 8008492:	d111      	bne.n	80084b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800849e:	085b      	lsrs	r3, r3, #1
 80084a0:	3b01      	subs	r3, #1
 80084a2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80084a4:	429a      	cmp	r2, r3
 80084a6:	d107      	bne.n	80084b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084b2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80084b4:	429a      	cmp	r2, r3
 80084b6:	d001      	beq.n	80084bc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80084b8:	2301      	movs	r3, #1
 80084ba:	e000      	b.n	80084be <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80084bc:	2300      	movs	r3, #0
}
 80084be:	4618      	mov	r0, r3
 80084c0:	3718      	adds	r7, #24
 80084c2:	46bd      	mov	sp, r7
 80084c4:	bd80      	pop	{r7, pc}
 80084c6:	bf00      	nop
 80084c8:	40023800 	.word	0x40023800

080084cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b084      	sub	sp, #16
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]
 80084d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d101      	bne.n	80084e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80084dc:	2301      	movs	r3, #1
 80084de:	e0cc      	b.n	800867a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80084e0:	4b68      	ldr	r3, [pc, #416]	; (8008684 <HAL_RCC_ClockConfig+0x1b8>)
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f003 030f 	and.w	r3, r3, #15
 80084e8:	683a      	ldr	r2, [r7, #0]
 80084ea:	429a      	cmp	r2, r3
 80084ec:	d90c      	bls.n	8008508 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80084ee:	4b65      	ldr	r3, [pc, #404]	; (8008684 <HAL_RCC_ClockConfig+0x1b8>)
 80084f0:	683a      	ldr	r2, [r7, #0]
 80084f2:	b2d2      	uxtb	r2, r2
 80084f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80084f6:	4b63      	ldr	r3, [pc, #396]	; (8008684 <HAL_RCC_ClockConfig+0x1b8>)
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	f003 030f 	and.w	r3, r3, #15
 80084fe:	683a      	ldr	r2, [r7, #0]
 8008500:	429a      	cmp	r2, r3
 8008502:	d001      	beq.n	8008508 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008504:	2301      	movs	r3, #1
 8008506:	e0b8      	b.n	800867a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f003 0302 	and.w	r3, r3, #2
 8008510:	2b00      	cmp	r3, #0
 8008512:	d020      	beq.n	8008556 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f003 0304 	and.w	r3, r3, #4
 800851c:	2b00      	cmp	r3, #0
 800851e:	d005      	beq.n	800852c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008520:	4b59      	ldr	r3, [pc, #356]	; (8008688 <HAL_RCC_ClockConfig+0x1bc>)
 8008522:	689b      	ldr	r3, [r3, #8]
 8008524:	4a58      	ldr	r2, [pc, #352]	; (8008688 <HAL_RCC_ClockConfig+0x1bc>)
 8008526:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800852a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f003 0308 	and.w	r3, r3, #8
 8008534:	2b00      	cmp	r3, #0
 8008536:	d005      	beq.n	8008544 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008538:	4b53      	ldr	r3, [pc, #332]	; (8008688 <HAL_RCC_ClockConfig+0x1bc>)
 800853a:	689b      	ldr	r3, [r3, #8]
 800853c:	4a52      	ldr	r2, [pc, #328]	; (8008688 <HAL_RCC_ClockConfig+0x1bc>)
 800853e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008542:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008544:	4b50      	ldr	r3, [pc, #320]	; (8008688 <HAL_RCC_ClockConfig+0x1bc>)
 8008546:	689b      	ldr	r3, [r3, #8]
 8008548:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	689b      	ldr	r3, [r3, #8]
 8008550:	494d      	ldr	r1, [pc, #308]	; (8008688 <HAL_RCC_ClockConfig+0x1bc>)
 8008552:	4313      	orrs	r3, r2
 8008554:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f003 0301 	and.w	r3, r3, #1
 800855e:	2b00      	cmp	r3, #0
 8008560:	d044      	beq.n	80085ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	685b      	ldr	r3, [r3, #4]
 8008566:	2b01      	cmp	r3, #1
 8008568:	d107      	bne.n	800857a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800856a:	4b47      	ldr	r3, [pc, #284]	; (8008688 <HAL_RCC_ClockConfig+0x1bc>)
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008572:	2b00      	cmp	r3, #0
 8008574:	d119      	bne.n	80085aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008576:	2301      	movs	r3, #1
 8008578:	e07f      	b.n	800867a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	685b      	ldr	r3, [r3, #4]
 800857e:	2b02      	cmp	r3, #2
 8008580:	d003      	beq.n	800858a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008586:	2b03      	cmp	r3, #3
 8008588:	d107      	bne.n	800859a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800858a:	4b3f      	ldr	r3, [pc, #252]	; (8008688 <HAL_RCC_ClockConfig+0x1bc>)
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008592:	2b00      	cmp	r3, #0
 8008594:	d109      	bne.n	80085aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008596:	2301      	movs	r3, #1
 8008598:	e06f      	b.n	800867a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800859a:	4b3b      	ldr	r3, [pc, #236]	; (8008688 <HAL_RCC_ClockConfig+0x1bc>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f003 0302 	and.w	r3, r3, #2
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d101      	bne.n	80085aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80085a6:	2301      	movs	r3, #1
 80085a8:	e067      	b.n	800867a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80085aa:	4b37      	ldr	r3, [pc, #220]	; (8008688 <HAL_RCC_ClockConfig+0x1bc>)
 80085ac:	689b      	ldr	r3, [r3, #8]
 80085ae:	f023 0203 	bic.w	r2, r3, #3
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	685b      	ldr	r3, [r3, #4]
 80085b6:	4934      	ldr	r1, [pc, #208]	; (8008688 <HAL_RCC_ClockConfig+0x1bc>)
 80085b8:	4313      	orrs	r3, r2
 80085ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80085bc:	f7fe f8f0 	bl	80067a0 <HAL_GetTick>
 80085c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80085c2:	e00a      	b.n	80085da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80085c4:	f7fe f8ec 	bl	80067a0 <HAL_GetTick>
 80085c8:	4602      	mov	r2, r0
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	1ad3      	subs	r3, r2, r3
 80085ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80085d2:	4293      	cmp	r3, r2
 80085d4:	d901      	bls.n	80085da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80085d6:	2303      	movs	r3, #3
 80085d8:	e04f      	b.n	800867a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80085da:	4b2b      	ldr	r3, [pc, #172]	; (8008688 <HAL_RCC_ClockConfig+0x1bc>)
 80085dc:	689b      	ldr	r3, [r3, #8]
 80085de:	f003 020c 	and.w	r2, r3, #12
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	685b      	ldr	r3, [r3, #4]
 80085e6:	009b      	lsls	r3, r3, #2
 80085e8:	429a      	cmp	r2, r3
 80085ea:	d1eb      	bne.n	80085c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80085ec:	4b25      	ldr	r3, [pc, #148]	; (8008684 <HAL_RCC_ClockConfig+0x1b8>)
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f003 030f 	and.w	r3, r3, #15
 80085f4:	683a      	ldr	r2, [r7, #0]
 80085f6:	429a      	cmp	r2, r3
 80085f8:	d20c      	bcs.n	8008614 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80085fa:	4b22      	ldr	r3, [pc, #136]	; (8008684 <HAL_RCC_ClockConfig+0x1b8>)
 80085fc:	683a      	ldr	r2, [r7, #0]
 80085fe:	b2d2      	uxtb	r2, r2
 8008600:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008602:	4b20      	ldr	r3, [pc, #128]	; (8008684 <HAL_RCC_ClockConfig+0x1b8>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f003 030f 	and.w	r3, r3, #15
 800860a:	683a      	ldr	r2, [r7, #0]
 800860c:	429a      	cmp	r2, r3
 800860e:	d001      	beq.n	8008614 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008610:	2301      	movs	r3, #1
 8008612:	e032      	b.n	800867a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f003 0304 	and.w	r3, r3, #4
 800861c:	2b00      	cmp	r3, #0
 800861e:	d008      	beq.n	8008632 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008620:	4b19      	ldr	r3, [pc, #100]	; (8008688 <HAL_RCC_ClockConfig+0x1bc>)
 8008622:	689b      	ldr	r3, [r3, #8]
 8008624:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	68db      	ldr	r3, [r3, #12]
 800862c:	4916      	ldr	r1, [pc, #88]	; (8008688 <HAL_RCC_ClockConfig+0x1bc>)
 800862e:	4313      	orrs	r3, r2
 8008630:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f003 0308 	and.w	r3, r3, #8
 800863a:	2b00      	cmp	r3, #0
 800863c:	d009      	beq.n	8008652 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800863e:	4b12      	ldr	r3, [pc, #72]	; (8008688 <HAL_RCC_ClockConfig+0x1bc>)
 8008640:	689b      	ldr	r3, [r3, #8]
 8008642:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	691b      	ldr	r3, [r3, #16]
 800864a:	00db      	lsls	r3, r3, #3
 800864c:	490e      	ldr	r1, [pc, #56]	; (8008688 <HAL_RCC_ClockConfig+0x1bc>)
 800864e:	4313      	orrs	r3, r2
 8008650:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008652:	f000 f821 	bl	8008698 <HAL_RCC_GetSysClockFreq>
 8008656:	4602      	mov	r2, r0
 8008658:	4b0b      	ldr	r3, [pc, #44]	; (8008688 <HAL_RCC_ClockConfig+0x1bc>)
 800865a:	689b      	ldr	r3, [r3, #8]
 800865c:	091b      	lsrs	r3, r3, #4
 800865e:	f003 030f 	and.w	r3, r3, #15
 8008662:	490a      	ldr	r1, [pc, #40]	; (800868c <HAL_RCC_ClockConfig+0x1c0>)
 8008664:	5ccb      	ldrb	r3, [r1, r3]
 8008666:	fa22 f303 	lsr.w	r3, r2, r3
 800866a:	4a09      	ldr	r2, [pc, #36]	; (8008690 <HAL_RCC_ClockConfig+0x1c4>)
 800866c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800866e:	4b09      	ldr	r3, [pc, #36]	; (8008694 <HAL_RCC_ClockConfig+0x1c8>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	4618      	mov	r0, r3
 8008674:	f7fe f850 	bl	8006718 <HAL_InitTick>

  return HAL_OK;
 8008678:	2300      	movs	r3, #0
}
 800867a:	4618      	mov	r0, r3
 800867c:	3710      	adds	r7, #16
 800867e:	46bd      	mov	sp, r7
 8008680:	bd80      	pop	{r7, pc}
 8008682:	bf00      	nop
 8008684:	40023c00 	.word	0x40023c00
 8008688:	40023800 	.word	0x40023800
 800868c:	08015d90 	.word	0x08015d90
 8008690:	20000094 	.word	0x20000094
 8008694:	200000f0 	.word	0x200000f0

08008698 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008698:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800869c:	b094      	sub	sp, #80	; 0x50
 800869e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80086a0:	2300      	movs	r3, #0
 80086a2:	647b      	str	r3, [r7, #68]	; 0x44
 80086a4:	2300      	movs	r3, #0
 80086a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80086a8:	2300      	movs	r3, #0
 80086aa:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80086ac:	2300      	movs	r3, #0
 80086ae:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80086b0:	4b79      	ldr	r3, [pc, #484]	; (8008898 <HAL_RCC_GetSysClockFreq+0x200>)
 80086b2:	689b      	ldr	r3, [r3, #8]
 80086b4:	f003 030c 	and.w	r3, r3, #12
 80086b8:	2b08      	cmp	r3, #8
 80086ba:	d00d      	beq.n	80086d8 <HAL_RCC_GetSysClockFreq+0x40>
 80086bc:	2b08      	cmp	r3, #8
 80086be:	f200 80e1 	bhi.w	8008884 <HAL_RCC_GetSysClockFreq+0x1ec>
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d002      	beq.n	80086cc <HAL_RCC_GetSysClockFreq+0x34>
 80086c6:	2b04      	cmp	r3, #4
 80086c8:	d003      	beq.n	80086d2 <HAL_RCC_GetSysClockFreq+0x3a>
 80086ca:	e0db      	b.n	8008884 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80086cc:	4b73      	ldr	r3, [pc, #460]	; (800889c <HAL_RCC_GetSysClockFreq+0x204>)
 80086ce:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80086d0:	e0db      	b.n	800888a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80086d2:	4b73      	ldr	r3, [pc, #460]	; (80088a0 <HAL_RCC_GetSysClockFreq+0x208>)
 80086d4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80086d6:	e0d8      	b.n	800888a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80086d8:	4b6f      	ldr	r3, [pc, #444]	; (8008898 <HAL_RCC_GetSysClockFreq+0x200>)
 80086da:	685b      	ldr	r3, [r3, #4]
 80086dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80086e0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80086e2:	4b6d      	ldr	r3, [pc, #436]	; (8008898 <HAL_RCC_GetSysClockFreq+0x200>)
 80086e4:	685b      	ldr	r3, [r3, #4]
 80086e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d063      	beq.n	80087b6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80086ee:	4b6a      	ldr	r3, [pc, #424]	; (8008898 <HAL_RCC_GetSysClockFreq+0x200>)
 80086f0:	685b      	ldr	r3, [r3, #4]
 80086f2:	099b      	lsrs	r3, r3, #6
 80086f4:	2200      	movs	r2, #0
 80086f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80086f8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80086fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008700:	633b      	str	r3, [r7, #48]	; 0x30
 8008702:	2300      	movs	r3, #0
 8008704:	637b      	str	r3, [r7, #52]	; 0x34
 8008706:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800870a:	4622      	mov	r2, r4
 800870c:	462b      	mov	r3, r5
 800870e:	f04f 0000 	mov.w	r0, #0
 8008712:	f04f 0100 	mov.w	r1, #0
 8008716:	0159      	lsls	r1, r3, #5
 8008718:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800871c:	0150      	lsls	r0, r2, #5
 800871e:	4602      	mov	r2, r0
 8008720:	460b      	mov	r3, r1
 8008722:	4621      	mov	r1, r4
 8008724:	1a51      	subs	r1, r2, r1
 8008726:	6139      	str	r1, [r7, #16]
 8008728:	4629      	mov	r1, r5
 800872a:	eb63 0301 	sbc.w	r3, r3, r1
 800872e:	617b      	str	r3, [r7, #20]
 8008730:	f04f 0200 	mov.w	r2, #0
 8008734:	f04f 0300 	mov.w	r3, #0
 8008738:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800873c:	4659      	mov	r1, fp
 800873e:	018b      	lsls	r3, r1, #6
 8008740:	4651      	mov	r1, sl
 8008742:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008746:	4651      	mov	r1, sl
 8008748:	018a      	lsls	r2, r1, #6
 800874a:	4651      	mov	r1, sl
 800874c:	ebb2 0801 	subs.w	r8, r2, r1
 8008750:	4659      	mov	r1, fp
 8008752:	eb63 0901 	sbc.w	r9, r3, r1
 8008756:	f04f 0200 	mov.w	r2, #0
 800875a:	f04f 0300 	mov.w	r3, #0
 800875e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008762:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008766:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800876a:	4690      	mov	r8, r2
 800876c:	4699      	mov	r9, r3
 800876e:	4623      	mov	r3, r4
 8008770:	eb18 0303 	adds.w	r3, r8, r3
 8008774:	60bb      	str	r3, [r7, #8]
 8008776:	462b      	mov	r3, r5
 8008778:	eb49 0303 	adc.w	r3, r9, r3
 800877c:	60fb      	str	r3, [r7, #12]
 800877e:	f04f 0200 	mov.w	r2, #0
 8008782:	f04f 0300 	mov.w	r3, #0
 8008786:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800878a:	4629      	mov	r1, r5
 800878c:	024b      	lsls	r3, r1, #9
 800878e:	4621      	mov	r1, r4
 8008790:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008794:	4621      	mov	r1, r4
 8008796:	024a      	lsls	r2, r1, #9
 8008798:	4610      	mov	r0, r2
 800879a:	4619      	mov	r1, r3
 800879c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800879e:	2200      	movs	r2, #0
 80087a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80087a2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80087a4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80087a8:	f7f8 fa7e 	bl	8000ca8 <__aeabi_uldivmod>
 80087ac:	4602      	mov	r2, r0
 80087ae:	460b      	mov	r3, r1
 80087b0:	4613      	mov	r3, r2
 80087b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80087b4:	e058      	b.n	8008868 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80087b6:	4b38      	ldr	r3, [pc, #224]	; (8008898 <HAL_RCC_GetSysClockFreq+0x200>)
 80087b8:	685b      	ldr	r3, [r3, #4]
 80087ba:	099b      	lsrs	r3, r3, #6
 80087bc:	2200      	movs	r2, #0
 80087be:	4618      	mov	r0, r3
 80087c0:	4611      	mov	r1, r2
 80087c2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80087c6:	623b      	str	r3, [r7, #32]
 80087c8:	2300      	movs	r3, #0
 80087ca:	627b      	str	r3, [r7, #36]	; 0x24
 80087cc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80087d0:	4642      	mov	r2, r8
 80087d2:	464b      	mov	r3, r9
 80087d4:	f04f 0000 	mov.w	r0, #0
 80087d8:	f04f 0100 	mov.w	r1, #0
 80087dc:	0159      	lsls	r1, r3, #5
 80087de:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80087e2:	0150      	lsls	r0, r2, #5
 80087e4:	4602      	mov	r2, r0
 80087e6:	460b      	mov	r3, r1
 80087e8:	4641      	mov	r1, r8
 80087ea:	ebb2 0a01 	subs.w	sl, r2, r1
 80087ee:	4649      	mov	r1, r9
 80087f0:	eb63 0b01 	sbc.w	fp, r3, r1
 80087f4:	f04f 0200 	mov.w	r2, #0
 80087f8:	f04f 0300 	mov.w	r3, #0
 80087fc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008800:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008804:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008808:	ebb2 040a 	subs.w	r4, r2, sl
 800880c:	eb63 050b 	sbc.w	r5, r3, fp
 8008810:	f04f 0200 	mov.w	r2, #0
 8008814:	f04f 0300 	mov.w	r3, #0
 8008818:	00eb      	lsls	r3, r5, #3
 800881a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800881e:	00e2      	lsls	r2, r4, #3
 8008820:	4614      	mov	r4, r2
 8008822:	461d      	mov	r5, r3
 8008824:	4643      	mov	r3, r8
 8008826:	18e3      	adds	r3, r4, r3
 8008828:	603b      	str	r3, [r7, #0]
 800882a:	464b      	mov	r3, r9
 800882c:	eb45 0303 	adc.w	r3, r5, r3
 8008830:	607b      	str	r3, [r7, #4]
 8008832:	f04f 0200 	mov.w	r2, #0
 8008836:	f04f 0300 	mov.w	r3, #0
 800883a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800883e:	4629      	mov	r1, r5
 8008840:	028b      	lsls	r3, r1, #10
 8008842:	4621      	mov	r1, r4
 8008844:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008848:	4621      	mov	r1, r4
 800884a:	028a      	lsls	r2, r1, #10
 800884c:	4610      	mov	r0, r2
 800884e:	4619      	mov	r1, r3
 8008850:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008852:	2200      	movs	r2, #0
 8008854:	61bb      	str	r3, [r7, #24]
 8008856:	61fa      	str	r2, [r7, #28]
 8008858:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800885c:	f7f8 fa24 	bl	8000ca8 <__aeabi_uldivmod>
 8008860:	4602      	mov	r2, r0
 8008862:	460b      	mov	r3, r1
 8008864:	4613      	mov	r3, r2
 8008866:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008868:	4b0b      	ldr	r3, [pc, #44]	; (8008898 <HAL_RCC_GetSysClockFreq+0x200>)
 800886a:	685b      	ldr	r3, [r3, #4]
 800886c:	0c1b      	lsrs	r3, r3, #16
 800886e:	f003 0303 	and.w	r3, r3, #3
 8008872:	3301      	adds	r3, #1
 8008874:	005b      	lsls	r3, r3, #1
 8008876:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8008878:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800887a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800887c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008880:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008882:	e002      	b.n	800888a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008884:	4b05      	ldr	r3, [pc, #20]	; (800889c <HAL_RCC_GetSysClockFreq+0x204>)
 8008886:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008888:	bf00      	nop
    }
  }
  return sysclockfreq;
 800888a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800888c:	4618      	mov	r0, r3
 800888e:	3750      	adds	r7, #80	; 0x50
 8008890:	46bd      	mov	sp, r7
 8008892:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008896:	bf00      	nop
 8008898:	40023800 	.word	0x40023800
 800889c:	00f42400 	.word	0x00f42400
 80088a0:	007a1200 	.word	0x007a1200

080088a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80088a4:	b480      	push	{r7}
 80088a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80088a8:	4b03      	ldr	r3, [pc, #12]	; (80088b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80088aa:	681b      	ldr	r3, [r3, #0]
}
 80088ac:	4618      	mov	r0, r3
 80088ae:	46bd      	mov	sp, r7
 80088b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b4:	4770      	bx	lr
 80088b6:	bf00      	nop
 80088b8:	20000094 	.word	0x20000094

080088bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80088c0:	f7ff fff0 	bl	80088a4 <HAL_RCC_GetHCLKFreq>
 80088c4:	4602      	mov	r2, r0
 80088c6:	4b05      	ldr	r3, [pc, #20]	; (80088dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80088c8:	689b      	ldr	r3, [r3, #8]
 80088ca:	0a9b      	lsrs	r3, r3, #10
 80088cc:	f003 0307 	and.w	r3, r3, #7
 80088d0:	4903      	ldr	r1, [pc, #12]	; (80088e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80088d2:	5ccb      	ldrb	r3, [r1, r3]
 80088d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80088d8:	4618      	mov	r0, r3
 80088da:	bd80      	pop	{r7, pc}
 80088dc:	40023800 	.word	0x40023800
 80088e0:	08015da0 	.word	0x08015da0

080088e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80088e4:	b580      	push	{r7, lr}
 80088e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80088e8:	f7ff ffdc 	bl	80088a4 <HAL_RCC_GetHCLKFreq>
 80088ec:	4602      	mov	r2, r0
 80088ee:	4b05      	ldr	r3, [pc, #20]	; (8008904 <HAL_RCC_GetPCLK2Freq+0x20>)
 80088f0:	689b      	ldr	r3, [r3, #8]
 80088f2:	0b5b      	lsrs	r3, r3, #13
 80088f4:	f003 0307 	and.w	r3, r3, #7
 80088f8:	4903      	ldr	r1, [pc, #12]	; (8008908 <HAL_RCC_GetPCLK2Freq+0x24>)
 80088fa:	5ccb      	ldrb	r3, [r1, r3]
 80088fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008900:	4618      	mov	r0, r3
 8008902:	bd80      	pop	{r7, pc}
 8008904:	40023800 	.word	0x40023800
 8008908:	08015da0 	.word	0x08015da0

0800890c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800890c:	b580      	push	{r7, lr}
 800890e:	b086      	sub	sp, #24
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008914:	2300      	movs	r3, #0
 8008916:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8008918:	2300      	movs	r3, #0
 800891a:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	f003 0301 	and.w	r3, r3, #1
 8008924:	2b00      	cmp	r3, #0
 8008926:	d10b      	bne.n	8008940 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008930:	2b00      	cmp	r3, #0
 8008932:	d105      	bne.n	8008940 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800893c:	2b00      	cmp	r3, #0
 800893e:	d075      	beq.n	8008a2c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008940:	4b91      	ldr	r3, [pc, #580]	; (8008b88 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8008942:	2200      	movs	r2, #0
 8008944:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008946:	f7fd ff2b 	bl	80067a0 <HAL_GetTick>
 800894a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800894c:	e008      	b.n	8008960 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800894e:	f7fd ff27 	bl	80067a0 <HAL_GetTick>
 8008952:	4602      	mov	r2, r0
 8008954:	697b      	ldr	r3, [r7, #20]
 8008956:	1ad3      	subs	r3, r2, r3
 8008958:	2b02      	cmp	r3, #2
 800895a:	d901      	bls.n	8008960 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800895c:	2303      	movs	r3, #3
 800895e:	e189      	b.n	8008c74 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008960:	4b8a      	ldr	r3, [pc, #552]	; (8008b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008968:	2b00      	cmp	r3, #0
 800896a:	d1f0      	bne.n	800894e <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f003 0301 	and.w	r3, r3, #1
 8008974:	2b00      	cmp	r3, #0
 8008976:	d009      	beq.n	800898c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	685b      	ldr	r3, [r3, #4]
 800897c:	019a      	lsls	r2, r3, #6
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	689b      	ldr	r3, [r3, #8]
 8008982:	071b      	lsls	r3, r3, #28
 8008984:	4981      	ldr	r1, [pc, #516]	; (8008b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008986:	4313      	orrs	r3, r2
 8008988:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f003 0302 	and.w	r3, r3, #2
 8008994:	2b00      	cmp	r3, #0
 8008996:	d01f      	beq.n	80089d8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008998:	4b7c      	ldr	r3, [pc, #496]	; (8008b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800899a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800899e:	0f1b      	lsrs	r3, r3, #28
 80089a0:	f003 0307 	and.w	r3, r3, #7
 80089a4:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	685b      	ldr	r3, [r3, #4]
 80089aa:	019a      	lsls	r2, r3, #6
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	68db      	ldr	r3, [r3, #12]
 80089b0:	061b      	lsls	r3, r3, #24
 80089b2:	431a      	orrs	r2, r3
 80089b4:	693b      	ldr	r3, [r7, #16]
 80089b6:	071b      	lsls	r3, r3, #28
 80089b8:	4974      	ldr	r1, [pc, #464]	; (8008b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80089ba:	4313      	orrs	r3, r2
 80089bc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80089c0:	4b72      	ldr	r3, [pc, #456]	; (8008b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80089c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80089c6:	f023 021f 	bic.w	r2, r3, #31
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	69db      	ldr	r3, [r3, #28]
 80089ce:	3b01      	subs	r3, #1
 80089d0:	496e      	ldr	r1, [pc, #440]	; (8008b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80089d2:	4313      	orrs	r3, r2
 80089d4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d00d      	beq.n	8008a00 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	685b      	ldr	r3, [r3, #4]
 80089e8:	019a      	lsls	r2, r3, #6
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	68db      	ldr	r3, [r3, #12]
 80089ee:	061b      	lsls	r3, r3, #24
 80089f0:	431a      	orrs	r2, r3
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	689b      	ldr	r3, [r3, #8]
 80089f6:	071b      	lsls	r3, r3, #28
 80089f8:	4964      	ldr	r1, [pc, #400]	; (8008b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80089fa:	4313      	orrs	r3, r2
 80089fc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008a00:	4b61      	ldr	r3, [pc, #388]	; (8008b88 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8008a02:	2201      	movs	r2, #1
 8008a04:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008a06:	f7fd fecb 	bl	80067a0 <HAL_GetTick>
 8008a0a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008a0c:	e008      	b.n	8008a20 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8008a0e:	f7fd fec7 	bl	80067a0 <HAL_GetTick>
 8008a12:	4602      	mov	r2, r0
 8008a14:	697b      	ldr	r3, [r7, #20]
 8008a16:	1ad3      	subs	r3, r2, r3
 8008a18:	2b02      	cmp	r3, #2
 8008a1a:	d901      	bls.n	8008a20 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008a1c:	2303      	movs	r3, #3
 8008a1e:	e129      	b.n	8008c74 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008a20:	4b5a      	ldr	r3, [pc, #360]	; (8008b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d0f0      	beq.n	8008a0e <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f003 0304 	and.w	r3, r3, #4
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d105      	bne.n	8008a44 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d079      	beq.n	8008b38 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008a44:	4b52      	ldr	r3, [pc, #328]	; (8008b90 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8008a46:	2200      	movs	r2, #0
 8008a48:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008a4a:	f7fd fea9 	bl	80067a0 <HAL_GetTick>
 8008a4e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008a50:	e008      	b.n	8008a64 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8008a52:	f7fd fea5 	bl	80067a0 <HAL_GetTick>
 8008a56:	4602      	mov	r2, r0
 8008a58:	697b      	ldr	r3, [r7, #20]
 8008a5a:	1ad3      	subs	r3, r2, r3
 8008a5c:	2b02      	cmp	r3, #2
 8008a5e:	d901      	bls.n	8008a64 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008a60:	2303      	movs	r3, #3
 8008a62:	e107      	b.n	8008c74 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008a64:	4b49      	ldr	r3, [pc, #292]	; (8008b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008a6c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008a70:	d0ef      	beq.n	8008a52 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f003 0304 	and.w	r3, r3, #4
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d020      	beq.n	8008ac0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008a7e:	4b43      	ldr	r3, [pc, #268]	; (8008b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008a80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a84:	0f1b      	lsrs	r3, r3, #28
 8008a86:	f003 0307 	and.w	r3, r3, #7
 8008a8a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	691b      	ldr	r3, [r3, #16]
 8008a90:	019a      	lsls	r2, r3, #6
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	695b      	ldr	r3, [r3, #20]
 8008a96:	061b      	lsls	r3, r3, #24
 8008a98:	431a      	orrs	r2, r3
 8008a9a:	693b      	ldr	r3, [r7, #16]
 8008a9c:	071b      	lsls	r3, r3, #28
 8008a9e:	493b      	ldr	r1, [pc, #236]	; (8008b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008aa0:	4313      	orrs	r3, r2
 8008aa2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008aa6:	4b39      	ldr	r3, [pc, #228]	; (8008b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008aa8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008aac:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	6a1b      	ldr	r3, [r3, #32]
 8008ab4:	3b01      	subs	r3, #1
 8008ab6:	021b      	lsls	r3, r3, #8
 8008ab8:	4934      	ldr	r1, [pc, #208]	; (8008b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008aba:	4313      	orrs	r3, r2
 8008abc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	f003 0308 	and.w	r3, r3, #8
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d01e      	beq.n	8008b0a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008acc:	4b2f      	ldr	r3, [pc, #188]	; (8008b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ad2:	0e1b      	lsrs	r3, r3, #24
 8008ad4:	f003 030f 	and.w	r3, r3, #15
 8008ad8:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	691b      	ldr	r3, [r3, #16]
 8008ade:	019a      	lsls	r2, r3, #6
 8008ae0:	693b      	ldr	r3, [r7, #16]
 8008ae2:	061b      	lsls	r3, r3, #24
 8008ae4:	431a      	orrs	r2, r3
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	699b      	ldr	r3, [r3, #24]
 8008aea:	071b      	lsls	r3, r3, #28
 8008aec:	4927      	ldr	r1, [pc, #156]	; (8008b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008aee:	4313      	orrs	r3, r2
 8008af0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8008af4:	4b25      	ldr	r3, [pc, #148]	; (8008b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008af6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008afa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b02:	4922      	ldr	r1, [pc, #136]	; (8008b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008b04:	4313      	orrs	r3, r2
 8008b06:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008b0a:	4b21      	ldr	r3, [pc, #132]	; (8008b90 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8008b0c:	2201      	movs	r2, #1
 8008b0e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008b10:	f7fd fe46 	bl	80067a0 <HAL_GetTick>
 8008b14:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008b16:	e008      	b.n	8008b2a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8008b18:	f7fd fe42 	bl	80067a0 <HAL_GetTick>
 8008b1c:	4602      	mov	r2, r0
 8008b1e:	697b      	ldr	r3, [r7, #20]
 8008b20:	1ad3      	subs	r3, r2, r3
 8008b22:	2b02      	cmp	r3, #2
 8008b24:	d901      	bls.n	8008b2a <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008b26:	2303      	movs	r3, #3
 8008b28:	e0a4      	b.n	8008c74 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008b2a:	4b18      	ldr	r3, [pc, #96]	; (8008b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008b32:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008b36:	d1ef      	bne.n	8008b18 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f003 0320 	and.w	r3, r3, #32
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	f000 808b 	beq.w	8008c5c <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008b46:	2300      	movs	r3, #0
 8008b48:	60fb      	str	r3, [r7, #12]
 8008b4a:	4b10      	ldr	r3, [pc, #64]	; (8008b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b4e:	4a0f      	ldr	r2, [pc, #60]	; (8008b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008b50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008b54:	6413      	str	r3, [r2, #64]	; 0x40
 8008b56:	4b0d      	ldr	r3, [pc, #52]	; (8008b8c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008b5e:	60fb      	str	r3, [r7, #12]
 8008b60:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008b62:	4b0c      	ldr	r3, [pc, #48]	; (8008b94 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	4a0b      	ldr	r2, [pc, #44]	; (8008b94 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8008b68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008b6c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008b6e:	f7fd fe17 	bl	80067a0 <HAL_GetTick>
 8008b72:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008b74:	e010      	b.n	8008b98 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8008b76:	f7fd fe13 	bl	80067a0 <HAL_GetTick>
 8008b7a:	4602      	mov	r2, r0
 8008b7c:	697b      	ldr	r3, [r7, #20]
 8008b7e:	1ad3      	subs	r3, r2, r3
 8008b80:	2b02      	cmp	r3, #2
 8008b82:	d909      	bls.n	8008b98 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8008b84:	2303      	movs	r3, #3
 8008b86:	e075      	b.n	8008c74 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8008b88:	42470068 	.word	0x42470068
 8008b8c:	40023800 	.word	0x40023800
 8008b90:	42470070 	.word	0x42470070
 8008b94:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008b98:	4b38      	ldr	r3, [pc, #224]	; (8008c7c <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d0e8      	beq.n	8008b76 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008ba4:	4b36      	ldr	r3, [pc, #216]	; (8008c80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008ba6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ba8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008bac:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008bae:	693b      	ldr	r3, [r7, #16]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d02f      	beq.n	8008c14 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bb8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008bbc:	693a      	ldr	r2, [r7, #16]
 8008bbe:	429a      	cmp	r2, r3
 8008bc0:	d028      	beq.n	8008c14 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008bc2:	4b2f      	ldr	r3, [pc, #188]	; (8008c80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008bc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008bc6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008bca:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008bcc:	4b2d      	ldr	r3, [pc, #180]	; (8008c84 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8008bce:	2201      	movs	r2, #1
 8008bd0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008bd2:	4b2c      	ldr	r3, [pc, #176]	; (8008c84 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8008bd8:	4a29      	ldr	r2, [pc, #164]	; (8008c80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008bda:	693b      	ldr	r3, [r7, #16]
 8008bdc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008bde:	4b28      	ldr	r3, [pc, #160]	; (8008c80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008be0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008be2:	f003 0301 	and.w	r3, r3, #1
 8008be6:	2b01      	cmp	r3, #1
 8008be8:	d114      	bne.n	8008c14 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8008bea:	f7fd fdd9 	bl	80067a0 <HAL_GetTick>
 8008bee:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008bf0:	e00a      	b.n	8008c08 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008bf2:	f7fd fdd5 	bl	80067a0 <HAL_GetTick>
 8008bf6:	4602      	mov	r2, r0
 8008bf8:	697b      	ldr	r3, [r7, #20]
 8008bfa:	1ad3      	subs	r3, r2, r3
 8008bfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8008c00:	4293      	cmp	r3, r2
 8008c02:	d901      	bls.n	8008c08 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8008c04:	2303      	movs	r3, #3
 8008c06:	e035      	b.n	8008c74 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008c08:	4b1d      	ldr	r3, [pc, #116]	; (8008c80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008c0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c0c:	f003 0302 	and.w	r3, r3, #2
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d0ee      	beq.n	8008bf2 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c18:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c1c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008c20:	d10d      	bne.n	8008c3e <HAL_RCCEx_PeriphCLKConfig+0x332>
 8008c22:	4b17      	ldr	r3, [pc, #92]	; (8008c80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008c24:	689b      	ldr	r3, [r3, #8]
 8008c26:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c2e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008c32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c36:	4912      	ldr	r1, [pc, #72]	; (8008c80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008c38:	4313      	orrs	r3, r2
 8008c3a:	608b      	str	r3, [r1, #8]
 8008c3c:	e005      	b.n	8008c4a <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8008c3e:	4b10      	ldr	r3, [pc, #64]	; (8008c80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008c40:	689b      	ldr	r3, [r3, #8]
 8008c42:	4a0f      	ldr	r2, [pc, #60]	; (8008c80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008c44:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8008c48:	6093      	str	r3, [r2, #8]
 8008c4a:	4b0d      	ldr	r3, [pc, #52]	; (8008c80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008c4c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008c56:	490a      	ldr	r1, [pc, #40]	; (8008c80 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008c58:	4313      	orrs	r3, r2
 8008c5a:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	f003 0310 	and.w	r3, r3, #16
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d004      	beq.n	8008c72 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8008c6e:	4b06      	ldr	r3, [pc, #24]	; (8008c88 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8008c70:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8008c72:	2300      	movs	r3, #0
}
 8008c74:	4618      	mov	r0, r3
 8008c76:	3718      	adds	r7, #24
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	bd80      	pop	{r7, pc}
 8008c7c:	40007000 	.word	0x40007000
 8008c80:	40023800 	.word	0x40023800
 8008c84:	42470e40 	.word	0x42470e40
 8008c88:	424711e0 	.word	0x424711e0

08008c8c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008c8c:	b580      	push	{r7, lr}
 8008c8e:	b084      	sub	sp, #16
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008c94:	2301      	movs	r3, #1
 8008c96:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d101      	bne.n	8008ca2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8008c9e:	2301      	movs	r3, #1
 8008ca0:	e066      	b.n	8008d70 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	7f5b      	ldrb	r3, [r3, #29]
 8008ca6:	b2db      	uxtb	r3, r3
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d105      	bne.n	8008cb8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2200      	movs	r2, #0
 8008cb0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008cb2:	6878      	ldr	r0, [r7, #4]
 8008cb4:	f7fb fbf8 	bl	80044a8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	2202      	movs	r2, #2
 8008cbc:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	22ca      	movs	r2, #202	; 0xca
 8008cc4:	625a      	str	r2, [r3, #36]	; 0x24
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	2253      	movs	r2, #83	; 0x53
 8008ccc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8008cce:	6878      	ldr	r0, [r7, #4]
 8008cd0:	f000 f927 	bl	8008f22 <RTC_EnterInitMode>
 8008cd4:	4603      	mov	r3, r0
 8008cd6:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8008cd8:	7bfb      	ldrb	r3, [r7, #15]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d12c      	bne.n	8008d38 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	689b      	ldr	r3, [r3, #8]
 8008ce4:	687a      	ldr	r2, [r7, #4]
 8008ce6:	6812      	ldr	r2, [r2, #0]
 8008ce8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008cec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008cf0:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	6899      	ldr	r1, [r3, #8]
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	685a      	ldr	r2, [r3, #4]
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	691b      	ldr	r3, [r3, #16]
 8008d00:	431a      	orrs	r2, r3
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	695b      	ldr	r3, [r3, #20]
 8008d06:	431a      	orrs	r2, r3
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	430a      	orrs	r2, r1
 8008d0e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	687a      	ldr	r2, [r7, #4]
 8008d16:	68d2      	ldr	r2, [r2, #12]
 8008d18:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	6919      	ldr	r1, [r3, #16]
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	689b      	ldr	r3, [r3, #8]
 8008d24:	041a      	lsls	r2, r3, #16
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	430a      	orrs	r2, r1
 8008d2c:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008d2e:	6878      	ldr	r0, [r7, #4]
 8008d30:	f000 f92e 	bl	8008f90 <RTC_ExitInitMode>
 8008d34:	4603      	mov	r3, r0
 8008d36:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8008d38:	7bfb      	ldrb	r3, [r7, #15]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d113      	bne.n	8008d66 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008d4c:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	699a      	ldr	r2, [r3, #24]
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	430a      	orrs	r2, r1
 8008d5e:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2201      	movs	r2, #1
 8008d64:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	22ff      	movs	r2, #255	; 0xff
 8008d6c:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8008d6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d70:	4618      	mov	r0, r3
 8008d72:	3710      	adds	r7, #16
 8008d74:	46bd      	mov	sp, r7
 8008d76:	bd80      	pop	{r7, pc}

08008d78 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b086      	sub	sp, #24
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	60f8      	str	r0, [r7, #12]
 8008d80:	60b9      	str	r1, [r7, #8]
 8008d82:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008d84:	2300      	movs	r3, #0
 8008d86:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008d8e:	68bb      	ldr	r3, [r7, #8]
 8008d90:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	691b      	ldr	r3, [r3, #16]
 8008d98:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8008daa:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8008dae:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8008db0:	697b      	ldr	r3, [r7, #20]
 8008db2:	0c1b      	lsrs	r3, r3, #16
 8008db4:	b2db      	uxtb	r3, r3
 8008db6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008dba:	b2da      	uxtb	r2, r3
 8008dbc:	68bb      	ldr	r3, [r7, #8]
 8008dbe:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8008dc0:	697b      	ldr	r3, [r7, #20]
 8008dc2:	0a1b      	lsrs	r3, r3, #8
 8008dc4:	b2db      	uxtb	r3, r3
 8008dc6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008dca:	b2da      	uxtb	r2, r3
 8008dcc:	68bb      	ldr	r3, [r7, #8]
 8008dce:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8008dd0:	697b      	ldr	r3, [r7, #20]
 8008dd2:	b2db      	uxtb	r3, r3
 8008dd4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008dd8:	b2da      	uxtb	r2, r3
 8008dda:	68bb      	ldr	r3, [r7, #8]
 8008ddc:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8008dde:	697b      	ldr	r3, [r7, #20]
 8008de0:	0d9b      	lsrs	r3, r3, #22
 8008de2:	b2db      	uxtb	r3, r3
 8008de4:	f003 0301 	and.w	r3, r3, #1
 8008de8:	b2da      	uxtb	r2, r3
 8008dea:	68bb      	ldr	r3, [r7, #8]
 8008dec:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d11a      	bne.n	8008e2a <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8008df4:	68bb      	ldr	r3, [r7, #8]
 8008df6:	781b      	ldrb	r3, [r3, #0]
 8008df8:	4618      	mov	r0, r3
 8008dfa:	f000 f8ee 	bl	8008fda <RTC_Bcd2ToByte>
 8008dfe:	4603      	mov	r3, r0
 8008e00:	461a      	mov	r2, r3
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8008e06:	68bb      	ldr	r3, [r7, #8]
 8008e08:	785b      	ldrb	r3, [r3, #1]
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	f000 f8e5 	bl	8008fda <RTC_Bcd2ToByte>
 8008e10:	4603      	mov	r3, r0
 8008e12:	461a      	mov	r2, r3
 8008e14:	68bb      	ldr	r3, [r7, #8]
 8008e16:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	789b      	ldrb	r3, [r3, #2]
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	f000 f8dc 	bl	8008fda <RTC_Bcd2ToByte>
 8008e22:	4603      	mov	r3, r0
 8008e24:	461a      	mov	r2, r3
 8008e26:	68bb      	ldr	r3, [r7, #8]
 8008e28:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8008e2a:	2300      	movs	r3, #0
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	3718      	adds	r7, #24
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd80      	pop	{r7, pc}

08008e34 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b086      	sub	sp, #24
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	60f8      	str	r0, [r7, #12]
 8008e3c:	60b9      	str	r1, [r7, #8]
 8008e3e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8008e40:	2300      	movs	r3, #0
 8008e42:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	685b      	ldr	r3, [r3, #4]
 8008e4a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008e4e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008e52:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8008e54:	697b      	ldr	r3, [r7, #20]
 8008e56:	0c1b      	lsrs	r3, r3, #16
 8008e58:	b2da      	uxtb	r2, r3
 8008e5a:	68bb      	ldr	r3, [r7, #8]
 8008e5c:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8008e5e:	697b      	ldr	r3, [r7, #20]
 8008e60:	0a1b      	lsrs	r3, r3, #8
 8008e62:	b2db      	uxtb	r3, r3
 8008e64:	f003 031f 	and.w	r3, r3, #31
 8008e68:	b2da      	uxtb	r2, r3
 8008e6a:	68bb      	ldr	r3, [r7, #8]
 8008e6c:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8008e6e:	697b      	ldr	r3, [r7, #20]
 8008e70:	b2db      	uxtb	r3, r3
 8008e72:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008e76:	b2da      	uxtb	r2, r3
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8008e7c:	697b      	ldr	r3, [r7, #20]
 8008e7e:	0b5b      	lsrs	r3, r3, #13
 8008e80:	b2db      	uxtb	r3, r3
 8008e82:	f003 0307 	and.w	r3, r3, #7
 8008e86:	b2da      	uxtb	r2, r3
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d11a      	bne.n	8008ec8 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8008e92:	68bb      	ldr	r3, [r7, #8]
 8008e94:	78db      	ldrb	r3, [r3, #3]
 8008e96:	4618      	mov	r0, r3
 8008e98:	f000 f89f 	bl	8008fda <RTC_Bcd2ToByte>
 8008e9c:	4603      	mov	r3, r0
 8008e9e:	461a      	mov	r2, r3
 8008ea0:	68bb      	ldr	r3, [r7, #8]
 8008ea2:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8008ea4:	68bb      	ldr	r3, [r7, #8]
 8008ea6:	785b      	ldrb	r3, [r3, #1]
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	f000 f896 	bl	8008fda <RTC_Bcd2ToByte>
 8008eae:	4603      	mov	r3, r0
 8008eb0:	461a      	mov	r2, r3
 8008eb2:	68bb      	ldr	r3, [r7, #8]
 8008eb4:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8008eb6:	68bb      	ldr	r3, [r7, #8]
 8008eb8:	789b      	ldrb	r3, [r3, #2]
 8008eba:	4618      	mov	r0, r3
 8008ebc:	f000 f88d 	bl	8008fda <RTC_Bcd2ToByte>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	461a      	mov	r2, r3
 8008ec4:	68bb      	ldr	r3, [r7, #8]
 8008ec6:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8008ec8:	2300      	movs	r3, #0
}
 8008eca:	4618      	mov	r0, r3
 8008ecc:	3718      	adds	r7, #24
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	bd80      	pop	{r7, pc}

08008ed2 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8008ed2:	b580      	push	{r7, lr}
 8008ed4:	b084      	sub	sp, #16
 8008ed6:	af00      	add	r7, sp, #0
 8008ed8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008eda:	2300      	movs	r3, #0
 8008edc:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	68da      	ldr	r2, [r3, #12]
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008eec:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008eee:	f7fd fc57 	bl	80067a0 <HAL_GetTick>
 8008ef2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008ef4:	e009      	b.n	8008f0a <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008ef6:	f7fd fc53 	bl	80067a0 <HAL_GetTick>
 8008efa:	4602      	mov	r2, r0
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	1ad3      	subs	r3, r2, r3
 8008f00:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008f04:	d901      	bls.n	8008f0a <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8008f06:	2303      	movs	r3, #3
 8008f08:	e007      	b.n	8008f1a <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	68db      	ldr	r3, [r3, #12]
 8008f10:	f003 0320 	and.w	r3, r3, #32
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d0ee      	beq.n	8008ef6 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8008f18:	2300      	movs	r3, #0
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	3710      	adds	r7, #16
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bd80      	pop	{r7, pc}

08008f22 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8008f22:	b580      	push	{r7, lr}
 8008f24:	b084      	sub	sp, #16
 8008f26:	af00      	add	r7, sp, #0
 8008f28:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8008f2e:	2300      	movs	r3, #0
 8008f30:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	68db      	ldr	r3, [r3, #12]
 8008f38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d122      	bne.n	8008f86 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	68da      	ldr	r2, [r3, #12]
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008f4e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008f50:	f7fd fc26 	bl	80067a0 <HAL_GetTick>
 8008f54:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008f56:	e00c      	b.n	8008f72 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008f58:	f7fd fc22 	bl	80067a0 <HAL_GetTick>
 8008f5c:	4602      	mov	r2, r0
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	1ad3      	subs	r3, r2, r3
 8008f62:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008f66:	d904      	bls.n	8008f72 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2204      	movs	r2, #4
 8008f6c:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8008f6e:	2301      	movs	r3, #1
 8008f70:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	68db      	ldr	r3, [r3, #12]
 8008f78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d102      	bne.n	8008f86 <RTC_EnterInitMode+0x64>
 8008f80:	7bfb      	ldrb	r3, [r7, #15]
 8008f82:	2b01      	cmp	r3, #1
 8008f84:	d1e8      	bne.n	8008f58 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8008f86:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f88:	4618      	mov	r0, r3
 8008f8a:	3710      	adds	r7, #16
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	bd80      	pop	{r7, pc}

08008f90 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b084      	sub	sp, #16
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008f98:	2300      	movs	r3, #0
 8008f9a:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	68da      	ldr	r2, [r3, #12]
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008faa:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	689b      	ldr	r3, [r3, #8]
 8008fb2:	f003 0320 	and.w	r3, r3, #32
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d10a      	bne.n	8008fd0 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f7ff ff89 	bl	8008ed2 <HAL_RTC_WaitForSynchro>
 8008fc0:	4603      	mov	r3, r0
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d004      	beq.n	8008fd0 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	2204      	movs	r2, #4
 8008fca:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8008fcc:	2301      	movs	r3, #1
 8008fce:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8008fd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	3710      	adds	r7, #16
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	bd80      	pop	{r7, pc}

08008fda <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8008fda:	b480      	push	{r7}
 8008fdc:	b085      	sub	sp, #20
 8008fde:	af00      	add	r7, sp, #0
 8008fe0:	4603      	mov	r3, r0
 8008fe2:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8008fe8:	79fb      	ldrb	r3, [r7, #7]
 8008fea:	091b      	lsrs	r3, r3, #4
 8008fec:	b2db      	uxtb	r3, r3
 8008fee:	461a      	mov	r2, r3
 8008ff0:	0092      	lsls	r2, r2, #2
 8008ff2:	4413      	add	r3, r2
 8008ff4:	005b      	lsls	r3, r3, #1
 8008ff6:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8008ff8:	79fb      	ldrb	r3, [r7, #7]
 8008ffa:	f003 030f 	and.w	r3, r3, #15
 8008ffe:	b2da      	uxtb	r2, r3
 8009000:	7bfb      	ldrb	r3, [r7, #15]
 8009002:	4413      	add	r3, r2
 8009004:	b2db      	uxtb	r3, r3
}
 8009006:	4618      	mov	r0, r3
 8009008:	3714      	adds	r7, #20
 800900a:	46bd      	mov	sp, r7
 800900c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009010:	4770      	bx	lr

08009012 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8009012:	b580      	push	{r7, lr}
 8009014:	b082      	sub	sp, #8
 8009016:	af00      	add	r7, sp, #0
 8009018:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d101      	bne.n	8009024 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8009020:	2301      	movs	r3, #1
 8009022:	e022      	b.n	800906a <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800902a:	b2db      	uxtb	r3, r3
 800902c:	2b00      	cmp	r3, #0
 800902e:	d105      	bne.n	800903c <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2200      	movs	r2, #0
 8009034:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8009036:	6878      	ldr	r0, [r7, #4]
 8009038:	f7fb fa80 	bl	800453c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2203      	movs	r2, #3
 8009040:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8009044:	6878      	ldr	r0, [r7, #4]
 8009046:	f000 f815 	bl	8009074 <HAL_SD_InitCard>
 800904a:	4603      	mov	r3, r0
 800904c:	2b00      	cmp	r3, #0
 800904e:	d001      	beq.n	8009054 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8009050:	2301      	movs	r3, #1
 8009052:	e00a      	b.n	800906a <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2200      	movs	r2, #0
 8009058:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	2200      	movs	r2, #0
 800905e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2201      	movs	r2, #1
 8009064:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8009068:	2300      	movs	r3, #0
}
 800906a:	4618      	mov	r0, r3
 800906c:	3708      	adds	r7, #8
 800906e:	46bd      	mov	sp, r7
 8009070:	bd80      	pop	{r7, pc}
	...

08009074 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009074:	b5b0      	push	{r4, r5, r7, lr}
 8009076:	b08e      	sub	sp, #56	; 0x38
 8009078:	af04      	add	r7, sp, #16
 800907a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800907c:	2300      	movs	r3, #0
 800907e:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8009080:	2300      	movs	r3, #0
 8009082:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8009084:	2300      	movs	r3, #0
 8009086:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8009088:	2300      	movs	r3, #0
 800908a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800908c:	2300      	movs	r3, #0
 800908e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8009090:	2376      	movs	r3, #118	; 0x76
 8009092:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681d      	ldr	r5, [r3, #0]
 8009098:	466c      	mov	r4, sp
 800909a:	f107 0314 	add.w	r3, r7, #20
 800909e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80090a2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80090a6:	f107 0308 	add.w	r3, r7, #8
 80090aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80090ac:	4628      	mov	r0, r5
 80090ae:	f002 ffb9 	bl	800c024 <SDIO_Init>
 80090b2:	4603      	mov	r3, r0
 80090b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80090b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d001      	beq.n	80090c4 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80090c0:	2301      	movs	r3, #1
 80090c2:	e04f      	b.n	8009164 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80090c4:	4b29      	ldr	r3, [pc, #164]	; (800916c <HAL_SD_InitCard+0xf8>)
 80090c6:	2200      	movs	r2, #0
 80090c8:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	4618      	mov	r0, r3
 80090d0:	f002 fff1 	bl	800c0b6 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80090d4:	4b25      	ldr	r3, [pc, #148]	; (800916c <HAL_SD_InitCard+0xf8>)
 80090d6:	2201      	movs	r2, #1
 80090d8:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 80090da:	2002      	movs	r0, #2
 80090dc:	f7fd fb6c 	bl	80067b8 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80090e0:	6878      	ldr	r0, [r7, #4]
 80090e2:	f000 fe69 	bl	8009db8 <SD_PowerON>
 80090e6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80090e8:	6a3b      	ldr	r3, [r7, #32]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d00b      	beq.n	8009106 <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	2201      	movs	r2, #1
 80090f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80090fa:	6a3b      	ldr	r3, [r7, #32]
 80090fc:	431a      	orrs	r2, r3
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8009102:	2301      	movs	r3, #1
 8009104:	e02e      	b.n	8009164 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8009106:	6878      	ldr	r0, [r7, #4]
 8009108:	f000 fd88 	bl	8009c1c <SD_InitCard>
 800910c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800910e:	6a3b      	ldr	r3, [r7, #32]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d00b      	beq.n	800912c <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2201      	movs	r2, #1
 8009118:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009120:	6a3b      	ldr	r3, [r7, #32]
 8009122:	431a      	orrs	r2, r3
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8009128:	2301      	movs	r3, #1
 800912a:	e01b      	b.n	8009164 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009134:	4618      	mov	r0, r3
 8009136:	f003 f850 	bl	800c1da <SDMMC_CmdBlockLength>
 800913a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800913c:	6a3b      	ldr	r3, [r7, #32]
 800913e:	2b00      	cmp	r3, #0
 8009140:	d00f      	beq.n	8009162 <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	4a0a      	ldr	r2, [pc, #40]	; (8009170 <HAL_SD_InitCard+0xfc>)
 8009148:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800914e:	6a3b      	ldr	r3, [r7, #32]
 8009150:	431a      	orrs	r2, r3
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	2201      	movs	r2, #1
 800915a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800915e:	2301      	movs	r3, #1
 8009160:	e000      	b.n	8009164 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 8009162:	2300      	movs	r3, #0
}
 8009164:	4618      	mov	r0, r3
 8009166:	3728      	adds	r7, #40	; 0x28
 8009168:	46bd      	mov	sp, r7
 800916a:	bdb0      	pop	{r4, r5, r7, pc}
 800916c:	422580a0 	.word	0x422580a0
 8009170:	004005ff 	.word	0x004005ff

08009174 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b092      	sub	sp, #72	; 0x48
 8009178:	af00      	add	r7, sp, #0
 800917a:	60f8      	str	r0, [r7, #12]
 800917c:	60b9      	str	r1, [r7, #8]
 800917e:	607a      	str	r2, [r7, #4]
 8009180:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8009182:	f7fd fb0d 	bl	80067a0 <HAL_GetTick>
 8009186:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	2b00      	cmp	r3, #0
 8009194:	d107      	bne.n	80091a6 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800919a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80091a2:	2301      	movs	r3, #1
 80091a4:	e1bd      	b.n	8009522 <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80091ac:	b2db      	uxtb	r3, r3
 80091ae:	2b01      	cmp	r3, #1
 80091b0:	f040 81b0 	bne.w	8009514 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	2200      	movs	r2, #0
 80091b8:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80091ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80091bc:	683b      	ldr	r3, [r7, #0]
 80091be:	441a      	add	r2, r3
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80091c4:	429a      	cmp	r2, r3
 80091c6:	d907      	bls.n	80091d8 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091cc:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80091d4:	2301      	movs	r3, #1
 80091d6:	e1a4      	b.n	8009522 <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	2203      	movs	r2, #3
 80091dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	2200      	movs	r2, #0
 80091e6:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091ec:	2b01      	cmp	r3, #1
 80091ee:	d002      	beq.n	80091f6 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 80091f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091f2:	025b      	lsls	r3, r3, #9
 80091f4:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80091f6:	f04f 33ff 	mov.w	r3, #4294967295
 80091fa:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	025b      	lsls	r3, r3, #9
 8009200:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8009202:	2390      	movs	r3, #144	; 0x90
 8009204:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8009206:	2302      	movs	r3, #2
 8009208:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800920a:	2300      	movs	r3, #0
 800920c:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 800920e:	2301      	movs	r3, #1
 8009210:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	f107 0214 	add.w	r2, r7, #20
 800921a:	4611      	mov	r1, r2
 800921c:	4618      	mov	r0, r3
 800921e:	f002 ffb0 	bl	800c182 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8009222:	683b      	ldr	r3, [r7, #0]
 8009224:	2b01      	cmp	r3, #1
 8009226:	d90a      	bls.n	800923e <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	2202      	movs	r2, #2
 800922c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009234:	4618      	mov	r0, r3
 8009236:	f003 f814 	bl	800c262 <SDMMC_CmdReadMultiBlock>
 800923a:	6478      	str	r0, [r7, #68]	; 0x44
 800923c:	e009      	b.n	8009252 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	2201      	movs	r2, #1
 8009242:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800924a:	4618      	mov	r0, r3
 800924c:	f002 ffe7 	bl	800c21e <SDMMC_CmdReadSingleBlock>
 8009250:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8009252:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009254:	2b00      	cmp	r3, #0
 8009256:	d012      	beq.n	800927e <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	4a7a      	ldr	r2, [pc, #488]	; (8009448 <HAL_SD_ReadBlocks+0x2d4>)
 800925e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009264:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009266:	431a      	orrs	r2, r3
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	2201      	movs	r2, #1
 8009270:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	2200      	movs	r2, #0
 8009278:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800927a:	2301      	movs	r3, #1
 800927c:	e151      	b.n	8009522 <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 800927e:	69bb      	ldr	r3, [r7, #24]
 8009280:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8009282:	e061      	b.n	8009348 <HAL_SD_ReadBlocks+0x1d4>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800928a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800928e:	2b00      	cmp	r3, #0
 8009290:	d03c      	beq.n	800930c <HAL_SD_ReadBlocks+0x198>
 8009292:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009294:	2b00      	cmp	r3, #0
 8009296:	d039      	beq.n	800930c <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8009298:	2300      	movs	r3, #0
 800929a:	643b      	str	r3, [r7, #64]	; 0x40
 800929c:	e033      	b.n	8009306 <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	4618      	mov	r0, r3
 80092a4:	f002 fee9 	bl	800c07a <SDIO_ReadFIFO>
 80092a8:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 80092aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092ac:	b2da      	uxtb	r2, r3
 80092ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092b0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80092b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092b4:	3301      	adds	r3, #1
 80092b6:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80092b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092ba:	3b01      	subs	r3, #1
 80092bc:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80092be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092c0:	0a1b      	lsrs	r3, r3, #8
 80092c2:	b2da      	uxtb	r2, r3
 80092c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092c6:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80092c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092ca:	3301      	adds	r3, #1
 80092cc:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80092ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092d0:	3b01      	subs	r3, #1
 80092d2:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80092d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092d6:	0c1b      	lsrs	r3, r3, #16
 80092d8:	b2da      	uxtb	r2, r3
 80092da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092dc:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80092de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092e0:	3301      	adds	r3, #1
 80092e2:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80092e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092e6:	3b01      	subs	r3, #1
 80092e8:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80092ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092ec:	0e1b      	lsrs	r3, r3, #24
 80092ee:	b2da      	uxtb	r2, r3
 80092f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092f2:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80092f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092f6:	3301      	adds	r3, #1
 80092f8:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80092fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092fc:	3b01      	subs	r3, #1
 80092fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8009300:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009302:	3301      	adds	r3, #1
 8009304:	643b      	str	r3, [r7, #64]	; 0x40
 8009306:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009308:	2b07      	cmp	r3, #7
 800930a:	d9c8      	bls.n	800929e <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800930c:	f7fd fa48 	bl	80067a0 <HAL_GetTick>
 8009310:	4602      	mov	r2, r0
 8009312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009314:	1ad3      	subs	r3, r2, r3
 8009316:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009318:	429a      	cmp	r2, r3
 800931a:	d902      	bls.n	8009322 <HAL_SD_ReadBlocks+0x1ae>
 800931c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800931e:	2b00      	cmp	r3, #0
 8009320:	d112      	bne.n	8009348 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	4a48      	ldr	r2, [pc, #288]	; (8009448 <HAL_SD_ReadBlocks+0x2d4>)
 8009328:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800932e:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	2201      	movs	r2, #1
 800933a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	2200      	movs	r2, #0
 8009342:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8009344:	2303      	movs	r3, #3
 8009346:	e0ec      	b.n	8009522 <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800934e:	f240 332a 	movw	r3, #810	; 0x32a
 8009352:	4013      	ands	r3, r2
 8009354:	2b00      	cmp	r3, #0
 8009356:	d095      	beq.n	8009284 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800935e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009362:	2b00      	cmp	r3, #0
 8009364:	d022      	beq.n	80093ac <HAL_SD_ReadBlocks+0x238>
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	2b01      	cmp	r3, #1
 800936a:	d91f      	bls.n	80093ac <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009370:	2b03      	cmp	r3, #3
 8009372:	d01b      	beq.n	80093ac <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	4618      	mov	r0, r3
 800937a:	f002 ffd9 	bl	800c330 <SDMMC_CmdStopTransfer>
 800937e:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8009380:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009382:	2b00      	cmp	r3, #0
 8009384:	d012      	beq.n	80093ac <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	4a2f      	ldr	r2, [pc, #188]	; (8009448 <HAL_SD_ReadBlocks+0x2d4>)
 800938c:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009392:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009394:	431a      	orrs	r2, r3
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	2201      	movs	r2, #1
 800939e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	2200      	movs	r2, #0
 80093a6:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 80093a8:	2301      	movs	r3, #1
 80093aa:	e0ba      	b.n	8009522 <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093b2:	f003 0308 	and.w	r3, r3, #8
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d012      	beq.n	80093e0 <HAL_SD_ReadBlocks+0x26c>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	4a22      	ldr	r2, [pc, #136]	; (8009448 <HAL_SD_ReadBlocks+0x2d4>)
 80093c0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093c6:	f043 0208 	orr.w	r2, r3, #8
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	2201      	movs	r2, #1
 80093d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	2200      	movs	r2, #0
 80093da:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80093dc:	2301      	movs	r3, #1
 80093de:	e0a0      	b.n	8009522 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093e6:	f003 0302 	and.w	r3, r3, #2
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d012      	beq.n	8009414 <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	4a15      	ldr	r2, [pc, #84]	; (8009448 <HAL_SD_ReadBlocks+0x2d4>)
 80093f4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093fa:	f043 0202 	orr.w	r2, r3, #2
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	2201      	movs	r2, #1
 8009406:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	2200      	movs	r2, #0
 800940e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8009410:	2301      	movs	r3, #1
 8009412:	e086      	b.n	8009522 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800941a:	f003 0320 	and.w	r3, r3, #32
 800941e:	2b00      	cmp	r3, #0
 8009420:	d063      	beq.n	80094ea <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	4a08      	ldr	r2, [pc, #32]	; (8009448 <HAL_SD_ReadBlocks+0x2d4>)
 8009428:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800942e:	f043 0220 	orr.w	r2, r3, #32
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	2201      	movs	r2, #1
 800943a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	2200      	movs	r2, #0
 8009442:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8009444:	2301      	movs	r3, #1
 8009446:	e06c      	b.n	8009522 <HAL_SD_ReadBlocks+0x3ae>
 8009448:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	4618      	mov	r0, r3
 8009452:	f002 fe12 	bl	800c07a <SDIO_ReadFIFO>
 8009456:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8009458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800945a:	b2da      	uxtb	r2, r3
 800945c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800945e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8009460:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009462:	3301      	adds	r3, #1
 8009464:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8009466:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009468:	3b01      	subs	r3, #1
 800946a:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800946c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800946e:	0a1b      	lsrs	r3, r3, #8
 8009470:	b2da      	uxtb	r2, r3
 8009472:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009474:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8009476:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009478:	3301      	adds	r3, #1
 800947a:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800947c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800947e:	3b01      	subs	r3, #1
 8009480:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8009482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009484:	0c1b      	lsrs	r3, r3, #16
 8009486:	b2da      	uxtb	r2, r3
 8009488:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800948a:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800948c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800948e:	3301      	adds	r3, #1
 8009490:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8009492:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009494:	3b01      	subs	r3, #1
 8009496:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8009498:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800949a:	0e1b      	lsrs	r3, r3, #24
 800949c:	b2da      	uxtb	r2, r3
 800949e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80094a0:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80094a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80094a4:	3301      	adds	r3, #1
 80094a6:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80094a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094aa:	3b01      	subs	r3, #1
 80094ac:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80094ae:	f7fd f977 	bl	80067a0 <HAL_GetTick>
 80094b2:	4602      	mov	r2, r0
 80094b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094b6:	1ad3      	subs	r3, r2, r3
 80094b8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80094ba:	429a      	cmp	r2, r3
 80094bc:	d902      	bls.n	80094c4 <HAL_SD_ReadBlocks+0x350>
 80094be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d112      	bne.n	80094ea <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	4a18      	ldr	r2, [pc, #96]	; (800952c <HAL_SD_ReadBlocks+0x3b8>)
 80094ca:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094d0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	2201      	movs	r2, #1
 80094dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	2200      	movs	r2, #0
 80094e4:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80094e6:	2301      	movs	r3, #1
 80094e8:	e01b      	b.n	8009522 <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80094f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d002      	beq.n	80094fe <HAL_SD_ReadBlocks+0x38a>
 80094f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d1a6      	bne.n	800944c <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	f240 523a 	movw	r2, #1338	; 0x53a
 8009506:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	2201      	movs	r2, #1
 800950c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8009510:	2300      	movs	r3, #0
 8009512:	e006      	b.n	8009522 <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009518:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8009520:	2301      	movs	r3, #1
  }
}
 8009522:	4618      	mov	r0, r3
 8009524:	3748      	adds	r7, #72	; 0x48
 8009526:	46bd      	mov	sp, r7
 8009528:	bd80      	pop	{r7, pc}
 800952a:	bf00      	nop
 800952c:	004005ff 	.word	0x004005ff

08009530 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8009530:	b580      	push	{r7, lr}
 8009532:	b092      	sub	sp, #72	; 0x48
 8009534:	af00      	add	r7, sp, #0
 8009536:	60f8      	str	r0, [r7, #12]
 8009538:	60b9      	str	r1, [r7, #8]
 800953a:	607a      	str	r2, [r7, #4]
 800953c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800953e:	f7fd f92f 	bl	80067a0 <HAL_GetTick>
 8009542:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8009548:	68bb      	ldr	r3, [r7, #8]
 800954a:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 800954c:	68bb      	ldr	r3, [r7, #8]
 800954e:	2b00      	cmp	r3, #0
 8009550:	d107      	bne.n	8009562 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009556:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800955e:	2301      	movs	r3, #1
 8009560:	e166      	b.n	8009830 <HAL_SD_WriteBlocks+0x300>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009568:	b2db      	uxtb	r3, r3
 800956a:	2b01      	cmp	r3, #1
 800956c:	f040 8159 	bne.w	8009822 <HAL_SD_WriteBlocks+0x2f2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	2200      	movs	r2, #0
 8009574:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009576:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	441a      	add	r2, r3
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009580:	429a      	cmp	r2, r3
 8009582:	d907      	bls.n	8009594 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009588:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8009590:	2301      	movs	r3, #1
 8009592:	e14d      	b.n	8009830 <HAL_SD_WriteBlocks+0x300>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	2203      	movs	r2, #3
 8009598:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	2200      	movs	r2, #0
 80095a2:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80095a8:	2b01      	cmp	r3, #1
 80095aa:	d002      	beq.n	80095b2 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 80095ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095ae:	025b      	lsls	r3, r3, #9
 80095b0:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80095b2:	f04f 33ff 	mov.w	r3, #4294967295
 80095b6:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	025b      	lsls	r3, r3, #9
 80095bc:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80095be:	2390      	movs	r3, #144	; 0x90
 80095c0:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80095c2:	2300      	movs	r3, #0
 80095c4:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80095c6:	2300      	movs	r3, #0
 80095c8:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 80095ca:	2301      	movs	r3, #1
 80095cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	f107 0218 	add.w	r2, r7, #24
 80095d6:	4611      	mov	r1, r2
 80095d8:	4618      	mov	r0, r3
 80095da:	f002 fdd2 	bl	800c182 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80095de:	683b      	ldr	r3, [r7, #0]
 80095e0:	2b01      	cmp	r3, #1
 80095e2:	d90a      	bls.n	80095fa <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	2220      	movs	r2, #32
 80095e8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80095f0:	4618      	mov	r0, r3
 80095f2:	f002 fe7a 	bl	800c2ea <SDMMC_CmdWriteMultiBlock>
 80095f6:	6478      	str	r0, [r7, #68]	; 0x44
 80095f8:	e009      	b.n	800960e <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	2210      	movs	r2, #16
 80095fe:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009606:	4618      	mov	r0, r3
 8009608:	f002 fe4d 	bl	800c2a6 <SDMMC_CmdWriteSingleBlock>
 800960c:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800960e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009610:	2b00      	cmp	r3, #0
 8009612:	d012      	beq.n	800963a <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	4a87      	ldr	r2, [pc, #540]	; (8009838 <HAL_SD_WriteBlocks+0x308>)
 800961a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009620:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009622:	431a      	orrs	r2, r3
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	2201      	movs	r2, #1
 800962c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	2200      	movs	r2, #0
 8009634:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8009636:	2301      	movs	r3, #1
 8009638:	e0fa      	b.n	8009830 <HAL_SD_WriteBlocks+0x300>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 800963a:	69fb      	ldr	r3, [r7, #28]
 800963c:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800963e:	e065      	b.n	800970c <HAL_SD_WriteBlocks+0x1dc>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009646:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800964a:	2b00      	cmp	r3, #0
 800964c:	d040      	beq.n	80096d0 <HAL_SD_WriteBlocks+0x1a0>
 800964e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009650:	2b00      	cmp	r3, #0
 8009652:	d03d      	beq.n	80096d0 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8009654:	2300      	movs	r3, #0
 8009656:	643b      	str	r3, [r7, #64]	; 0x40
 8009658:	e037      	b.n	80096ca <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 800965a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800965c:	781b      	ldrb	r3, [r3, #0]
 800965e:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8009660:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009662:	3301      	adds	r3, #1
 8009664:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8009666:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009668:	3b01      	subs	r3, #1
 800966a:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 800966c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800966e:	781b      	ldrb	r3, [r3, #0]
 8009670:	021a      	lsls	r2, r3, #8
 8009672:	697b      	ldr	r3, [r7, #20]
 8009674:	4313      	orrs	r3, r2
 8009676:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8009678:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800967a:	3301      	adds	r3, #1
 800967c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800967e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009680:	3b01      	subs	r3, #1
 8009682:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8009684:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009686:	781b      	ldrb	r3, [r3, #0]
 8009688:	041a      	lsls	r2, r3, #16
 800968a:	697b      	ldr	r3, [r7, #20]
 800968c:	4313      	orrs	r3, r2
 800968e:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8009690:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009692:	3301      	adds	r3, #1
 8009694:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8009696:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009698:	3b01      	subs	r3, #1
 800969a:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 800969c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800969e:	781b      	ldrb	r3, [r3, #0]
 80096a0:	061a      	lsls	r2, r3, #24
 80096a2:	697b      	ldr	r3, [r7, #20]
 80096a4:	4313      	orrs	r3, r2
 80096a6:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80096a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80096aa:	3301      	adds	r3, #1
 80096ac:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80096ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096b0:	3b01      	subs	r3, #1
 80096b2:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f107 0214 	add.w	r2, r7, #20
 80096bc:	4611      	mov	r1, r2
 80096be:	4618      	mov	r0, r3
 80096c0:	f002 fce8 	bl	800c094 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 80096c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80096c6:	3301      	adds	r3, #1
 80096c8:	643b      	str	r3, [r7, #64]	; 0x40
 80096ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80096cc:	2b07      	cmp	r3, #7
 80096ce:	d9c4      	bls.n	800965a <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80096d0:	f7fd f866 	bl	80067a0 <HAL_GetTick>
 80096d4:	4602      	mov	r2, r0
 80096d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096d8:	1ad3      	subs	r3, r2, r3
 80096da:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80096dc:	429a      	cmp	r2, r3
 80096de:	d902      	bls.n	80096e6 <HAL_SD_WriteBlocks+0x1b6>
 80096e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d112      	bne.n	800970c <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	4a53      	ldr	r2, [pc, #332]	; (8009838 <HAL_SD_WriteBlocks+0x308>)
 80096ec:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80096f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80096f4:	431a      	orrs	r2, r3
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	2201      	movs	r2, #1
 80096fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	2200      	movs	r2, #0
 8009706:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8009708:	2303      	movs	r3, #3
 800970a:	e091      	b.n	8009830 <HAL_SD_WriteBlocks+0x300>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009712:	f240 331a 	movw	r3, #794	; 0x31a
 8009716:	4013      	ands	r3, r2
 8009718:	2b00      	cmp	r3, #0
 800971a:	d091      	beq.n	8009640 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009722:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009726:	2b00      	cmp	r3, #0
 8009728:	d022      	beq.n	8009770 <HAL_SD_WriteBlocks+0x240>
 800972a:	683b      	ldr	r3, [r7, #0]
 800972c:	2b01      	cmp	r3, #1
 800972e:	d91f      	bls.n	8009770 <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009734:	2b03      	cmp	r3, #3
 8009736:	d01b      	beq.n	8009770 <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	4618      	mov	r0, r3
 800973e:	f002 fdf7 	bl	800c330 <SDMMC_CmdStopTransfer>
 8009742:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8009744:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009746:	2b00      	cmp	r3, #0
 8009748:	d012      	beq.n	8009770 <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	4a3a      	ldr	r2, [pc, #232]	; (8009838 <HAL_SD_WriteBlocks+0x308>)
 8009750:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009756:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009758:	431a      	orrs	r2, r3
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	2201      	movs	r2, #1
 8009762:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	2200      	movs	r2, #0
 800976a:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800976c:	2301      	movs	r3, #1
 800976e:	e05f      	b.n	8009830 <HAL_SD_WriteBlocks+0x300>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009776:	f003 0308 	and.w	r3, r3, #8
 800977a:	2b00      	cmp	r3, #0
 800977c:	d012      	beq.n	80097a4 <HAL_SD_WriteBlocks+0x274>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	4a2d      	ldr	r2, [pc, #180]	; (8009838 <HAL_SD_WriteBlocks+0x308>)
 8009784:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800978a:	f043 0208 	orr.w	r2, r3, #8
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	2201      	movs	r2, #1
 8009796:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	2200      	movs	r2, #0
 800979e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80097a0:	2301      	movs	r3, #1
 80097a2:	e045      	b.n	8009830 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80097aa:	f003 0302 	and.w	r3, r3, #2
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d012      	beq.n	80097d8 <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	4a20      	ldr	r2, [pc, #128]	; (8009838 <HAL_SD_WriteBlocks+0x308>)
 80097b8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097be:	f043 0202 	orr.w	r2, r3, #2
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	2201      	movs	r2, #1
 80097ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	2200      	movs	r2, #0
 80097d2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80097d4:	2301      	movs	r3, #1
 80097d6:	e02b      	b.n	8009830 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80097de:	f003 0310 	and.w	r3, r3, #16
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d012      	beq.n	800980c <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	4a13      	ldr	r2, [pc, #76]	; (8009838 <HAL_SD_WriteBlocks+0x308>)
 80097ec:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097f2:	f043 0210 	orr.w	r2, r3, #16
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	2201      	movs	r2, #1
 80097fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	2200      	movs	r2, #0
 8009806:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8009808:	2301      	movs	r3, #1
 800980a:	e011      	b.n	8009830 <HAL_SD_WriteBlocks+0x300>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	f240 523a 	movw	r2, #1338	; 0x53a
 8009814:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	2201      	movs	r2, #1
 800981a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 800981e:	2300      	movs	r3, #0
 8009820:	e006      	b.n	8009830 <HAL_SD_WriteBlocks+0x300>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009826:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800982e:	2301      	movs	r3, #1
  }
}
 8009830:	4618      	mov	r0, r3
 8009832:	3748      	adds	r7, #72	; 0x48
 8009834:	46bd      	mov	sp, r7
 8009836:	bd80      	pop	{r7, pc}
 8009838:	004005ff 	.word	0x004005ff

0800983c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800983c:	b480      	push	{r7}
 800983e:	b083      	sub	sp, #12
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
 8009844:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800984a:	0f9b      	lsrs	r3, r3, #30
 800984c:	b2da      	uxtb	r2, r3
 800984e:	683b      	ldr	r3, [r7, #0]
 8009850:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009856:	0e9b      	lsrs	r3, r3, #26
 8009858:	b2db      	uxtb	r3, r3
 800985a:	f003 030f 	and.w	r3, r3, #15
 800985e:	b2da      	uxtb	r2, r3
 8009860:	683b      	ldr	r3, [r7, #0]
 8009862:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009868:	0e1b      	lsrs	r3, r3, #24
 800986a:	b2db      	uxtb	r3, r3
 800986c:	f003 0303 	and.w	r3, r3, #3
 8009870:	b2da      	uxtb	r2, r3
 8009872:	683b      	ldr	r3, [r7, #0]
 8009874:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800987a:	0c1b      	lsrs	r3, r3, #16
 800987c:	b2da      	uxtb	r2, r3
 800987e:	683b      	ldr	r3, [r7, #0]
 8009880:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009886:	0a1b      	lsrs	r3, r3, #8
 8009888:	b2da      	uxtb	r2, r3
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009892:	b2da      	uxtb	r2, r3
 8009894:	683b      	ldr	r3, [r7, #0]
 8009896:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800989c:	0d1b      	lsrs	r3, r3, #20
 800989e:	b29a      	uxth	r2, r3
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80098a8:	0c1b      	lsrs	r3, r3, #16
 80098aa:	b2db      	uxtb	r3, r3
 80098ac:	f003 030f 	and.w	r3, r3, #15
 80098b0:	b2da      	uxtb	r2, r3
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80098ba:	0bdb      	lsrs	r3, r3, #15
 80098bc:	b2db      	uxtb	r3, r3
 80098be:	f003 0301 	and.w	r3, r3, #1
 80098c2:	b2da      	uxtb	r2, r3
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80098cc:	0b9b      	lsrs	r3, r3, #14
 80098ce:	b2db      	uxtb	r3, r3
 80098d0:	f003 0301 	and.w	r3, r3, #1
 80098d4:	b2da      	uxtb	r2, r3
 80098d6:	683b      	ldr	r3, [r7, #0]
 80098d8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80098de:	0b5b      	lsrs	r3, r3, #13
 80098e0:	b2db      	uxtb	r3, r3
 80098e2:	f003 0301 	and.w	r3, r3, #1
 80098e6:	b2da      	uxtb	r2, r3
 80098e8:	683b      	ldr	r3, [r7, #0]
 80098ea:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80098f0:	0b1b      	lsrs	r3, r3, #12
 80098f2:	b2db      	uxtb	r3, r3
 80098f4:	f003 0301 	and.w	r3, r3, #1
 80098f8:	b2da      	uxtb	r2, r3
 80098fa:	683b      	ldr	r3, [r7, #0]
 80098fc:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	2200      	movs	r2, #0
 8009902:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009908:	2b00      	cmp	r3, #0
 800990a:	d163      	bne.n	80099d4 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009910:	009a      	lsls	r2, r3, #2
 8009912:	f640 73fc 	movw	r3, #4092	; 0xffc
 8009916:	4013      	ands	r3, r2
 8009918:	687a      	ldr	r2, [r7, #4]
 800991a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800991c:	0f92      	lsrs	r2, r2, #30
 800991e:	431a      	orrs	r2, r3
 8009920:	683b      	ldr	r3, [r7, #0]
 8009922:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009928:	0edb      	lsrs	r3, r3, #27
 800992a:	b2db      	uxtb	r3, r3
 800992c:	f003 0307 	and.w	r3, r3, #7
 8009930:	b2da      	uxtb	r2, r3
 8009932:	683b      	ldr	r3, [r7, #0]
 8009934:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800993a:	0e1b      	lsrs	r3, r3, #24
 800993c:	b2db      	uxtb	r3, r3
 800993e:	f003 0307 	and.w	r3, r3, #7
 8009942:	b2da      	uxtb	r2, r3
 8009944:	683b      	ldr	r3, [r7, #0]
 8009946:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800994c:	0d5b      	lsrs	r3, r3, #21
 800994e:	b2db      	uxtb	r3, r3
 8009950:	f003 0307 	and.w	r3, r3, #7
 8009954:	b2da      	uxtb	r2, r3
 8009956:	683b      	ldr	r3, [r7, #0]
 8009958:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800995e:	0c9b      	lsrs	r3, r3, #18
 8009960:	b2db      	uxtb	r3, r3
 8009962:	f003 0307 	and.w	r3, r3, #7
 8009966:	b2da      	uxtb	r2, r3
 8009968:	683b      	ldr	r3, [r7, #0]
 800996a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009970:	0bdb      	lsrs	r3, r3, #15
 8009972:	b2db      	uxtb	r3, r3
 8009974:	f003 0307 	and.w	r3, r3, #7
 8009978:	b2da      	uxtb	r2, r3
 800997a:	683b      	ldr	r3, [r7, #0]
 800997c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800997e:	683b      	ldr	r3, [r7, #0]
 8009980:	691b      	ldr	r3, [r3, #16]
 8009982:	1c5a      	adds	r2, r3, #1
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8009988:	683b      	ldr	r3, [r7, #0]
 800998a:	7e1b      	ldrb	r3, [r3, #24]
 800998c:	b2db      	uxtb	r3, r3
 800998e:	f003 0307 	and.w	r3, r3, #7
 8009992:	3302      	adds	r3, #2
 8009994:	2201      	movs	r2, #1
 8009996:	fa02 f303 	lsl.w	r3, r2, r3
 800999a:	687a      	ldr	r2, [r7, #4]
 800999c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800999e:	fb03 f202 	mul.w	r2, r3, r2
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80099a6:	683b      	ldr	r3, [r7, #0]
 80099a8:	7a1b      	ldrb	r3, [r3, #8]
 80099aa:	b2db      	uxtb	r3, r3
 80099ac:	f003 030f 	and.w	r3, r3, #15
 80099b0:	2201      	movs	r2, #1
 80099b2:	409a      	lsls	r2, r3
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099bc:	687a      	ldr	r2, [r7, #4]
 80099be:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80099c0:	0a52      	lsrs	r2, r2, #9
 80099c2:	fb03 f202 	mul.w	r2, r3, r2
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80099d0:	661a      	str	r2, [r3, #96]	; 0x60
 80099d2:	e031      	b.n	8009a38 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80099d8:	2b01      	cmp	r3, #1
 80099da:	d11d      	bne.n	8009a18 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80099e0:	041b      	lsls	r3, r3, #16
 80099e2:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80099ea:	0c1b      	lsrs	r3, r3, #16
 80099ec:	431a      	orrs	r2, r3
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	691b      	ldr	r3, [r3, #16]
 80099f6:	3301      	adds	r3, #1
 80099f8:	029a      	lsls	r2, r3, #10
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009a0c:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	661a      	str	r2, [r3, #96]	; 0x60
 8009a16:	e00f      	b.n	8009a38 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	4a58      	ldr	r2, [pc, #352]	; (8009b80 <HAL_SD_GetCardCSD+0x344>)
 8009a1e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a24:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	2201      	movs	r2, #1
 8009a30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8009a34:	2301      	movs	r3, #1
 8009a36:	e09d      	b.n	8009b74 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009a3c:	0b9b      	lsrs	r3, r3, #14
 8009a3e:	b2db      	uxtb	r3, r3
 8009a40:	f003 0301 	and.w	r3, r3, #1
 8009a44:	b2da      	uxtb	r2, r3
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009a4e:	09db      	lsrs	r3, r3, #7
 8009a50:	b2db      	uxtb	r3, r3
 8009a52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a56:	b2da      	uxtb	r2, r3
 8009a58:	683b      	ldr	r3, [r7, #0]
 8009a5a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009a60:	b2db      	uxtb	r3, r3
 8009a62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a66:	b2da      	uxtb	r2, r3
 8009a68:	683b      	ldr	r3, [r7, #0]
 8009a6a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a70:	0fdb      	lsrs	r3, r3, #31
 8009a72:	b2da      	uxtb	r2, r3
 8009a74:	683b      	ldr	r3, [r7, #0]
 8009a76:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a7c:	0f5b      	lsrs	r3, r3, #29
 8009a7e:	b2db      	uxtb	r3, r3
 8009a80:	f003 0303 	and.w	r3, r3, #3
 8009a84:	b2da      	uxtb	r2, r3
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a8e:	0e9b      	lsrs	r3, r3, #26
 8009a90:	b2db      	uxtb	r3, r3
 8009a92:	f003 0307 	and.w	r3, r3, #7
 8009a96:	b2da      	uxtb	r2, r3
 8009a98:	683b      	ldr	r3, [r7, #0]
 8009a9a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009aa0:	0d9b      	lsrs	r3, r3, #22
 8009aa2:	b2db      	uxtb	r3, r3
 8009aa4:	f003 030f 	and.w	r3, r3, #15
 8009aa8:	b2da      	uxtb	r2, r3
 8009aaa:	683b      	ldr	r3, [r7, #0]
 8009aac:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ab2:	0d5b      	lsrs	r3, r3, #21
 8009ab4:	b2db      	uxtb	r3, r3
 8009ab6:	f003 0301 	and.w	r3, r3, #1
 8009aba:	b2da      	uxtb	r2, r3
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8009ac2:	683b      	ldr	r3, [r7, #0]
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ace:	0c1b      	lsrs	r3, r3, #16
 8009ad0:	b2db      	uxtb	r3, r3
 8009ad2:	f003 0301 	and.w	r3, r3, #1
 8009ad6:	b2da      	uxtb	r2, r3
 8009ad8:	683b      	ldr	r3, [r7, #0]
 8009ada:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ae2:	0bdb      	lsrs	r3, r3, #15
 8009ae4:	b2db      	uxtb	r3, r3
 8009ae6:	f003 0301 	and.w	r3, r3, #1
 8009aea:	b2da      	uxtb	r2, r3
 8009aec:	683b      	ldr	r3, [r7, #0]
 8009aee:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009af6:	0b9b      	lsrs	r3, r3, #14
 8009af8:	b2db      	uxtb	r3, r3
 8009afa:	f003 0301 	and.w	r3, r3, #1
 8009afe:	b2da      	uxtb	r2, r3
 8009b00:	683b      	ldr	r3, [r7, #0]
 8009b02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b0a:	0b5b      	lsrs	r3, r3, #13
 8009b0c:	b2db      	uxtb	r3, r3
 8009b0e:	f003 0301 	and.w	r3, r3, #1
 8009b12:	b2da      	uxtb	r2, r3
 8009b14:	683b      	ldr	r3, [r7, #0]
 8009b16:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b1e:	0b1b      	lsrs	r3, r3, #12
 8009b20:	b2db      	uxtb	r3, r3
 8009b22:	f003 0301 	and.w	r3, r3, #1
 8009b26:	b2da      	uxtb	r2, r3
 8009b28:	683b      	ldr	r3, [r7, #0]
 8009b2a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b32:	0a9b      	lsrs	r3, r3, #10
 8009b34:	b2db      	uxtb	r3, r3
 8009b36:	f003 0303 	and.w	r3, r3, #3
 8009b3a:	b2da      	uxtb	r2, r3
 8009b3c:	683b      	ldr	r3, [r7, #0]
 8009b3e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b46:	0a1b      	lsrs	r3, r3, #8
 8009b48:	b2db      	uxtb	r3, r3
 8009b4a:	f003 0303 	and.w	r3, r3, #3
 8009b4e:	b2da      	uxtb	r2, r3
 8009b50:	683b      	ldr	r3, [r7, #0]
 8009b52:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b5a:	085b      	lsrs	r3, r3, #1
 8009b5c:	b2db      	uxtb	r3, r3
 8009b5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009b62:	b2da      	uxtb	r2, r3
 8009b64:	683b      	ldr	r3, [r7, #0]
 8009b66:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8009b6a:	683b      	ldr	r3, [r7, #0]
 8009b6c:	2201      	movs	r2, #1
 8009b6e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8009b72:	2300      	movs	r3, #0
}
 8009b74:	4618      	mov	r0, r3
 8009b76:	370c      	adds	r7, #12
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7e:	4770      	bx	lr
 8009b80:	004005ff 	.word	0x004005ff

08009b84 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8009b84:	b480      	push	{r7}
 8009b86:	b083      	sub	sp, #12
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	6078      	str	r0, [r7, #4]
 8009b8c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009b92:	683b      	ldr	r3, [r7, #0]
 8009b94:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009b9a:	683b      	ldr	r3, [r7, #0]
 8009b9c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009ba2:	683b      	ldr	r3, [r7, #0]
 8009ba4:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009baa:	683b      	ldr	r3, [r7, #0]
 8009bac:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009bb2:	683b      	ldr	r3, [r7, #0]
 8009bb4:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009bc2:	683b      	ldr	r3, [r7, #0]
 8009bc4:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009bca:	683b      	ldr	r3, [r7, #0]
 8009bcc:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8009bce:	2300      	movs	r3, #0
}
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	370c      	adds	r7, #12
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bda:	4770      	bx	lr

08009bdc <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b086      	sub	sp, #24
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8009be4:	2300      	movs	r3, #0
 8009be6:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8009be8:	f107 030c 	add.w	r3, r7, #12
 8009bec:	4619      	mov	r1, r3
 8009bee:	6878      	ldr	r0, [r7, #4]
 8009bf0:	f000 f970 	bl	8009ed4 <SD_SendStatus>
 8009bf4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009bf6:	697b      	ldr	r3, [r7, #20]
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d005      	beq.n	8009c08 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009c00:	697b      	ldr	r3, [r7, #20]
 8009c02:	431a      	orrs	r2, r3
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	0a5b      	lsrs	r3, r3, #9
 8009c0c:	f003 030f 	and.w	r3, r3, #15
 8009c10:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8009c12:	693b      	ldr	r3, [r7, #16]
}
 8009c14:	4618      	mov	r0, r3
 8009c16:	3718      	adds	r7, #24
 8009c18:	46bd      	mov	sp, r7
 8009c1a:	bd80      	pop	{r7, pc}

08009c1c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009c1c:	b5b0      	push	{r4, r5, r7, lr}
 8009c1e:	b094      	sub	sp, #80	; 0x50
 8009c20:	af04      	add	r7, sp, #16
 8009c22:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8009c24:	2301      	movs	r3, #1
 8009c26:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	4618      	mov	r0, r3
 8009c2e:	f002 fa50 	bl	800c0d2 <SDIO_GetPowerState>
 8009c32:	4603      	mov	r3, r0
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d102      	bne.n	8009c3e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009c38:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8009c3c:	e0b8      	b.n	8009db0 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c42:	2b03      	cmp	r3, #3
 8009c44:	d02f      	beq.n	8009ca6 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	4618      	mov	r0, r3
 8009c4c:	f002 fc37 	bl	800c4be <SDMMC_CmdSendCID>
 8009c50:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009c52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d001      	beq.n	8009c5c <SD_InitCard+0x40>
    {
      return errorstate;
 8009c58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c5a:	e0a9      	b.n	8009db0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	2100      	movs	r1, #0
 8009c62:	4618      	mov	r0, r3
 8009c64:	f002 fa7a 	bl	800c15c <SDIO_GetResponse>
 8009c68:	4602      	mov	r2, r0
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	2104      	movs	r1, #4
 8009c74:	4618      	mov	r0, r3
 8009c76:	f002 fa71 	bl	800c15c <SDIO_GetResponse>
 8009c7a:	4602      	mov	r2, r0
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	2108      	movs	r1, #8
 8009c86:	4618      	mov	r0, r3
 8009c88:	f002 fa68 	bl	800c15c <SDIO_GetResponse>
 8009c8c:	4602      	mov	r2, r0
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	210c      	movs	r1, #12
 8009c98:	4618      	mov	r0, r3
 8009c9a:	f002 fa5f 	bl	800c15c <SDIO_GetResponse>
 8009c9e:	4602      	mov	r2, r0
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009caa:	2b03      	cmp	r3, #3
 8009cac:	d00d      	beq.n	8009cca <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	f107 020e 	add.w	r2, r7, #14
 8009cb6:	4611      	mov	r1, r2
 8009cb8:	4618      	mov	r0, r3
 8009cba:	f002 fc3d 	bl	800c538 <SDMMC_CmdSetRelAdd>
 8009cbe:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009cc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d001      	beq.n	8009cca <SD_InitCard+0xae>
    {
      return errorstate;
 8009cc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009cc8:	e072      	b.n	8009db0 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009cce:	2b03      	cmp	r3, #3
 8009cd0:	d036      	beq.n	8009d40 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8009cd2:	89fb      	ldrh	r3, [r7, #14]
 8009cd4:	461a      	mov	r2, r3
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681a      	ldr	r2, [r3, #0]
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009ce2:	041b      	lsls	r3, r3, #16
 8009ce4:	4619      	mov	r1, r3
 8009ce6:	4610      	mov	r0, r2
 8009ce8:	f002 fc07 	bl	800c4fa <SDMMC_CmdSendCSD>
 8009cec:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009cee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d001      	beq.n	8009cf8 <SD_InitCard+0xdc>
    {
      return errorstate;
 8009cf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009cf6:	e05b      	b.n	8009db0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	2100      	movs	r1, #0
 8009cfe:	4618      	mov	r0, r3
 8009d00:	f002 fa2c 	bl	800c15c <SDIO_GetResponse>
 8009d04:	4602      	mov	r2, r0
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	2104      	movs	r1, #4
 8009d10:	4618      	mov	r0, r3
 8009d12:	f002 fa23 	bl	800c15c <SDIO_GetResponse>
 8009d16:	4602      	mov	r2, r0
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	2108      	movs	r1, #8
 8009d22:	4618      	mov	r0, r3
 8009d24:	f002 fa1a 	bl	800c15c <SDIO_GetResponse>
 8009d28:	4602      	mov	r2, r0
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	210c      	movs	r1, #12
 8009d34:	4618      	mov	r0, r3
 8009d36:	f002 fa11 	bl	800c15c <SDIO_GetResponse>
 8009d3a:	4602      	mov	r2, r0
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	2104      	movs	r1, #4
 8009d46:	4618      	mov	r0, r3
 8009d48:	f002 fa08 	bl	800c15c <SDIO_GetResponse>
 8009d4c:	4603      	mov	r3, r0
 8009d4e:	0d1a      	lsrs	r2, r3, #20
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8009d54:	f107 0310 	add.w	r3, r7, #16
 8009d58:	4619      	mov	r1, r3
 8009d5a:	6878      	ldr	r0, [r7, #4]
 8009d5c:	f7ff fd6e 	bl	800983c <HAL_SD_GetCardCSD>
 8009d60:	4603      	mov	r3, r0
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d002      	beq.n	8009d6c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009d66:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009d6a:	e021      	b.n	8009db0 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	6819      	ldr	r1, [r3, #0]
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d74:	041b      	lsls	r3, r3, #16
 8009d76:	2200      	movs	r2, #0
 8009d78:	461c      	mov	r4, r3
 8009d7a:	4615      	mov	r5, r2
 8009d7c:	4622      	mov	r2, r4
 8009d7e:	462b      	mov	r3, r5
 8009d80:	4608      	mov	r0, r1
 8009d82:	f002 faf7 	bl	800c374 <SDMMC_CmdSelDesel>
 8009d86:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8009d88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d001      	beq.n	8009d92 <SD_InitCard+0x176>
  {
    return errorstate;
 8009d8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009d90:	e00e      	b.n	8009db0 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681d      	ldr	r5, [r3, #0]
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	466c      	mov	r4, sp
 8009d9a:	f103 0210 	add.w	r2, r3, #16
 8009d9e:	ca07      	ldmia	r2, {r0, r1, r2}
 8009da0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009da4:	3304      	adds	r3, #4
 8009da6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009da8:	4628      	mov	r0, r5
 8009daa:	f002 f93b 	bl	800c024 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8009dae:	2300      	movs	r3, #0
}
 8009db0:	4618      	mov	r0, r3
 8009db2:	3740      	adds	r7, #64	; 0x40
 8009db4:	46bd      	mov	sp, r7
 8009db6:	bdb0      	pop	{r4, r5, r7, pc}

08009db8 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b086      	sub	sp, #24
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	617b      	str	r3, [r7, #20]
 8009dc8:	2300      	movs	r3, #0
 8009dca:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	4618      	mov	r0, r3
 8009dd2:	f002 faf2 	bl	800c3ba <SDMMC_CmdGoIdleState>
 8009dd6:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d001      	beq.n	8009de2 <SD_PowerON+0x2a>
  {
    return errorstate;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	e072      	b.n	8009ec8 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	4618      	mov	r0, r3
 8009de8:	f002 fb05 	bl	800c3f6 <SDMMC_CmdOperCond>
 8009dec:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d00d      	beq.n	8009e10 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	2200      	movs	r2, #0
 8009df8:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	4618      	mov	r0, r3
 8009e00:	f002 fadb 	bl	800c3ba <SDMMC_CmdGoIdleState>
 8009e04:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d004      	beq.n	8009e16 <SD_PowerON+0x5e>
    {
      return errorstate;
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	e05b      	b.n	8009ec8 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	2201      	movs	r2, #1
 8009e14:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009e1a:	2b01      	cmp	r3, #1
 8009e1c:	d137      	bne.n	8009e8e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	2100      	movs	r1, #0
 8009e24:	4618      	mov	r0, r3
 8009e26:	f002 fb05 	bl	800c434 <SDMMC_CmdAppCommand>
 8009e2a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d02d      	beq.n	8009e8e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009e32:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009e36:	e047      	b.n	8009ec8 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	2100      	movs	r1, #0
 8009e3e:	4618      	mov	r0, r3
 8009e40:	f002 faf8 	bl	800c434 <SDMMC_CmdAppCommand>
 8009e44:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d001      	beq.n	8009e50 <SD_PowerON+0x98>
    {
      return errorstate;
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	e03b      	b.n	8009ec8 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	491e      	ldr	r1, [pc, #120]	; (8009ed0 <SD_PowerON+0x118>)
 8009e56:	4618      	mov	r0, r3
 8009e58:	f002 fb0e 	bl	800c478 <SDMMC_CmdAppOperCommand>
 8009e5c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d002      	beq.n	8009e6a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009e64:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009e68:	e02e      	b.n	8009ec8 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	2100      	movs	r1, #0
 8009e70:	4618      	mov	r0, r3
 8009e72:	f002 f973 	bl	800c15c <SDIO_GetResponse>
 8009e76:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8009e78:	697b      	ldr	r3, [r7, #20]
 8009e7a:	0fdb      	lsrs	r3, r3, #31
 8009e7c:	2b01      	cmp	r3, #1
 8009e7e:	d101      	bne.n	8009e84 <SD_PowerON+0xcc>
 8009e80:	2301      	movs	r3, #1
 8009e82:	e000      	b.n	8009e86 <SD_PowerON+0xce>
 8009e84:	2300      	movs	r3, #0
 8009e86:	613b      	str	r3, [r7, #16]

    count++;
 8009e88:	68bb      	ldr	r3, [r7, #8]
 8009e8a:	3301      	adds	r3, #1
 8009e8c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8009e8e:	68bb      	ldr	r3, [r7, #8]
 8009e90:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8009e94:	4293      	cmp	r3, r2
 8009e96:	d802      	bhi.n	8009e9e <SD_PowerON+0xe6>
 8009e98:	693b      	ldr	r3, [r7, #16]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d0cc      	beq.n	8009e38 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8009e9e:	68bb      	ldr	r3, [r7, #8]
 8009ea0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8009ea4:	4293      	cmp	r3, r2
 8009ea6:	d902      	bls.n	8009eae <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8009ea8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009eac:	e00c      	b.n	8009ec8 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8009eae:	697b      	ldr	r3, [r7, #20]
 8009eb0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d003      	beq.n	8009ec0 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	2201      	movs	r2, #1
 8009ebc:	645a      	str	r2, [r3, #68]	; 0x44
 8009ebe:	e002      	b.n	8009ec6 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	2200      	movs	r2, #0
 8009ec4:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8009ec6:	2300      	movs	r3, #0
}
 8009ec8:	4618      	mov	r0, r3
 8009eca:	3718      	adds	r7, #24
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	bd80      	pop	{r7, pc}
 8009ed0:	c1100000 	.word	0xc1100000

08009ed4 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b084      	sub	sp, #16
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
 8009edc:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d102      	bne.n	8009eea <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8009ee4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009ee8:	e018      	b.n	8009f1c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681a      	ldr	r2, [r3, #0]
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009ef2:	041b      	lsls	r3, r3, #16
 8009ef4:	4619      	mov	r1, r3
 8009ef6:	4610      	mov	r0, r2
 8009ef8:	f002 fb3f 	bl	800c57a <SDMMC_CmdSendStatus>
 8009efc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d001      	beq.n	8009f08 <SD_SendStatus+0x34>
  {
    return errorstate;
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	e009      	b.n	8009f1c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	2100      	movs	r1, #0
 8009f0e:	4618      	mov	r0, r3
 8009f10:	f002 f924 	bl	800c15c <SDIO_GetResponse>
 8009f14:	4602      	mov	r2, r0
 8009f16:	683b      	ldr	r3, [r7, #0]
 8009f18:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8009f1a:	2300      	movs	r3, #0
}
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	3710      	adds	r7, #16
 8009f20:	46bd      	mov	sp, r7
 8009f22:	bd80      	pop	{r7, pc}

08009f24 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009f24:	b580      	push	{r7, lr}
 8009f26:	b082      	sub	sp, #8
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d101      	bne.n	8009f36 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009f32:	2301      	movs	r3, #1
 8009f34:	e07b      	b.n	800a02e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d108      	bne.n	8009f50 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	685b      	ldr	r3, [r3, #4]
 8009f42:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009f46:	d009      	beq.n	8009f5c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	2200      	movs	r2, #0
 8009f4c:	61da      	str	r2, [r3, #28]
 8009f4e:	e005      	b.n	8009f5c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2200      	movs	r2, #0
 8009f54:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	2200      	movs	r2, #0
 8009f5a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2200      	movs	r2, #0
 8009f60:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009f68:	b2db      	uxtb	r3, r3
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d106      	bne.n	8009f7c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	2200      	movs	r2, #0
 8009f72:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009f76:	6878      	ldr	r0, [r7, #4]
 8009f78:	f7fa fb7e 	bl	8004678 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	2202      	movs	r2, #2
 8009f80:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	681a      	ldr	r2, [r3, #0]
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009f92:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	685b      	ldr	r3, [r3, #4]
 8009f98:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	689b      	ldr	r3, [r3, #8]
 8009fa0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009fa4:	431a      	orrs	r2, r3
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	68db      	ldr	r3, [r3, #12]
 8009faa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009fae:	431a      	orrs	r2, r3
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	691b      	ldr	r3, [r3, #16]
 8009fb4:	f003 0302 	and.w	r3, r3, #2
 8009fb8:	431a      	orrs	r2, r3
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	695b      	ldr	r3, [r3, #20]
 8009fbe:	f003 0301 	and.w	r3, r3, #1
 8009fc2:	431a      	orrs	r2, r3
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	699b      	ldr	r3, [r3, #24]
 8009fc8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009fcc:	431a      	orrs	r2, r3
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	69db      	ldr	r3, [r3, #28]
 8009fd2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009fd6:	431a      	orrs	r2, r3
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	6a1b      	ldr	r3, [r3, #32]
 8009fdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009fe0:	ea42 0103 	orr.w	r1, r2, r3
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fe8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	430a      	orrs	r2, r1
 8009ff2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	699b      	ldr	r3, [r3, #24]
 8009ff8:	0c1b      	lsrs	r3, r3, #16
 8009ffa:	f003 0104 	and.w	r1, r3, #4
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a002:	f003 0210 	and.w	r2, r3, #16
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	430a      	orrs	r2, r1
 800a00c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	69da      	ldr	r2, [r3, #28]
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a01c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	2200      	movs	r2, #0
 800a022:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2201      	movs	r2, #1
 800a028:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800a02c:	2300      	movs	r3, #0
}
 800a02e:	4618      	mov	r0, r3
 800a030:	3708      	adds	r7, #8
 800a032:	46bd      	mov	sp, r7
 800a034:	bd80      	pop	{r7, pc}

0800a036 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a036:	b580      	push	{r7, lr}
 800a038:	b088      	sub	sp, #32
 800a03a:	af00      	add	r7, sp, #0
 800a03c:	60f8      	str	r0, [r7, #12]
 800a03e:	60b9      	str	r1, [r7, #8]
 800a040:	603b      	str	r3, [r7, #0]
 800a042:	4613      	mov	r3, r2
 800a044:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a046:	2300      	movs	r3, #0
 800a048:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a050:	2b01      	cmp	r3, #1
 800a052:	d101      	bne.n	800a058 <HAL_SPI_Transmit+0x22>
 800a054:	2302      	movs	r3, #2
 800a056:	e126      	b.n	800a2a6 <HAL_SPI_Transmit+0x270>
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	2201      	movs	r2, #1
 800a05c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a060:	f7fc fb9e 	bl	80067a0 <HAL_GetTick>
 800a064:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800a066:	88fb      	ldrh	r3, [r7, #6]
 800a068:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a070:	b2db      	uxtb	r3, r3
 800a072:	2b01      	cmp	r3, #1
 800a074:	d002      	beq.n	800a07c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800a076:	2302      	movs	r3, #2
 800a078:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a07a:	e10b      	b.n	800a294 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800a07c:	68bb      	ldr	r3, [r7, #8]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d002      	beq.n	800a088 <HAL_SPI_Transmit+0x52>
 800a082:	88fb      	ldrh	r3, [r7, #6]
 800a084:	2b00      	cmp	r3, #0
 800a086:	d102      	bne.n	800a08e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800a088:	2301      	movs	r3, #1
 800a08a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a08c:	e102      	b.n	800a294 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	2203      	movs	r2, #3
 800a092:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	2200      	movs	r2, #0
 800a09a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	68ba      	ldr	r2, [r7, #8]
 800a0a0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	88fa      	ldrh	r2, [r7, #6]
 800a0a6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	88fa      	ldrh	r2, [r7, #6]
 800a0ac:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	2200      	movs	r2, #0
 800a0b8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	2200      	movs	r2, #0
 800a0be:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	2200      	movs	r2, #0
 800a0c4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	2200      	movs	r2, #0
 800a0ca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	689b      	ldr	r3, [r3, #8]
 800a0d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a0d4:	d10f      	bne.n	800a0f6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	681a      	ldr	r2, [r3, #0]
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a0e4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	681a      	ldr	r2, [r3, #0]
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a0f4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a100:	2b40      	cmp	r3, #64	; 0x40
 800a102:	d007      	beq.n	800a114 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	681a      	ldr	r2, [r3, #0]
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a112:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	68db      	ldr	r3, [r3, #12]
 800a118:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a11c:	d14b      	bne.n	800a1b6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	685b      	ldr	r3, [r3, #4]
 800a122:	2b00      	cmp	r3, #0
 800a124:	d002      	beq.n	800a12c <HAL_SPI_Transmit+0xf6>
 800a126:	8afb      	ldrh	r3, [r7, #22]
 800a128:	2b01      	cmp	r3, #1
 800a12a:	d13e      	bne.n	800a1aa <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a130:	881a      	ldrh	r2, [r3, #0]
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a13c:	1c9a      	adds	r2, r3, #2
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a146:	b29b      	uxth	r3, r3
 800a148:	3b01      	subs	r3, #1
 800a14a:	b29a      	uxth	r2, r3
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a150:	e02b      	b.n	800a1aa <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	689b      	ldr	r3, [r3, #8]
 800a158:	f003 0302 	and.w	r3, r3, #2
 800a15c:	2b02      	cmp	r3, #2
 800a15e:	d112      	bne.n	800a186 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a164:	881a      	ldrh	r2, [r3, #0]
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a170:	1c9a      	adds	r2, r3, #2
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a17a:	b29b      	uxth	r3, r3
 800a17c:	3b01      	subs	r3, #1
 800a17e:	b29a      	uxth	r2, r3
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	86da      	strh	r2, [r3, #54]	; 0x36
 800a184:	e011      	b.n	800a1aa <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a186:	f7fc fb0b 	bl	80067a0 <HAL_GetTick>
 800a18a:	4602      	mov	r2, r0
 800a18c:	69bb      	ldr	r3, [r7, #24]
 800a18e:	1ad3      	subs	r3, r2, r3
 800a190:	683a      	ldr	r2, [r7, #0]
 800a192:	429a      	cmp	r2, r3
 800a194:	d803      	bhi.n	800a19e <HAL_SPI_Transmit+0x168>
 800a196:	683b      	ldr	r3, [r7, #0]
 800a198:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a19c:	d102      	bne.n	800a1a4 <HAL_SPI_Transmit+0x16e>
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d102      	bne.n	800a1aa <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800a1a4:	2303      	movs	r3, #3
 800a1a6:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a1a8:	e074      	b.n	800a294 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a1ae:	b29b      	uxth	r3, r3
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d1ce      	bne.n	800a152 <HAL_SPI_Transmit+0x11c>
 800a1b4:	e04c      	b.n	800a250 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	685b      	ldr	r3, [r3, #4]
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d002      	beq.n	800a1c4 <HAL_SPI_Transmit+0x18e>
 800a1be:	8afb      	ldrh	r3, [r7, #22]
 800a1c0:	2b01      	cmp	r3, #1
 800a1c2:	d140      	bne.n	800a246 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	330c      	adds	r3, #12
 800a1ce:	7812      	ldrb	r2, [r2, #0]
 800a1d0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1d6:	1c5a      	adds	r2, r3, #1
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a1e0:	b29b      	uxth	r3, r3
 800a1e2:	3b01      	subs	r3, #1
 800a1e4:	b29a      	uxth	r2, r3
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800a1ea:	e02c      	b.n	800a246 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	689b      	ldr	r3, [r3, #8]
 800a1f2:	f003 0302 	and.w	r3, r3, #2
 800a1f6:	2b02      	cmp	r3, #2
 800a1f8:	d113      	bne.n	800a222 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	330c      	adds	r3, #12
 800a204:	7812      	ldrb	r2, [r2, #0]
 800a206:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a20c:	1c5a      	adds	r2, r3, #1
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a216:	b29b      	uxth	r3, r3
 800a218:	3b01      	subs	r3, #1
 800a21a:	b29a      	uxth	r2, r3
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	86da      	strh	r2, [r3, #54]	; 0x36
 800a220:	e011      	b.n	800a246 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a222:	f7fc fabd 	bl	80067a0 <HAL_GetTick>
 800a226:	4602      	mov	r2, r0
 800a228:	69bb      	ldr	r3, [r7, #24]
 800a22a:	1ad3      	subs	r3, r2, r3
 800a22c:	683a      	ldr	r2, [r7, #0]
 800a22e:	429a      	cmp	r2, r3
 800a230:	d803      	bhi.n	800a23a <HAL_SPI_Transmit+0x204>
 800a232:	683b      	ldr	r3, [r7, #0]
 800a234:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a238:	d102      	bne.n	800a240 <HAL_SPI_Transmit+0x20a>
 800a23a:	683b      	ldr	r3, [r7, #0]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d102      	bne.n	800a246 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800a240:	2303      	movs	r3, #3
 800a242:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a244:	e026      	b.n	800a294 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a24a:	b29b      	uxth	r3, r3
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d1cd      	bne.n	800a1ec <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a250:	69ba      	ldr	r2, [r7, #24]
 800a252:	6839      	ldr	r1, [r7, #0]
 800a254:	68f8      	ldr	r0, [r7, #12]
 800a256:	f000 f8b3 	bl	800a3c0 <SPI_EndRxTxTransaction>
 800a25a:	4603      	mov	r3, r0
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d002      	beq.n	800a266 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	2220      	movs	r2, #32
 800a264:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	689b      	ldr	r3, [r3, #8]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d10a      	bne.n	800a284 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a26e:	2300      	movs	r3, #0
 800a270:	613b      	str	r3, [r7, #16]
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	68db      	ldr	r3, [r3, #12]
 800a278:	613b      	str	r3, [r7, #16]
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	689b      	ldr	r3, [r3, #8]
 800a280:	613b      	str	r3, [r7, #16]
 800a282:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d002      	beq.n	800a292 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800a28c:	2301      	movs	r3, #1
 800a28e:	77fb      	strb	r3, [r7, #31]
 800a290:	e000      	b.n	800a294 <HAL_SPI_Transmit+0x25e>
  }

error:
 800a292:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	2201      	movs	r2, #1
 800a298:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	2200      	movs	r2, #0
 800a2a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a2a4:	7ffb      	ldrb	r3, [r7, #31]
}
 800a2a6:	4618      	mov	r0, r3
 800a2a8:	3720      	adds	r7, #32
 800a2aa:	46bd      	mov	sp, r7
 800a2ac:	bd80      	pop	{r7, pc}
	...

0800a2b0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b088      	sub	sp, #32
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	60f8      	str	r0, [r7, #12]
 800a2b8:	60b9      	str	r1, [r7, #8]
 800a2ba:	603b      	str	r3, [r7, #0]
 800a2bc:	4613      	mov	r3, r2
 800a2be:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a2c0:	f7fc fa6e 	bl	80067a0 <HAL_GetTick>
 800a2c4:	4602      	mov	r2, r0
 800a2c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2c8:	1a9b      	subs	r3, r3, r2
 800a2ca:	683a      	ldr	r2, [r7, #0]
 800a2cc:	4413      	add	r3, r2
 800a2ce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a2d0:	f7fc fa66 	bl	80067a0 <HAL_GetTick>
 800a2d4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a2d6:	4b39      	ldr	r3, [pc, #228]	; (800a3bc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	015b      	lsls	r3, r3, #5
 800a2dc:	0d1b      	lsrs	r3, r3, #20
 800a2de:	69fa      	ldr	r2, [r7, #28]
 800a2e0:	fb02 f303 	mul.w	r3, r2, r3
 800a2e4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a2e6:	e054      	b.n	800a392 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a2e8:	683b      	ldr	r3, [r7, #0]
 800a2ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2ee:	d050      	beq.n	800a392 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a2f0:	f7fc fa56 	bl	80067a0 <HAL_GetTick>
 800a2f4:	4602      	mov	r2, r0
 800a2f6:	69bb      	ldr	r3, [r7, #24]
 800a2f8:	1ad3      	subs	r3, r2, r3
 800a2fa:	69fa      	ldr	r2, [r7, #28]
 800a2fc:	429a      	cmp	r2, r3
 800a2fe:	d902      	bls.n	800a306 <SPI_WaitFlagStateUntilTimeout+0x56>
 800a300:	69fb      	ldr	r3, [r7, #28]
 800a302:	2b00      	cmp	r3, #0
 800a304:	d13d      	bne.n	800a382 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	685a      	ldr	r2, [r3, #4]
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a314:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	685b      	ldr	r3, [r3, #4]
 800a31a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a31e:	d111      	bne.n	800a344 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	689b      	ldr	r3, [r3, #8]
 800a324:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a328:	d004      	beq.n	800a334 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	689b      	ldr	r3, [r3, #8]
 800a32e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a332:	d107      	bne.n	800a344 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	681a      	ldr	r2, [r3, #0]
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a342:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a348:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a34c:	d10f      	bne.n	800a36e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	681a      	ldr	r2, [r3, #0]
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a35c:	601a      	str	r2, [r3, #0]
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	681a      	ldr	r2, [r3, #0]
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a36c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	2201      	movs	r2, #1
 800a372:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	2200      	movs	r2, #0
 800a37a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800a37e:	2303      	movs	r3, #3
 800a380:	e017      	b.n	800a3b2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a382:	697b      	ldr	r3, [r7, #20]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d101      	bne.n	800a38c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a388:	2300      	movs	r3, #0
 800a38a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a38c:	697b      	ldr	r3, [r7, #20]
 800a38e:	3b01      	subs	r3, #1
 800a390:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	689a      	ldr	r2, [r3, #8]
 800a398:	68bb      	ldr	r3, [r7, #8]
 800a39a:	4013      	ands	r3, r2
 800a39c:	68ba      	ldr	r2, [r7, #8]
 800a39e:	429a      	cmp	r2, r3
 800a3a0:	bf0c      	ite	eq
 800a3a2:	2301      	moveq	r3, #1
 800a3a4:	2300      	movne	r3, #0
 800a3a6:	b2db      	uxtb	r3, r3
 800a3a8:	461a      	mov	r2, r3
 800a3aa:	79fb      	ldrb	r3, [r7, #7]
 800a3ac:	429a      	cmp	r2, r3
 800a3ae:	d19b      	bne.n	800a2e8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a3b0:	2300      	movs	r3, #0
}
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	3720      	adds	r7, #32
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bd80      	pop	{r7, pc}
 800a3ba:	bf00      	nop
 800a3bc:	20000094 	.word	0x20000094

0800a3c0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a3c0:	b580      	push	{r7, lr}
 800a3c2:	b088      	sub	sp, #32
 800a3c4:	af02      	add	r7, sp, #8
 800a3c6:	60f8      	str	r0, [r7, #12]
 800a3c8:	60b9      	str	r1, [r7, #8]
 800a3ca:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a3cc:	4b1b      	ldr	r3, [pc, #108]	; (800a43c <SPI_EndRxTxTransaction+0x7c>)
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	4a1b      	ldr	r2, [pc, #108]	; (800a440 <SPI_EndRxTxTransaction+0x80>)
 800a3d2:	fba2 2303 	umull	r2, r3, r2, r3
 800a3d6:	0d5b      	lsrs	r3, r3, #21
 800a3d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a3dc:	fb02 f303 	mul.w	r3, r2, r3
 800a3e0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	685b      	ldr	r3, [r3, #4]
 800a3e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a3ea:	d112      	bne.n	800a412 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	9300      	str	r3, [sp, #0]
 800a3f0:	68bb      	ldr	r3, [r7, #8]
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	2180      	movs	r1, #128	; 0x80
 800a3f6:	68f8      	ldr	r0, [r7, #12]
 800a3f8:	f7ff ff5a 	bl	800a2b0 <SPI_WaitFlagStateUntilTimeout>
 800a3fc:	4603      	mov	r3, r0
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d016      	beq.n	800a430 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a406:	f043 0220 	orr.w	r2, r3, #32
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800a40e:	2303      	movs	r3, #3
 800a410:	e00f      	b.n	800a432 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a412:	697b      	ldr	r3, [r7, #20]
 800a414:	2b00      	cmp	r3, #0
 800a416:	d00a      	beq.n	800a42e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800a418:	697b      	ldr	r3, [r7, #20]
 800a41a:	3b01      	subs	r3, #1
 800a41c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	689b      	ldr	r3, [r3, #8]
 800a424:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a428:	2b80      	cmp	r3, #128	; 0x80
 800a42a:	d0f2      	beq.n	800a412 <SPI_EndRxTxTransaction+0x52>
 800a42c:	e000      	b.n	800a430 <SPI_EndRxTxTransaction+0x70>
        break;
 800a42e:	bf00      	nop
  }

  return HAL_OK;
 800a430:	2300      	movs	r3, #0
}
 800a432:	4618      	mov	r0, r3
 800a434:	3718      	adds	r7, #24
 800a436:	46bd      	mov	sp, r7
 800a438:	bd80      	pop	{r7, pc}
 800a43a:	bf00      	nop
 800a43c:	20000094 	.word	0x20000094
 800a440:	165e9f81 	.word	0x165e9f81

0800a444 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a444:	b580      	push	{r7, lr}
 800a446:	b082      	sub	sp, #8
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d101      	bne.n	800a456 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a452:	2301      	movs	r3, #1
 800a454:	e041      	b.n	800a4da <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a45c:	b2db      	uxtb	r3, r3
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d106      	bne.n	800a470 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	2200      	movs	r2, #0
 800a466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a46a:	6878      	ldr	r0, [r7, #4]
 800a46c:	f7fa fdb6 	bl	8004fdc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	2202      	movs	r2, #2
 800a474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681a      	ldr	r2, [r3, #0]
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	3304      	adds	r3, #4
 800a480:	4619      	mov	r1, r3
 800a482:	4610      	mov	r0, r2
 800a484:	f000 fca8 	bl	800add8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	2201      	movs	r2, #1
 800a48c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	2201      	movs	r2, #1
 800a494:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	2201      	movs	r2, #1
 800a49c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	2201      	movs	r2, #1
 800a4a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	2201      	movs	r2, #1
 800a4ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	2201      	movs	r2, #1
 800a4b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	2201      	movs	r2, #1
 800a4bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	2201      	movs	r2, #1
 800a4c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2201      	movs	r2, #1
 800a4cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	2201      	movs	r2, #1
 800a4d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a4d8:	2300      	movs	r3, #0
}
 800a4da:	4618      	mov	r0, r3
 800a4dc:	3708      	adds	r7, #8
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	bd80      	pop	{r7, pc}
	...

0800a4e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a4e4:	b480      	push	{r7}
 800a4e6:	b085      	sub	sp, #20
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a4f2:	b2db      	uxtb	r3, r3
 800a4f4:	2b01      	cmp	r3, #1
 800a4f6:	d001      	beq.n	800a4fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a4f8:	2301      	movs	r3, #1
 800a4fa:	e04e      	b.n	800a59a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	2202      	movs	r2, #2
 800a500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	68da      	ldr	r2, [r3, #12]
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	f042 0201 	orr.w	r2, r2, #1
 800a512:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	4a23      	ldr	r2, [pc, #140]	; (800a5a8 <HAL_TIM_Base_Start_IT+0xc4>)
 800a51a:	4293      	cmp	r3, r2
 800a51c:	d022      	beq.n	800a564 <HAL_TIM_Base_Start_IT+0x80>
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a526:	d01d      	beq.n	800a564 <HAL_TIM_Base_Start_IT+0x80>
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	4a1f      	ldr	r2, [pc, #124]	; (800a5ac <HAL_TIM_Base_Start_IT+0xc8>)
 800a52e:	4293      	cmp	r3, r2
 800a530:	d018      	beq.n	800a564 <HAL_TIM_Base_Start_IT+0x80>
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	4a1e      	ldr	r2, [pc, #120]	; (800a5b0 <HAL_TIM_Base_Start_IT+0xcc>)
 800a538:	4293      	cmp	r3, r2
 800a53a:	d013      	beq.n	800a564 <HAL_TIM_Base_Start_IT+0x80>
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	4a1c      	ldr	r2, [pc, #112]	; (800a5b4 <HAL_TIM_Base_Start_IT+0xd0>)
 800a542:	4293      	cmp	r3, r2
 800a544:	d00e      	beq.n	800a564 <HAL_TIM_Base_Start_IT+0x80>
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	4a1b      	ldr	r2, [pc, #108]	; (800a5b8 <HAL_TIM_Base_Start_IT+0xd4>)
 800a54c:	4293      	cmp	r3, r2
 800a54e:	d009      	beq.n	800a564 <HAL_TIM_Base_Start_IT+0x80>
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	4a19      	ldr	r2, [pc, #100]	; (800a5bc <HAL_TIM_Base_Start_IT+0xd8>)
 800a556:	4293      	cmp	r3, r2
 800a558:	d004      	beq.n	800a564 <HAL_TIM_Base_Start_IT+0x80>
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	4a18      	ldr	r2, [pc, #96]	; (800a5c0 <HAL_TIM_Base_Start_IT+0xdc>)
 800a560:	4293      	cmp	r3, r2
 800a562:	d111      	bne.n	800a588 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	689b      	ldr	r3, [r3, #8]
 800a56a:	f003 0307 	and.w	r3, r3, #7
 800a56e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	2b06      	cmp	r3, #6
 800a574:	d010      	beq.n	800a598 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	681a      	ldr	r2, [r3, #0]
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	f042 0201 	orr.w	r2, r2, #1
 800a584:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a586:	e007      	b.n	800a598 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	681a      	ldr	r2, [r3, #0]
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	f042 0201 	orr.w	r2, r2, #1
 800a596:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a598:	2300      	movs	r3, #0
}
 800a59a:	4618      	mov	r0, r3
 800a59c:	3714      	adds	r7, #20
 800a59e:	46bd      	mov	sp, r7
 800a5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a4:	4770      	bx	lr
 800a5a6:	bf00      	nop
 800a5a8:	40010000 	.word	0x40010000
 800a5ac:	40000400 	.word	0x40000400
 800a5b0:	40000800 	.word	0x40000800
 800a5b4:	40000c00 	.word	0x40000c00
 800a5b8:	40010400 	.word	0x40010400
 800a5bc:	40014000 	.word	0x40014000
 800a5c0:	40001800 	.word	0x40001800

0800a5c4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800a5c4:	b480      	push	{r7}
 800a5c6:	b083      	sub	sp, #12
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	68da      	ldr	r2, [r3, #12]
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	f022 0201 	bic.w	r2, r2, #1
 800a5da:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	6a1a      	ldr	r2, [r3, #32]
 800a5e2:	f241 1311 	movw	r3, #4369	; 0x1111
 800a5e6:	4013      	ands	r3, r2
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d10f      	bne.n	800a60c <HAL_TIM_Base_Stop_IT+0x48>
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	6a1a      	ldr	r2, [r3, #32]
 800a5f2:	f240 4344 	movw	r3, #1092	; 0x444
 800a5f6:	4013      	ands	r3, r2
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d107      	bne.n	800a60c <HAL_TIM_Base_Stop_IT+0x48>
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	681a      	ldr	r2, [r3, #0]
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	f022 0201 	bic.w	r2, r2, #1
 800a60a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	2201      	movs	r2, #1
 800a610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800a614:	2300      	movs	r3, #0
}
 800a616:	4618      	mov	r0, r3
 800a618:	370c      	adds	r7, #12
 800a61a:	46bd      	mov	sp, r7
 800a61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a620:	4770      	bx	lr

0800a622 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a622:	b580      	push	{r7, lr}
 800a624:	b082      	sub	sp, #8
 800a626:	af00      	add	r7, sp, #0
 800a628:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d101      	bne.n	800a634 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a630:	2301      	movs	r3, #1
 800a632:	e041      	b.n	800a6b8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a63a:	b2db      	uxtb	r3, r3
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d106      	bne.n	800a64e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	2200      	movs	r2, #0
 800a644:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a648:	6878      	ldr	r0, [r7, #4]
 800a64a:	f000 f839 	bl	800a6c0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	2202      	movs	r2, #2
 800a652:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681a      	ldr	r2, [r3, #0]
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	3304      	adds	r3, #4
 800a65e:	4619      	mov	r1, r3
 800a660:	4610      	mov	r0, r2
 800a662:	f000 fbb9 	bl	800add8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	2201      	movs	r2, #1
 800a66a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	2201      	movs	r2, #1
 800a672:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	2201      	movs	r2, #1
 800a67a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	2201      	movs	r2, #1
 800a682:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	2201      	movs	r2, #1
 800a68a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	2201      	movs	r2, #1
 800a692:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	2201      	movs	r2, #1
 800a69a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	2201      	movs	r2, #1
 800a6a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	2201      	movs	r2, #1
 800a6aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	2201      	movs	r2, #1
 800a6b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a6b6:	2300      	movs	r3, #0
}
 800a6b8:	4618      	mov	r0, r3
 800a6ba:	3708      	adds	r7, #8
 800a6bc:	46bd      	mov	sp, r7
 800a6be:	bd80      	pop	{r7, pc}

0800a6c0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a6c0:	b480      	push	{r7}
 800a6c2:	b083      	sub	sp, #12
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a6c8:	bf00      	nop
 800a6ca:	370c      	adds	r7, #12
 800a6cc:	46bd      	mov	sp, r7
 800a6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d2:	4770      	bx	lr

0800a6d4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	b084      	sub	sp, #16
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	6078      	str	r0, [r7, #4]
 800a6dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d109      	bne.n	800a6f8 <HAL_TIM_PWM_Start+0x24>
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a6ea:	b2db      	uxtb	r3, r3
 800a6ec:	2b01      	cmp	r3, #1
 800a6ee:	bf14      	ite	ne
 800a6f0:	2301      	movne	r3, #1
 800a6f2:	2300      	moveq	r3, #0
 800a6f4:	b2db      	uxtb	r3, r3
 800a6f6:	e022      	b.n	800a73e <HAL_TIM_PWM_Start+0x6a>
 800a6f8:	683b      	ldr	r3, [r7, #0]
 800a6fa:	2b04      	cmp	r3, #4
 800a6fc:	d109      	bne.n	800a712 <HAL_TIM_PWM_Start+0x3e>
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800a704:	b2db      	uxtb	r3, r3
 800a706:	2b01      	cmp	r3, #1
 800a708:	bf14      	ite	ne
 800a70a:	2301      	movne	r3, #1
 800a70c:	2300      	moveq	r3, #0
 800a70e:	b2db      	uxtb	r3, r3
 800a710:	e015      	b.n	800a73e <HAL_TIM_PWM_Start+0x6a>
 800a712:	683b      	ldr	r3, [r7, #0]
 800a714:	2b08      	cmp	r3, #8
 800a716:	d109      	bne.n	800a72c <HAL_TIM_PWM_Start+0x58>
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a71e:	b2db      	uxtb	r3, r3
 800a720:	2b01      	cmp	r3, #1
 800a722:	bf14      	ite	ne
 800a724:	2301      	movne	r3, #1
 800a726:	2300      	moveq	r3, #0
 800a728:	b2db      	uxtb	r3, r3
 800a72a:	e008      	b.n	800a73e <HAL_TIM_PWM_Start+0x6a>
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a732:	b2db      	uxtb	r3, r3
 800a734:	2b01      	cmp	r3, #1
 800a736:	bf14      	ite	ne
 800a738:	2301      	movne	r3, #1
 800a73a:	2300      	moveq	r3, #0
 800a73c:	b2db      	uxtb	r3, r3
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d001      	beq.n	800a746 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800a742:	2301      	movs	r3, #1
 800a744:	e07c      	b.n	800a840 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a746:	683b      	ldr	r3, [r7, #0]
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d104      	bne.n	800a756 <HAL_TIM_PWM_Start+0x82>
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	2202      	movs	r2, #2
 800a750:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a754:	e013      	b.n	800a77e <HAL_TIM_PWM_Start+0xaa>
 800a756:	683b      	ldr	r3, [r7, #0]
 800a758:	2b04      	cmp	r3, #4
 800a75a:	d104      	bne.n	800a766 <HAL_TIM_PWM_Start+0x92>
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	2202      	movs	r2, #2
 800a760:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a764:	e00b      	b.n	800a77e <HAL_TIM_PWM_Start+0xaa>
 800a766:	683b      	ldr	r3, [r7, #0]
 800a768:	2b08      	cmp	r3, #8
 800a76a:	d104      	bne.n	800a776 <HAL_TIM_PWM_Start+0xa2>
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	2202      	movs	r2, #2
 800a770:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a774:	e003      	b.n	800a77e <HAL_TIM_PWM_Start+0xaa>
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	2202      	movs	r2, #2
 800a77a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	2201      	movs	r2, #1
 800a784:	6839      	ldr	r1, [r7, #0]
 800a786:	4618      	mov	r0, r3
 800a788:	f000 fe10 	bl	800b3ac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	4a2d      	ldr	r2, [pc, #180]	; (800a848 <HAL_TIM_PWM_Start+0x174>)
 800a792:	4293      	cmp	r3, r2
 800a794:	d004      	beq.n	800a7a0 <HAL_TIM_PWM_Start+0xcc>
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	4a2c      	ldr	r2, [pc, #176]	; (800a84c <HAL_TIM_PWM_Start+0x178>)
 800a79c:	4293      	cmp	r3, r2
 800a79e:	d101      	bne.n	800a7a4 <HAL_TIM_PWM_Start+0xd0>
 800a7a0:	2301      	movs	r3, #1
 800a7a2:	e000      	b.n	800a7a6 <HAL_TIM_PWM_Start+0xd2>
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d007      	beq.n	800a7ba <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a7b8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	4a22      	ldr	r2, [pc, #136]	; (800a848 <HAL_TIM_PWM_Start+0x174>)
 800a7c0:	4293      	cmp	r3, r2
 800a7c2:	d022      	beq.n	800a80a <HAL_TIM_PWM_Start+0x136>
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a7cc:	d01d      	beq.n	800a80a <HAL_TIM_PWM_Start+0x136>
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	4a1f      	ldr	r2, [pc, #124]	; (800a850 <HAL_TIM_PWM_Start+0x17c>)
 800a7d4:	4293      	cmp	r3, r2
 800a7d6:	d018      	beq.n	800a80a <HAL_TIM_PWM_Start+0x136>
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	4a1d      	ldr	r2, [pc, #116]	; (800a854 <HAL_TIM_PWM_Start+0x180>)
 800a7de:	4293      	cmp	r3, r2
 800a7e0:	d013      	beq.n	800a80a <HAL_TIM_PWM_Start+0x136>
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	4a1c      	ldr	r2, [pc, #112]	; (800a858 <HAL_TIM_PWM_Start+0x184>)
 800a7e8:	4293      	cmp	r3, r2
 800a7ea:	d00e      	beq.n	800a80a <HAL_TIM_PWM_Start+0x136>
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	4a16      	ldr	r2, [pc, #88]	; (800a84c <HAL_TIM_PWM_Start+0x178>)
 800a7f2:	4293      	cmp	r3, r2
 800a7f4:	d009      	beq.n	800a80a <HAL_TIM_PWM_Start+0x136>
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	4a18      	ldr	r2, [pc, #96]	; (800a85c <HAL_TIM_PWM_Start+0x188>)
 800a7fc:	4293      	cmp	r3, r2
 800a7fe:	d004      	beq.n	800a80a <HAL_TIM_PWM_Start+0x136>
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	4a16      	ldr	r2, [pc, #88]	; (800a860 <HAL_TIM_PWM_Start+0x18c>)
 800a806:	4293      	cmp	r3, r2
 800a808:	d111      	bne.n	800a82e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	689b      	ldr	r3, [r3, #8]
 800a810:	f003 0307 	and.w	r3, r3, #7
 800a814:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	2b06      	cmp	r3, #6
 800a81a:	d010      	beq.n	800a83e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	681a      	ldr	r2, [r3, #0]
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	f042 0201 	orr.w	r2, r2, #1
 800a82a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a82c:	e007      	b.n	800a83e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	681a      	ldr	r2, [r3, #0]
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	f042 0201 	orr.w	r2, r2, #1
 800a83c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a83e:	2300      	movs	r3, #0
}
 800a840:	4618      	mov	r0, r3
 800a842:	3710      	adds	r7, #16
 800a844:	46bd      	mov	sp, r7
 800a846:	bd80      	pop	{r7, pc}
 800a848:	40010000 	.word	0x40010000
 800a84c:	40010400 	.word	0x40010400
 800a850:	40000400 	.word	0x40000400
 800a854:	40000800 	.word	0x40000800
 800a858:	40000c00 	.word	0x40000c00
 800a85c:	40014000 	.word	0x40014000
 800a860:	40001800 	.word	0x40001800

0800a864 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a864:	b580      	push	{r7, lr}
 800a866:	b082      	sub	sp, #8
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	691b      	ldr	r3, [r3, #16]
 800a872:	f003 0302 	and.w	r3, r3, #2
 800a876:	2b02      	cmp	r3, #2
 800a878:	d122      	bne.n	800a8c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	68db      	ldr	r3, [r3, #12]
 800a880:	f003 0302 	and.w	r3, r3, #2
 800a884:	2b02      	cmp	r3, #2
 800a886:	d11b      	bne.n	800a8c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	f06f 0202 	mvn.w	r2, #2
 800a890:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	2201      	movs	r2, #1
 800a896:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	699b      	ldr	r3, [r3, #24]
 800a89e:	f003 0303 	and.w	r3, r3, #3
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d003      	beq.n	800a8ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a8a6:	6878      	ldr	r0, [r7, #4]
 800a8a8:	f000 fa77 	bl	800ad9a <HAL_TIM_IC_CaptureCallback>
 800a8ac:	e005      	b.n	800a8ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a8ae:	6878      	ldr	r0, [r7, #4]
 800a8b0:	f000 fa69 	bl	800ad86 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a8b4:	6878      	ldr	r0, [r7, #4]
 800a8b6:	f000 fa7a 	bl	800adae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2200      	movs	r2, #0
 800a8be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	691b      	ldr	r3, [r3, #16]
 800a8c6:	f003 0304 	and.w	r3, r3, #4
 800a8ca:	2b04      	cmp	r3, #4
 800a8cc:	d122      	bne.n	800a914 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	68db      	ldr	r3, [r3, #12]
 800a8d4:	f003 0304 	and.w	r3, r3, #4
 800a8d8:	2b04      	cmp	r3, #4
 800a8da:	d11b      	bne.n	800a914 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	f06f 0204 	mvn.w	r2, #4
 800a8e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	2202      	movs	r2, #2
 800a8ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	699b      	ldr	r3, [r3, #24]
 800a8f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d003      	beq.n	800a902 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a8fa:	6878      	ldr	r0, [r7, #4]
 800a8fc:	f000 fa4d 	bl	800ad9a <HAL_TIM_IC_CaptureCallback>
 800a900:	e005      	b.n	800a90e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a902:	6878      	ldr	r0, [r7, #4]
 800a904:	f000 fa3f 	bl	800ad86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a908:	6878      	ldr	r0, [r7, #4]
 800a90a:	f000 fa50 	bl	800adae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	2200      	movs	r2, #0
 800a912:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	691b      	ldr	r3, [r3, #16]
 800a91a:	f003 0308 	and.w	r3, r3, #8
 800a91e:	2b08      	cmp	r3, #8
 800a920:	d122      	bne.n	800a968 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	68db      	ldr	r3, [r3, #12]
 800a928:	f003 0308 	and.w	r3, r3, #8
 800a92c:	2b08      	cmp	r3, #8
 800a92e:	d11b      	bne.n	800a968 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	f06f 0208 	mvn.w	r2, #8
 800a938:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	2204      	movs	r2, #4
 800a93e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	69db      	ldr	r3, [r3, #28]
 800a946:	f003 0303 	and.w	r3, r3, #3
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d003      	beq.n	800a956 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a94e:	6878      	ldr	r0, [r7, #4]
 800a950:	f000 fa23 	bl	800ad9a <HAL_TIM_IC_CaptureCallback>
 800a954:	e005      	b.n	800a962 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a956:	6878      	ldr	r0, [r7, #4]
 800a958:	f000 fa15 	bl	800ad86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a95c:	6878      	ldr	r0, [r7, #4]
 800a95e:	f000 fa26 	bl	800adae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	2200      	movs	r2, #0
 800a966:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	691b      	ldr	r3, [r3, #16]
 800a96e:	f003 0310 	and.w	r3, r3, #16
 800a972:	2b10      	cmp	r3, #16
 800a974:	d122      	bne.n	800a9bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	68db      	ldr	r3, [r3, #12]
 800a97c:	f003 0310 	and.w	r3, r3, #16
 800a980:	2b10      	cmp	r3, #16
 800a982:	d11b      	bne.n	800a9bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	f06f 0210 	mvn.w	r2, #16
 800a98c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	2208      	movs	r2, #8
 800a992:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	69db      	ldr	r3, [r3, #28]
 800a99a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d003      	beq.n	800a9aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a9a2:	6878      	ldr	r0, [r7, #4]
 800a9a4:	f000 f9f9 	bl	800ad9a <HAL_TIM_IC_CaptureCallback>
 800a9a8:	e005      	b.n	800a9b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a9aa:	6878      	ldr	r0, [r7, #4]
 800a9ac:	f000 f9eb 	bl	800ad86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a9b0:	6878      	ldr	r0, [r7, #4]
 800a9b2:	f000 f9fc 	bl	800adae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	2200      	movs	r2, #0
 800a9ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	691b      	ldr	r3, [r3, #16]
 800a9c2:	f003 0301 	and.w	r3, r3, #1
 800a9c6:	2b01      	cmp	r3, #1
 800a9c8:	d10e      	bne.n	800a9e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	68db      	ldr	r3, [r3, #12]
 800a9d0:	f003 0301 	and.w	r3, r3, #1
 800a9d4:	2b01      	cmp	r3, #1
 800a9d6:	d107      	bne.n	800a9e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	f06f 0201 	mvn.w	r2, #1
 800a9e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a9e2:	6878      	ldr	r0, [r7, #4]
 800a9e4:	f7f9 fc48 	bl	8004278 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	691b      	ldr	r3, [r3, #16]
 800a9ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a9f2:	2b80      	cmp	r3, #128	; 0x80
 800a9f4:	d10e      	bne.n	800aa14 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	68db      	ldr	r3, [r3, #12]
 800a9fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa00:	2b80      	cmp	r3, #128	; 0x80
 800aa02:	d107      	bne.n	800aa14 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800aa0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800aa0e:	6878      	ldr	r0, [r7, #4]
 800aa10:	f000 fdca 	bl	800b5a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	691b      	ldr	r3, [r3, #16]
 800aa1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa1e:	2b40      	cmp	r3, #64	; 0x40
 800aa20:	d10e      	bne.n	800aa40 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	68db      	ldr	r3, [r3, #12]
 800aa28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa2c:	2b40      	cmp	r3, #64	; 0x40
 800aa2e:	d107      	bne.n	800aa40 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800aa38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800aa3a:	6878      	ldr	r0, [r7, #4]
 800aa3c:	f000 f9c1 	bl	800adc2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	691b      	ldr	r3, [r3, #16]
 800aa46:	f003 0320 	and.w	r3, r3, #32
 800aa4a:	2b20      	cmp	r3, #32
 800aa4c:	d10e      	bne.n	800aa6c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	68db      	ldr	r3, [r3, #12]
 800aa54:	f003 0320 	and.w	r3, r3, #32
 800aa58:	2b20      	cmp	r3, #32
 800aa5a:	d107      	bne.n	800aa6c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	f06f 0220 	mvn.w	r2, #32
 800aa64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800aa66:	6878      	ldr	r0, [r7, #4]
 800aa68:	f000 fd94 	bl	800b594 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800aa6c:	bf00      	nop
 800aa6e:	3708      	adds	r7, #8
 800aa70:	46bd      	mov	sp, r7
 800aa72:	bd80      	pop	{r7, pc}

0800aa74 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800aa74:	b580      	push	{r7, lr}
 800aa76:	b086      	sub	sp, #24
 800aa78:	af00      	add	r7, sp, #0
 800aa7a:	60f8      	str	r0, [r7, #12]
 800aa7c:	60b9      	str	r1, [r7, #8]
 800aa7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aa80:	2300      	movs	r3, #0
 800aa82:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aa8a:	2b01      	cmp	r3, #1
 800aa8c:	d101      	bne.n	800aa92 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800aa8e:	2302      	movs	r3, #2
 800aa90:	e0ae      	b.n	800abf0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	2201      	movs	r2, #1
 800aa96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	2b0c      	cmp	r3, #12
 800aa9e:	f200 809f 	bhi.w	800abe0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800aaa2:	a201      	add	r2, pc, #4	; (adr r2, 800aaa8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800aaa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaa8:	0800aadd 	.word	0x0800aadd
 800aaac:	0800abe1 	.word	0x0800abe1
 800aab0:	0800abe1 	.word	0x0800abe1
 800aab4:	0800abe1 	.word	0x0800abe1
 800aab8:	0800ab1d 	.word	0x0800ab1d
 800aabc:	0800abe1 	.word	0x0800abe1
 800aac0:	0800abe1 	.word	0x0800abe1
 800aac4:	0800abe1 	.word	0x0800abe1
 800aac8:	0800ab5f 	.word	0x0800ab5f
 800aacc:	0800abe1 	.word	0x0800abe1
 800aad0:	0800abe1 	.word	0x0800abe1
 800aad4:	0800abe1 	.word	0x0800abe1
 800aad8:	0800ab9f 	.word	0x0800ab9f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	68b9      	ldr	r1, [r7, #8]
 800aae2:	4618      	mov	r0, r3
 800aae4:	f000 fa18 	bl	800af18 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	699a      	ldr	r2, [r3, #24]
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	f042 0208 	orr.w	r2, r2, #8
 800aaf6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	699a      	ldr	r2, [r3, #24]
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	f022 0204 	bic.w	r2, r2, #4
 800ab06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	6999      	ldr	r1, [r3, #24]
 800ab0e:	68bb      	ldr	r3, [r7, #8]
 800ab10:	691a      	ldr	r2, [r3, #16]
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	430a      	orrs	r2, r1
 800ab18:	619a      	str	r2, [r3, #24]
      break;
 800ab1a:	e064      	b.n	800abe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	68b9      	ldr	r1, [r7, #8]
 800ab22:	4618      	mov	r0, r3
 800ab24:	f000 fa68 	bl	800aff8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	699a      	ldr	r2, [r3, #24]
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ab36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	699a      	ldr	r2, [r3, #24]
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ab46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	6999      	ldr	r1, [r3, #24]
 800ab4e:	68bb      	ldr	r3, [r7, #8]
 800ab50:	691b      	ldr	r3, [r3, #16]
 800ab52:	021a      	lsls	r2, r3, #8
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	430a      	orrs	r2, r1
 800ab5a:	619a      	str	r2, [r3, #24]
      break;
 800ab5c:	e043      	b.n	800abe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	68b9      	ldr	r1, [r7, #8]
 800ab64:	4618      	mov	r0, r3
 800ab66:	f000 fabd 	bl	800b0e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	69da      	ldr	r2, [r3, #28]
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	f042 0208 	orr.w	r2, r2, #8
 800ab78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	69da      	ldr	r2, [r3, #28]
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	f022 0204 	bic.w	r2, r2, #4
 800ab88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	69d9      	ldr	r1, [r3, #28]
 800ab90:	68bb      	ldr	r3, [r7, #8]
 800ab92:	691a      	ldr	r2, [r3, #16]
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	430a      	orrs	r2, r1
 800ab9a:	61da      	str	r2, [r3, #28]
      break;
 800ab9c:	e023      	b.n	800abe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	68b9      	ldr	r1, [r7, #8]
 800aba4:	4618      	mov	r0, r3
 800aba6:	f000 fb11 	bl	800b1cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	69da      	ldr	r2, [r3, #28]
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800abb8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	69da      	ldr	r2, [r3, #28]
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800abc8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	69d9      	ldr	r1, [r3, #28]
 800abd0:	68bb      	ldr	r3, [r7, #8]
 800abd2:	691b      	ldr	r3, [r3, #16]
 800abd4:	021a      	lsls	r2, r3, #8
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	430a      	orrs	r2, r1
 800abdc:	61da      	str	r2, [r3, #28]
      break;
 800abde:	e002      	b.n	800abe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800abe0:	2301      	movs	r3, #1
 800abe2:	75fb      	strb	r3, [r7, #23]
      break;
 800abe4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	2200      	movs	r2, #0
 800abea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800abee:	7dfb      	ldrb	r3, [r7, #23]
}
 800abf0:	4618      	mov	r0, r3
 800abf2:	3718      	adds	r7, #24
 800abf4:	46bd      	mov	sp, r7
 800abf6:	bd80      	pop	{r7, pc}

0800abf8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800abf8:	b580      	push	{r7, lr}
 800abfa:	b084      	sub	sp, #16
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	6078      	str	r0, [r7, #4]
 800ac00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ac02:	2300      	movs	r3, #0
 800ac04:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ac0c:	2b01      	cmp	r3, #1
 800ac0e:	d101      	bne.n	800ac14 <HAL_TIM_ConfigClockSource+0x1c>
 800ac10:	2302      	movs	r3, #2
 800ac12:	e0b4      	b.n	800ad7e <HAL_TIM_ConfigClockSource+0x186>
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	2201      	movs	r2, #1
 800ac18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	2202      	movs	r2, #2
 800ac20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	689b      	ldr	r3, [r3, #8]
 800ac2a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ac2c:	68bb      	ldr	r3, [r7, #8]
 800ac2e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800ac32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ac34:	68bb      	ldr	r3, [r7, #8]
 800ac36:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ac3a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	68ba      	ldr	r2, [r7, #8]
 800ac42:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ac44:	683b      	ldr	r3, [r7, #0]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ac4c:	d03e      	beq.n	800accc <HAL_TIM_ConfigClockSource+0xd4>
 800ac4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ac52:	f200 8087 	bhi.w	800ad64 <HAL_TIM_ConfigClockSource+0x16c>
 800ac56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac5a:	f000 8086 	beq.w	800ad6a <HAL_TIM_ConfigClockSource+0x172>
 800ac5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac62:	d87f      	bhi.n	800ad64 <HAL_TIM_ConfigClockSource+0x16c>
 800ac64:	2b70      	cmp	r3, #112	; 0x70
 800ac66:	d01a      	beq.n	800ac9e <HAL_TIM_ConfigClockSource+0xa6>
 800ac68:	2b70      	cmp	r3, #112	; 0x70
 800ac6a:	d87b      	bhi.n	800ad64 <HAL_TIM_ConfigClockSource+0x16c>
 800ac6c:	2b60      	cmp	r3, #96	; 0x60
 800ac6e:	d050      	beq.n	800ad12 <HAL_TIM_ConfigClockSource+0x11a>
 800ac70:	2b60      	cmp	r3, #96	; 0x60
 800ac72:	d877      	bhi.n	800ad64 <HAL_TIM_ConfigClockSource+0x16c>
 800ac74:	2b50      	cmp	r3, #80	; 0x50
 800ac76:	d03c      	beq.n	800acf2 <HAL_TIM_ConfigClockSource+0xfa>
 800ac78:	2b50      	cmp	r3, #80	; 0x50
 800ac7a:	d873      	bhi.n	800ad64 <HAL_TIM_ConfigClockSource+0x16c>
 800ac7c:	2b40      	cmp	r3, #64	; 0x40
 800ac7e:	d058      	beq.n	800ad32 <HAL_TIM_ConfigClockSource+0x13a>
 800ac80:	2b40      	cmp	r3, #64	; 0x40
 800ac82:	d86f      	bhi.n	800ad64 <HAL_TIM_ConfigClockSource+0x16c>
 800ac84:	2b30      	cmp	r3, #48	; 0x30
 800ac86:	d064      	beq.n	800ad52 <HAL_TIM_ConfigClockSource+0x15a>
 800ac88:	2b30      	cmp	r3, #48	; 0x30
 800ac8a:	d86b      	bhi.n	800ad64 <HAL_TIM_ConfigClockSource+0x16c>
 800ac8c:	2b20      	cmp	r3, #32
 800ac8e:	d060      	beq.n	800ad52 <HAL_TIM_ConfigClockSource+0x15a>
 800ac90:	2b20      	cmp	r3, #32
 800ac92:	d867      	bhi.n	800ad64 <HAL_TIM_ConfigClockSource+0x16c>
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d05c      	beq.n	800ad52 <HAL_TIM_ConfigClockSource+0x15a>
 800ac98:	2b10      	cmp	r3, #16
 800ac9a:	d05a      	beq.n	800ad52 <HAL_TIM_ConfigClockSource+0x15a>
 800ac9c:	e062      	b.n	800ad64 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	6818      	ldr	r0, [r3, #0]
 800aca2:	683b      	ldr	r3, [r7, #0]
 800aca4:	6899      	ldr	r1, [r3, #8]
 800aca6:	683b      	ldr	r3, [r7, #0]
 800aca8:	685a      	ldr	r2, [r3, #4]
 800acaa:	683b      	ldr	r3, [r7, #0]
 800acac:	68db      	ldr	r3, [r3, #12]
 800acae:	f000 fb5d 	bl	800b36c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	689b      	ldr	r3, [r3, #8]
 800acb8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800acba:	68bb      	ldr	r3, [r7, #8]
 800acbc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800acc0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	68ba      	ldr	r2, [r7, #8]
 800acc8:	609a      	str	r2, [r3, #8]
      break;
 800acca:	e04f      	b.n	800ad6c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	6818      	ldr	r0, [r3, #0]
 800acd0:	683b      	ldr	r3, [r7, #0]
 800acd2:	6899      	ldr	r1, [r3, #8]
 800acd4:	683b      	ldr	r3, [r7, #0]
 800acd6:	685a      	ldr	r2, [r3, #4]
 800acd8:	683b      	ldr	r3, [r7, #0]
 800acda:	68db      	ldr	r3, [r3, #12]
 800acdc:	f000 fb46 	bl	800b36c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	689a      	ldr	r2, [r3, #8]
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800acee:	609a      	str	r2, [r3, #8]
      break;
 800acf0:	e03c      	b.n	800ad6c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	6818      	ldr	r0, [r3, #0]
 800acf6:	683b      	ldr	r3, [r7, #0]
 800acf8:	6859      	ldr	r1, [r3, #4]
 800acfa:	683b      	ldr	r3, [r7, #0]
 800acfc:	68db      	ldr	r3, [r3, #12]
 800acfe:	461a      	mov	r2, r3
 800ad00:	f000 faba 	bl	800b278 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	2150      	movs	r1, #80	; 0x50
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	f000 fb13 	bl	800b336 <TIM_ITRx_SetConfig>
      break;
 800ad10:	e02c      	b.n	800ad6c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	6818      	ldr	r0, [r3, #0]
 800ad16:	683b      	ldr	r3, [r7, #0]
 800ad18:	6859      	ldr	r1, [r3, #4]
 800ad1a:	683b      	ldr	r3, [r7, #0]
 800ad1c:	68db      	ldr	r3, [r3, #12]
 800ad1e:	461a      	mov	r2, r3
 800ad20:	f000 fad9 	bl	800b2d6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	2160      	movs	r1, #96	; 0x60
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	f000 fb03 	bl	800b336 <TIM_ITRx_SetConfig>
      break;
 800ad30:	e01c      	b.n	800ad6c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	6818      	ldr	r0, [r3, #0]
 800ad36:	683b      	ldr	r3, [r7, #0]
 800ad38:	6859      	ldr	r1, [r3, #4]
 800ad3a:	683b      	ldr	r3, [r7, #0]
 800ad3c:	68db      	ldr	r3, [r3, #12]
 800ad3e:	461a      	mov	r2, r3
 800ad40:	f000 fa9a 	bl	800b278 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	2140      	movs	r1, #64	; 0x40
 800ad4a:	4618      	mov	r0, r3
 800ad4c:	f000 faf3 	bl	800b336 <TIM_ITRx_SetConfig>
      break;
 800ad50:	e00c      	b.n	800ad6c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	681a      	ldr	r2, [r3, #0]
 800ad56:	683b      	ldr	r3, [r7, #0]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	4619      	mov	r1, r3
 800ad5c:	4610      	mov	r0, r2
 800ad5e:	f000 faea 	bl	800b336 <TIM_ITRx_SetConfig>
      break;
 800ad62:	e003      	b.n	800ad6c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800ad64:	2301      	movs	r3, #1
 800ad66:	73fb      	strb	r3, [r7, #15]
      break;
 800ad68:	e000      	b.n	800ad6c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800ad6a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	2201      	movs	r2, #1
 800ad70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	2200      	movs	r2, #0
 800ad78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800ad7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad7e:	4618      	mov	r0, r3
 800ad80:	3710      	adds	r7, #16
 800ad82:	46bd      	mov	sp, r7
 800ad84:	bd80      	pop	{r7, pc}

0800ad86 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ad86:	b480      	push	{r7}
 800ad88:	b083      	sub	sp, #12
 800ad8a:	af00      	add	r7, sp, #0
 800ad8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ad8e:	bf00      	nop
 800ad90:	370c      	adds	r7, #12
 800ad92:	46bd      	mov	sp, r7
 800ad94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad98:	4770      	bx	lr

0800ad9a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ad9a:	b480      	push	{r7}
 800ad9c:	b083      	sub	sp, #12
 800ad9e:	af00      	add	r7, sp, #0
 800ada0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ada2:	bf00      	nop
 800ada4:	370c      	adds	r7, #12
 800ada6:	46bd      	mov	sp, r7
 800ada8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adac:	4770      	bx	lr

0800adae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800adae:	b480      	push	{r7}
 800adb0:	b083      	sub	sp, #12
 800adb2:	af00      	add	r7, sp, #0
 800adb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800adb6:	bf00      	nop
 800adb8:	370c      	adds	r7, #12
 800adba:	46bd      	mov	sp, r7
 800adbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc0:	4770      	bx	lr

0800adc2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800adc2:	b480      	push	{r7}
 800adc4:	b083      	sub	sp, #12
 800adc6:	af00      	add	r7, sp, #0
 800adc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800adca:	bf00      	nop
 800adcc:	370c      	adds	r7, #12
 800adce:	46bd      	mov	sp, r7
 800add0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add4:	4770      	bx	lr
	...

0800add8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800add8:	b480      	push	{r7}
 800adda:	b085      	sub	sp, #20
 800addc:	af00      	add	r7, sp, #0
 800adde:	6078      	str	r0, [r7, #4]
 800ade0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	4a40      	ldr	r2, [pc, #256]	; (800aeec <TIM_Base_SetConfig+0x114>)
 800adec:	4293      	cmp	r3, r2
 800adee:	d013      	beq.n	800ae18 <TIM_Base_SetConfig+0x40>
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800adf6:	d00f      	beq.n	800ae18 <TIM_Base_SetConfig+0x40>
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	4a3d      	ldr	r2, [pc, #244]	; (800aef0 <TIM_Base_SetConfig+0x118>)
 800adfc:	4293      	cmp	r3, r2
 800adfe:	d00b      	beq.n	800ae18 <TIM_Base_SetConfig+0x40>
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	4a3c      	ldr	r2, [pc, #240]	; (800aef4 <TIM_Base_SetConfig+0x11c>)
 800ae04:	4293      	cmp	r3, r2
 800ae06:	d007      	beq.n	800ae18 <TIM_Base_SetConfig+0x40>
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	4a3b      	ldr	r2, [pc, #236]	; (800aef8 <TIM_Base_SetConfig+0x120>)
 800ae0c:	4293      	cmp	r3, r2
 800ae0e:	d003      	beq.n	800ae18 <TIM_Base_SetConfig+0x40>
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	4a3a      	ldr	r2, [pc, #232]	; (800aefc <TIM_Base_SetConfig+0x124>)
 800ae14:	4293      	cmp	r3, r2
 800ae16:	d108      	bne.n	800ae2a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ae20:	683b      	ldr	r3, [r7, #0]
 800ae22:	685b      	ldr	r3, [r3, #4]
 800ae24:	68fa      	ldr	r2, [r7, #12]
 800ae26:	4313      	orrs	r3, r2
 800ae28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	4a2f      	ldr	r2, [pc, #188]	; (800aeec <TIM_Base_SetConfig+0x114>)
 800ae2e:	4293      	cmp	r3, r2
 800ae30:	d02b      	beq.n	800ae8a <TIM_Base_SetConfig+0xb2>
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ae38:	d027      	beq.n	800ae8a <TIM_Base_SetConfig+0xb2>
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	4a2c      	ldr	r2, [pc, #176]	; (800aef0 <TIM_Base_SetConfig+0x118>)
 800ae3e:	4293      	cmp	r3, r2
 800ae40:	d023      	beq.n	800ae8a <TIM_Base_SetConfig+0xb2>
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	4a2b      	ldr	r2, [pc, #172]	; (800aef4 <TIM_Base_SetConfig+0x11c>)
 800ae46:	4293      	cmp	r3, r2
 800ae48:	d01f      	beq.n	800ae8a <TIM_Base_SetConfig+0xb2>
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	4a2a      	ldr	r2, [pc, #168]	; (800aef8 <TIM_Base_SetConfig+0x120>)
 800ae4e:	4293      	cmp	r3, r2
 800ae50:	d01b      	beq.n	800ae8a <TIM_Base_SetConfig+0xb2>
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	4a29      	ldr	r2, [pc, #164]	; (800aefc <TIM_Base_SetConfig+0x124>)
 800ae56:	4293      	cmp	r3, r2
 800ae58:	d017      	beq.n	800ae8a <TIM_Base_SetConfig+0xb2>
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	4a28      	ldr	r2, [pc, #160]	; (800af00 <TIM_Base_SetConfig+0x128>)
 800ae5e:	4293      	cmp	r3, r2
 800ae60:	d013      	beq.n	800ae8a <TIM_Base_SetConfig+0xb2>
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	4a27      	ldr	r2, [pc, #156]	; (800af04 <TIM_Base_SetConfig+0x12c>)
 800ae66:	4293      	cmp	r3, r2
 800ae68:	d00f      	beq.n	800ae8a <TIM_Base_SetConfig+0xb2>
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	4a26      	ldr	r2, [pc, #152]	; (800af08 <TIM_Base_SetConfig+0x130>)
 800ae6e:	4293      	cmp	r3, r2
 800ae70:	d00b      	beq.n	800ae8a <TIM_Base_SetConfig+0xb2>
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	4a25      	ldr	r2, [pc, #148]	; (800af0c <TIM_Base_SetConfig+0x134>)
 800ae76:	4293      	cmp	r3, r2
 800ae78:	d007      	beq.n	800ae8a <TIM_Base_SetConfig+0xb2>
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	4a24      	ldr	r2, [pc, #144]	; (800af10 <TIM_Base_SetConfig+0x138>)
 800ae7e:	4293      	cmp	r3, r2
 800ae80:	d003      	beq.n	800ae8a <TIM_Base_SetConfig+0xb2>
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	4a23      	ldr	r2, [pc, #140]	; (800af14 <TIM_Base_SetConfig+0x13c>)
 800ae86:	4293      	cmp	r3, r2
 800ae88:	d108      	bne.n	800ae9c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ae90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ae92:	683b      	ldr	r3, [r7, #0]
 800ae94:	68db      	ldr	r3, [r3, #12]
 800ae96:	68fa      	ldr	r2, [r7, #12]
 800ae98:	4313      	orrs	r3, r2
 800ae9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800aea2:	683b      	ldr	r3, [r7, #0]
 800aea4:	695b      	ldr	r3, [r3, #20]
 800aea6:	4313      	orrs	r3, r2
 800aea8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	68fa      	ldr	r2, [r7, #12]
 800aeae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800aeb0:	683b      	ldr	r3, [r7, #0]
 800aeb2:	689a      	ldr	r2, [r3, #8]
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800aeb8:	683b      	ldr	r3, [r7, #0]
 800aeba:	681a      	ldr	r2, [r3, #0]
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	4a0a      	ldr	r2, [pc, #40]	; (800aeec <TIM_Base_SetConfig+0x114>)
 800aec4:	4293      	cmp	r3, r2
 800aec6:	d003      	beq.n	800aed0 <TIM_Base_SetConfig+0xf8>
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	4a0c      	ldr	r2, [pc, #48]	; (800aefc <TIM_Base_SetConfig+0x124>)
 800aecc:	4293      	cmp	r3, r2
 800aece:	d103      	bne.n	800aed8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800aed0:	683b      	ldr	r3, [r7, #0]
 800aed2:	691a      	ldr	r2, [r3, #16]
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	2201      	movs	r2, #1
 800aedc:	615a      	str	r2, [r3, #20]
}
 800aede:	bf00      	nop
 800aee0:	3714      	adds	r7, #20
 800aee2:	46bd      	mov	sp, r7
 800aee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee8:	4770      	bx	lr
 800aeea:	bf00      	nop
 800aeec:	40010000 	.word	0x40010000
 800aef0:	40000400 	.word	0x40000400
 800aef4:	40000800 	.word	0x40000800
 800aef8:	40000c00 	.word	0x40000c00
 800aefc:	40010400 	.word	0x40010400
 800af00:	40014000 	.word	0x40014000
 800af04:	40014400 	.word	0x40014400
 800af08:	40014800 	.word	0x40014800
 800af0c:	40001800 	.word	0x40001800
 800af10:	40001c00 	.word	0x40001c00
 800af14:	40002000 	.word	0x40002000

0800af18 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800af18:	b480      	push	{r7}
 800af1a:	b087      	sub	sp, #28
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	6078      	str	r0, [r7, #4]
 800af20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	6a1b      	ldr	r3, [r3, #32]
 800af26:	f023 0201 	bic.w	r2, r3, #1
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	6a1b      	ldr	r3, [r3, #32]
 800af32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	685b      	ldr	r3, [r3, #4]
 800af38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	699b      	ldr	r3, [r3, #24]
 800af3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	f023 0303 	bic.w	r3, r3, #3
 800af4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800af50:	683b      	ldr	r3, [r7, #0]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	68fa      	ldr	r2, [r7, #12]
 800af56:	4313      	orrs	r3, r2
 800af58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800af5a:	697b      	ldr	r3, [r7, #20]
 800af5c:	f023 0302 	bic.w	r3, r3, #2
 800af60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800af62:	683b      	ldr	r3, [r7, #0]
 800af64:	689b      	ldr	r3, [r3, #8]
 800af66:	697a      	ldr	r2, [r7, #20]
 800af68:	4313      	orrs	r3, r2
 800af6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	4a20      	ldr	r2, [pc, #128]	; (800aff0 <TIM_OC1_SetConfig+0xd8>)
 800af70:	4293      	cmp	r3, r2
 800af72:	d003      	beq.n	800af7c <TIM_OC1_SetConfig+0x64>
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	4a1f      	ldr	r2, [pc, #124]	; (800aff4 <TIM_OC1_SetConfig+0xdc>)
 800af78:	4293      	cmp	r3, r2
 800af7a:	d10c      	bne.n	800af96 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800af7c:	697b      	ldr	r3, [r7, #20]
 800af7e:	f023 0308 	bic.w	r3, r3, #8
 800af82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800af84:	683b      	ldr	r3, [r7, #0]
 800af86:	68db      	ldr	r3, [r3, #12]
 800af88:	697a      	ldr	r2, [r7, #20]
 800af8a:	4313      	orrs	r3, r2
 800af8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800af8e:	697b      	ldr	r3, [r7, #20]
 800af90:	f023 0304 	bic.w	r3, r3, #4
 800af94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	4a15      	ldr	r2, [pc, #84]	; (800aff0 <TIM_OC1_SetConfig+0xd8>)
 800af9a:	4293      	cmp	r3, r2
 800af9c:	d003      	beq.n	800afa6 <TIM_OC1_SetConfig+0x8e>
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	4a14      	ldr	r2, [pc, #80]	; (800aff4 <TIM_OC1_SetConfig+0xdc>)
 800afa2:	4293      	cmp	r3, r2
 800afa4:	d111      	bne.n	800afca <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800afa6:	693b      	ldr	r3, [r7, #16]
 800afa8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800afac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800afae:	693b      	ldr	r3, [r7, #16]
 800afb0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800afb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800afb6:	683b      	ldr	r3, [r7, #0]
 800afb8:	695b      	ldr	r3, [r3, #20]
 800afba:	693a      	ldr	r2, [r7, #16]
 800afbc:	4313      	orrs	r3, r2
 800afbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	699b      	ldr	r3, [r3, #24]
 800afc4:	693a      	ldr	r2, [r7, #16]
 800afc6:	4313      	orrs	r3, r2
 800afc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	693a      	ldr	r2, [r7, #16]
 800afce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	68fa      	ldr	r2, [r7, #12]
 800afd4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800afd6:	683b      	ldr	r3, [r7, #0]
 800afd8:	685a      	ldr	r2, [r3, #4]
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	697a      	ldr	r2, [r7, #20]
 800afe2:	621a      	str	r2, [r3, #32]
}
 800afe4:	bf00      	nop
 800afe6:	371c      	adds	r7, #28
 800afe8:	46bd      	mov	sp, r7
 800afea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afee:	4770      	bx	lr
 800aff0:	40010000 	.word	0x40010000
 800aff4:	40010400 	.word	0x40010400

0800aff8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800aff8:	b480      	push	{r7}
 800affa:	b087      	sub	sp, #28
 800affc:	af00      	add	r7, sp, #0
 800affe:	6078      	str	r0, [r7, #4]
 800b000:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	6a1b      	ldr	r3, [r3, #32]
 800b006:	f023 0210 	bic.w	r2, r3, #16
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	6a1b      	ldr	r3, [r3, #32]
 800b012:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	685b      	ldr	r3, [r3, #4]
 800b018:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	699b      	ldr	r3, [r3, #24]
 800b01e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b026:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b02e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b030:	683b      	ldr	r3, [r7, #0]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	021b      	lsls	r3, r3, #8
 800b036:	68fa      	ldr	r2, [r7, #12]
 800b038:	4313      	orrs	r3, r2
 800b03a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b03c:	697b      	ldr	r3, [r7, #20]
 800b03e:	f023 0320 	bic.w	r3, r3, #32
 800b042:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b044:	683b      	ldr	r3, [r7, #0]
 800b046:	689b      	ldr	r3, [r3, #8]
 800b048:	011b      	lsls	r3, r3, #4
 800b04a:	697a      	ldr	r2, [r7, #20]
 800b04c:	4313      	orrs	r3, r2
 800b04e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	4a22      	ldr	r2, [pc, #136]	; (800b0dc <TIM_OC2_SetConfig+0xe4>)
 800b054:	4293      	cmp	r3, r2
 800b056:	d003      	beq.n	800b060 <TIM_OC2_SetConfig+0x68>
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	4a21      	ldr	r2, [pc, #132]	; (800b0e0 <TIM_OC2_SetConfig+0xe8>)
 800b05c:	4293      	cmp	r3, r2
 800b05e:	d10d      	bne.n	800b07c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b060:	697b      	ldr	r3, [r7, #20]
 800b062:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b066:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	68db      	ldr	r3, [r3, #12]
 800b06c:	011b      	lsls	r3, r3, #4
 800b06e:	697a      	ldr	r2, [r7, #20]
 800b070:	4313      	orrs	r3, r2
 800b072:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b074:	697b      	ldr	r3, [r7, #20]
 800b076:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b07a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	4a17      	ldr	r2, [pc, #92]	; (800b0dc <TIM_OC2_SetConfig+0xe4>)
 800b080:	4293      	cmp	r3, r2
 800b082:	d003      	beq.n	800b08c <TIM_OC2_SetConfig+0x94>
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	4a16      	ldr	r2, [pc, #88]	; (800b0e0 <TIM_OC2_SetConfig+0xe8>)
 800b088:	4293      	cmp	r3, r2
 800b08a:	d113      	bne.n	800b0b4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b08c:	693b      	ldr	r3, [r7, #16]
 800b08e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b092:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b094:	693b      	ldr	r3, [r7, #16]
 800b096:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b09a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b09c:	683b      	ldr	r3, [r7, #0]
 800b09e:	695b      	ldr	r3, [r3, #20]
 800b0a0:	009b      	lsls	r3, r3, #2
 800b0a2:	693a      	ldr	r2, [r7, #16]
 800b0a4:	4313      	orrs	r3, r2
 800b0a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	699b      	ldr	r3, [r3, #24]
 800b0ac:	009b      	lsls	r3, r3, #2
 800b0ae:	693a      	ldr	r2, [r7, #16]
 800b0b0:	4313      	orrs	r3, r2
 800b0b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	693a      	ldr	r2, [r7, #16]
 800b0b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	68fa      	ldr	r2, [r7, #12]
 800b0be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b0c0:	683b      	ldr	r3, [r7, #0]
 800b0c2:	685a      	ldr	r2, [r3, #4]
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	697a      	ldr	r2, [r7, #20]
 800b0cc:	621a      	str	r2, [r3, #32]
}
 800b0ce:	bf00      	nop
 800b0d0:	371c      	adds	r7, #28
 800b0d2:	46bd      	mov	sp, r7
 800b0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d8:	4770      	bx	lr
 800b0da:	bf00      	nop
 800b0dc:	40010000 	.word	0x40010000
 800b0e0:	40010400 	.word	0x40010400

0800b0e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b0e4:	b480      	push	{r7}
 800b0e6:	b087      	sub	sp, #28
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	6078      	str	r0, [r7, #4]
 800b0ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	6a1b      	ldr	r3, [r3, #32]
 800b0f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	6a1b      	ldr	r3, [r3, #32]
 800b0fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	685b      	ldr	r3, [r3, #4]
 800b104:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	69db      	ldr	r3, [r3, #28]
 800b10a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b112:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	f023 0303 	bic.w	r3, r3, #3
 800b11a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b11c:	683b      	ldr	r3, [r7, #0]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	68fa      	ldr	r2, [r7, #12]
 800b122:	4313      	orrs	r3, r2
 800b124:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b126:	697b      	ldr	r3, [r7, #20]
 800b128:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b12c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b12e:	683b      	ldr	r3, [r7, #0]
 800b130:	689b      	ldr	r3, [r3, #8]
 800b132:	021b      	lsls	r3, r3, #8
 800b134:	697a      	ldr	r2, [r7, #20]
 800b136:	4313      	orrs	r3, r2
 800b138:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	4a21      	ldr	r2, [pc, #132]	; (800b1c4 <TIM_OC3_SetConfig+0xe0>)
 800b13e:	4293      	cmp	r3, r2
 800b140:	d003      	beq.n	800b14a <TIM_OC3_SetConfig+0x66>
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	4a20      	ldr	r2, [pc, #128]	; (800b1c8 <TIM_OC3_SetConfig+0xe4>)
 800b146:	4293      	cmp	r3, r2
 800b148:	d10d      	bne.n	800b166 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b14a:	697b      	ldr	r3, [r7, #20]
 800b14c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b150:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b152:	683b      	ldr	r3, [r7, #0]
 800b154:	68db      	ldr	r3, [r3, #12]
 800b156:	021b      	lsls	r3, r3, #8
 800b158:	697a      	ldr	r2, [r7, #20]
 800b15a:	4313      	orrs	r3, r2
 800b15c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b15e:	697b      	ldr	r3, [r7, #20]
 800b160:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b164:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	4a16      	ldr	r2, [pc, #88]	; (800b1c4 <TIM_OC3_SetConfig+0xe0>)
 800b16a:	4293      	cmp	r3, r2
 800b16c:	d003      	beq.n	800b176 <TIM_OC3_SetConfig+0x92>
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	4a15      	ldr	r2, [pc, #84]	; (800b1c8 <TIM_OC3_SetConfig+0xe4>)
 800b172:	4293      	cmp	r3, r2
 800b174:	d113      	bne.n	800b19e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b176:	693b      	ldr	r3, [r7, #16]
 800b178:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b17c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b17e:	693b      	ldr	r3, [r7, #16]
 800b180:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b184:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b186:	683b      	ldr	r3, [r7, #0]
 800b188:	695b      	ldr	r3, [r3, #20]
 800b18a:	011b      	lsls	r3, r3, #4
 800b18c:	693a      	ldr	r2, [r7, #16]
 800b18e:	4313      	orrs	r3, r2
 800b190:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b192:	683b      	ldr	r3, [r7, #0]
 800b194:	699b      	ldr	r3, [r3, #24]
 800b196:	011b      	lsls	r3, r3, #4
 800b198:	693a      	ldr	r2, [r7, #16]
 800b19a:	4313      	orrs	r3, r2
 800b19c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	693a      	ldr	r2, [r7, #16]
 800b1a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	68fa      	ldr	r2, [r7, #12]
 800b1a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b1aa:	683b      	ldr	r3, [r7, #0]
 800b1ac:	685a      	ldr	r2, [r3, #4]
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	697a      	ldr	r2, [r7, #20]
 800b1b6:	621a      	str	r2, [r3, #32]
}
 800b1b8:	bf00      	nop
 800b1ba:	371c      	adds	r7, #28
 800b1bc:	46bd      	mov	sp, r7
 800b1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c2:	4770      	bx	lr
 800b1c4:	40010000 	.word	0x40010000
 800b1c8:	40010400 	.word	0x40010400

0800b1cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b1cc:	b480      	push	{r7}
 800b1ce:	b087      	sub	sp, #28
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	6078      	str	r0, [r7, #4]
 800b1d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	6a1b      	ldr	r3, [r3, #32]
 800b1da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	6a1b      	ldr	r3, [r3, #32]
 800b1e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	685b      	ldr	r3, [r3, #4]
 800b1ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	69db      	ldr	r3, [r3, #28]
 800b1f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b1fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b202:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b204:	683b      	ldr	r3, [r7, #0]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	021b      	lsls	r3, r3, #8
 800b20a:	68fa      	ldr	r2, [r7, #12]
 800b20c:	4313      	orrs	r3, r2
 800b20e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b210:	693b      	ldr	r3, [r7, #16]
 800b212:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b216:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	689b      	ldr	r3, [r3, #8]
 800b21c:	031b      	lsls	r3, r3, #12
 800b21e:	693a      	ldr	r2, [r7, #16]
 800b220:	4313      	orrs	r3, r2
 800b222:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	4a12      	ldr	r2, [pc, #72]	; (800b270 <TIM_OC4_SetConfig+0xa4>)
 800b228:	4293      	cmp	r3, r2
 800b22a:	d003      	beq.n	800b234 <TIM_OC4_SetConfig+0x68>
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	4a11      	ldr	r2, [pc, #68]	; (800b274 <TIM_OC4_SetConfig+0xa8>)
 800b230:	4293      	cmp	r3, r2
 800b232:	d109      	bne.n	800b248 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b234:	697b      	ldr	r3, [r7, #20]
 800b236:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b23a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b23c:	683b      	ldr	r3, [r7, #0]
 800b23e:	695b      	ldr	r3, [r3, #20]
 800b240:	019b      	lsls	r3, r3, #6
 800b242:	697a      	ldr	r2, [r7, #20]
 800b244:	4313      	orrs	r3, r2
 800b246:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	697a      	ldr	r2, [r7, #20]
 800b24c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	68fa      	ldr	r2, [r7, #12]
 800b252:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b254:	683b      	ldr	r3, [r7, #0]
 800b256:	685a      	ldr	r2, [r3, #4]
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	693a      	ldr	r2, [r7, #16]
 800b260:	621a      	str	r2, [r3, #32]
}
 800b262:	bf00      	nop
 800b264:	371c      	adds	r7, #28
 800b266:	46bd      	mov	sp, r7
 800b268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b26c:	4770      	bx	lr
 800b26e:	bf00      	nop
 800b270:	40010000 	.word	0x40010000
 800b274:	40010400 	.word	0x40010400

0800b278 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b278:	b480      	push	{r7}
 800b27a:	b087      	sub	sp, #28
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	60f8      	str	r0, [r7, #12]
 800b280:	60b9      	str	r1, [r7, #8]
 800b282:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	6a1b      	ldr	r3, [r3, #32]
 800b288:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	6a1b      	ldr	r3, [r3, #32]
 800b28e:	f023 0201 	bic.w	r2, r3, #1
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	699b      	ldr	r3, [r3, #24]
 800b29a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b29c:	693b      	ldr	r3, [r7, #16]
 800b29e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b2a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	011b      	lsls	r3, r3, #4
 800b2a8:	693a      	ldr	r2, [r7, #16]
 800b2aa:	4313      	orrs	r3, r2
 800b2ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b2ae:	697b      	ldr	r3, [r7, #20]
 800b2b0:	f023 030a 	bic.w	r3, r3, #10
 800b2b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b2b6:	697a      	ldr	r2, [r7, #20]
 800b2b8:	68bb      	ldr	r3, [r7, #8]
 800b2ba:	4313      	orrs	r3, r2
 800b2bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	693a      	ldr	r2, [r7, #16]
 800b2c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	697a      	ldr	r2, [r7, #20]
 800b2c8:	621a      	str	r2, [r3, #32]
}
 800b2ca:	bf00      	nop
 800b2cc:	371c      	adds	r7, #28
 800b2ce:	46bd      	mov	sp, r7
 800b2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d4:	4770      	bx	lr

0800b2d6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b2d6:	b480      	push	{r7}
 800b2d8:	b087      	sub	sp, #28
 800b2da:	af00      	add	r7, sp, #0
 800b2dc:	60f8      	str	r0, [r7, #12]
 800b2de:	60b9      	str	r1, [r7, #8]
 800b2e0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	6a1b      	ldr	r3, [r3, #32]
 800b2e6:	f023 0210 	bic.w	r2, r3, #16
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	699b      	ldr	r3, [r3, #24]
 800b2f2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	6a1b      	ldr	r3, [r3, #32]
 800b2f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b2fa:	697b      	ldr	r3, [r7, #20]
 800b2fc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b300:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	031b      	lsls	r3, r3, #12
 800b306:	697a      	ldr	r2, [r7, #20]
 800b308:	4313      	orrs	r3, r2
 800b30a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b30c:	693b      	ldr	r3, [r7, #16]
 800b30e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b312:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b314:	68bb      	ldr	r3, [r7, #8]
 800b316:	011b      	lsls	r3, r3, #4
 800b318:	693a      	ldr	r2, [r7, #16]
 800b31a:	4313      	orrs	r3, r2
 800b31c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	697a      	ldr	r2, [r7, #20]
 800b322:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	693a      	ldr	r2, [r7, #16]
 800b328:	621a      	str	r2, [r3, #32]
}
 800b32a:	bf00      	nop
 800b32c:	371c      	adds	r7, #28
 800b32e:	46bd      	mov	sp, r7
 800b330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b334:	4770      	bx	lr

0800b336 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b336:	b480      	push	{r7}
 800b338:	b085      	sub	sp, #20
 800b33a:	af00      	add	r7, sp, #0
 800b33c:	6078      	str	r0, [r7, #4]
 800b33e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	689b      	ldr	r3, [r3, #8]
 800b344:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b34c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b34e:	683a      	ldr	r2, [r7, #0]
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	4313      	orrs	r3, r2
 800b354:	f043 0307 	orr.w	r3, r3, #7
 800b358:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	68fa      	ldr	r2, [r7, #12]
 800b35e:	609a      	str	r2, [r3, #8]
}
 800b360:	bf00      	nop
 800b362:	3714      	adds	r7, #20
 800b364:	46bd      	mov	sp, r7
 800b366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36a:	4770      	bx	lr

0800b36c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b36c:	b480      	push	{r7}
 800b36e:	b087      	sub	sp, #28
 800b370:	af00      	add	r7, sp, #0
 800b372:	60f8      	str	r0, [r7, #12]
 800b374:	60b9      	str	r1, [r7, #8]
 800b376:	607a      	str	r2, [r7, #4]
 800b378:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	689b      	ldr	r3, [r3, #8]
 800b37e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b380:	697b      	ldr	r3, [r7, #20]
 800b382:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b386:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b388:	683b      	ldr	r3, [r7, #0]
 800b38a:	021a      	lsls	r2, r3, #8
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	431a      	orrs	r2, r3
 800b390:	68bb      	ldr	r3, [r7, #8]
 800b392:	4313      	orrs	r3, r2
 800b394:	697a      	ldr	r2, [r7, #20]
 800b396:	4313      	orrs	r3, r2
 800b398:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	697a      	ldr	r2, [r7, #20]
 800b39e:	609a      	str	r2, [r3, #8]
}
 800b3a0:	bf00      	nop
 800b3a2:	371c      	adds	r7, #28
 800b3a4:	46bd      	mov	sp, r7
 800b3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3aa:	4770      	bx	lr

0800b3ac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b3ac:	b480      	push	{r7}
 800b3ae:	b087      	sub	sp, #28
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	60f8      	str	r0, [r7, #12]
 800b3b4:	60b9      	str	r1, [r7, #8]
 800b3b6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b3b8:	68bb      	ldr	r3, [r7, #8]
 800b3ba:	f003 031f 	and.w	r3, r3, #31
 800b3be:	2201      	movs	r2, #1
 800b3c0:	fa02 f303 	lsl.w	r3, r2, r3
 800b3c4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	6a1a      	ldr	r2, [r3, #32]
 800b3ca:	697b      	ldr	r3, [r7, #20]
 800b3cc:	43db      	mvns	r3, r3
 800b3ce:	401a      	ands	r2, r3
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	6a1a      	ldr	r2, [r3, #32]
 800b3d8:	68bb      	ldr	r3, [r7, #8]
 800b3da:	f003 031f 	and.w	r3, r3, #31
 800b3de:	6879      	ldr	r1, [r7, #4]
 800b3e0:	fa01 f303 	lsl.w	r3, r1, r3
 800b3e4:	431a      	orrs	r2, r3
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	621a      	str	r2, [r3, #32]
}
 800b3ea:	bf00      	nop
 800b3ec:	371c      	adds	r7, #28
 800b3ee:	46bd      	mov	sp, r7
 800b3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f4:	4770      	bx	lr
	...

0800b3f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b3f8:	b480      	push	{r7}
 800b3fa:	b085      	sub	sp, #20
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	6078      	str	r0, [r7, #4]
 800b400:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b408:	2b01      	cmp	r3, #1
 800b40a:	d101      	bne.n	800b410 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b40c:	2302      	movs	r3, #2
 800b40e:	e05a      	b.n	800b4c6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	2201      	movs	r2, #1
 800b414:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	2202      	movs	r2, #2
 800b41c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	685b      	ldr	r3, [r3, #4]
 800b426:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	689b      	ldr	r3, [r3, #8]
 800b42e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b436:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b438:	683b      	ldr	r3, [r7, #0]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	68fa      	ldr	r2, [r7, #12]
 800b43e:	4313      	orrs	r3, r2
 800b440:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	68fa      	ldr	r2, [r7, #12]
 800b448:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	4a21      	ldr	r2, [pc, #132]	; (800b4d4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800b450:	4293      	cmp	r3, r2
 800b452:	d022      	beq.n	800b49a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b45c:	d01d      	beq.n	800b49a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	4a1d      	ldr	r2, [pc, #116]	; (800b4d8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800b464:	4293      	cmp	r3, r2
 800b466:	d018      	beq.n	800b49a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	4a1b      	ldr	r2, [pc, #108]	; (800b4dc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800b46e:	4293      	cmp	r3, r2
 800b470:	d013      	beq.n	800b49a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	4a1a      	ldr	r2, [pc, #104]	; (800b4e0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800b478:	4293      	cmp	r3, r2
 800b47a:	d00e      	beq.n	800b49a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	4a18      	ldr	r2, [pc, #96]	; (800b4e4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800b482:	4293      	cmp	r3, r2
 800b484:	d009      	beq.n	800b49a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	4a17      	ldr	r2, [pc, #92]	; (800b4e8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b48c:	4293      	cmp	r3, r2
 800b48e:	d004      	beq.n	800b49a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	4a15      	ldr	r2, [pc, #84]	; (800b4ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b496:	4293      	cmp	r3, r2
 800b498:	d10c      	bne.n	800b4b4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b49a:	68bb      	ldr	r3, [r7, #8]
 800b49c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b4a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b4a2:	683b      	ldr	r3, [r7, #0]
 800b4a4:	685b      	ldr	r3, [r3, #4]
 800b4a6:	68ba      	ldr	r2, [r7, #8]
 800b4a8:	4313      	orrs	r3, r2
 800b4aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	68ba      	ldr	r2, [r7, #8]
 800b4b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	2201      	movs	r2, #1
 800b4b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	2200      	movs	r2, #0
 800b4c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b4c4:	2300      	movs	r3, #0
}
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	3714      	adds	r7, #20
 800b4ca:	46bd      	mov	sp, r7
 800b4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d0:	4770      	bx	lr
 800b4d2:	bf00      	nop
 800b4d4:	40010000 	.word	0x40010000
 800b4d8:	40000400 	.word	0x40000400
 800b4dc:	40000800 	.word	0x40000800
 800b4e0:	40000c00 	.word	0x40000c00
 800b4e4:	40010400 	.word	0x40010400
 800b4e8:	40014000 	.word	0x40014000
 800b4ec:	40001800 	.word	0x40001800

0800b4f0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b4f0:	b480      	push	{r7}
 800b4f2:	b085      	sub	sp, #20
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]
 800b4f8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b504:	2b01      	cmp	r3, #1
 800b506:	d101      	bne.n	800b50c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b508:	2302      	movs	r3, #2
 800b50a:	e03d      	b.n	800b588 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	2201      	movs	r2, #1
 800b510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800b51a:	683b      	ldr	r3, [r7, #0]
 800b51c:	68db      	ldr	r3, [r3, #12]
 800b51e:	4313      	orrs	r3, r2
 800b520:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b528:	683b      	ldr	r3, [r7, #0]
 800b52a:	689b      	ldr	r3, [r3, #8]
 800b52c:	4313      	orrs	r3, r2
 800b52e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800b536:	683b      	ldr	r3, [r7, #0]
 800b538:	685b      	ldr	r3, [r3, #4]
 800b53a:	4313      	orrs	r3, r2
 800b53c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800b544:	683b      	ldr	r3, [r7, #0]
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	4313      	orrs	r3, r2
 800b54a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b552:	683b      	ldr	r3, [r7, #0]
 800b554:	691b      	ldr	r3, [r3, #16]
 800b556:	4313      	orrs	r3, r2
 800b558:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800b560:	683b      	ldr	r3, [r7, #0]
 800b562:	695b      	ldr	r3, [r3, #20]
 800b564:	4313      	orrs	r3, r2
 800b566:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800b56e:	683b      	ldr	r3, [r7, #0]
 800b570:	69db      	ldr	r3, [r3, #28]
 800b572:	4313      	orrs	r3, r2
 800b574:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	68fa      	ldr	r2, [r7, #12]
 800b57c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	2200      	movs	r2, #0
 800b582:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b586:	2300      	movs	r3, #0
}
 800b588:	4618      	mov	r0, r3
 800b58a:	3714      	adds	r7, #20
 800b58c:	46bd      	mov	sp, r7
 800b58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b592:	4770      	bx	lr

0800b594 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b594:	b480      	push	{r7}
 800b596:	b083      	sub	sp, #12
 800b598:	af00      	add	r7, sp, #0
 800b59a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b59c:	bf00      	nop
 800b59e:	370c      	adds	r7, #12
 800b5a0:	46bd      	mov	sp, r7
 800b5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a6:	4770      	bx	lr

0800b5a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b5a8:	b480      	push	{r7}
 800b5aa:	b083      	sub	sp, #12
 800b5ac:	af00      	add	r7, sp, #0
 800b5ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b5b0:	bf00      	nop
 800b5b2:	370c      	adds	r7, #12
 800b5b4:	46bd      	mov	sp, r7
 800b5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ba:	4770      	bx	lr

0800b5bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	b082      	sub	sp, #8
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d101      	bne.n	800b5ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b5ca:	2301      	movs	r3, #1
 800b5cc:	e03f      	b.n	800b64e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b5d4:	b2db      	uxtb	r3, r3
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d106      	bne.n	800b5e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	2200      	movs	r2, #0
 800b5de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b5e2:	6878      	ldr	r0, [r7, #4]
 800b5e4:	f7f9 fe52 	bl	800528c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	2224      	movs	r2, #36	; 0x24
 800b5ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	68da      	ldr	r2, [r3, #12]
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b5fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b600:	6878      	ldr	r0, [r7, #4]
 800b602:	f000 fa9b 	bl	800bb3c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	691a      	ldr	r2, [r3, #16]
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b614:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	695a      	ldr	r2, [r3, #20]
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b624:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	68da      	ldr	r2, [r3, #12]
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b634:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	2200      	movs	r2, #0
 800b63a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	2220      	movs	r2, #32
 800b640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	2220      	movs	r2, #32
 800b648:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800b64c:	2300      	movs	r3, #0
}
 800b64e:	4618      	mov	r0, r3
 800b650:	3708      	adds	r7, #8
 800b652:	46bd      	mov	sp, r7
 800b654:	bd80      	pop	{r7, pc}

0800b656 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b656:	b580      	push	{r7, lr}
 800b658:	b084      	sub	sp, #16
 800b65a:	af00      	add	r7, sp, #0
 800b65c:	60f8      	str	r0, [r7, #12]
 800b65e:	60b9      	str	r1, [r7, #8]
 800b660:	4613      	mov	r3, r2
 800b662:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b66a:	b2db      	uxtb	r3, r3
 800b66c:	2b20      	cmp	r3, #32
 800b66e:	d11d      	bne.n	800b6ac <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800b670:	68bb      	ldr	r3, [r7, #8]
 800b672:	2b00      	cmp	r3, #0
 800b674:	d002      	beq.n	800b67c <HAL_UART_Receive_DMA+0x26>
 800b676:	88fb      	ldrh	r3, [r7, #6]
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d101      	bne.n	800b680 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800b67c:	2301      	movs	r3, #1
 800b67e:	e016      	b.n	800b6ae <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b686:	2b01      	cmp	r3, #1
 800b688:	d101      	bne.n	800b68e <HAL_UART_Receive_DMA+0x38>
 800b68a:	2302      	movs	r3, #2
 800b68c:	e00f      	b.n	800b6ae <HAL_UART_Receive_DMA+0x58>
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	2201      	movs	r2, #1
 800b692:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	2200      	movs	r2, #0
 800b69a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800b69c:	88fb      	ldrh	r3, [r7, #6]
 800b69e:	461a      	mov	r2, r3
 800b6a0:	68b9      	ldr	r1, [r7, #8]
 800b6a2:	68f8      	ldr	r0, [r7, #12]
 800b6a4:	f000 f920 	bl	800b8e8 <UART_Start_Receive_DMA>
 800b6a8:	4603      	mov	r3, r0
 800b6aa:	e000      	b.n	800b6ae <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800b6ac:	2302      	movs	r3, #2
  }
}
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	3710      	adds	r7, #16
 800b6b2:	46bd      	mov	sp, r7
 800b6b4:	bd80      	pop	{r7, pc}

0800b6b6 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b6b6:	b480      	push	{r7}
 800b6b8:	b083      	sub	sp, #12
 800b6ba:	af00      	add	r7, sp, #0
 800b6bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800b6be:	bf00      	nop
 800b6c0:	370c      	adds	r7, #12
 800b6c2:	46bd      	mov	sp, r7
 800b6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c8:	4770      	bx	lr

0800b6ca <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b6ca:	b480      	push	{r7}
 800b6cc:	b083      	sub	sp, #12
 800b6ce:	af00      	add	r7, sp, #0
 800b6d0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b6d2:	bf00      	nop
 800b6d4:	370c      	adds	r7, #12
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6dc:	4770      	bx	lr

0800b6de <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b6de:	b480      	push	{r7}
 800b6e0:	b083      	sub	sp, #12
 800b6e2:	af00      	add	r7, sp, #0
 800b6e4:	6078      	str	r0, [r7, #4]
 800b6e6:	460b      	mov	r3, r1
 800b6e8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b6ea:	bf00      	nop
 800b6ec:	370c      	adds	r7, #12
 800b6ee:	46bd      	mov	sp, r7
 800b6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f4:	4770      	bx	lr

0800b6f6 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b6f6:	b580      	push	{r7, lr}
 800b6f8:	b09c      	sub	sp, #112	; 0x70
 800b6fa:	af00      	add	r7, sp, #0
 800b6fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b702:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d172      	bne.n	800b7f8 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800b712:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b714:	2200      	movs	r2, #0
 800b716:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b718:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	330c      	adds	r3, #12
 800b71e:	64fb      	str	r3, [r7, #76]	; 0x4c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b720:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b722:	e853 3f00 	ldrex	r3, [r3]
 800b726:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800b728:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b72a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b72e:	66bb      	str	r3, [r7, #104]	; 0x68
 800b730:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	330c      	adds	r3, #12
 800b736:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800b738:	65ba      	str	r2, [r7, #88]	; 0x58
 800b73a:	657b      	str	r3, [r7, #84]	; 0x54
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b73c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b73e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b740:	e841 2300 	strex	r3, r2, [r1]
 800b744:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800b746:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d1e5      	bne.n	800b718 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b74c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	3314      	adds	r3, #20
 800b752:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b754:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b756:	e853 3f00 	ldrex	r3, [r3]
 800b75a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800b75c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b75e:	f023 0301 	bic.w	r3, r3, #1
 800b762:	667b      	str	r3, [r7, #100]	; 0x64
 800b764:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	3314      	adds	r3, #20
 800b76a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800b76c:	647a      	str	r2, [r7, #68]	; 0x44
 800b76e:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b770:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b772:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b774:	e841 2300 	strex	r3, r2, [r1]
 800b778:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b77a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d1e5      	bne.n	800b74c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b780:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	3314      	adds	r3, #20
 800b786:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b78a:	e853 3f00 	ldrex	r3, [r3]
 800b78e:	623b      	str	r3, [r7, #32]
   return(result);
 800b790:	6a3b      	ldr	r3, [r7, #32]
 800b792:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b796:	663b      	str	r3, [r7, #96]	; 0x60
 800b798:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	3314      	adds	r3, #20
 800b79e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b7a0:	633a      	str	r2, [r7, #48]	; 0x30
 800b7a2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7a4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b7a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b7a8:	e841 2300 	strex	r3, r2, [r1]
 800b7ac:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b7ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d1e5      	bne.n	800b780 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b7b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b7b6:	2220      	movs	r2, #32
 800b7b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b7bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b7be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b7c0:	2b01      	cmp	r3, #1
 800b7c2:	d119      	bne.n	800b7f8 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b7c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	330c      	adds	r3, #12
 800b7ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7cc:	693b      	ldr	r3, [r7, #16]
 800b7ce:	e853 3f00 	ldrex	r3, [r3]
 800b7d2:	60fb      	str	r3, [r7, #12]
   return(result);
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	f023 0310 	bic.w	r3, r3, #16
 800b7da:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b7dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	330c      	adds	r3, #12
 800b7e2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b7e4:	61fa      	str	r2, [r7, #28]
 800b7e6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7e8:	69b9      	ldr	r1, [r7, #24]
 800b7ea:	69fa      	ldr	r2, [r7, #28]
 800b7ec:	e841 2300 	strex	r3, r2, [r1]
 800b7f0:	617b      	str	r3, [r7, #20]
   return(result);
 800b7f2:	697b      	ldr	r3, [r7, #20]
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d1e5      	bne.n	800b7c4 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b7f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b7fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b7fc:	2b01      	cmp	r3, #1
 800b7fe:	d106      	bne.n	800b80e <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b800:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b802:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b804:	4619      	mov	r1, r3
 800b806:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800b808:	f7ff ff69 	bl	800b6de <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b80c:	e002      	b.n	800b814 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800b80e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800b810:	f7f8 fdf6 	bl	8004400 <HAL_UART_RxCpltCallback>
}
 800b814:	bf00      	nop
 800b816:	3770      	adds	r7, #112	; 0x70
 800b818:	46bd      	mov	sp, r7
 800b81a:	bd80      	pop	{r7, pc}

0800b81c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b81c:	b580      	push	{r7, lr}
 800b81e:	b084      	sub	sp, #16
 800b820:	af00      	add	r7, sp, #0
 800b822:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b828:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b82e:	2b01      	cmp	r3, #1
 800b830:	d108      	bne.n	800b844 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b836:	085b      	lsrs	r3, r3, #1
 800b838:	b29b      	uxth	r3, r3
 800b83a:	4619      	mov	r1, r3
 800b83c:	68f8      	ldr	r0, [r7, #12]
 800b83e:	f7ff ff4e 	bl	800b6de <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b842:	e002      	b.n	800b84a <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800b844:	68f8      	ldr	r0, [r7, #12]
 800b846:	f7ff ff36 	bl	800b6b6 <HAL_UART_RxHalfCpltCallback>
}
 800b84a:	bf00      	nop
 800b84c:	3710      	adds	r7, #16
 800b84e:	46bd      	mov	sp, r7
 800b850:	bd80      	pop	{r7, pc}

0800b852 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b852:	b580      	push	{r7, lr}
 800b854:	b084      	sub	sp, #16
 800b856:	af00      	add	r7, sp, #0
 800b858:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800b85a:	2300      	movs	r3, #0
 800b85c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b862:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800b864:	68bb      	ldr	r3, [r7, #8]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	695b      	ldr	r3, [r3, #20]
 800b86a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b86e:	2b80      	cmp	r3, #128	; 0x80
 800b870:	bf0c      	ite	eq
 800b872:	2301      	moveq	r3, #1
 800b874:	2300      	movne	r3, #0
 800b876:	b2db      	uxtb	r3, r3
 800b878:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800b87a:	68bb      	ldr	r3, [r7, #8]
 800b87c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b880:	b2db      	uxtb	r3, r3
 800b882:	2b21      	cmp	r3, #33	; 0x21
 800b884:	d108      	bne.n	800b898 <UART_DMAError+0x46>
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d005      	beq.n	800b898 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800b88c:	68bb      	ldr	r3, [r7, #8]
 800b88e:	2200      	movs	r2, #0
 800b890:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800b892:	68b8      	ldr	r0, [r7, #8]
 800b894:	f000 f8c6 	bl	800ba24 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b898:	68bb      	ldr	r3, [r7, #8]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	695b      	ldr	r3, [r3, #20]
 800b89e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b8a2:	2b40      	cmp	r3, #64	; 0x40
 800b8a4:	bf0c      	ite	eq
 800b8a6:	2301      	moveq	r3, #1
 800b8a8:	2300      	movne	r3, #0
 800b8aa:	b2db      	uxtb	r3, r3
 800b8ac:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800b8ae:	68bb      	ldr	r3, [r7, #8]
 800b8b0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b8b4:	b2db      	uxtb	r3, r3
 800b8b6:	2b22      	cmp	r3, #34	; 0x22
 800b8b8:	d108      	bne.n	800b8cc <UART_DMAError+0x7a>
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d005      	beq.n	800b8cc <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800b8c0:	68bb      	ldr	r3, [r7, #8]
 800b8c2:	2200      	movs	r2, #0
 800b8c4:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800b8c6:	68b8      	ldr	r0, [r7, #8]
 800b8c8:	f000 f8d4 	bl	800ba74 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b8cc:	68bb      	ldr	r3, [r7, #8]
 800b8ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b8d0:	f043 0210 	orr.w	r2, r3, #16
 800b8d4:	68bb      	ldr	r3, [r7, #8]
 800b8d6:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b8d8:	68b8      	ldr	r0, [r7, #8]
 800b8da:	f7ff fef6 	bl	800b6ca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b8de:	bf00      	nop
 800b8e0:	3710      	adds	r7, #16
 800b8e2:	46bd      	mov	sp, r7
 800b8e4:	bd80      	pop	{r7, pc}
	...

0800b8e8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b8e8:	b580      	push	{r7, lr}
 800b8ea:	b098      	sub	sp, #96	; 0x60
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	60f8      	str	r0, [r7, #12]
 800b8f0:	60b9      	str	r1, [r7, #8]
 800b8f2:	4613      	mov	r3, r2
 800b8f4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800b8f6:	68ba      	ldr	r2, [r7, #8]
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	88fa      	ldrh	r2, [r7, #6]
 800b900:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	2200      	movs	r2, #0
 800b906:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	2222      	movs	r2, #34	; 0x22
 800b90c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b914:	4a40      	ldr	r2, [pc, #256]	; (800ba18 <UART_Start_Receive_DMA+0x130>)
 800b916:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b91c:	4a3f      	ldr	r2, [pc, #252]	; (800ba1c <UART_Start_Receive_DMA+0x134>)
 800b91e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b924:	4a3e      	ldr	r2, [pc, #248]	; (800ba20 <UART_Start_Receive_DMA+0x138>)
 800b926:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b92c:	2200      	movs	r2, #0
 800b92e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800b930:	f107 0308 	add.w	r3, r7, #8
 800b934:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	3304      	adds	r3, #4
 800b940:	4619      	mov	r1, r3
 800b942:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b944:	681a      	ldr	r2, [r3, #0]
 800b946:	88fb      	ldrh	r3, [r7, #6]
 800b948:	f7fb f86b 	bl	8006a22 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800b94c:	2300      	movs	r3, #0
 800b94e:	613b      	str	r3, [r7, #16]
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	613b      	str	r3, [r7, #16]
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	685b      	ldr	r3, [r3, #4]
 800b95e:	613b      	str	r3, [r7, #16]
 800b960:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	2200      	movs	r2, #0
 800b966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	691b      	ldr	r3, [r3, #16]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d019      	beq.n	800b9a6 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	330c      	adds	r3, #12
 800b978:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b97a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b97c:	e853 3f00 	ldrex	r3, [r3]
 800b980:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b982:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b984:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b988:	65bb      	str	r3, [r7, #88]	; 0x58
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	330c      	adds	r3, #12
 800b990:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b992:	64fa      	str	r2, [r7, #76]	; 0x4c
 800b994:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b996:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800b998:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b99a:	e841 2300 	strex	r3, r2, [r1]
 800b99e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800b9a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d1e5      	bne.n	800b972 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	3314      	adds	r3, #20
 800b9ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9b0:	e853 3f00 	ldrex	r3, [r3]
 800b9b4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b9b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9b8:	f043 0301 	orr.w	r3, r3, #1
 800b9bc:	657b      	str	r3, [r7, #84]	; 0x54
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	3314      	adds	r3, #20
 800b9c4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b9c6:	63ba      	str	r2, [r7, #56]	; 0x38
 800b9c8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9ca:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b9cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b9ce:	e841 2300 	strex	r3, r2, [r1]
 800b9d2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b9d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d1e5      	bne.n	800b9a6 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	3314      	adds	r3, #20
 800b9e0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9e2:	69bb      	ldr	r3, [r7, #24]
 800b9e4:	e853 3f00 	ldrex	r3, [r3]
 800b9e8:	617b      	str	r3, [r7, #20]
   return(result);
 800b9ea:	697b      	ldr	r3, [r7, #20]
 800b9ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b9f0:	653b      	str	r3, [r7, #80]	; 0x50
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	3314      	adds	r3, #20
 800b9f8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b9fa:	627a      	str	r2, [r7, #36]	; 0x24
 800b9fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9fe:	6a39      	ldr	r1, [r7, #32]
 800ba00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ba02:	e841 2300 	strex	r3, r2, [r1]
 800ba06:	61fb      	str	r3, [r7, #28]
   return(result);
 800ba08:	69fb      	ldr	r3, [r7, #28]
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d1e5      	bne.n	800b9da <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800ba0e:	2300      	movs	r3, #0
}
 800ba10:	4618      	mov	r0, r3
 800ba12:	3760      	adds	r7, #96	; 0x60
 800ba14:	46bd      	mov	sp, r7
 800ba16:	bd80      	pop	{r7, pc}
 800ba18:	0800b6f7 	.word	0x0800b6f7
 800ba1c:	0800b81d 	.word	0x0800b81d
 800ba20:	0800b853 	.word	0x0800b853

0800ba24 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ba24:	b480      	push	{r7}
 800ba26:	b089      	sub	sp, #36	; 0x24
 800ba28:	af00      	add	r7, sp, #0
 800ba2a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	330c      	adds	r3, #12
 800ba32:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	e853 3f00 	ldrex	r3, [r3]
 800ba3a:	60bb      	str	r3, [r7, #8]
   return(result);
 800ba3c:	68bb      	ldr	r3, [r7, #8]
 800ba3e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800ba42:	61fb      	str	r3, [r7, #28]
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	330c      	adds	r3, #12
 800ba4a:	69fa      	ldr	r2, [r7, #28]
 800ba4c:	61ba      	str	r2, [r7, #24]
 800ba4e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba50:	6979      	ldr	r1, [r7, #20]
 800ba52:	69ba      	ldr	r2, [r7, #24]
 800ba54:	e841 2300 	strex	r3, r2, [r1]
 800ba58:	613b      	str	r3, [r7, #16]
   return(result);
 800ba5a:	693b      	ldr	r3, [r7, #16]
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d1e5      	bne.n	800ba2c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	2220      	movs	r2, #32
 800ba64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800ba68:	bf00      	nop
 800ba6a:	3724      	adds	r7, #36	; 0x24
 800ba6c:	46bd      	mov	sp, r7
 800ba6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba72:	4770      	bx	lr

0800ba74 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ba74:	b480      	push	{r7}
 800ba76:	b095      	sub	sp, #84	; 0x54
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	330c      	adds	r3, #12
 800ba82:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba86:	e853 3f00 	ldrex	r3, [r3]
 800ba8a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ba8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba8e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ba92:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	330c      	adds	r3, #12
 800ba9a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ba9c:	643a      	str	r2, [r7, #64]	; 0x40
 800ba9e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800baa0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800baa2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800baa4:	e841 2300 	strex	r3, r2, [r1]
 800baa8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800baaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800baac:	2b00      	cmp	r3, #0
 800baae:	d1e5      	bne.n	800ba7c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	3314      	adds	r3, #20
 800bab6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bab8:	6a3b      	ldr	r3, [r7, #32]
 800baba:	e853 3f00 	ldrex	r3, [r3]
 800babe:	61fb      	str	r3, [r7, #28]
   return(result);
 800bac0:	69fb      	ldr	r3, [r7, #28]
 800bac2:	f023 0301 	bic.w	r3, r3, #1
 800bac6:	64bb      	str	r3, [r7, #72]	; 0x48
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	3314      	adds	r3, #20
 800bace:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bad0:	62fa      	str	r2, [r7, #44]	; 0x2c
 800bad2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bad4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800bad6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bad8:	e841 2300 	strex	r3, r2, [r1]
 800badc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800bade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d1e5      	bne.n	800bab0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bae8:	2b01      	cmp	r3, #1
 800baea:	d119      	bne.n	800bb20 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	330c      	adds	r3, #12
 800baf2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	e853 3f00 	ldrex	r3, [r3]
 800bafa:	60bb      	str	r3, [r7, #8]
   return(result);
 800bafc:	68bb      	ldr	r3, [r7, #8]
 800bafe:	f023 0310 	bic.w	r3, r3, #16
 800bb02:	647b      	str	r3, [r7, #68]	; 0x44
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	330c      	adds	r3, #12
 800bb0a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bb0c:	61ba      	str	r2, [r7, #24]
 800bb0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb10:	6979      	ldr	r1, [r7, #20]
 800bb12:	69ba      	ldr	r2, [r7, #24]
 800bb14:	e841 2300 	strex	r3, r2, [r1]
 800bb18:	613b      	str	r3, [r7, #16]
   return(result);
 800bb1a:	693b      	ldr	r3, [r7, #16]
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d1e5      	bne.n	800baec <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	2220      	movs	r2, #32
 800bb24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	2200      	movs	r2, #0
 800bb2c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800bb2e:	bf00      	nop
 800bb30:	3754      	adds	r7, #84	; 0x54
 800bb32:	46bd      	mov	sp, r7
 800bb34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb38:	4770      	bx	lr
	...

0800bb3c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bb3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bb40:	b0c0      	sub	sp, #256	; 0x100
 800bb42:	af00      	add	r7, sp, #0
 800bb44:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bb48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	691b      	ldr	r3, [r3, #16]
 800bb50:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800bb54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bb58:	68d9      	ldr	r1, [r3, #12]
 800bb5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bb5e:	681a      	ldr	r2, [r3, #0]
 800bb60:	ea40 0301 	orr.w	r3, r0, r1
 800bb64:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800bb66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bb6a:	689a      	ldr	r2, [r3, #8]
 800bb6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bb70:	691b      	ldr	r3, [r3, #16]
 800bb72:	431a      	orrs	r2, r3
 800bb74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bb78:	695b      	ldr	r3, [r3, #20]
 800bb7a:	431a      	orrs	r2, r3
 800bb7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bb80:	69db      	ldr	r3, [r3, #28]
 800bb82:	4313      	orrs	r3, r2
 800bb84:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800bb88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	68db      	ldr	r3, [r3, #12]
 800bb90:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800bb94:	f021 010c 	bic.w	r1, r1, #12
 800bb98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bb9c:	681a      	ldr	r2, [r3, #0]
 800bb9e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800bba2:	430b      	orrs	r3, r1
 800bba4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800bba6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	695b      	ldr	r3, [r3, #20]
 800bbae:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800bbb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbb6:	6999      	ldr	r1, [r3, #24]
 800bbb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbbc:	681a      	ldr	r2, [r3, #0]
 800bbbe:	ea40 0301 	orr.w	r3, r0, r1
 800bbc2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800bbc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbc8:	681a      	ldr	r2, [r3, #0]
 800bbca:	4b8f      	ldr	r3, [pc, #572]	; (800be08 <UART_SetConfig+0x2cc>)
 800bbcc:	429a      	cmp	r2, r3
 800bbce:	d005      	beq.n	800bbdc <UART_SetConfig+0xa0>
 800bbd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbd4:	681a      	ldr	r2, [r3, #0]
 800bbd6:	4b8d      	ldr	r3, [pc, #564]	; (800be0c <UART_SetConfig+0x2d0>)
 800bbd8:	429a      	cmp	r2, r3
 800bbda:	d104      	bne.n	800bbe6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800bbdc:	f7fc fe82 	bl	80088e4 <HAL_RCC_GetPCLK2Freq>
 800bbe0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800bbe4:	e003      	b.n	800bbee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800bbe6:	f7fc fe69 	bl	80088bc <HAL_RCC_GetPCLK1Freq>
 800bbea:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bbee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbf2:	69db      	ldr	r3, [r3, #28]
 800bbf4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bbf8:	f040 810c 	bne.w	800be14 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800bbfc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bc00:	2200      	movs	r2, #0
 800bc02:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800bc06:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800bc0a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800bc0e:	4622      	mov	r2, r4
 800bc10:	462b      	mov	r3, r5
 800bc12:	1891      	adds	r1, r2, r2
 800bc14:	65b9      	str	r1, [r7, #88]	; 0x58
 800bc16:	415b      	adcs	r3, r3
 800bc18:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bc1a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800bc1e:	4621      	mov	r1, r4
 800bc20:	eb12 0801 	adds.w	r8, r2, r1
 800bc24:	4629      	mov	r1, r5
 800bc26:	eb43 0901 	adc.w	r9, r3, r1
 800bc2a:	f04f 0200 	mov.w	r2, #0
 800bc2e:	f04f 0300 	mov.w	r3, #0
 800bc32:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800bc36:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800bc3a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800bc3e:	4690      	mov	r8, r2
 800bc40:	4699      	mov	r9, r3
 800bc42:	4623      	mov	r3, r4
 800bc44:	eb18 0303 	adds.w	r3, r8, r3
 800bc48:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800bc4c:	462b      	mov	r3, r5
 800bc4e:	eb49 0303 	adc.w	r3, r9, r3
 800bc52:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800bc56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc5a:	685b      	ldr	r3, [r3, #4]
 800bc5c:	2200      	movs	r2, #0
 800bc5e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800bc62:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800bc66:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800bc6a:	460b      	mov	r3, r1
 800bc6c:	18db      	adds	r3, r3, r3
 800bc6e:	653b      	str	r3, [r7, #80]	; 0x50
 800bc70:	4613      	mov	r3, r2
 800bc72:	eb42 0303 	adc.w	r3, r2, r3
 800bc76:	657b      	str	r3, [r7, #84]	; 0x54
 800bc78:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800bc7c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800bc80:	f7f5 f812 	bl	8000ca8 <__aeabi_uldivmod>
 800bc84:	4602      	mov	r2, r0
 800bc86:	460b      	mov	r3, r1
 800bc88:	4b61      	ldr	r3, [pc, #388]	; (800be10 <UART_SetConfig+0x2d4>)
 800bc8a:	fba3 2302 	umull	r2, r3, r3, r2
 800bc8e:	095b      	lsrs	r3, r3, #5
 800bc90:	011c      	lsls	r4, r3, #4
 800bc92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bc96:	2200      	movs	r2, #0
 800bc98:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800bc9c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800bca0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800bca4:	4642      	mov	r2, r8
 800bca6:	464b      	mov	r3, r9
 800bca8:	1891      	adds	r1, r2, r2
 800bcaa:	64b9      	str	r1, [r7, #72]	; 0x48
 800bcac:	415b      	adcs	r3, r3
 800bcae:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bcb0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800bcb4:	4641      	mov	r1, r8
 800bcb6:	eb12 0a01 	adds.w	sl, r2, r1
 800bcba:	4649      	mov	r1, r9
 800bcbc:	eb43 0b01 	adc.w	fp, r3, r1
 800bcc0:	f04f 0200 	mov.w	r2, #0
 800bcc4:	f04f 0300 	mov.w	r3, #0
 800bcc8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800bccc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800bcd0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bcd4:	4692      	mov	sl, r2
 800bcd6:	469b      	mov	fp, r3
 800bcd8:	4643      	mov	r3, r8
 800bcda:	eb1a 0303 	adds.w	r3, sl, r3
 800bcde:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800bce2:	464b      	mov	r3, r9
 800bce4:	eb4b 0303 	adc.w	r3, fp, r3
 800bce8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800bcec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bcf0:	685b      	ldr	r3, [r3, #4]
 800bcf2:	2200      	movs	r2, #0
 800bcf4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800bcf8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800bcfc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800bd00:	460b      	mov	r3, r1
 800bd02:	18db      	adds	r3, r3, r3
 800bd04:	643b      	str	r3, [r7, #64]	; 0x40
 800bd06:	4613      	mov	r3, r2
 800bd08:	eb42 0303 	adc.w	r3, r2, r3
 800bd0c:	647b      	str	r3, [r7, #68]	; 0x44
 800bd0e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800bd12:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800bd16:	f7f4 ffc7 	bl	8000ca8 <__aeabi_uldivmod>
 800bd1a:	4602      	mov	r2, r0
 800bd1c:	460b      	mov	r3, r1
 800bd1e:	4611      	mov	r1, r2
 800bd20:	4b3b      	ldr	r3, [pc, #236]	; (800be10 <UART_SetConfig+0x2d4>)
 800bd22:	fba3 2301 	umull	r2, r3, r3, r1
 800bd26:	095b      	lsrs	r3, r3, #5
 800bd28:	2264      	movs	r2, #100	; 0x64
 800bd2a:	fb02 f303 	mul.w	r3, r2, r3
 800bd2e:	1acb      	subs	r3, r1, r3
 800bd30:	00db      	lsls	r3, r3, #3
 800bd32:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800bd36:	4b36      	ldr	r3, [pc, #216]	; (800be10 <UART_SetConfig+0x2d4>)
 800bd38:	fba3 2302 	umull	r2, r3, r3, r2
 800bd3c:	095b      	lsrs	r3, r3, #5
 800bd3e:	005b      	lsls	r3, r3, #1
 800bd40:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800bd44:	441c      	add	r4, r3
 800bd46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800bd50:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800bd54:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800bd58:	4642      	mov	r2, r8
 800bd5a:	464b      	mov	r3, r9
 800bd5c:	1891      	adds	r1, r2, r2
 800bd5e:	63b9      	str	r1, [r7, #56]	; 0x38
 800bd60:	415b      	adcs	r3, r3
 800bd62:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bd64:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800bd68:	4641      	mov	r1, r8
 800bd6a:	1851      	adds	r1, r2, r1
 800bd6c:	6339      	str	r1, [r7, #48]	; 0x30
 800bd6e:	4649      	mov	r1, r9
 800bd70:	414b      	adcs	r3, r1
 800bd72:	637b      	str	r3, [r7, #52]	; 0x34
 800bd74:	f04f 0200 	mov.w	r2, #0
 800bd78:	f04f 0300 	mov.w	r3, #0
 800bd7c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800bd80:	4659      	mov	r1, fp
 800bd82:	00cb      	lsls	r3, r1, #3
 800bd84:	4651      	mov	r1, sl
 800bd86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bd8a:	4651      	mov	r1, sl
 800bd8c:	00ca      	lsls	r2, r1, #3
 800bd8e:	4610      	mov	r0, r2
 800bd90:	4619      	mov	r1, r3
 800bd92:	4603      	mov	r3, r0
 800bd94:	4642      	mov	r2, r8
 800bd96:	189b      	adds	r3, r3, r2
 800bd98:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800bd9c:	464b      	mov	r3, r9
 800bd9e:	460a      	mov	r2, r1
 800bda0:	eb42 0303 	adc.w	r3, r2, r3
 800bda4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800bda8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bdac:	685b      	ldr	r3, [r3, #4]
 800bdae:	2200      	movs	r2, #0
 800bdb0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800bdb4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800bdb8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800bdbc:	460b      	mov	r3, r1
 800bdbe:	18db      	adds	r3, r3, r3
 800bdc0:	62bb      	str	r3, [r7, #40]	; 0x28
 800bdc2:	4613      	mov	r3, r2
 800bdc4:	eb42 0303 	adc.w	r3, r2, r3
 800bdc8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bdca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800bdce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800bdd2:	f7f4 ff69 	bl	8000ca8 <__aeabi_uldivmod>
 800bdd6:	4602      	mov	r2, r0
 800bdd8:	460b      	mov	r3, r1
 800bdda:	4b0d      	ldr	r3, [pc, #52]	; (800be10 <UART_SetConfig+0x2d4>)
 800bddc:	fba3 1302 	umull	r1, r3, r3, r2
 800bde0:	095b      	lsrs	r3, r3, #5
 800bde2:	2164      	movs	r1, #100	; 0x64
 800bde4:	fb01 f303 	mul.w	r3, r1, r3
 800bde8:	1ad3      	subs	r3, r2, r3
 800bdea:	00db      	lsls	r3, r3, #3
 800bdec:	3332      	adds	r3, #50	; 0x32
 800bdee:	4a08      	ldr	r2, [pc, #32]	; (800be10 <UART_SetConfig+0x2d4>)
 800bdf0:	fba2 2303 	umull	r2, r3, r2, r3
 800bdf4:	095b      	lsrs	r3, r3, #5
 800bdf6:	f003 0207 	and.w	r2, r3, #7
 800bdfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	4422      	add	r2, r4
 800be02:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800be04:	e105      	b.n	800c012 <UART_SetConfig+0x4d6>
 800be06:	bf00      	nop
 800be08:	40011000 	.word	0x40011000
 800be0c:	40011400 	.word	0x40011400
 800be10:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800be14:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800be18:	2200      	movs	r2, #0
 800be1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800be1e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800be22:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800be26:	4642      	mov	r2, r8
 800be28:	464b      	mov	r3, r9
 800be2a:	1891      	adds	r1, r2, r2
 800be2c:	6239      	str	r1, [r7, #32]
 800be2e:	415b      	adcs	r3, r3
 800be30:	627b      	str	r3, [r7, #36]	; 0x24
 800be32:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800be36:	4641      	mov	r1, r8
 800be38:	1854      	adds	r4, r2, r1
 800be3a:	4649      	mov	r1, r9
 800be3c:	eb43 0501 	adc.w	r5, r3, r1
 800be40:	f04f 0200 	mov.w	r2, #0
 800be44:	f04f 0300 	mov.w	r3, #0
 800be48:	00eb      	lsls	r3, r5, #3
 800be4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800be4e:	00e2      	lsls	r2, r4, #3
 800be50:	4614      	mov	r4, r2
 800be52:	461d      	mov	r5, r3
 800be54:	4643      	mov	r3, r8
 800be56:	18e3      	adds	r3, r4, r3
 800be58:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800be5c:	464b      	mov	r3, r9
 800be5e:	eb45 0303 	adc.w	r3, r5, r3
 800be62:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800be66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800be6a:	685b      	ldr	r3, [r3, #4]
 800be6c:	2200      	movs	r2, #0
 800be6e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800be72:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800be76:	f04f 0200 	mov.w	r2, #0
 800be7a:	f04f 0300 	mov.w	r3, #0
 800be7e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800be82:	4629      	mov	r1, r5
 800be84:	008b      	lsls	r3, r1, #2
 800be86:	4621      	mov	r1, r4
 800be88:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800be8c:	4621      	mov	r1, r4
 800be8e:	008a      	lsls	r2, r1, #2
 800be90:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800be94:	f7f4 ff08 	bl	8000ca8 <__aeabi_uldivmod>
 800be98:	4602      	mov	r2, r0
 800be9a:	460b      	mov	r3, r1
 800be9c:	4b60      	ldr	r3, [pc, #384]	; (800c020 <UART_SetConfig+0x4e4>)
 800be9e:	fba3 2302 	umull	r2, r3, r3, r2
 800bea2:	095b      	lsrs	r3, r3, #5
 800bea4:	011c      	lsls	r4, r3, #4
 800bea6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800beaa:	2200      	movs	r2, #0
 800beac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800beb0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800beb4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800beb8:	4642      	mov	r2, r8
 800beba:	464b      	mov	r3, r9
 800bebc:	1891      	adds	r1, r2, r2
 800bebe:	61b9      	str	r1, [r7, #24]
 800bec0:	415b      	adcs	r3, r3
 800bec2:	61fb      	str	r3, [r7, #28]
 800bec4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bec8:	4641      	mov	r1, r8
 800beca:	1851      	adds	r1, r2, r1
 800becc:	6139      	str	r1, [r7, #16]
 800bece:	4649      	mov	r1, r9
 800bed0:	414b      	adcs	r3, r1
 800bed2:	617b      	str	r3, [r7, #20]
 800bed4:	f04f 0200 	mov.w	r2, #0
 800bed8:	f04f 0300 	mov.w	r3, #0
 800bedc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800bee0:	4659      	mov	r1, fp
 800bee2:	00cb      	lsls	r3, r1, #3
 800bee4:	4651      	mov	r1, sl
 800bee6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800beea:	4651      	mov	r1, sl
 800beec:	00ca      	lsls	r2, r1, #3
 800beee:	4610      	mov	r0, r2
 800bef0:	4619      	mov	r1, r3
 800bef2:	4603      	mov	r3, r0
 800bef4:	4642      	mov	r2, r8
 800bef6:	189b      	adds	r3, r3, r2
 800bef8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800befc:	464b      	mov	r3, r9
 800befe:	460a      	mov	r2, r1
 800bf00:	eb42 0303 	adc.w	r3, r2, r3
 800bf04:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800bf08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bf0c:	685b      	ldr	r3, [r3, #4]
 800bf0e:	2200      	movs	r2, #0
 800bf10:	67bb      	str	r3, [r7, #120]	; 0x78
 800bf12:	67fa      	str	r2, [r7, #124]	; 0x7c
 800bf14:	f04f 0200 	mov.w	r2, #0
 800bf18:	f04f 0300 	mov.w	r3, #0
 800bf1c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800bf20:	4649      	mov	r1, r9
 800bf22:	008b      	lsls	r3, r1, #2
 800bf24:	4641      	mov	r1, r8
 800bf26:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bf2a:	4641      	mov	r1, r8
 800bf2c:	008a      	lsls	r2, r1, #2
 800bf2e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800bf32:	f7f4 feb9 	bl	8000ca8 <__aeabi_uldivmod>
 800bf36:	4602      	mov	r2, r0
 800bf38:	460b      	mov	r3, r1
 800bf3a:	4b39      	ldr	r3, [pc, #228]	; (800c020 <UART_SetConfig+0x4e4>)
 800bf3c:	fba3 1302 	umull	r1, r3, r3, r2
 800bf40:	095b      	lsrs	r3, r3, #5
 800bf42:	2164      	movs	r1, #100	; 0x64
 800bf44:	fb01 f303 	mul.w	r3, r1, r3
 800bf48:	1ad3      	subs	r3, r2, r3
 800bf4a:	011b      	lsls	r3, r3, #4
 800bf4c:	3332      	adds	r3, #50	; 0x32
 800bf4e:	4a34      	ldr	r2, [pc, #208]	; (800c020 <UART_SetConfig+0x4e4>)
 800bf50:	fba2 2303 	umull	r2, r3, r2, r3
 800bf54:	095b      	lsrs	r3, r3, #5
 800bf56:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bf5a:	441c      	add	r4, r3
 800bf5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bf60:	2200      	movs	r2, #0
 800bf62:	673b      	str	r3, [r7, #112]	; 0x70
 800bf64:	677a      	str	r2, [r7, #116]	; 0x74
 800bf66:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800bf6a:	4642      	mov	r2, r8
 800bf6c:	464b      	mov	r3, r9
 800bf6e:	1891      	adds	r1, r2, r2
 800bf70:	60b9      	str	r1, [r7, #8]
 800bf72:	415b      	adcs	r3, r3
 800bf74:	60fb      	str	r3, [r7, #12]
 800bf76:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bf7a:	4641      	mov	r1, r8
 800bf7c:	1851      	adds	r1, r2, r1
 800bf7e:	6039      	str	r1, [r7, #0]
 800bf80:	4649      	mov	r1, r9
 800bf82:	414b      	adcs	r3, r1
 800bf84:	607b      	str	r3, [r7, #4]
 800bf86:	f04f 0200 	mov.w	r2, #0
 800bf8a:	f04f 0300 	mov.w	r3, #0
 800bf8e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800bf92:	4659      	mov	r1, fp
 800bf94:	00cb      	lsls	r3, r1, #3
 800bf96:	4651      	mov	r1, sl
 800bf98:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bf9c:	4651      	mov	r1, sl
 800bf9e:	00ca      	lsls	r2, r1, #3
 800bfa0:	4610      	mov	r0, r2
 800bfa2:	4619      	mov	r1, r3
 800bfa4:	4603      	mov	r3, r0
 800bfa6:	4642      	mov	r2, r8
 800bfa8:	189b      	adds	r3, r3, r2
 800bfaa:	66bb      	str	r3, [r7, #104]	; 0x68
 800bfac:	464b      	mov	r3, r9
 800bfae:	460a      	mov	r2, r1
 800bfb0:	eb42 0303 	adc.w	r3, r2, r3
 800bfb4:	66fb      	str	r3, [r7, #108]	; 0x6c
 800bfb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bfba:	685b      	ldr	r3, [r3, #4]
 800bfbc:	2200      	movs	r2, #0
 800bfbe:	663b      	str	r3, [r7, #96]	; 0x60
 800bfc0:	667a      	str	r2, [r7, #100]	; 0x64
 800bfc2:	f04f 0200 	mov.w	r2, #0
 800bfc6:	f04f 0300 	mov.w	r3, #0
 800bfca:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800bfce:	4649      	mov	r1, r9
 800bfd0:	008b      	lsls	r3, r1, #2
 800bfd2:	4641      	mov	r1, r8
 800bfd4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bfd8:	4641      	mov	r1, r8
 800bfda:	008a      	lsls	r2, r1, #2
 800bfdc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800bfe0:	f7f4 fe62 	bl	8000ca8 <__aeabi_uldivmod>
 800bfe4:	4602      	mov	r2, r0
 800bfe6:	460b      	mov	r3, r1
 800bfe8:	4b0d      	ldr	r3, [pc, #52]	; (800c020 <UART_SetConfig+0x4e4>)
 800bfea:	fba3 1302 	umull	r1, r3, r3, r2
 800bfee:	095b      	lsrs	r3, r3, #5
 800bff0:	2164      	movs	r1, #100	; 0x64
 800bff2:	fb01 f303 	mul.w	r3, r1, r3
 800bff6:	1ad3      	subs	r3, r2, r3
 800bff8:	011b      	lsls	r3, r3, #4
 800bffa:	3332      	adds	r3, #50	; 0x32
 800bffc:	4a08      	ldr	r2, [pc, #32]	; (800c020 <UART_SetConfig+0x4e4>)
 800bffe:	fba2 2303 	umull	r2, r3, r2, r3
 800c002:	095b      	lsrs	r3, r3, #5
 800c004:	f003 020f 	and.w	r2, r3, #15
 800c008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	4422      	add	r2, r4
 800c010:	609a      	str	r2, [r3, #8]
}
 800c012:	bf00      	nop
 800c014:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800c018:	46bd      	mov	sp, r7
 800c01a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c01e:	bf00      	nop
 800c020:	51eb851f 	.word	0x51eb851f

0800c024 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800c024:	b084      	sub	sp, #16
 800c026:	b480      	push	{r7}
 800c028:	b085      	sub	sp, #20
 800c02a:	af00      	add	r7, sp, #0
 800c02c:	6078      	str	r0, [r7, #4]
 800c02e:	f107 001c 	add.w	r0, r7, #28
 800c032:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800c036:	2300      	movs	r3, #0
 800c038:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800c03a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800c03c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800c03e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800c040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800c042:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800c044:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800c046:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800c048:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800c04a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800c04c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800c04e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800c050:	68fa      	ldr	r2, [r7, #12]
 800c052:	4313      	orrs	r3, r2
 800c054:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	685b      	ldr	r3, [r3, #4]
 800c05a:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800c05e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c062:	68fa      	ldr	r2, [r7, #12]
 800c064:	431a      	orrs	r2, r3
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800c06a:	2300      	movs	r3, #0
}
 800c06c:	4618      	mov	r0, r3
 800c06e:	3714      	adds	r7, #20
 800c070:	46bd      	mov	sp, r7
 800c072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c076:	b004      	add	sp, #16
 800c078:	4770      	bx	lr

0800c07a <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800c07a:	b480      	push	{r7}
 800c07c:	b083      	sub	sp, #12
 800c07e:	af00      	add	r7, sp, #0
 800c080:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800c088:	4618      	mov	r0, r3
 800c08a:	370c      	adds	r7, #12
 800c08c:	46bd      	mov	sp, r7
 800c08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c092:	4770      	bx	lr

0800c094 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800c094:	b480      	push	{r7}
 800c096:	b083      	sub	sp, #12
 800c098:	af00      	add	r7, sp, #0
 800c09a:	6078      	str	r0, [r7, #4]
 800c09c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800c09e:	683b      	ldr	r3, [r7, #0]
 800c0a0:	681a      	ldr	r2, [r3, #0]
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c0a8:	2300      	movs	r3, #0
}
 800c0aa:	4618      	mov	r0, r3
 800c0ac:	370c      	adds	r7, #12
 800c0ae:	46bd      	mov	sp, r7
 800c0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b4:	4770      	bx	lr

0800c0b6 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800c0b6:	b480      	push	{r7}
 800c0b8:	b083      	sub	sp, #12
 800c0ba:	af00      	add	r7, sp, #0
 800c0bc:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	2203      	movs	r2, #3
 800c0c2:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800c0c4:	2300      	movs	r3, #0
}
 800c0c6:	4618      	mov	r0, r3
 800c0c8:	370c      	adds	r7, #12
 800c0ca:	46bd      	mov	sp, r7
 800c0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d0:	4770      	bx	lr

0800c0d2 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800c0d2:	b480      	push	{r7}
 800c0d4:	b083      	sub	sp, #12
 800c0d6:	af00      	add	r7, sp, #0
 800c0d8:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	f003 0303 	and.w	r3, r3, #3
}
 800c0e2:	4618      	mov	r0, r3
 800c0e4:	370c      	adds	r7, #12
 800c0e6:	46bd      	mov	sp, r7
 800c0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ec:	4770      	bx	lr

0800c0ee <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800c0ee:	b480      	push	{r7}
 800c0f0:	b085      	sub	sp, #20
 800c0f2:	af00      	add	r7, sp, #0
 800c0f4:	6078      	str	r0, [r7, #4]
 800c0f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800c0f8:	2300      	movs	r3, #0
 800c0fa:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800c0fc:	683b      	ldr	r3, [r7, #0]
 800c0fe:	681a      	ldr	r2, [r3, #0]
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800c104:	683b      	ldr	r3, [r7, #0]
 800c106:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800c108:	683b      	ldr	r3, [r7, #0]
 800c10a:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800c10c:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800c10e:	683b      	ldr	r3, [r7, #0]
 800c110:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800c112:	431a      	orrs	r2, r3
                       Command->CPSM);
 800c114:	683b      	ldr	r3, [r7, #0]
 800c116:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800c118:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800c11a:	68fa      	ldr	r2, [r7, #12]
 800c11c:	4313      	orrs	r3, r2
 800c11e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	68db      	ldr	r3, [r3, #12]
 800c124:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800c128:	f023 030f 	bic.w	r3, r3, #15
 800c12c:	68fa      	ldr	r2, [r7, #12]
 800c12e:	431a      	orrs	r2, r3
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800c134:	2300      	movs	r3, #0
}
 800c136:	4618      	mov	r0, r3
 800c138:	3714      	adds	r7, #20
 800c13a:	46bd      	mov	sp, r7
 800c13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c140:	4770      	bx	lr

0800c142 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800c142:	b480      	push	{r7}
 800c144:	b083      	sub	sp, #12
 800c146:	af00      	add	r7, sp, #0
 800c148:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	691b      	ldr	r3, [r3, #16]
 800c14e:	b2db      	uxtb	r3, r3
}
 800c150:	4618      	mov	r0, r3
 800c152:	370c      	adds	r7, #12
 800c154:	46bd      	mov	sp, r7
 800c156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c15a:	4770      	bx	lr

0800c15c <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800c15c:	b480      	push	{r7}
 800c15e:	b085      	sub	sp, #20
 800c160:	af00      	add	r7, sp, #0
 800c162:	6078      	str	r0, [r7, #4]
 800c164:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	3314      	adds	r3, #20
 800c16a:	461a      	mov	r2, r3
 800c16c:	683b      	ldr	r3, [r7, #0]
 800c16e:	4413      	add	r3, r2
 800c170:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	681b      	ldr	r3, [r3, #0]
}  
 800c176:	4618      	mov	r0, r3
 800c178:	3714      	adds	r7, #20
 800c17a:	46bd      	mov	sp, r7
 800c17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c180:	4770      	bx	lr

0800c182 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800c182:	b480      	push	{r7}
 800c184:	b085      	sub	sp, #20
 800c186:	af00      	add	r7, sp, #0
 800c188:	6078      	str	r0, [r7, #4]
 800c18a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800c18c:	2300      	movs	r3, #0
 800c18e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800c190:	683b      	ldr	r3, [r7, #0]
 800c192:	681a      	ldr	r2, [r3, #0]
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800c198:	683b      	ldr	r3, [r7, #0]
 800c19a:	685a      	ldr	r2, [r3, #4]
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800c1a0:	683b      	ldr	r3, [r7, #0]
 800c1a2:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800c1a4:	683b      	ldr	r3, [r7, #0]
 800c1a6:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800c1a8:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800c1aa:	683b      	ldr	r3, [r7, #0]
 800c1ac:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800c1ae:	431a      	orrs	r2, r3
                       Data->DPSM);
 800c1b0:	683b      	ldr	r3, [r7, #0]
 800c1b2:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800c1b4:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800c1b6:	68fa      	ldr	r2, [r7, #12]
 800c1b8:	4313      	orrs	r3, r2
 800c1ba:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1c0:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	431a      	orrs	r2, r3
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800c1cc:	2300      	movs	r3, #0

}
 800c1ce:	4618      	mov	r0, r3
 800c1d0:	3714      	adds	r7, #20
 800c1d2:	46bd      	mov	sp, r7
 800c1d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d8:	4770      	bx	lr

0800c1da <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800c1da:	b580      	push	{r7, lr}
 800c1dc:	b088      	sub	sp, #32
 800c1de:	af00      	add	r7, sp, #0
 800c1e0:	6078      	str	r0, [r7, #4]
 800c1e2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800c1e4:	683b      	ldr	r3, [r7, #0]
 800c1e6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800c1e8:	2310      	movs	r3, #16
 800c1ea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800c1ec:	2340      	movs	r3, #64	; 0x40
 800c1ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800c1f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c1f8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800c1fa:	f107 0308 	add.w	r3, r7, #8
 800c1fe:	4619      	mov	r1, r3
 800c200:	6878      	ldr	r0, [r7, #4]
 800c202:	f7ff ff74 	bl	800c0ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800c206:	f241 3288 	movw	r2, #5000	; 0x1388
 800c20a:	2110      	movs	r1, #16
 800c20c:	6878      	ldr	r0, [r7, #4]
 800c20e:	f000 f9d7 	bl	800c5c0 <SDMMC_GetCmdResp1>
 800c212:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c214:	69fb      	ldr	r3, [r7, #28]
}
 800c216:	4618      	mov	r0, r3
 800c218:	3720      	adds	r7, #32
 800c21a:	46bd      	mov	sp, r7
 800c21c:	bd80      	pop	{r7, pc}

0800c21e <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800c21e:	b580      	push	{r7, lr}
 800c220:	b088      	sub	sp, #32
 800c222:	af00      	add	r7, sp, #0
 800c224:	6078      	str	r0, [r7, #4]
 800c226:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800c228:	683b      	ldr	r3, [r7, #0]
 800c22a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800c22c:	2311      	movs	r3, #17
 800c22e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800c230:	2340      	movs	r3, #64	; 0x40
 800c232:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800c234:	2300      	movs	r3, #0
 800c236:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800c238:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c23c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800c23e:	f107 0308 	add.w	r3, r7, #8
 800c242:	4619      	mov	r1, r3
 800c244:	6878      	ldr	r0, [r7, #4]
 800c246:	f7ff ff52 	bl	800c0ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800c24a:	f241 3288 	movw	r2, #5000	; 0x1388
 800c24e:	2111      	movs	r1, #17
 800c250:	6878      	ldr	r0, [r7, #4]
 800c252:	f000 f9b5 	bl	800c5c0 <SDMMC_GetCmdResp1>
 800c256:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c258:	69fb      	ldr	r3, [r7, #28]
}
 800c25a:	4618      	mov	r0, r3
 800c25c:	3720      	adds	r7, #32
 800c25e:	46bd      	mov	sp, r7
 800c260:	bd80      	pop	{r7, pc}

0800c262 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800c262:	b580      	push	{r7, lr}
 800c264:	b088      	sub	sp, #32
 800c266:	af00      	add	r7, sp, #0
 800c268:	6078      	str	r0, [r7, #4]
 800c26a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800c26c:	683b      	ldr	r3, [r7, #0]
 800c26e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800c270:	2312      	movs	r3, #18
 800c272:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800c274:	2340      	movs	r3, #64	; 0x40
 800c276:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800c278:	2300      	movs	r3, #0
 800c27a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800c27c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c280:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800c282:	f107 0308 	add.w	r3, r7, #8
 800c286:	4619      	mov	r1, r3
 800c288:	6878      	ldr	r0, [r7, #4]
 800c28a:	f7ff ff30 	bl	800c0ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800c28e:	f241 3288 	movw	r2, #5000	; 0x1388
 800c292:	2112      	movs	r1, #18
 800c294:	6878      	ldr	r0, [r7, #4]
 800c296:	f000 f993 	bl	800c5c0 <SDMMC_GetCmdResp1>
 800c29a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c29c:	69fb      	ldr	r3, [r7, #28]
}
 800c29e:	4618      	mov	r0, r3
 800c2a0:	3720      	adds	r7, #32
 800c2a2:	46bd      	mov	sp, r7
 800c2a4:	bd80      	pop	{r7, pc}

0800c2a6 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800c2a6:	b580      	push	{r7, lr}
 800c2a8:	b088      	sub	sp, #32
 800c2aa:	af00      	add	r7, sp, #0
 800c2ac:	6078      	str	r0, [r7, #4]
 800c2ae:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800c2b0:	683b      	ldr	r3, [r7, #0]
 800c2b2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800c2b4:	2318      	movs	r3, #24
 800c2b6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800c2b8:	2340      	movs	r3, #64	; 0x40
 800c2ba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800c2bc:	2300      	movs	r3, #0
 800c2be:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800c2c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c2c4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800c2c6:	f107 0308 	add.w	r3, r7, #8
 800c2ca:	4619      	mov	r1, r3
 800c2cc:	6878      	ldr	r0, [r7, #4]
 800c2ce:	f7ff ff0e 	bl	800c0ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800c2d2:	f241 3288 	movw	r2, #5000	; 0x1388
 800c2d6:	2118      	movs	r1, #24
 800c2d8:	6878      	ldr	r0, [r7, #4]
 800c2da:	f000 f971 	bl	800c5c0 <SDMMC_GetCmdResp1>
 800c2de:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c2e0:	69fb      	ldr	r3, [r7, #28]
}
 800c2e2:	4618      	mov	r0, r3
 800c2e4:	3720      	adds	r7, #32
 800c2e6:	46bd      	mov	sp, r7
 800c2e8:	bd80      	pop	{r7, pc}

0800c2ea <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800c2ea:	b580      	push	{r7, lr}
 800c2ec:	b088      	sub	sp, #32
 800c2ee:	af00      	add	r7, sp, #0
 800c2f0:	6078      	str	r0, [r7, #4]
 800c2f2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800c2f4:	683b      	ldr	r3, [r7, #0]
 800c2f6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800c2f8:	2319      	movs	r3, #25
 800c2fa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800c2fc:	2340      	movs	r3, #64	; 0x40
 800c2fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800c300:	2300      	movs	r3, #0
 800c302:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800c304:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c308:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800c30a:	f107 0308 	add.w	r3, r7, #8
 800c30e:	4619      	mov	r1, r3
 800c310:	6878      	ldr	r0, [r7, #4]
 800c312:	f7ff feec 	bl	800c0ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800c316:	f241 3288 	movw	r2, #5000	; 0x1388
 800c31a:	2119      	movs	r1, #25
 800c31c:	6878      	ldr	r0, [r7, #4]
 800c31e:	f000 f94f 	bl	800c5c0 <SDMMC_GetCmdResp1>
 800c322:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c324:	69fb      	ldr	r3, [r7, #28]
}
 800c326:	4618      	mov	r0, r3
 800c328:	3720      	adds	r7, #32
 800c32a:	46bd      	mov	sp, r7
 800c32c:	bd80      	pop	{r7, pc}
	...

0800c330 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800c330:	b580      	push	{r7, lr}
 800c332:	b088      	sub	sp, #32
 800c334:	af00      	add	r7, sp, #0
 800c336:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800c338:	2300      	movs	r3, #0
 800c33a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800c33c:	230c      	movs	r3, #12
 800c33e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800c340:	2340      	movs	r3, #64	; 0x40
 800c342:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800c344:	2300      	movs	r3, #0
 800c346:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800c348:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c34c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800c34e:	f107 0308 	add.w	r3, r7, #8
 800c352:	4619      	mov	r1, r3
 800c354:	6878      	ldr	r0, [r7, #4]
 800c356:	f7ff feca 	bl	800c0ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800c35a:	4a05      	ldr	r2, [pc, #20]	; (800c370 <SDMMC_CmdStopTransfer+0x40>)
 800c35c:	210c      	movs	r1, #12
 800c35e:	6878      	ldr	r0, [r7, #4]
 800c360:	f000 f92e 	bl	800c5c0 <SDMMC_GetCmdResp1>
 800c364:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c366:	69fb      	ldr	r3, [r7, #28]
}
 800c368:	4618      	mov	r0, r3
 800c36a:	3720      	adds	r7, #32
 800c36c:	46bd      	mov	sp, r7
 800c36e:	bd80      	pop	{r7, pc}
 800c370:	05f5e100 	.word	0x05f5e100

0800c374 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800c374:	b580      	push	{r7, lr}
 800c376:	b08a      	sub	sp, #40	; 0x28
 800c378:	af00      	add	r7, sp, #0
 800c37a:	60f8      	str	r0, [r7, #12]
 800c37c:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800c380:	683b      	ldr	r3, [r7, #0]
 800c382:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800c384:	2307      	movs	r3, #7
 800c386:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800c388:	2340      	movs	r3, #64	; 0x40
 800c38a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800c38c:	2300      	movs	r3, #0
 800c38e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800c390:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c394:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800c396:	f107 0310 	add.w	r3, r7, #16
 800c39a:	4619      	mov	r1, r3
 800c39c:	68f8      	ldr	r0, [r7, #12]
 800c39e:	f7ff fea6 	bl	800c0ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800c3a2:	f241 3288 	movw	r2, #5000	; 0x1388
 800c3a6:	2107      	movs	r1, #7
 800c3a8:	68f8      	ldr	r0, [r7, #12]
 800c3aa:	f000 f909 	bl	800c5c0 <SDMMC_GetCmdResp1>
 800c3ae:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800c3b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c3b2:	4618      	mov	r0, r3
 800c3b4:	3728      	adds	r7, #40	; 0x28
 800c3b6:	46bd      	mov	sp, r7
 800c3b8:	bd80      	pop	{r7, pc}

0800c3ba <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800c3ba:	b580      	push	{r7, lr}
 800c3bc:	b088      	sub	sp, #32
 800c3be:	af00      	add	r7, sp, #0
 800c3c0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800c3c2:	2300      	movs	r3, #0
 800c3c4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800c3c6:	2300      	movs	r3, #0
 800c3c8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800c3ca:	2300      	movs	r3, #0
 800c3cc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800c3ce:	2300      	movs	r3, #0
 800c3d0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800c3d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c3d6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800c3d8:	f107 0308 	add.w	r3, r7, #8
 800c3dc:	4619      	mov	r1, r3
 800c3de:	6878      	ldr	r0, [r7, #4]
 800c3e0:	f7ff fe85 	bl	800c0ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800c3e4:	6878      	ldr	r0, [r7, #4]
 800c3e6:	f000 fb23 	bl	800ca30 <SDMMC_GetCmdError>
 800c3ea:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c3ec:	69fb      	ldr	r3, [r7, #28]
}
 800c3ee:	4618      	mov	r0, r3
 800c3f0:	3720      	adds	r7, #32
 800c3f2:	46bd      	mov	sp, r7
 800c3f4:	bd80      	pop	{r7, pc}

0800c3f6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800c3f6:	b580      	push	{r7, lr}
 800c3f8:	b088      	sub	sp, #32
 800c3fa:	af00      	add	r7, sp, #0
 800c3fc:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800c3fe:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800c402:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800c404:	2308      	movs	r3, #8
 800c406:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800c408:	2340      	movs	r3, #64	; 0x40
 800c40a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800c40c:	2300      	movs	r3, #0
 800c40e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800c410:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c414:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800c416:	f107 0308 	add.w	r3, r7, #8
 800c41a:	4619      	mov	r1, r3
 800c41c:	6878      	ldr	r0, [r7, #4]
 800c41e:	f7ff fe66 	bl	800c0ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800c422:	6878      	ldr	r0, [r7, #4]
 800c424:	f000 fab6 	bl	800c994 <SDMMC_GetCmdResp7>
 800c428:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c42a:	69fb      	ldr	r3, [r7, #28]
}
 800c42c:	4618      	mov	r0, r3
 800c42e:	3720      	adds	r7, #32
 800c430:	46bd      	mov	sp, r7
 800c432:	bd80      	pop	{r7, pc}

0800c434 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800c434:	b580      	push	{r7, lr}
 800c436:	b088      	sub	sp, #32
 800c438:	af00      	add	r7, sp, #0
 800c43a:	6078      	str	r0, [r7, #4]
 800c43c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800c43e:	683b      	ldr	r3, [r7, #0]
 800c440:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800c442:	2337      	movs	r3, #55	; 0x37
 800c444:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800c446:	2340      	movs	r3, #64	; 0x40
 800c448:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800c44a:	2300      	movs	r3, #0
 800c44c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800c44e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c452:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800c454:	f107 0308 	add.w	r3, r7, #8
 800c458:	4619      	mov	r1, r3
 800c45a:	6878      	ldr	r0, [r7, #4]
 800c45c:	f7ff fe47 	bl	800c0ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800c460:	f241 3288 	movw	r2, #5000	; 0x1388
 800c464:	2137      	movs	r1, #55	; 0x37
 800c466:	6878      	ldr	r0, [r7, #4]
 800c468:	f000 f8aa 	bl	800c5c0 <SDMMC_GetCmdResp1>
 800c46c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c46e:	69fb      	ldr	r3, [r7, #28]
}
 800c470:	4618      	mov	r0, r3
 800c472:	3720      	adds	r7, #32
 800c474:	46bd      	mov	sp, r7
 800c476:	bd80      	pop	{r7, pc}

0800c478 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800c478:	b580      	push	{r7, lr}
 800c47a:	b088      	sub	sp, #32
 800c47c:	af00      	add	r7, sp, #0
 800c47e:	6078      	str	r0, [r7, #4]
 800c480:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800c482:	683b      	ldr	r3, [r7, #0]
 800c484:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c488:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c48c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800c48e:	2329      	movs	r3, #41	; 0x29
 800c490:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800c492:	2340      	movs	r3, #64	; 0x40
 800c494:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800c496:	2300      	movs	r3, #0
 800c498:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800c49a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c49e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800c4a0:	f107 0308 	add.w	r3, r7, #8
 800c4a4:	4619      	mov	r1, r3
 800c4a6:	6878      	ldr	r0, [r7, #4]
 800c4a8:	f7ff fe21 	bl	800c0ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800c4ac:	6878      	ldr	r0, [r7, #4]
 800c4ae:	f000 f9bd 	bl	800c82c <SDMMC_GetCmdResp3>
 800c4b2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c4b4:	69fb      	ldr	r3, [r7, #28]
}
 800c4b6:	4618      	mov	r0, r3
 800c4b8:	3720      	adds	r7, #32
 800c4ba:	46bd      	mov	sp, r7
 800c4bc:	bd80      	pop	{r7, pc}

0800c4be <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800c4be:	b580      	push	{r7, lr}
 800c4c0:	b088      	sub	sp, #32
 800c4c2:	af00      	add	r7, sp, #0
 800c4c4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800c4c6:	2300      	movs	r3, #0
 800c4c8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800c4ca:	2302      	movs	r3, #2
 800c4cc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800c4ce:	23c0      	movs	r3, #192	; 0xc0
 800c4d0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800c4d2:	2300      	movs	r3, #0
 800c4d4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800c4d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c4da:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800c4dc:	f107 0308 	add.w	r3, r7, #8
 800c4e0:	4619      	mov	r1, r3
 800c4e2:	6878      	ldr	r0, [r7, #4]
 800c4e4:	f7ff fe03 	bl	800c0ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800c4e8:	6878      	ldr	r0, [r7, #4]
 800c4ea:	f000 f957 	bl	800c79c <SDMMC_GetCmdResp2>
 800c4ee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c4f0:	69fb      	ldr	r3, [r7, #28]
}
 800c4f2:	4618      	mov	r0, r3
 800c4f4:	3720      	adds	r7, #32
 800c4f6:	46bd      	mov	sp, r7
 800c4f8:	bd80      	pop	{r7, pc}

0800c4fa <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800c4fa:	b580      	push	{r7, lr}
 800c4fc:	b088      	sub	sp, #32
 800c4fe:	af00      	add	r7, sp, #0
 800c500:	6078      	str	r0, [r7, #4]
 800c502:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800c504:	683b      	ldr	r3, [r7, #0]
 800c506:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800c508:	2309      	movs	r3, #9
 800c50a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800c50c:	23c0      	movs	r3, #192	; 0xc0
 800c50e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800c510:	2300      	movs	r3, #0
 800c512:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800c514:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c518:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800c51a:	f107 0308 	add.w	r3, r7, #8
 800c51e:	4619      	mov	r1, r3
 800c520:	6878      	ldr	r0, [r7, #4]
 800c522:	f7ff fde4 	bl	800c0ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800c526:	6878      	ldr	r0, [r7, #4]
 800c528:	f000 f938 	bl	800c79c <SDMMC_GetCmdResp2>
 800c52c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c52e:	69fb      	ldr	r3, [r7, #28]
}
 800c530:	4618      	mov	r0, r3
 800c532:	3720      	adds	r7, #32
 800c534:	46bd      	mov	sp, r7
 800c536:	bd80      	pop	{r7, pc}

0800c538 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800c538:	b580      	push	{r7, lr}
 800c53a:	b088      	sub	sp, #32
 800c53c:	af00      	add	r7, sp, #0
 800c53e:	6078      	str	r0, [r7, #4]
 800c540:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800c542:	2300      	movs	r3, #0
 800c544:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800c546:	2303      	movs	r3, #3
 800c548:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800c54a:	2340      	movs	r3, #64	; 0x40
 800c54c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800c54e:	2300      	movs	r3, #0
 800c550:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800c552:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c556:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800c558:	f107 0308 	add.w	r3, r7, #8
 800c55c:	4619      	mov	r1, r3
 800c55e:	6878      	ldr	r0, [r7, #4]
 800c560:	f7ff fdc5 	bl	800c0ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800c564:	683a      	ldr	r2, [r7, #0]
 800c566:	2103      	movs	r1, #3
 800c568:	6878      	ldr	r0, [r7, #4]
 800c56a:	f000 f99d 	bl	800c8a8 <SDMMC_GetCmdResp6>
 800c56e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c570:	69fb      	ldr	r3, [r7, #28]
}
 800c572:	4618      	mov	r0, r3
 800c574:	3720      	adds	r7, #32
 800c576:	46bd      	mov	sp, r7
 800c578:	bd80      	pop	{r7, pc}

0800c57a <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800c57a:	b580      	push	{r7, lr}
 800c57c:	b088      	sub	sp, #32
 800c57e:	af00      	add	r7, sp, #0
 800c580:	6078      	str	r0, [r7, #4]
 800c582:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800c584:	683b      	ldr	r3, [r7, #0]
 800c586:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800c588:	230d      	movs	r3, #13
 800c58a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800c58c:	2340      	movs	r3, #64	; 0x40
 800c58e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800c590:	2300      	movs	r3, #0
 800c592:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800c594:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c598:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800c59a:	f107 0308 	add.w	r3, r7, #8
 800c59e:	4619      	mov	r1, r3
 800c5a0:	6878      	ldr	r0, [r7, #4]
 800c5a2:	f7ff fda4 	bl	800c0ee <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800c5a6:	f241 3288 	movw	r2, #5000	; 0x1388
 800c5aa:	210d      	movs	r1, #13
 800c5ac:	6878      	ldr	r0, [r7, #4]
 800c5ae:	f000 f807 	bl	800c5c0 <SDMMC_GetCmdResp1>
 800c5b2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c5b4:	69fb      	ldr	r3, [r7, #28]
}
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	3720      	adds	r7, #32
 800c5ba:	46bd      	mov	sp, r7
 800c5bc:	bd80      	pop	{r7, pc}
	...

0800c5c0 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800c5c0:	b580      	push	{r7, lr}
 800c5c2:	b088      	sub	sp, #32
 800c5c4:	af00      	add	r7, sp, #0
 800c5c6:	60f8      	str	r0, [r7, #12]
 800c5c8:	460b      	mov	r3, r1
 800c5ca:	607a      	str	r2, [r7, #4]
 800c5cc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800c5ce:	4b70      	ldr	r3, [pc, #448]	; (800c790 <SDMMC_GetCmdResp1+0x1d0>)
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	4a70      	ldr	r2, [pc, #448]	; (800c794 <SDMMC_GetCmdResp1+0x1d4>)
 800c5d4:	fba2 2303 	umull	r2, r3, r2, r3
 800c5d8:	0a5a      	lsrs	r2, r3, #9
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	fb02 f303 	mul.w	r3, r2, r3
 800c5e0:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800c5e2:	69fb      	ldr	r3, [r7, #28]
 800c5e4:	1e5a      	subs	r2, r3, #1
 800c5e6:	61fa      	str	r2, [r7, #28]
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d102      	bne.n	800c5f2 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c5ec:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c5f0:	e0c9      	b.n	800c786 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c5f6:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c5f8:	69bb      	ldr	r3, [r7, #24]
 800c5fa:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d0ef      	beq.n	800c5e2 <SDMMC_GetCmdResp1+0x22>
 800c602:	69bb      	ldr	r3, [r7, #24]
 800c604:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d1ea      	bne.n	800c5e2 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c610:	f003 0304 	and.w	r3, r3, #4
 800c614:	2b00      	cmp	r3, #0
 800c616:	d004      	beq.n	800c622 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	2204      	movs	r2, #4
 800c61c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c61e:	2304      	movs	r3, #4
 800c620:	e0b1      	b.n	800c786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c626:	f003 0301 	and.w	r3, r3, #1
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d004      	beq.n	800c638 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	2201      	movs	r2, #1
 800c632:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c634:	2301      	movs	r3, #1
 800c636:	e0a6      	b.n	800c786 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	22c5      	movs	r2, #197	; 0xc5
 800c63c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800c63e:	68f8      	ldr	r0, [r7, #12]
 800c640:	f7ff fd7f 	bl	800c142 <SDIO_GetCommandResponse>
 800c644:	4603      	mov	r3, r0
 800c646:	461a      	mov	r2, r3
 800c648:	7afb      	ldrb	r3, [r7, #11]
 800c64a:	4293      	cmp	r3, r2
 800c64c:	d001      	beq.n	800c652 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c64e:	2301      	movs	r3, #1
 800c650:	e099      	b.n	800c786 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800c652:	2100      	movs	r1, #0
 800c654:	68f8      	ldr	r0, [r7, #12]
 800c656:	f7ff fd81 	bl	800c15c <SDIO_GetResponse>
 800c65a:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800c65c:	697a      	ldr	r2, [r7, #20]
 800c65e:	4b4e      	ldr	r3, [pc, #312]	; (800c798 <SDMMC_GetCmdResp1+0x1d8>)
 800c660:	4013      	ands	r3, r2
 800c662:	2b00      	cmp	r3, #0
 800c664:	d101      	bne.n	800c66a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800c666:	2300      	movs	r3, #0
 800c668:	e08d      	b.n	800c786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800c66a:	697b      	ldr	r3, [r7, #20]
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	da02      	bge.n	800c676 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800c670:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c674:	e087      	b.n	800c786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800c676:	697b      	ldr	r3, [r7, #20]
 800c678:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d001      	beq.n	800c684 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800c680:	2340      	movs	r3, #64	; 0x40
 800c682:	e080      	b.n	800c786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800c684:	697b      	ldr	r3, [r7, #20]
 800c686:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d001      	beq.n	800c692 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800c68e:	2380      	movs	r3, #128	; 0x80
 800c690:	e079      	b.n	800c786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800c692:	697b      	ldr	r3, [r7, #20]
 800c694:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d002      	beq.n	800c6a2 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800c69c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800c6a0:	e071      	b.n	800c786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800c6a2:	697b      	ldr	r3, [r7, #20]
 800c6a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d002      	beq.n	800c6b2 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800c6ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c6b0:	e069      	b.n	800c786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800c6b2:	697b      	ldr	r3, [r7, #20]
 800c6b4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d002      	beq.n	800c6c2 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800c6bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c6c0:	e061      	b.n	800c786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800c6c2:	697b      	ldr	r3, [r7, #20]
 800c6c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d002      	beq.n	800c6d2 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800c6cc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800c6d0:	e059      	b.n	800c786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800c6d2:	697b      	ldr	r3, [r7, #20]
 800c6d4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d002      	beq.n	800c6e2 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c6dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c6e0:	e051      	b.n	800c786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800c6e2:	697b      	ldr	r3, [r7, #20]
 800c6e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d002      	beq.n	800c6f2 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c6ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c6f0:	e049      	b.n	800c786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800c6f2:	697b      	ldr	r3, [r7, #20]
 800c6f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d002      	beq.n	800c702 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800c6fc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800c700:	e041      	b.n	800c786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800c702:	697b      	ldr	r3, [r7, #20]
 800c704:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d002      	beq.n	800c712 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800c70c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c710:	e039      	b.n	800c786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800c712:	697b      	ldr	r3, [r7, #20]
 800c714:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d002      	beq.n	800c722 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800c71c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800c720:	e031      	b.n	800c786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800c722:	697b      	ldr	r3, [r7, #20]
 800c724:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d002      	beq.n	800c732 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800c72c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800c730:	e029      	b.n	800c786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800c732:	697b      	ldr	r3, [r7, #20]
 800c734:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d002      	beq.n	800c742 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800c73c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800c740:	e021      	b.n	800c786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800c742:	697b      	ldr	r3, [r7, #20]
 800c744:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d002      	beq.n	800c752 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800c74c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800c750:	e019      	b.n	800c786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800c752:	697b      	ldr	r3, [r7, #20]
 800c754:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d002      	beq.n	800c762 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800c75c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800c760:	e011      	b.n	800c786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800c762:	697b      	ldr	r3, [r7, #20]
 800c764:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d002      	beq.n	800c772 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800c76c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800c770:	e009      	b.n	800c786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800c772:	697b      	ldr	r3, [r7, #20]
 800c774:	f003 0308 	and.w	r3, r3, #8
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d002      	beq.n	800c782 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800c77c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800c780:	e001      	b.n	800c786 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800c782:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800c786:	4618      	mov	r0, r3
 800c788:	3720      	adds	r7, #32
 800c78a:	46bd      	mov	sp, r7
 800c78c:	bd80      	pop	{r7, pc}
 800c78e:	bf00      	nop
 800c790:	20000094 	.word	0x20000094
 800c794:	10624dd3 	.word	0x10624dd3
 800c798:	fdffe008 	.word	0xfdffe008

0800c79c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800c79c:	b480      	push	{r7}
 800c79e:	b085      	sub	sp, #20
 800c7a0:	af00      	add	r7, sp, #0
 800c7a2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c7a4:	4b1f      	ldr	r3, [pc, #124]	; (800c824 <SDMMC_GetCmdResp2+0x88>)
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	4a1f      	ldr	r2, [pc, #124]	; (800c828 <SDMMC_GetCmdResp2+0x8c>)
 800c7aa:	fba2 2303 	umull	r2, r3, r2, r3
 800c7ae:	0a5b      	lsrs	r3, r3, #9
 800c7b0:	f241 3288 	movw	r2, #5000	; 0x1388
 800c7b4:	fb02 f303 	mul.w	r3, r2, r3
 800c7b8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	1e5a      	subs	r2, r3, #1
 800c7be:	60fa      	str	r2, [r7, #12]
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d102      	bne.n	800c7ca <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c7c4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c7c8:	e026      	b.n	800c818 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c7ce:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c7d0:	68bb      	ldr	r3, [r7, #8]
 800c7d2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d0ef      	beq.n	800c7ba <SDMMC_GetCmdResp2+0x1e>
 800c7da:	68bb      	ldr	r3, [r7, #8]
 800c7dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d1ea      	bne.n	800c7ba <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c7e8:	f003 0304 	and.w	r3, r3, #4
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d004      	beq.n	800c7fa <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	2204      	movs	r2, #4
 800c7f4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c7f6:	2304      	movs	r3, #4
 800c7f8:	e00e      	b.n	800c818 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c7fe:	f003 0301 	and.w	r3, r3, #1
 800c802:	2b00      	cmp	r3, #0
 800c804:	d004      	beq.n	800c810 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	2201      	movs	r2, #1
 800c80a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c80c:	2301      	movs	r3, #1
 800c80e:	e003      	b.n	800c818 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	22c5      	movs	r2, #197	; 0xc5
 800c814:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800c816:	2300      	movs	r3, #0
}
 800c818:	4618      	mov	r0, r3
 800c81a:	3714      	adds	r7, #20
 800c81c:	46bd      	mov	sp, r7
 800c81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c822:	4770      	bx	lr
 800c824:	20000094 	.word	0x20000094
 800c828:	10624dd3 	.word	0x10624dd3

0800c82c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800c82c:	b480      	push	{r7}
 800c82e:	b085      	sub	sp, #20
 800c830:	af00      	add	r7, sp, #0
 800c832:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c834:	4b1a      	ldr	r3, [pc, #104]	; (800c8a0 <SDMMC_GetCmdResp3+0x74>)
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	4a1a      	ldr	r2, [pc, #104]	; (800c8a4 <SDMMC_GetCmdResp3+0x78>)
 800c83a:	fba2 2303 	umull	r2, r3, r2, r3
 800c83e:	0a5b      	lsrs	r3, r3, #9
 800c840:	f241 3288 	movw	r2, #5000	; 0x1388
 800c844:	fb02 f303 	mul.w	r3, r2, r3
 800c848:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	1e5a      	subs	r2, r3, #1
 800c84e:	60fa      	str	r2, [r7, #12]
 800c850:	2b00      	cmp	r3, #0
 800c852:	d102      	bne.n	800c85a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c854:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c858:	e01b      	b.n	800c892 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c85e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c860:	68bb      	ldr	r3, [r7, #8]
 800c862:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800c866:	2b00      	cmp	r3, #0
 800c868:	d0ef      	beq.n	800c84a <SDMMC_GetCmdResp3+0x1e>
 800c86a:	68bb      	ldr	r3, [r7, #8]
 800c86c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c870:	2b00      	cmp	r3, #0
 800c872:	d1ea      	bne.n	800c84a <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c878:	f003 0304 	and.w	r3, r3, #4
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d004      	beq.n	800c88a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	2204      	movs	r2, #4
 800c884:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c886:	2304      	movs	r3, #4
 800c888:	e003      	b.n	800c892 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	22c5      	movs	r2, #197	; 0xc5
 800c88e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800c890:	2300      	movs	r3, #0
}
 800c892:	4618      	mov	r0, r3
 800c894:	3714      	adds	r7, #20
 800c896:	46bd      	mov	sp, r7
 800c898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c89c:	4770      	bx	lr
 800c89e:	bf00      	nop
 800c8a0:	20000094 	.word	0x20000094
 800c8a4:	10624dd3 	.word	0x10624dd3

0800c8a8 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800c8a8:	b580      	push	{r7, lr}
 800c8aa:	b088      	sub	sp, #32
 800c8ac:	af00      	add	r7, sp, #0
 800c8ae:	60f8      	str	r0, [r7, #12]
 800c8b0:	460b      	mov	r3, r1
 800c8b2:	607a      	str	r2, [r7, #4]
 800c8b4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c8b6:	4b35      	ldr	r3, [pc, #212]	; (800c98c <SDMMC_GetCmdResp6+0xe4>)
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	4a35      	ldr	r2, [pc, #212]	; (800c990 <SDMMC_GetCmdResp6+0xe8>)
 800c8bc:	fba2 2303 	umull	r2, r3, r2, r3
 800c8c0:	0a5b      	lsrs	r3, r3, #9
 800c8c2:	f241 3288 	movw	r2, #5000	; 0x1388
 800c8c6:	fb02 f303 	mul.w	r3, r2, r3
 800c8ca:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800c8cc:	69fb      	ldr	r3, [r7, #28]
 800c8ce:	1e5a      	subs	r2, r3, #1
 800c8d0:	61fa      	str	r2, [r7, #28]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d102      	bne.n	800c8dc <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c8d6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c8da:	e052      	b.n	800c982 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c8e0:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c8e2:	69bb      	ldr	r3, [r7, #24]
 800c8e4:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d0ef      	beq.n	800c8cc <SDMMC_GetCmdResp6+0x24>
 800c8ec:	69bb      	ldr	r3, [r7, #24]
 800c8ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d1ea      	bne.n	800c8cc <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c8fa:	f003 0304 	and.w	r3, r3, #4
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d004      	beq.n	800c90c <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	2204      	movs	r2, #4
 800c906:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c908:	2304      	movs	r3, #4
 800c90a:	e03a      	b.n	800c982 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c910:	f003 0301 	and.w	r3, r3, #1
 800c914:	2b00      	cmp	r3, #0
 800c916:	d004      	beq.n	800c922 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	2201      	movs	r2, #1
 800c91c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c91e:	2301      	movs	r3, #1
 800c920:	e02f      	b.n	800c982 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800c922:	68f8      	ldr	r0, [r7, #12]
 800c924:	f7ff fc0d 	bl	800c142 <SDIO_GetCommandResponse>
 800c928:	4603      	mov	r3, r0
 800c92a:	461a      	mov	r2, r3
 800c92c:	7afb      	ldrb	r3, [r7, #11]
 800c92e:	4293      	cmp	r3, r2
 800c930:	d001      	beq.n	800c936 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c932:	2301      	movs	r3, #1
 800c934:	e025      	b.n	800c982 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	22c5      	movs	r2, #197	; 0xc5
 800c93a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800c93c:	2100      	movs	r1, #0
 800c93e:	68f8      	ldr	r0, [r7, #12]
 800c940:	f7ff fc0c 	bl	800c15c <SDIO_GetResponse>
 800c944:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800c946:	697b      	ldr	r3, [r7, #20]
 800c948:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d106      	bne.n	800c95e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800c950:	697b      	ldr	r3, [r7, #20]
 800c952:	0c1b      	lsrs	r3, r3, #16
 800c954:	b29a      	uxth	r2, r3
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800c95a:	2300      	movs	r3, #0
 800c95c:	e011      	b.n	800c982 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800c95e:	697b      	ldr	r3, [r7, #20]
 800c960:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c964:	2b00      	cmp	r3, #0
 800c966:	d002      	beq.n	800c96e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c968:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c96c:	e009      	b.n	800c982 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800c96e:	697b      	ldr	r3, [r7, #20]
 800c970:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c974:	2b00      	cmp	r3, #0
 800c976:	d002      	beq.n	800c97e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c978:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c97c:	e001      	b.n	800c982 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800c97e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800c982:	4618      	mov	r0, r3
 800c984:	3720      	adds	r7, #32
 800c986:	46bd      	mov	sp, r7
 800c988:	bd80      	pop	{r7, pc}
 800c98a:	bf00      	nop
 800c98c:	20000094 	.word	0x20000094
 800c990:	10624dd3 	.word	0x10624dd3

0800c994 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800c994:	b480      	push	{r7}
 800c996:	b085      	sub	sp, #20
 800c998:	af00      	add	r7, sp, #0
 800c99a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c99c:	4b22      	ldr	r3, [pc, #136]	; (800ca28 <SDMMC_GetCmdResp7+0x94>)
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	4a22      	ldr	r2, [pc, #136]	; (800ca2c <SDMMC_GetCmdResp7+0x98>)
 800c9a2:	fba2 2303 	umull	r2, r3, r2, r3
 800c9a6:	0a5b      	lsrs	r3, r3, #9
 800c9a8:	f241 3288 	movw	r2, #5000	; 0x1388
 800c9ac:	fb02 f303 	mul.w	r3, r2, r3
 800c9b0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	1e5a      	subs	r2, r3, #1
 800c9b6:	60fa      	str	r2, [r7, #12]
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d102      	bne.n	800c9c2 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c9bc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c9c0:	e02c      	b.n	800ca1c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c9c6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c9c8:	68bb      	ldr	r3, [r7, #8]
 800c9ca:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d0ef      	beq.n	800c9b2 <SDMMC_GetCmdResp7+0x1e>
 800c9d2:	68bb      	ldr	r3, [r7, #8]
 800c9d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d1ea      	bne.n	800c9b2 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c9e0:	f003 0304 	and.w	r3, r3, #4
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d004      	beq.n	800c9f2 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	2204      	movs	r2, #4
 800c9ec:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c9ee:	2304      	movs	r3, #4
 800c9f0:	e014      	b.n	800ca1c <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c9f6:	f003 0301 	and.w	r3, r3, #1
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d004      	beq.n	800ca08 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	2201      	movs	r2, #1
 800ca02:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ca04:	2301      	movs	r3, #1
 800ca06:	e009      	b.n	800ca1c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ca0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d002      	beq.n	800ca1a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	2240      	movs	r2, #64	; 0x40
 800ca18:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800ca1a:	2300      	movs	r3, #0
  
}
 800ca1c:	4618      	mov	r0, r3
 800ca1e:	3714      	adds	r7, #20
 800ca20:	46bd      	mov	sp, r7
 800ca22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca26:	4770      	bx	lr
 800ca28:	20000094 	.word	0x20000094
 800ca2c:	10624dd3 	.word	0x10624dd3

0800ca30 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800ca30:	b480      	push	{r7}
 800ca32:	b085      	sub	sp, #20
 800ca34:	af00      	add	r7, sp, #0
 800ca36:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ca38:	4b11      	ldr	r3, [pc, #68]	; (800ca80 <SDMMC_GetCmdError+0x50>)
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	4a11      	ldr	r2, [pc, #68]	; (800ca84 <SDMMC_GetCmdError+0x54>)
 800ca3e:	fba2 2303 	umull	r2, r3, r2, r3
 800ca42:	0a5b      	lsrs	r3, r3, #9
 800ca44:	f241 3288 	movw	r2, #5000	; 0x1388
 800ca48:	fb02 f303 	mul.w	r3, r2, r3
 800ca4c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	1e5a      	subs	r2, r3, #1
 800ca52:	60fa      	str	r2, [r7, #12]
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d102      	bne.n	800ca5e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ca58:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ca5c:	e009      	b.n	800ca72 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ca62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d0f1      	beq.n	800ca4e <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	22c5      	movs	r2, #197	; 0xc5
 800ca6e:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800ca70:	2300      	movs	r3, #0
}
 800ca72:	4618      	mov	r0, r3
 800ca74:	3714      	adds	r7, #20
 800ca76:	46bd      	mov	sp, r7
 800ca78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca7c:	4770      	bx	lr
 800ca7e:	bf00      	nop
 800ca80:	20000094 	.word	0x20000094
 800ca84:	10624dd3 	.word	0x10624dd3

0800ca88 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800ca88:	b580      	push	{r7, lr}
 800ca8a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800ca8c:	4904      	ldr	r1, [pc, #16]	; (800caa0 <MX_FATFS_Init+0x18>)
 800ca8e:	4805      	ldr	r0, [pc, #20]	; (800caa4 <MX_FATFS_Init+0x1c>)
 800ca90:	f002 ff0e 	bl	800f8b0 <FATFS_LinkDriver>
 800ca94:	4603      	mov	r3, r0
 800ca96:	461a      	mov	r2, r3
 800ca98:	4b03      	ldr	r3, [pc, #12]	; (800caa8 <MX_FATFS_Init+0x20>)
 800ca9a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800ca9c:	bf00      	nop
 800ca9e:	bd80      	pop	{r7, pc}
 800caa0:	20005c14 	.word	0x20005c14
 800caa4:	0802e4a8 	.word	0x0802e4a8
 800caa8:	20005c10 	.word	0x20005c10

0800caac <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800caac:	b480      	push	{r7}
 800caae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800cab0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800cab2:	4618      	mov	r0, r3
 800cab4:	46bd      	mov	sp, r7
 800cab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caba:	4770      	bx	lr

0800cabc <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800cabc:	b580      	push	{r7, lr}
 800cabe:	b082      	sub	sp, #8
 800cac0:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800cac2:	2300      	movs	r3, #0
 800cac4:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800cac6:	f000 f86b 	bl	800cba0 <BSP_SD_IsDetected>
 800caca:	4603      	mov	r3, r0
 800cacc:	2b01      	cmp	r3, #1
 800cace:	d001      	beq.n	800cad4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800cad0:	2301      	movs	r3, #1
 800cad2:	e005      	b.n	800cae0 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800cad4:	4804      	ldr	r0, [pc, #16]	; (800cae8 <BSP_SD_Init+0x2c>)
 800cad6:	f7fc fa9c 	bl	8009012 <HAL_SD_Init>
 800cada:	4603      	mov	r3, r0
 800cadc:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800cade:	79fb      	ldrb	r3, [r7, #7]
}
 800cae0:	4618      	mov	r0, r3
 800cae2:	3708      	adds	r7, #8
 800cae4:	46bd      	mov	sp, r7
 800cae6:	bd80      	pop	{r7, pc}
 800cae8:	20005810 	.word	0x20005810

0800caec <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800caec:	b580      	push	{r7, lr}
 800caee:	b088      	sub	sp, #32
 800caf0:	af02      	add	r7, sp, #8
 800caf2:	60f8      	str	r0, [r7, #12]
 800caf4:	60b9      	str	r1, [r7, #8]
 800caf6:	607a      	str	r2, [r7, #4]
 800caf8:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800cafa:	2300      	movs	r3, #0
 800cafc:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800cafe:	683b      	ldr	r3, [r7, #0]
 800cb00:	9300      	str	r3, [sp, #0]
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	68ba      	ldr	r2, [r7, #8]
 800cb06:	68f9      	ldr	r1, [r7, #12]
 800cb08:	4806      	ldr	r0, [pc, #24]	; (800cb24 <BSP_SD_ReadBlocks+0x38>)
 800cb0a:	f7fc fb33 	bl	8009174 <HAL_SD_ReadBlocks>
 800cb0e:	4603      	mov	r3, r0
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d001      	beq.n	800cb18 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800cb14:	2301      	movs	r3, #1
 800cb16:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800cb18:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb1a:	4618      	mov	r0, r3
 800cb1c:	3718      	adds	r7, #24
 800cb1e:	46bd      	mov	sp, r7
 800cb20:	bd80      	pop	{r7, pc}
 800cb22:	bf00      	nop
 800cb24:	20005810 	.word	0x20005810

0800cb28 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800cb28:	b580      	push	{r7, lr}
 800cb2a:	b088      	sub	sp, #32
 800cb2c:	af02      	add	r7, sp, #8
 800cb2e:	60f8      	str	r0, [r7, #12]
 800cb30:	60b9      	str	r1, [r7, #8]
 800cb32:	607a      	str	r2, [r7, #4]
 800cb34:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800cb36:	2300      	movs	r3, #0
 800cb38:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800cb3a:	683b      	ldr	r3, [r7, #0]
 800cb3c:	9300      	str	r3, [sp, #0]
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	68ba      	ldr	r2, [r7, #8]
 800cb42:	68f9      	ldr	r1, [r7, #12]
 800cb44:	4806      	ldr	r0, [pc, #24]	; (800cb60 <BSP_SD_WriteBlocks+0x38>)
 800cb46:	f7fc fcf3 	bl	8009530 <HAL_SD_WriteBlocks>
 800cb4a:	4603      	mov	r3, r0
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d001      	beq.n	800cb54 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800cb50:	2301      	movs	r3, #1
 800cb52:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800cb54:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb56:	4618      	mov	r0, r3
 800cb58:	3718      	adds	r7, #24
 800cb5a:	46bd      	mov	sp, r7
 800cb5c:	bd80      	pop	{r7, pc}
 800cb5e:	bf00      	nop
 800cb60:	20005810 	.word	0x20005810

0800cb64 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800cb64:	b580      	push	{r7, lr}
 800cb66:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800cb68:	4805      	ldr	r0, [pc, #20]	; (800cb80 <BSP_SD_GetCardState+0x1c>)
 800cb6a:	f7fd f837 	bl	8009bdc <HAL_SD_GetCardState>
 800cb6e:	4603      	mov	r3, r0
 800cb70:	2b04      	cmp	r3, #4
 800cb72:	bf14      	ite	ne
 800cb74:	2301      	movne	r3, #1
 800cb76:	2300      	moveq	r3, #0
 800cb78:	b2db      	uxtb	r3, r3
}
 800cb7a:	4618      	mov	r0, r3
 800cb7c:	bd80      	pop	{r7, pc}
 800cb7e:	bf00      	nop
 800cb80:	20005810 	.word	0x20005810

0800cb84 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800cb84:	b580      	push	{r7, lr}
 800cb86:	b082      	sub	sp, #8
 800cb88:	af00      	add	r7, sp, #0
 800cb8a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800cb8c:	6879      	ldr	r1, [r7, #4]
 800cb8e:	4803      	ldr	r0, [pc, #12]	; (800cb9c <BSP_SD_GetCardInfo+0x18>)
 800cb90:	f7fc fff8 	bl	8009b84 <HAL_SD_GetCardInfo>
}
 800cb94:	bf00      	nop
 800cb96:	3708      	adds	r7, #8
 800cb98:	46bd      	mov	sp, r7
 800cb9a:	bd80      	pop	{r7, pc}
 800cb9c:	20005810 	.word	0x20005810

0800cba0 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800cba0:	b480      	push	{r7}
 800cba2:	b083      	sub	sp, #12
 800cba4:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800cba6:	2301      	movs	r3, #1
 800cba8:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800cbaa:	79fb      	ldrb	r3, [r7, #7]
 800cbac:	b2db      	uxtb	r3, r3
}
 800cbae:	4618      	mov	r0, r3
 800cbb0:	370c      	adds	r7, #12
 800cbb2:	46bd      	mov	sp, r7
 800cbb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbb8:	4770      	bx	lr
	...

0800cbbc <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800cbbc:	b580      	push	{r7, lr}
 800cbbe:	b082      	sub	sp, #8
 800cbc0:	af00      	add	r7, sp, #0
 800cbc2:	4603      	mov	r3, r0
 800cbc4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800cbc6:	4b0b      	ldr	r3, [pc, #44]	; (800cbf4 <SD_CheckStatus+0x38>)
 800cbc8:	2201      	movs	r2, #1
 800cbca:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800cbcc:	f7ff ffca 	bl	800cb64 <BSP_SD_GetCardState>
 800cbd0:	4603      	mov	r3, r0
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d107      	bne.n	800cbe6 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800cbd6:	4b07      	ldr	r3, [pc, #28]	; (800cbf4 <SD_CheckStatus+0x38>)
 800cbd8:	781b      	ldrb	r3, [r3, #0]
 800cbda:	b2db      	uxtb	r3, r3
 800cbdc:	f023 0301 	bic.w	r3, r3, #1
 800cbe0:	b2da      	uxtb	r2, r3
 800cbe2:	4b04      	ldr	r3, [pc, #16]	; (800cbf4 <SD_CheckStatus+0x38>)
 800cbe4:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800cbe6:	4b03      	ldr	r3, [pc, #12]	; (800cbf4 <SD_CheckStatus+0x38>)
 800cbe8:	781b      	ldrb	r3, [r3, #0]
 800cbea:	b2db      	uxtb	r3, r3
}
 800cbec:	4618      	mov	r0, r3
 800cbee:	3708      	adds	r7, #8
 800cbf0:	46bd      	mov	sp, r7
 800cbf2:	bd80      	pop	{r7, pc}
 800cbf4:	200000f5 	.word	0x200000f5

0800cbf8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800cbf8:	b580      	push	{r7, lr}
 800cbfa:	b082      	sub	sp, #8
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	4603      	mov	r3, r0
 800cc00:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800cc02:	4b0b      	ldr	r3, [pc, #44]	; (800cc30 <SD_initialize+0x38>)
 800cc04:	2201      	movs	r2, #1
 800cc06:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800cc08:	f7ff ff58 	bl	800cabc <BSP_SD_Init>
 800cc0c:	4603      	mov	r3, r0
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d107      	bne.n	800cc22 <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800cc12:	79fb      	ldrb	r3, [r7, #7]
 800cc14:	4618      	mov	r0, r3
 800cc16:	f7ff ffd1 	bl	800cbbc <SD_CheckStatus>
 800cc1a:	4603      	mov	r3, r0
 800cc1c:	461a      	mov	r2, r3
 800cc1e:	4b04      	ldr	r3, [pc, #16]	; (800cc30 <SD_initialize+0x38>)
 800cc20:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800cc22:	4b03      	ldr	r3, [pc, #12]	; (800cc30 <SD_initialize+0x38>)
 800cc24:	781b      	ldrb	r3, [r3, #0]
 800cc26:	b2db      	uxtb	r3, r3
}
 800cc28:	4618      	mov	r0, r3
 800cc2a:	3708      	adds	r7, #8
 800cc2c:	46bd      	mov	sp, r7
 800cc2e:	bd80      	pop	{r7, pc}
 800cc30:	200000f5 	.word	0x200000f5

0800cc34 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800cc34:	b580      	push	{r7, lr}
 800cc36:	b082      	sub	sp, #8
 800cc38:	af00      	add	r7, sp, #0
 800cc3a:	4603      	mov	r3, r0
 800cc3c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800cc3e:	79fb      	ldrb	r3, [r7, #7]
 800cc40:	4618      	mov	r0, r3
 800cc42:	f7ff ffbb 	bl	800cbbc <SD_CheckStatus>
 800cc46:	4603      	mov	r3, r0
}
 800cc48:	4618      	mov	r0, r3
 800cc4a:	3708      	adds	r7, #8
 800cc4c:	46bd      	mov	sp, r7
 800cc4e:	bd80      	pop	{r7, pc}

0800cc50 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800cc50:	b580      	push	{r7, lr}
 800cc52:	b086      	sub	sp, #24
 800cc54:	af00      	add	r7, sp, #0
 800cc56:	60b9      	str	r1, [r7, #8]
 800cc58:	607a      	str	r2, [r7, #4]
 800cc5a:	603b      	str	r3, [r7, #0]
 800cc5c:	4603      	mov	r3, r0
 800cc5e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800cc60:	2301      	movs	r3, #1
 800cc62:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800cc64:	f04f 33ff 	mov.w	r3, #4294967295
 800cc68:	683a      	ldr	r2, [r7, #0]
 800cc6a:	6879      	ldr	r1, [r7, #4]
 800cc6c:	68b8      	ldr	r0, [r7, #8]
 800cc6e:	f7ff ff3d 	bl	800caec <BSP_SD_ReadBlocks>
 800cc72:	4603      	mov	r3, r0
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d107      	bne.n	800cc88 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800cc78:	bf00      	nop
 800cc7a:	f7ff ff73 	bl	800cb64 <BSP_SD_GetCardState>
 800cc7e:	4603      	mov	r3, r0
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d1fa      	bne.n	800cc7a <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800cc84:	2300      	movs	r3, #0
 800cc86:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800cc88:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc8a:	4618      	mov	r0, r3
 800cc8c:	3718      	adds	r7, #24
 800cc8e:	46bd      	mov	sp, r7
 800cc90:	bd80      	pop	{r7, pc}

0800cc92 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800cc92:	b580      	push	{r7, lr}
 800cc94:	b086      	sub	sp, #24
 800cc96:	af00      	add	r7, sp, #0
 800cc98:	60b9      	str	r1, [r7, #8]
 800cc9a:	607a      	str	r2, [r7, #4]
 800cc9c:	603b      	str	r3, [r7, #0]
 800cc9e:	4603      	mov	r3, r0
 800cca0:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800cca2:	2301      	movs	r3, #1
 800cca4:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800cca6:	f04f 33ff 	mov.w	r3, #4294967295
 800ccaa:	683a      	ldr	r2, [r7, #0]
 800ccac:	6879      	ldr	r1, [r7, #4]
 800ccae:	68b8      	ldr	r0, [r7, #8]
 800ccb0:	f7ff ff3a 	bl	800cb28 <BSP_SD_WriteBlocks>
 800ccb4:	4603      	mov	r3, r0
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d107      	bne.n	800ccca <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800ccba:	bf00      	nop
 800ccbc:	f7ff ff52 	bl	800cb64 <BSP_SD_GetCardState>
 800ccc0:	4603      	mov	r3, r0
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d1fa      	bne.n	800ccbc <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800ccc6:	2300      	movs	r3, #0
 800ccc8:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800ccca:	7dfb      	ldrb	r3, [r7, #23]
}
 800cccc:	4618      	mov	r0, r3
 800ccce:	3718      	adds	r7, #24
 800ccd0:	46bd      	mov	sp, r7
 800ccd2:	bd80      	pop	{r7, pc}

0800ccd4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800ccd4:	b580      	push	{r7, lr}
 800ccd6:	b08c      	sub	sp, #48	; 0x30
 800ccd8:	af00      	add	r7, sp, #0
 800ccda:	4603      	mov	r3, r0
 800ccdc:	603a      	str	r2, [r7, #0]
 800ccde:	71fb      	strb	r3, [r7, #7]
 800cce0:	460b      	mov	r3, r1
 800cce2:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800cce4:	2301      	movs	r3, #1
 800cce6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800ccea:	4b25      	ldr	r3, [pc, #148]	; (800cd80 <SD_ioctl+0xac>)
 800ccec:	781b      	ldrb	r3, [r3, #0]
 800ccee:	b2db      	uxtb	r3, r3
 800ccf0:	f003 0301 	and.w	r3, r3, #1
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d001      	beq.n	800ccfc <SD_ioctl+0x28>
 800ccf8:	2303      	movs	r3, #3
 800ccfa:	e03c      	b.n	800cd76 <SD_ioctl+0xa2>

  switch (cmd)
 800ccfc:	79bb      	ldrb	r3, [r7, #6]
 800ccfe:	2b03      	cmp	r3, #3
 800cd00:	d834      	bhi.n	800cd6c <SD_ioctl+0x98>
 800cd02:	a201      	add	r2, pc, #4	; (adr r2, 800cd08 <SD_ioctl+0x34>)
 800cd04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd08:	0800cd19 	.word	0x0800cd19
 800cd0c:	0800cd21 	.word	0x0800cd21
 800cd10:	0800cd39 	.word	0x0800cd39
 800cd14:	0800cd53 	.word	0x0800cd53
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800cd18:	2300      	movs	r3, #0
 800cd1a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800cd1e:	e028      	b.n	800cd72 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800cd20:	f107 030c 	add.w	r3, r7, #12
 800cd24:	4618      	mov	r0, r3
 800cd26:	f7ff ff2d 	bl	800cb84 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800cd2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cd2c:	683b      	ldr	r3, [r7, #0]
 800cd2e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800cd30:	2300      	movs	r3, #0
 800cd32:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800cd36:	e01c      	b.n	800cd72 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800cd38:	f107 030c 	add.w	r3, r7, #12
 800cd3c:	4618      	mov	r0, r3
 800cd3e:	f7ff ff21 	bl	800cb84 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800cd42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd44:	b29a      	uxth	r2, r3
 800cd46:	683b      	ldr	r3, [r7, #0]
 800cd48:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800cd4a:	2300      	movs	r3, #0
 800cd4c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800cd50:	e00f      	b.n	800cd72 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800cd52:	f107 030c 	add.w	r3, r7, #12
 800cd56:	4618      	mov	r0, r3
 800cd58:	f7ff ff14 	bl	800cb84 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800cd5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd5e:	0a5a      	lsrs	r2, r3, #9
 800cd60:	683b      	ldr	r3, [r7, #0]
 800cd62:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800cd64:	2300      	movs	r3, #0
 800cd66:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800cd6a:	e002      	b.n	800cd72 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800cd6c:	2304      	movs	r3, #4
 800cd6e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800cd72:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800cd76:	4618      	mov	r0, r3
 800cd78:	3730      	adds	r7, #48	; 0x30
 800cd7a:	46bd      	mov	sp, r7
 800cd7c:	bd80      	pop	{r7, pc}
 800cd7e:	bf00      	nop
 800cd80:	200000f5 	.word	0x200000f5

0800cd84 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800cd84:	b580      	push	{r7, lr}
 800cd86:	b084      	sub	sp, #16
 800cd88:	af00      	add	r7, sp, #0
 800cd8a:	4603      	mov	r3, r0
 800cd8c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800cd8e:	79fb      	ldrb	r3, [r7, #7]
 800cd90:	4a08      	ldr	r2, [pc, #32]	; (800cdb4 <disk_status+0x30>)
 800cd92:	009b      	lsls	r3, r3, #2
 800cd94:	4413      	add	r3, r2
 800cd96:	685b      	ldr	r3, [r3, #4]
 800cd98:	685b      	ldr	r3, [r3, #4]
 800cd9a:	79fa      	ldrb	r2, [r7, #7]
 800cd9c:	4905      	ldr	r1, [pc, #20]	; (800cdb4 <disk_status+0x30>)
 800cd9e:	440a      	add	r2, r1
 800cda0:	7a12      	ldrb	r2, [r2, #8]
 800cda2:	4610      	mov	r0, r2
 800cda4:	4798      	blx	r3
 800cda6:	4603      	mov	r3, r0
 800cda8:	73fb      	strb	r3, [r7, #15]
  return stat;
 800cdaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdac:	4618      	mov	r0, r3
 800cdae:	3710      	adds	r7, #16
 800cdb0:	46bd      	mov	sp, r7
 800cdb2:	bd80      	pop	{r7, pc}
 800cdb4:	20005c40 	.word	0x20005c40

0800cdb8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800cdb8:	b580      	push	{r7, lr}
 800cdba:	b084      	sub	sp, #16
 800cdbc:	af00      	add	r7, sp, #0
 800cdbe:	4603      	mov	r3, r0
 800cdc0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800cdc2:	2300      	movs	r3, #0
 800cdc4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800cdc6:	79fb      	ldrb	r3, [r7, #7]
 800cdc8:	4a0d      	ldr	r2, [pc, #52]	; (800ce00 <disk_initialize+0x48>)
 800cdca:	5cd3      	ldrb	r3, [r2, r3]
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d111      	bne.n	800cdf4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800cdd0:	79fb      	ldrb	r3, [r7, #7]
 800cdd2:	4a0b      	ldr	r2, [pc, #44]	; (800ce00 <disk_initialize+0x48>)
 800cdd4:	2101      	movs	r1, #1
 800cdd6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800cdd8:	79fb      	ldrb	r3, [r7, #7]
 800cdda:	4a09      	ldr	r2, [pc, #36]	; (800ce00 <disk_initialize+0x48>)
 800cddc:	009b      	lsls	r3, r3, #2
 800cdde:	4413      	add	r3, r2
 800cde0:	685b      	ldr	r3, [r3, #4]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	79fa      	ldrb	r2, [r7, #7]
 800cde6:	4906      	ldr	r1, [pc, #24]	; (800ce00 <disk_initialize+0x48>)
 800cde8:	440a      	add	r2, r1
 800cdea:	7a12      	ldrb	r2, [r2, #8]
 800cdec:	4610      	mov	r0, r2
 800cdee:	4798      	blx	r3
 800cdf0:	4603      	mov	r3, r0
 800cdf2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800cdf4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	3710      	adds	r7, #16
 800cdfa:	46bd      	mov	sp, r7
 800cdfc:	bd80      	pop	{r7, pc}
 800cdfe:	bf00      	nop
 800ce00:	20005c40 	.word	0x20005c40

0800ce04 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800ce04:	b590      	push	{r4, r7, lr}
 800ce06:	b087      	sub	sp, #28
 800ce08:	af00      	add	r7, sp, #0
 800ce0a:	60b9      	str	r1, [r7, #8]
 800ce0c:	607a      	str	r2, [r7, #4]
 800ce0e:	603b      	str	r3, [r7, #0]
 800ce10:	4603      	mov	r3, r0
 800ce12:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800ce14:	7bfb      	ldrb	r3, [r7, #15]
 800ce16:	4a0a      	ldr	r2, [pc, #40]	; (800ce40 <disk_read+0x3c>)
 800ce18:	009b      	lsls	r3, r3, #2
 800ce1a:	4413      	add	r3, r2
 800ce1c:	685b      	ldr	r3, [r3, #4]
 800ce1e:	689c      	ldr	r4, [r3, #8]
 800ce20:	7bfb      	ldrb	r3, [r7, #15]
 800ce22:	4a07      	ldr	r2, [pc, #28]	; (800ce40 <disk_read+0x3c>)
 800ce24:	4413      	add	r3, r2
 800ce26:	7a18      	ldrb	r0, [r3, #8]
 800ce28:	683b      	ldr	r3, [r7, #0]
 800ce2a:	687a      	ldr	r2, [r7, #4]
 800ce2c:	68b9      	ldr	r1, [r7, #8]
 800ce2e:	47a0      	blx	r4
 800ce30:	4603      	mov	r3, r0
 800ce32:	75fb      	strb	r3, [r7, #23]
  return res;
 800ce34:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce36:	4618      	mov	r0, r3
 800ce38:	371c      	adds	r7, #28
 800ce3a:	46bd      	mov	sp, r7
 800ce3c:	bd90      	pop	{r4, r7, pc}
 800ce3e:	bf00      	nop
 800ce40:	20005c40 	.word	0x20005c40

0800ce44 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800ce44:	b590      	push	{r4, r7, lr}
 800ce46:	b087      	sub	sp, #28
 800ce48:	af00      	add	r7, sp, #0
 800ce4a:	60b9      	str	r1, [r7, #8]
 800ce4c:	607a      	str	r2, [r7, #4]
 800ce4e:	603b      	str	r3, [r7, #0]
 800ce50:	4603      	mov	r3, r0
 800ce52:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800ce54:	7bfb      	ldrb	r3, [r7, #15]
 800ce56:	4a0a      	ldr	r2, [pc, #40]	; (800ce80 <disk_write+0x3c>)
 800ce58:	009b      	lsls	r3, r3, #2
 800ce5a:	4413      	add	r3, r2
 800ce5c:	685b      	ldr	r3, [r3, #4]
 800ce5e:	68dc      	ldr	r4, [r3, #12]
 800ce60:	7bfb      	ldrb	r3, [r7, #15]
 800ce62:	4a07      	ldr	r2, [pc, #28]	; (800ce80 <disk_write+0x3c>)
 800ce64:	4413      	add	r3, r2
 800ce66:	7a18      	ldrb	r0, [r3, #8]
 800ce68:	683b      	ldr	r3, [r7, #0]
 800ce6a:	687a      	ldr	r2, [r7, #4]
 800ce6c:	68b9      	ldr	r1, [r7, #8]
 800ce6e:	47a0      	blx	r4
 800ce70:	4603      	mov	r3, r0
 800ce72:	75fb      	strb	r3, [r7, #23]
  return res;
 800ce74:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce76:	4618      	mov	r0, r3
 800ce78:	371c      	adds	r7, #28
 800ce7a:	46bd      	mov	sp, r7
 800ce7c:	bd90      	pop	{r4, r7, pc}
 800ce7e:	bf00      	nop
 800ce80:	20005c40 	.word	0x20005c40

0800ce84 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800ce84:	b580      	push	{r7, lr}
 800ce86:	b084      	sub	sp, #16
 800ce88:	af00      	add	r7, sp, #0
 800ce8a:	4603      	mov	r3, r0
 800ce8c:	603a      	str	r2, [r7, #0]
 800ce8e:	71fb      	strb	r3, [r7, #7]
 800ce90:	460b      	mov	r3, r1
 800ce92:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800ce94:	79fb      	ldrb	r3, [r7, #7]
 800ce96:	4a09      	ldr	r2, [pc, #36]	; (800cebc <disk_ioctl+0x38>)
 800ce98:	009b      	lsls	r3, r3, #2
 800ce9a:	4413      	add	r3, r2
 800ce9c:	685b      	ldr	r3, [r3, #4]
 800ce9e:	691b      	ldr	r3, [r3, #16]
 800cea0:	79fa      	ldrb	r2, [r7, #7]
 800cea2:	4906      	ldr	r1, [pc, #24]	; (800cebc <disk_ioctl+0x38>)
 800cea4:	440a      	add	r2, r1
 800cea6:	7a10      	ldrb	r0, [r2, #8]
 800cea8:	79b9      	ldrb	r1, [r7, #6]
 800ceaa:	683a      	ldr	r2, [r7, #0]
 800ceac:	4798      	blx	r3
 800ceae:	4603      	mov	r3, r0
 800ceb0:	73fb      	strb	r3, [r7, #15]
  return res;
 800ceb2:	7bfb      	ldrb	r3, [r7, #15]
}
 800ceb4:	4618      	mov	r0, r3
 800ceb6:	3710      	adds	r7, #16
 800ceb8:	46bd      	mov	sp, r7
 800ceba:	bd80      	pop	{r7, pc}
 800cebc:	20005c40 	.word	0x20005c40

0800cec0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800cec0:	b480      	push	{r7}
 800cec2:	b085      	sub	sp, #20
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	3301      	adds	r3, #1
 800cecc:	781b      	ldrb	r3, [r3, #0]
 800cece:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800ced0:	89fb      	ldrh	r3, [r7, #14]
 800ced2:	021b      	lsls	r3, r3, #8
 800ced4:	b21a      	sxth	r2, r3
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	781b      	ldrb	r3, [r3, #0]
 800ceda:	b21b      	sxth	r3, r3
 800cedc:	4313      	orrs	r3, r2
 800cede:	b21b      	sxth	r3, r3
 800cee0:	81fb      	strh	r3, [r7, #14]
	return rv;
 800cee2:	89fb      	ldrh	r3, [r7, #14]
}
 800cee4:	4618      	mov	r0, r3
 800cee6:	3714      	adds	r7, #20
 800cee8:	46bd      	mov	sp, r7
 800ceea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceee:	4770      	bx	lr

0800cef0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800cef0:	b480      	push	{r7}
 800cef2:	b085      	sub	sp, #20
 800cef4:	af00      	add	r7, sp, #0
 800cef6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	3303      	adds	r3, #3
 800cefc:	781b      	ldrb	r3, [r3, #0]
 800cefe:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	021b      	lsls	r3, r3, #8
 800cf04:	687a      	ldr	r2, [r7, #4]
 800cf06:	3202      	adds	r2, #2
 800cf08:	7812      	ldrb	r2, [r2, #0]
 800cf0a:	4313      	orrs	r3, r2
 800cf0c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	021b      	lsls	r3, r3, #8
 800cf12:	687a      	ldr	r2, [r7, #4]
 800cf14:	3201      	adds	r2, #1
 800cf16:	7812      	ldrb	r2, [r2, #0]
 800cf18:	4313      	orrs	r3, r2
 800cf1a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800cf1c:	68fb      	ldr	r3, [r7, #12]
 800cf1e:	021b      	lsls	r3, r3, #8
 800cf20:	687a      	ldr	r2, [r7, #4]
 800cf22:	7812      	ldrb	r2, [r2, #0]
 800cf24:	4313      	orrs	r3, r2
 800cf26:	60fb      	str	r3, [r7, #12]
	return rv;
 800cf28:	68fb      	ldr	r3, [r7, #12]
}
 800cf2a:	4618      	mov	r0, r3
 800cf2c:	3714      	adds	r7, #20
 800cf2e:	46bd      	mov	sp, r7
 800cf30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf34:	4770      	bx	lr

0800cf36 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800cf36:	b480      	push	{r7}
 800cf38:	b083      	sub	sp, #12
 800cf3a:	af00      	add	r7, sp, #0
 800cf3c:	6078      	str	r0, [r7, #4]
 800cf3e:	460b      	mov	r3, r1
 800cf40:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	1c5a      	adds	r2, r3, #1
 800cf46:	607a      	str	r2, [r7, #4]
 800cf48:	887a      	ldrh	r2, [r7, #2]
 800cf4a:	b2d2      	uxtb	r2, r2
 800cf4c:	701a      	strb	r2, [r3, #0]
 800cf4e:	887b      	ldrh	r3, [r7, #2]
 800cf50:	0a1b      	lsrs	r3, r3, #8
 800cf52:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	1c5a      	adds	r2, r3, #1
 800cf58:	607a      	str	r2, [r7, #4]
 800cf5a:	887a      	ldrh	r2, [r7, #2]
 800cf5c:	b2d2      	uxtb	r2, r2
 800cf5e:	701a      	strb	r2, [r3, #0]
}
 800cf60:	bf00      	nop
 800cf62:	370c      	adds	r7, #12
 800cf64:	46bd      	mov	sp, r7
 800cf66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf6a:	4770      	bx	lr

0800cf6c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800cf6c:	b480      	push	{r7}
 800cf6e:	b083      	sub	sp, #12
 800cf70:	af00      	add	r7, sp, #0
 800cf72:	6078      	str	r0, [r7, #4]
 800cf74:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	1c5a      	adds	r2, r3, #1
 800cf7a:	607a      	str	r2, [r7, #4]
 800cf7c:	683a      	ldr	r2, [r7, #0]
 800cf7e:	b2d2      	uxtb	r2, r2
 800cf80:	701a      	strb	r2, [r3, #0]
 800cf82:	683b      	ldr	r3, [r7, #0]
 800cf84:	0a1b      	lsrs	r3, r3, #8
 800cf86:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	1c5a      	adds	r2, r3, #1
 800cf8c:	607a      	str	r2, [r7, #4]
 800cf8e:	683a      	ldr	r2, [r7, #0]
 800cf90:	b2d2      	uxtb	r2, r2
 800cf92:	701a      	strb	r2, [r3, #0]
 800cf94:	683b      	ldr	r3, [r7, #0]
 800cf96:	0a1b      	lsrs	r3, r3, #8
 800cf98:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	1c5a      	adds	r2, r3, #1
 800cf9e:	607a      	str	r2, [r7, #4]
 800cfa0:	683a      	ldr	r2, [r7, #0]
 800cfa2:	b2d2      	uxtb	r2, r2
 800cfa4:	701a      	strb	r2, [r3, #0]
 800cfa6:	683b      	ldr	r3, [r7, #0]
 800cfa8:	0a1b      	lsrs	r3, r3, #8
 800cfaa:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	1c5a      	adds	r2, r3, #1
 800cfb0:	607a      	str	r2, [r7, #4]
 800cfb2:	683a      	ldr	r2, [r7, #0]
 800cfb4:	b2d2      	uxtb	r2, r2
 800cfb6:	701a      	strb	r2, [r3, #0]
}
 800cfb8:	bf00      	nop
 800cfba:	370c      	adds	r7, #12
 800cfbc:	46bd      	mov	sp, r7
 800cfbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc2:	4770      	bx	lr

0800cfc4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800cfc4:	b480      	push	{r7}
 800cfc6:	b087      	sub	sp, #28
 800cfc8:	af00      	add	r7, sp, #0
 800cfca:	60f8      	str	r0, [r7, #12]
 800cfcc:	60b9      	str	r1, [r7, #8]
 800cfce:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800cfd4:	68bb      	ldr	r3, [r7, #8]
 800cfd6:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d00d      	beq.n	800cffa <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800cfde:	693a      	ldr	r2, [r7, #16]
 800cfe0:	1c53      	adds	r3, r2, #1
 800cfe2:	613b      	str	r3, [r7, #16]
 800cfe4:	697b      	ldr	r3, [r7, #20]
 800cfe6:	1c59      	adds	r1, r3, #1
 800cfe8:	6179      	str	r1, [r7, #20]
 800cfea:	7812      	ldrb	r2, [r2, #0]
 800cfec:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	3b01      	subs	r3, #1
 800cff2:	607b      	str	r3, [r7, #4]
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d1f1      	bne.n	800cfde <mem_cpy+0x1a>
	}
}
 800cffa:	bf00      	nop
 800cffc:	371c      	adds	r7, #28
 800cffe:	46bd      	mov	sp, r7
 800d000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d004:	4770      	bx	lr

0800d006 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800d006:	b480      	push	{r7}
 800d008:	b087      	sub	sp, #28
 800d00a:	af00      	add	r7, sp, #0
 800d00c:	60f8      	str	r0, [r7, #12]
 800d00e:	60b9      	str	r1, [r7, #8]
 800d010:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800d016:	697b      	ldr	r3, [r7, #20]
 800d018:	1c5a      	adds	r2, r3, #1
 800d01a:	617a      	str	r2, [r7, #20]
 800d01c:	68ba      	ldr	r2, [r7, #8]
 800d01e:	b2d2      	uxtb	r2, r2
 800d020:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	3b01      	subs	r3, #1
 800d026:	607b      	str	r3, [r7, #4]
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d1f3      	bne.n	800d016 <mem_set+0x10>
}
 800d02e:	bf00      	nop
 800d030:	bf00      	nop
 800d032:	371c      	adds	r7, #28
 800d034:	46bd      	mov	sp, r7
 800d036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d03a:	4770      	bx	lr

0800d03c <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800d03c:	b480      	push	{r7}
 800d03e:	b089      	sub	sp, #36	; 0x24
 800d040:	af00      	add	r7, sp, #0
 800d042:	60f8      	str	r0, [r7, #12]
 800d044:	60b9      	str	r1, [r7, #8]
 800d046:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	61fb      	str	r3, [r7, #28]
 800d04c:	68bb      	ldr	r3, [r7, #8]
 800d04e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800d050:	2300      	movs	r3, #0
 800d052:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800d054:	69fb      	ldr	r3, [r7, #28]
 800d056:	1c5a      	adds	r2, r3, #1
 800d058:	61fa      	str	r2, [r7, #28]
 800d05a:	781b      	ldrb	r3, [r3, #0]
 800d05c:	4619      	mov	r1, r3
 800d05e:	69bb      	ldr	r3, [r7, #24]
 800d060:	1c5a      	adds	r2, r3, #1
 800d062:	61ba      	str	r2, [r7, #24]
 800d064:	781b      	ldrb	r3, [r3, #0]
 800d066:	1acb      	subs	r3, r1, r3
 800d068:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	3b01      	subs	r3, #1
 800d06e:	607b      	str	r3, [r7, #4]
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	2b00      	cmp	r3, #0
 800d074:	d002      	beq.n	800d07c <mem_cmp+0x40>
 800d076:	697b      	ldr	r3, [r7, #20]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d0eb      	beq.n	800d054 <mem_cmp+0x18>

	return r;
 800d07c:	697b      	ldr	r3, [r7, #20]
}
 800d07e:	4618      	mov	r0, r3
 800d080:	3724      	adds	r7, #36	; 0x24
 800d082:	46bd      	mov	sp, r7
 800d084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d088:	4770      	bx	lr

0800d08a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800d08a:	b480      	push	{r7}
 800d08c:	b083      	sub	sp, #12
 800d08e:	af00      	add	r7, sp, #0
 800d090:	6078      	str	r0, [r7, #4]
 800d092:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800d094:	e002      	b.n	800d09c <chk_chr+0x12>
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	3301      	adds	r3, #1
 800d09a:	607b      	str	r3, [r7, #4]
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	781b      	ldrb	r3, [r3, #0]
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d005      	beq.n	800d0b0 <chk_chr+0x26>
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	781b      	ldrb	r3, [r3, #0]
 800d0a8:	461a      	mov	r2, r3
 800d0aa:	683b      	ldr	r3, [r7, #0]
 800d0ac:	4293      	cmp	r3, r2
 800d0ae:	d1f2      	bne.n	800d096 <chk_chr+0xc>
	return *str;
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	781b      	ldrb	r3, [r3, #0]
}
 800d0b4:	4618      	mov	r0, r3
 800d0b6:	370c      	adds	r7, #12
 800d0b8:	46bd      	mov	sp, r7
 800d0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0be:	4770      	bx	lr

0800d0c0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d0c0:	b480      	push	{r7}
 800d0c2:	b085      	sub	sp, #20
 800d0c4:	af00      	add	r7, sp, #0
 800d0c6:	6078      	str	r0, [r7, #4]
 800d0c8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d0ca:	2300      	movs	r3, #0
 800d0cc:	60bb      	str	r3, [r7, #8]
 800d0ce:	68bb      	ldr	r3, [r7, #8]
 800d0d0:	60fb      	str	r3, [r7, #12]
 800d0d2:	e029      	b.n	800d128 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800d0d4:	4a27      	ldr	r2, [pc, #156]	; (800d174 <chk_lock+0xb4>)
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	011b      	lsls	r3, r3, #4
 800d0da:	4413      	add	r3, r2
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d01d      	beq.n	800d11e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d0e2:	4a24      	ldr	r2, [pc, #144]	; (800d174 <chk_lock+0xb4>)
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	011b      	lsls	r3, r3, #4
 800d0e8:	4413      	add	r3, r2
 800d0ea:	681a      	ldr	r2, [r3, #0]
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	429a      	cmp	r2, r3
 800d0f2:	d116      	bne.n	800d122 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800d0f4:	4a1f      	ldr	r2, [pc, #124]	; (800d174 <chk_lock+0xb4>)
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	011b      	lsls	r3, r3, #4
 800d0fa:	4413      	add	r3, r2
 800d0fc:	3304      	adds	r3, #4
 800d0fe:	681a      	ldr	r2, [r3, #0]
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d104:	429a      	cmp	r2, r3
 800d106:	d10c      	bne.n	800d122 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800d108:	4a1a      	ldr	r2, [pc, #104]	; (800d174 <chk_lock+0xb4>)
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	011b      	lsls	r3, r3, #4
 800d10e:	4413      	add	r3, r2
 800d110:	3308      	adds	r3, #8
 800d112:	681a      	ldr	r2, [r3, #0]
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800d118:	429a      	cmp	r2, r3
 800d11a:	d102      	bne.n	800d122 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800d11c:	e007      	b.n	800d12e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800d11e:	2301      	movs	r3, #1
 800d120:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d122:	68fb      	ldr	r3, [r7, #12]
 800d124:	3301      	adds	r3, #1
 800d126:	60fb      	str	r3, [r7, #12]
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	2b01      	cmp	r3, #1
 800d12c:	d9d2      	bls.n	800d0d4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	2b02      	cmp	r3, #2
 800d132:	d109      	bne.n	800d148 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800d134:	68bb      	ldr	r3, [r7, #8]
 800d136:	2b00      	cmp	r3, #0
 800d138:	d102      	bne.n	800d140 <chk_lock+0x80>
 800d13a:	683b      	ldr	r3, [r7, #0]
 800d13c:	2b02      	cmp	r3, #2
 800d13e:	d101      	bne.n	800d144 <chk_lock+0x84>
 800d140:	2300      	movs	r3, #0
 800d142:	e010      	b.n	800d166 <chk_lock+0xa6>
 800d144:	2312      	movs	r3, #18
 800d146:	e00e      	b.n	800d166 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800d148:	683b      	ldr	r3, [r7, #0]
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d108      	bne.n	800d160 <chk_lock+0xa0>
 800d14e:	4a09      	ldr	r2, [pc, #36]	; (800d174 <chk_lock+0xb4>)
 800d150:	68fb      	ldr	r3, [r7, #12]
 800d152:	011b      	lsls	r3, r3, #4
 800d154:	4413      	add	r3, r2
 800d156:	330c      	adds	r3, #12
 800d158:	881b      	ldrh	r3, [r3, #0]
 800d15a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d15e:	d101      	bne.n	800d164 <chk_lock+0xa4>
 800d160:	2310      	movs	r3, #16
 800d162:	e000      	b.n	800d166 <chk_lock+0xa6>
 800d164:	2300      	movs	r3, #0
}
 800d166:	4618      	mov	r0, r3
 800d168:	3714      	adds	r7, #20
 800d16a:	46bd      	mov	sp, r7
 800d16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d170:	4770      	bx	lr
 800d172:	bf00      	nop
 800d174:	20005c20 	.word	0x20005c20

0800d178 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800d178:	b480      	push	{r7}
 800d17a:	b083      	sub	sp, #12
 800d17c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d17e:	2300      	movs	r3, #0
 800d180:	607b      	str	r3, [r7, #4]
 800d182:	e002      	b.n	800d18a <enq_lock+0x12>
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	3301      	adds	r3, #1
 800d188:	607b      	str	r3, [r7, #4]
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	2b01      	cmp	r3, #1
 800d18e:	d806      	bhi.n	800d19e <enq_lock+0x26>
 800d190:	4a09      	ldr	r2, [pc, #36]	; (800d1b8 <enq_lock+0x40>)
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	011b      	lsls	r3, r3, #4
 800d196:	4413      	add	r3, r2
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d1f2      	bne.n	800d184 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	2b02      	cmp	r3, #2
 800d1a2:	bf14      	ite	ne
 800d1a4:	2301      	movne	r3, #1
 800d1a6:	2300      	moveq	r3, #0
 800d1a8:	b2db      	uxtb	r3, r3
}
 800d1aa:	4618      	mov	r0, r3
 800d1ac:	370c      	adds	r7, #12
 800d1ae:	46bd      	mov	sp, r7
 800d1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1b4:	4770      	bx	lr
 800d1b6:	bf00      	nop
 800d1b8:	20005c20 	.word	0x20005c20

0800d1bc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d1bc:	b480      	push	{r7}
 800d1be:	b085      	sub	sp, #20
 800d1c0:	af00      	add	r7, sp, #0
 800d1c2:	6078      	str	r0, [r7, #4]
 800d1c4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d1c6:	2300      	movs	r3, #0
 800d1c8:	60fb      	str	r3, [r7, #12]
 800d1ca:	e01f      	b.n	800d20c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800d1cc:	4a41      	ldr	r2, [pc, #260]	; (800d2d4 <inc_lock+0x118>)
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	011b      	lsls	r3, r3, #4
 800d1d2:	4413      	add	r3, r2
 800d1d4:	681a      	ldr	r2, [r3, #0]
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	429a      	cmp	r2, r3
 800d1dc:	d113      	bne.n	800d206 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800d1de:	4a3d      	ldr	r2, [pc, #244]	; (800d2d4 <inc_lock+0x118>)
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	011b      	lsls	r3, r3, #4
 800d1e4:	4413      	add	r3, r2
 800d1e6:	3304      	adds	r3, #4
 800d1e8:	681a      	ldr	r2, [r3, #0]
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800d1ee:	429a      	cmp	r2, r3
 800d1f0:	d109      	bne.n	800d206 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800d1f2:	4a38      	ldr	r2, [pc, #224]	; (800d2d4 <inc_lock+0x118>)
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	011b      	lsls	r3, r3, #4
 800d1f8:	4413      	add	r3, r2
 800d1fa:	3308      	adds	r3, #8
 800d1fc:	681a      	ldr	r2, [r3, #0]
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800d202:	429a      	cmp	r2, r3
 800d204:	d006      	beq.n	800d214 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	3301      	adds	r3, #1
 800d20a:	60fb      	str	r3, [r7, #12]
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	2b01      	cmp	r3, #1
 800d210:	d9dc      	bls.n	800d1cc <inc_lock+0x10>
 800d212:	e000      	b.n	800d216 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800d214:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	2b02      	cmp	r3, #2
 800d21a:	d132      	bne.n	800d282 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d21c:	2300      	movs	r3, #0
 800d21e:	60fb      	str	r3, [r7, #12]
 800d220:	e002      	b.n	800d228 <inc_lock+0x6c>
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	3301      	adds	r3, #1
 800d226:	60fb      	str	r3, [r7, #12]
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	2b01      	cmp	r3, #1
 800d22c:	d806      	bhi.n	800d23c <inc_lock+0x80>
 800d22e:	4a29      	ldr	r2, [pc, #164]	; (800d2d4 <inc_lock+0x118>)
 800d230:	68fb      	ldr	r3, [r7, #12]
 800d232:	011b      	lsls	r3, r3, #4
 800d234:	4413      	add	r3, r2
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d1f2      	bne.n	800d222 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	2b02      	cmp	r3, #2
 800d240:	d101      	bne.n	800d246 <inc_lock+0x8a>
 800d242:	2300      	movs	r3, #0
 800d244:	e040      	b.n	800d2c8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	681a      	ldr	r2, [r3, #0]
 800d24a:	4922      	ldr	r1, [pc, #136]	; (800d2d4 <inc_lock+0x118>)
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	011b      	lsls	r3, r3, #4
 800d250:	440b      	add	r3, r1
 800d252:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	689a      	ldr	r2, [r3, #8]
 800d258:	491e      	ldr	r1, [pc, #120]	; (800d2d4 <inc_lock+0x118>)
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	011b      	lsls	r3, r3, #4
 800d25e:	440b      	add	r3, r1
 800d260:	3304      	adds	r3, #4
 800d262:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	695a      	ldr	r2, [r3, #20]
 800d268:	491a      	ldr	r1, [pc, #104]	; (800d2d4 <inc_lock+0x118>)
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	011b      	lsls	r3, r3, #4
 800d26e:	440b      	add	r3, r1
 800d270:	3308      	adds	r3, #8
 800d272:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800d274:	4a17      	ldr	r2, [pc, #92]	; (800d2d4 <inc_lock+0x118>)
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	011b      	lsls	r3, r3, #4
 800d27a:	4413      	add	r3, r2
 800d27c:	330c      	adds	r3, #12
 800d27e:	2200      	movs	r2, #0
 800d280:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800d282:	683b      	ldr	r3, [r7, #0]
 800d284:	2b00      	cmp	r3, #0
 800d286:	d009      	beq.n	800d29c <inc_lock+0xe0>
 800d288:	4a12      	ldr	r2, [pc, #72]	; (800d2d4 <inc_lock+0x118>)
 800d28a:	68fb      	ldr	r3, [r7, #12]
 800d28c:	011b      	lsls	r3, r3, #4
 800d28e:	4413      	add	r3, r2
 800d290:	330c      	adds	r3, #12
 800d292:	881b      	ldrh	r3, [r3, #0]
 800d294:	2b00      	cmp	r3, #0
 800d296:	d001      	beq.n	800d29c <inc_lock+0xe0>
 800d298:	2300      	movs	r3, #0
 800d29a:	e015      	b.n	800d2c8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800d29c:	683b      	ldr	r3, [r7, #0]
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d108      	bne.n	800d2b4 <inc_lock+0xf8>
 800d2a2:	4a0c      	ldr	r2, [pc, #48]	; (800d2d4 <inc_lock+0x118>)
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	011b      	lsls	r3, r3, #4
 800d2a8:	4413      	add	r3, r2
 800d2aa:	330c      	adds	r3, #12
 800d2ac:	881b      	ldrh	r3, [r3, #0]
 800d2ae:	3301      	adds	r3, #1
 800d2b0:	b29a      	uxth	r2, r3
 800d2b2:	e001      	b.n	800d2b8 <inc_lock+0xfc>
 800d2b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d2b8:	4906      	ldr	r1, [pc, #24]	; (800d2d4 <inc_lock+0x118>)
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	011b      	lsls	r3, r3, #4
 800d2be:	440b      	add	r3, r1
 800d2c0:	330c      	adds	r3, #12
 800d2c2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	3301      	adds	r3, #1
}
 800d2c8:	4618      	mov	r0, r3
 800d2ca:	3714      	adds	r7, #20
 800d2cc:	46bd      	mov	sp, r7
 800d2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2d2:	4770      	bx	lr
 800d2d4:	20005c20 	.word	0x20005c20

0800d2d8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800d2d8:	b480      	push	{r7}
 800d2da:	b085      	sub	sp, #20
 800d2dc:	af00      	add	r7, sp, #0
 800d2de:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	3b01      	subs	r3, #1
 800d2e4:	607b      	str	r3, [r7, #4]
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	2b01      	cmp	r3, #1
 800d2ea:	d825      	bhi.n	800d338 <dec_lock+0x60>
		n = Files[i].ctr;
 800d2ec:	4a17      	ldr	r2, [pc, #92]	; (800d34c <dec_lock+0x74>)
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	011b      	lsls	r3, r3, #4
 800d2f2:	4413      	add	r3, r2
 800d2f4:	330c      	adds	r3, #12
 800d2f6:	881b      	ldrh	r3, [r3, #0]
 800d2f8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800d2fa:	89fb      	ldrh	r3, [r7, #14]
 800d2fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d300:	d101      	bne.n	800d306 <dec_lock+0x2e>
 800d302:	2300      	movs	r3, #0
 800d304:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800d306:	89fb      	ldrh	r3, [r7, #14]
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d002      	beq.n	800d312 <dec_lock+0x3a>
 800d30c:	89fb      	ldrh	r3, [r7, #14]
 800d30e:	3b01      	subs	r3, #1
 800d310:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800d312:	4a0e      	ldr	r2, [pc, #56]	; (800d34c <dec_lock+0x74>)
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	011b      	lsls	r3, r3, #4
 800d318:	4413      	add	r3, r2
 800d31a:	330c      	adds	r3, #12
 800d31c:	89fa      	ldrh	r2, [r7, #14]
 800d31e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800d320:	89fb      	ldrh	r3, [r7, #14]
 800d322:	2b00      	cmp	r3, #0
 800d324:	d105      	bne.n	800d332 <dec_lock+0x5a>
 800d326:	4a09      	ldr	r2, [pc, #36]	; (800d34c <dec_lock+0x74>)
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	011b      	lsls	r3, r3, #4
 800d32c:	4413      	add	r3, r2
 800d32e:	2200      	movs	r2, #0
 800d330:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800d332:	2300      	movs	r3, #0
 800d334:	737b      	strb	r3, [r7, #13]
 800d336:	e001      	b.n	800d33c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800d338:	2302      	movs	r3, #2
 800d33a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800d33c:	7b7b      	ldrb	r3, [r7, #13]
}
 800d33e:	4618      	mov	r0, r3
 800d340:	3714      	adds	r7, #20
 800d342:	46bd      	mov	sp, r7
 800d344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d348:	4770      	bx	lr
 800d34a:	bf00      	nop
 800d34c:	20005c20 	.word	0x20005c20

0800d350 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800d350:	b480      	push	{r7}
 800d352:	b085      	sub	sp, #20
 800d354:	af00      	add	r7, sp, #0
 800d356:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800d358:	2300      	movs	r3, #0
 800d35a:	60fb      	str	r3, [r7, #12]
 800d35c:	e010      	b.n	800d380 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800d35e:	4a0d      	ldr	r2, [pc, #52]	; (800d394 <clear_lock+0x44>)
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	011b      	lsls	r3, r3, #4
 800d364:	4413      	add	r3, r2
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	687a      	ldr	r2, [r7, #4]
 800d36a:	429a      	cmp	r2, r3
 800d36c:	d105      	bne.n	800d37a <clear_lock+0x2a>
 800d36e:	4a09      	ldr	r2, [pc, #36]	; (800d394 <clear_lock+0x44>)
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	011b      	lsls	r3, r3, #4
 800d374:	4413      	add	r3, r2
 800d376:	2200      	movs	r2, #0
 800d378:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800d37a:	68fb      	ldr	r3, [r7, #12]
 800d37c:	3301      	adds	r3, #1
 800d37e:	60fb      	str	r3, [r7, #12]
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	2b01      	cmp	r3, #1
 800d384:	d9eb      	bls.n	800d35e <clear_lock+0xe>
	}
}
 800d386:	bf00      	nop
 800d388:	bf00      	nop
 800d38a:	3714      	adds	r7, #20
 800d38c:	46bd      	mov	sp, r7
 800d38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d392:	4770      	bx	lr
 800d394:	20005c20 	.word	0x20005c20

0800d398 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800d398:	b580      	push	{r7, lr}
 800d39a:	b086      	sub	sp, #24
 800d39c:	af00      	add	r7, sp, #0
 800d39e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800d3a0:	2300      	movs	r3, #0
 800d3a2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	78db      	ldrb	r3, [r3, #3]
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d034      	beq.n	800d416 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3b0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	7858      	ldrb	r0, [r3, #1]
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800d3bc:	2301      	movs	r3, #1
 800d3be:	697a      	ldr	r2, [r7, #20]
 800d3c0:	f7ff fd40 	bl	800ce44 <disk_write>
 800d3c4:	4603      	mov	r3, r0
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d002      	beq.n	800d3d0 <sync_window+0x38>
			res = FR_DISK_ERR;
 800d3ca:	2301      	movs	r3, #1
 800d3cc:	73fb      	strb	r3, [r7, #15]
 800d3ce:	e022      	b.n	800d416 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	2200      	movs	r2, #0
 800d3d4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3da:	697a      	ldr	r2, [r7, #20]
 800d3dc:	1ad2      	subs	r2, r2, r3
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	69db      	ldr	r3, [r3, #28]
 800d3e2:	429a      	cmp	r2, r3
 800d3e4:	d217      	bcs.n	800d416 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	789b      	ldrb	r3, [r3, #2]
 800d3ea:	613b      	str	r3, [r7, #16]
 800d3ec:	e010      	b.n	800d410 <sync_window+0x78>
					wsect += fs->fsize;
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	69db      	ldr	r3, [r3, #28]
 800d3f2:	697a      	ldr	r2, [r7, #20]
 800d3f4:	4413      	add	r3, r2
 800d3f6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	7858      	ldrb	r0, [r3, #1]
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800d402:	2301      	movs	r3, #1
 800d404:	697a      	ldr	r2, [r7, #20]
 800d406:	f7ff fd1d 	bl	800ce44 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d40a:	693b      	ldr	r3, [r7, #16]
 800d40c:	3b01      	subs	r3, #1
 800d40e:	613b      	str	r3, [r7, #16]
 800d410:	693b      	ldr	r3, [r7, #16]
 800d412:	2b01      	cmp	r3, #1
 800d414:	d8eb      	bhi.n	800d3ee <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800d416:	7bfb      	ldrb	r3, [r7, #15]
}
 800d418:	4618      	mov	r0, r3
 800d41a:	3718      	adds	r7, #24
 800d41c:	46bd      	mov	sp, r7
 800d41e:	bd80      	pop	{r7, pc}

0800d420 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800d420:	b580      	push	{r7, lr}
 800d422:	b084      	sub	sp, #16
 800d424:	af00      	add	r7, sp, #0
 800d426:	6078      	str	r0, [r7, #4]
 800d428:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800d42a:	2300      	movs	r3, #0
 800d42c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d432:	683a      	ldr	r2, [r7, #0]
 800d434:	429a      	cmp	r2, r3
 800d436:	d01b      	beq.n	800d470 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800d438:	6878      	ldr	r0, [r7, #4]
 800d43a:	f7ff ffad 	bl	800d398 <sync_window>
 800d43e:	4603      	mov	r3, r0
 800d440:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800d442:	7bfb      	ldrb	r3, [r7, #15]
 800d444:	2b00      	cmp	r3, #0
 800d446:	d113      	bne.n	800d470 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	7858      	ldrb	r0, [r3, #1]
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800d452:	2301      	movs	r3, #1
 800d454:	683a      	ldr	r2, [r7, #0]
 800d456:	f7ff fcd5 	bl	800ce04 <disk_read>
 800d45a:	4603      	mov	r3, r0
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d004      	beq.n	800d46a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800d460:	f04f 33ff 	mov.w	r3, #4294967295
 800d464:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800d466:	2301      	movs	r3, #1
 800d468:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	683a      	ldr	r2, [r7, #0]
 800d46e:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800d470:	7bfb      	ldrb	r3, [r7, #15]
}
 800d472:	4618      	mov	r0, r3
 800d474:	3710      	adds	r7, #16
 800d476:	46bd      	mov	sp, r7
 800d478:	bd80      	pop	{r7, pc}
	...

0800d47c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800d47c:	b580      	push	{r7, lr}
 800d47e:	b084      	sub	sp, #16
 800d480:	af00      	add	r7, sp, #0
 800d482:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800d484:	6878      	ldr	r0, [r7, #4]
 800d486:	f7ff ff87 	bl	800d398 <sync_window>
 800d48a:	4603      	mov	r3, r0
 800d48c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800d48e:	7bfb      	ldrb	r3, [r7, #15]
 800d490:	2b00      	cmp	r3, #0
 800d492:	d159      	bne.n	800d548 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	781b      	ldrb	r3, [r3, #0]
 800d498:	2b03      	cmp	r3, #3
 800d49a:	d149      	bne.n	800d530 <sync_fs+0xb4>
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	791b      	ldrb	r3, [r3, #4]
 800d4a0:	2b01      	cmp	r3, #1
 800d4a2:	d145      	bne.n	800d530 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	f103 0034 	add.w	r0, r3, #52	; 0x34
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	899b      	ldrh	r3, [r3, #12]
 800d4ae:	461a      	mov	r2, r3
 800d4b0:	2100      	movs	r1, #0
 800d4b2:	f7ff fda8 	bl	800d006 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	3334      	adds	r3, #52	; 0x34
 800d4ba:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d4be:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800d4c2:	4618      	mov	r0, r3
 800d4c4:	f7ff fd37 	bl	800cf36 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	3334      	adds	r3, #52	; 0x34
 800d4cc:	4921      	ldr	r1, [pc, #132]	; (800d554 <sync_fs+0xd8>)
 800d4ce:	4618      	mov	r0, r3
 800d4d0:	f7ff fd4c 	bl	800cf6c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	3334      	adds	r3, #52	; 0x34
 800d4d8:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800d4dc:	491e      	ldr	r1, [pc, #120]	; (800d558 <sync_fs+0xdc>)
 800d4de:	4618      	mov	r0, r3
 800d4e0:	f7ff fd44 	bl	800cf6c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	3334      	adds	r3, #52	; 0x34
 800d4e8:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	695b      	ldr	r3, [r3, #20]
 800d4f0:	4619      	mov	r1, r3
 800d4f2:	4610      	mov	r0, r2
 800d4f4:	f7ff fd3a 	bl	800cf6c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	3334      	adds	r3, #52	; 0x34
 800d4fc:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	691b      	ldr	r3, [r3, #16]
 800d504:	4619      	mov	r1, r3
 800d506:	4610      	mov	r0, r2
 800d508:	f7ff fd30 	bl	800cf6c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	6a1b      	ldr	r3, [r3, #32]
 800d510:	1c5a      	adds	r2, r3, #1
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	7858      	ldrb	r0, [r3, #1]
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d524:	2301      	movs	r3, #1
 800d526:	f7ff fc8d 	bl	800ce44 <disk_write>
			fs->fsi_flag = 0;
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	2200      	movs	r2, #0
 800d52e:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	785b      	ldrb	r3, [r3, #1]
 800d534:	2200      	movs	r2, #0
 800d536:	2100      	movs	r1, #0
 800d538:	4618      	mov	r0, r3
 800d53a:	f7ff fca3 	bl	800ce84 <disk_ioctl>
 800d53e:	4603      	mov	r3, r0
 800d540:	2b00      	cmp	r3, #0
 800d542:	d001      	beq.n	800d548 <sync_fs+0xcc>
 800d544:	2301      	movs	r3, #1
 800d546:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800d548:	7bfb      	ldrb	r3, [r7, #15]
}
 800d54a:	4618      	mov	r0, r3
 800d54c:	3710      	adds	r7, #16
 800d54e:	46bd      	mov	sp, r7
 800d550:	bd80      	pop	{r7, pc}
 800d552:	bf00      	nop
 800d554:	41615252 	.word	0x41615252
 800d558:	61417272 	.word	0x61417272

0800d55c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800d55c:	b480      	push	{r7}
 800d55e:	b083      	sub	sp, #12
 800d560:	af00      	add	r7, sp, #0
 800d562:	6078      	str	r0, [r7, #4]
 800d564:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800d566:	683b      	ldr	r3, [r7, #0]
 800d568:	3b02      	subs	r3, #2
 800d56a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	699b      	ldr	r3, [r3, #24]
 800d570:	3b02      	subs	r3, #2
 800d572:	683a      	ldr	r2, [r7, #0]
 800d574:	429a      	cmp	r2, r3
 800d576:	d301      	bcc.n	800d57c <clust2sect+0x20>
 800d578:	2300      	movs	r3, #0
 800d57a:	e008      	b.n	800d58e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	895b      	ldrh	r3, [r3, #10]
 800d580:	461a      	mov	r2, r3
 800d582:	683b      	ldr	r3, [r7, #0]
 800d584:	fb03 f202 	mul.w	r2, r3, r2
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d58c:	4413      	add	r3, r2
}
 800d58e:	4618      	mov	r0, r3
 800d590:	370c      	adds	r7, #12
 800d592:	46bd      	mov	sp, r7
 800d594:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d598:	4770      	bx	lr

0800d59a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800d59a:	b580      	push	{r7, lr}
 800d59c:	b086      	sub	sp, #24
 800d59e:	af00      	add	r7, sp, #0
 800d5a0:	6078      	str	r0, [r7, #4]
 800d5a2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800d5aa:	683b      	ldr	r3, [r7, #0]
 800d5ac:	2b01      	cmp	r3, #1
 800d5ae:	d904      	bls.n	800d5ba <get_fat+0x20>
 800d5b0:	693b      	ldr	r3, [r7, #16]
 800d5b2:	699b      	ldr	r3, [r3, #24]
 800d5b4:	683a      	ldr	r2, [r7, #0]
 800d5b6:	429a      	cmp	r2, r3
 800d5b8:	d302      	bcc.n	800d5c0 <get_fat+0x26>
		val = 1;	/* Internal error */
 800d5ba:	2301      	movs	r3, #1
 800d5bc:	617b      	str	r3, [r7, #20]
 800d5be:	e0bb      	b.n	800d738 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800d5c0:	f04f 33ff 	mov.w	r3, #4294967295
 800d5c4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800d5c6:	693b      	ldr	r3, [r7, #16]
 800d5c8:	781b      	ldrb	r3, [r3, #0]
 800d5ca:	2b03      	cmp	r3, #3
 800d5cc:	f000 8083 	beq.w	800d6d6 <get_fat+0x13c>
 800d5d0:	2b03      	cmp	r3, #3
 800d5d2:	f300 80a7 	bgt.w	800d724 <get_fat+0x18a>
 800d5d6:	2b01      	cmp	r3, #1
 800d5d8:	d002      	beq.n	800d5e0 <get_fat+0x46>
 800d5da:	2b02      	cmp	r3, #2
 800d5dc:	d056      	beq.n	800d68c <get_fat+0xf2>
 800d5de:	e0a1      	b.n	800d724 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800d5e0:	683b      	ldr	r3, [r7, #0]
 800d5e2:	60fb      	str	r3, [r7, #12]
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	085b      	lsrs	r3, r3, #1
 800d5e8:	68fa      	ldr	r2, [r7, #12]
 800d5ea:	4413      	add	r3, r2
 800d5ec:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d5ee:	693b      	ldr	r3, [r7, #16]
 800d5f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d5f2:	693b      	ldr	r3, [r7, #16]
 800d5f4:	899b      	ldrh	r3, [r3, #12]
 800d5f6:	4619      	mov	r1, r3
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	fbb3 f3f1 	udiv	r3, r3, r1
 800d5fe:	4413      	add	r3, r2
 800d600:	4619      	mov	r1, r3
 800d602:	6938      	ldr	r0, [r7, #16]
 800d604:	f7ff ff0c 	bl	800d420 <move_window>
 800d608:	4603      	mov	r3, r0
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	f040 808d 	bne.w	800d72a <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 800d610:	68fb      	ldr	r3, [r7, #12]
 800d612:	1c5a      	adds	r2, r3, #1
 800d614:	60fa      	str	r2, [r7, #12]
 800d616:	693a      	ldr	r2, [r7, #16]
 800d618:	8992      	ldrh	r2, [r2, #12]
 800d61a:	fbb3 f1f2 	udiv	r1, r3, r2
 800d61e:	fb01 f202 	mul.w	r2, r1, r2
 800d622:	1a9b      	subs	r3, r3, r2
 800d624:	693a      	ldr	r2, [r7, #16]
 800d626:	4413      	add	r3, r2
 800d628:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d62c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d62e:	693b      	ldr	r3, [r7, #16]
 800d630:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d632:	693b      	ldr	r3, [r7, #16]
 800d634:	899b      	ldrh	r3, [r3, #12]
 800d636:	4619      	mov	r1, r3
 800d638:	68fb      	ldr	r3, [r7, #12]
 800d63a:	fbb3 f3f1 	udiv	r3, r3, r1
 800d63e:	4413      	add	r3, r2
 800d640:	4619      	mov	r1, r3
 800d642:	6938      	ldr	r0, [r7, #16]
 800d644:	f7ff feec 	bl	800d420 <move_window>
 800d648:	4603      	mov	r3, r0
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d16f      	bne.n	800d72e <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 800d64e:	693b      	ldr	r3, [r7, #16]
 800d650:	899b      	ldrh	r3, [r3, #12]
 800d652:	461a      	mov	r2, r3
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	fbb3 f1f2 	udiv	r1, r3, r2
 800d65a:	fb01 f202 	mul.w	r2, r1, r2
 800d65e:	1a9b      	subs	r3, r3, r2
 800d660:	693a      	ldr	r2, [r7, #16]
 800d662:	4413      	add	r3, r2
 800d664:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d668:	021b      	lsls	r3, r3, #8
 800d66a:	461a      	mov	r2, r3
 800d66c:	68bb      	ldr	r3, [r7, #8]
 800d66e:	4313      	orrs	r3, r2
 800d670:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800d672:	683b      	ldr	r3, [r7, #0]
 800d674:	f003 0301 	and.w	r3, r3, #1
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d002      	beq.n	800d682 <get_fat+0xe8>
 800d67c:	68bb      	ldr	r3, [r7, #8]
 800d67e:	091b      	lsrs	r3, r3, #4
 800d680:	e002      	b.n	800d688 <get_fat+0xee>
 800d682:	68bb      	ldr	r3, [r7, #8]
 800d684:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d688:	617b      	str	r3, [r7, #20]
			break;
 800d68a:	e055      	b.n	800d738 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d68c:	693b      	ldr	r3, [r7, #16]
 800d68e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d690:	693b      	ldr	r3, [r7, #16]
 800d692:	899b      	ldrh	r3, [r3, #12]
 800d694:	085b      	lsrs	r3, r3, #1
 800d696:	b29b      	uxth	r3, r3
 800d698:	4619      	mov	r1, r3
 800d69a:	683b      	ldr	r3, [r7, #0]
 800d69c:	fbb3 f3f1 	udiv	r3, r3, r1
 800d6a0:	4413      	add	r3, r2
 800d6a2:	4619      	mov	r1, r3
 800d6a4:	6938      	ldr	r0, [r7, #16]
 800d6a6:	f7ff febb 	bl	800d420 <move_window>
 800d6aa:	4603      	mov	r3, r0
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d140      	bne.n	800d732 <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800d6b0:	693b      	ldr	r3, [r7, #16]
 800d6b2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800d6b6:	683b      	ldr	r3, [r7, #0]
 800d6b8:	005b      	lsls	r3, r3, #1
 800d6ba:	693a      	ldr	r2, [r7, #16]
 800d6bc:	8992      	ldrh	r2, [r2, #12]
 800d6be:	fbb3 f0f2 	udiv	r0, r3, r2
 800d6c2:	fb00 f202 	mul.w	r2, r0, r2
 800d6c6:	1a9b      	subs	r3, r3, r2
 800d6c8:	440b      	add	r3, r1
 800d6ca:	4618      	mov	r0, r3
 800d6cc:	f7ff fbf8 	bl	800cec0 <ld_word>
 800d6d0:	4603      	mov	r3, r0
 800d6d2:	617b      	str	r3, [r7, #20]
			break;
 800d6d4:	e030      	b.n	800d738 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d6d6:	693b      	ldr	r3, [r7, #16]
 800d6d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d6da:	693b      	ldr	r3, [r7, #16]
 800d6dc:	899b      	ldrh	r3, [r3, #12]
 800d6de:	089b      	lsrs	r3, r3, #2
 800d6e0:	b29b      	uxth	r3, r3
 800d6e2:	4619      	mov	r1, r3
 800d6e4:	683b      	ldr	r3, [r7, #0]
 800d6e6:	fbb3 f3f1 	udiv	r3, r3, r1
 800d6ea:	4413      	add	r3, r2
 800d6ec:	4619      	mov	r1, r3
 800d6ee:	6938      	ldr	r0, [r7, #16]
 800d6f0:	f7ff fe96 	bl	800d420 <move_window>
 800d6f4:	4603      	mov	r3, r0
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d11d      	bne.n	800d736 <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800d6fa:	693b      	ldr	r3, [r7, #16]
 800d6fc:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800d700:	683b      	ldr	r3, [r7, #0]
 800d702:	009b      	lsls	r3, r3, #2
 800d704:	693a      	ldr	r2, [r7, #16]
 800d706:	8992      	ldrh	r2, [r2, #12]
 800d708:	fbb3 f0f2 	udiv	r0, r3, r2
 800d70c:	fb00 f202 	mul.w	r2, r0, r2
 800d710:	1a9b      	subs	r3, r3, r2
 800d712:	440b      	add	r3, r1
 800d714:	4618      	mov	r0, r3
 800d716:	f7ff fbeb 	bl	800cef0 <ld_dword>
 800d71a:	4603      	mov	r3, r0
 800d71c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800d720:	617b      	str	r3, [r7, #20]
			break;
 800d722:	e009      	b.n	800d738 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800d724:	2301      	movs	r3, #1
 800d726:	617b      	str	r3, [r7, #20]
 800d728:	e006      	b.n	800d738 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d72a:	bf00      	nop
 800d72c:	e004      	b.n	800d738 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d72e:	bf00      	nop
 800d730:	e002      	b.n	800d738 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d732:	bf00      	nop
 800d734:	e000      	b.n	800d738 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d736:	bf00      	nop
		}
	}

	return val;
 800d738:	697b      	ldr	r3, [r7, #20]
}
 800d73a:	4618      	mov	r0, r3
 800d73c:	3718      	adds	r7, #24
 800d73e:	46bd      	mov	sp, r7
 800d740:	bd80      	pop	{r7, pc}

0800d742 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800d742:	b590      	push	{r4, r7, lr}
 800d744:	b089      	sub	sp, #36	; 0x24
 800d746:	af00      	add	r7, sp, #0
 800d748:	60f8      	str	r0, [r7, #12]
 800d74a:	60b9      	str	r1, [r7, #8]
 800d74c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800d74e:	2302      	movs	r3, #2
 800d750:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800d752:	68bb      	ldr	r3, [r7, #8]
 800d754:	2b01      	cmp	r3, #1
 800d756:	f240 8102 	bls.w	800d95e <put_fat+0x21c>
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	699b      	ldr	r3, [r3, #24]
 800d75e:	68ba      	ldr	r2, [r7, #8]
 800d760:	429a      	cmp	r2, r3
 800d762:	f080 80fc 	bcs.w	800d95e <put_fat+0x21c>
		switch (fs->fs_type) {
 800d766:	68fb      	ldr	r3, [r7, #12]
 800d768:	781b      	ldrb	r3, [r3, #0]
 800d76a:	2b03      	cmp	r3, #3
 800d76c:	f000 80b6 	beq.w	800d8dc <put_fat+0x19a>
 800d770:	2b03      	cmp	r3, #3
 800d772:	f300 80fd 	bgt.w	800d970 <put_fat+0x22e>
 800d776:	2b01      	cmp	r3, #1
 800d778:	d003      	beq.n	800d782 <put_fat+0x40>
 800d77a:	2b02      	cmp	r3, #2
 800d77c:	f000 8083 	beq.w	800d886 <put_fat+0x144>
 800d780:	e0f6      	b.n	800d970 <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800d782:	68bb      	ldr	r3, [r7, #8]
 800d784:	61bb      	str	r3, [r7, #24]
 800d786:	69bb      	ldr	r3, [r7, #24]
 800d788:	085b      	lsrs	r3, r3, #1
 800d78a:	69ba      	ldr	r2, [r7, #24]
 800d78c:	4413      	add	r3, r2
 800d78e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d790:	68fb      	ldr	r3, [r7, #12]
 800d792:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	899b      	ldrh	r3, [r3, #12]
 800d798:	4619      	mov	r1, r3
 800d79a:	69bb      	ldr	r3, [r7, #24]
 800d79c:	fbb3 f3f1 	udiv	r3, r3, r1
 800d7a0:	4413      	add	r3, r2
 800d7a2:	4619      	mov	r1, r3
 800d7a4:	68f8      	ldr	r0, [r7, #12]
 800d7a6:	f7ff fe3b 	bl	800d420 <move_window>
 800d7aa:	4603      	mov	r3, r0
 800d7ac:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d7ae:	7ffb      	ldrb	r3, [r7, #31]
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	f040 80d6 	bne.w	800d962 <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800d7bc:	69bb      	ldr	r3, [r7, #24]
 800d7be:	1c5a      	adds	r2, r3, #1
 800d7c0:	61ba      	str	r2, [r7, #24]
 800d7c2:	68fa      	ldr	r2, [r7, #12]
 800d7c4:	8992      	ldrh	r2, [r2, #12]
 800d7c6:	fbb3 f0f2 	udiv	r0, r3, r2
 800d7ca:	fb00 f202 	mul.w	r2, r0, r2
 800d7ce:	1a9b      	subs	r3, r3, r2
 800d7d0:	440b      	add	r3, r1
 800d7d2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800d7d4:	68bb      	ldr	r3, [r7, #8]
 800d7d6:	f003 0301 	and.w	r3, r3, #1
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d00d      	beq.n	800d7fa <put_fat+0xb8>
 800d7de:	697b      	ldr	r3, [r7, #20]
 800d7e0:	781b      	ldrb	r3, [r3, #0]
 800d7e2:	b25b      	sxtb	r3, r3
 800d7e4:	f003 030f 	and.w	r3, r3, #15
 800d7e8:	b25a      	sxtb	r2, r3
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	b2db      	uxtb	r3, r3
 800d7ee:	011b      	lsls	r3, r3, #4
 800d7f0:	b25b      	sxtb	r3, r3
 800d7f2:	4313      	orrs	r3, r2
 800d7f4:	b25b      	sxtb	r3, r3
 800d7f6:	b2db      	uxtb	r3, r3
 800d7f8:	e001      	b.n	800d7fe <put_fat+0xbc>
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	b2db      	uxtb	r3, r3
 800d7fe:	697a      	ldr	r2, [r7, #20]
 800d800:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d802:	68fb      	ldr	r3, [r7, #12]
 800d804:	2201      	movs	r2, #1
 800d806:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d808:	68fb      	ldr	r3, [r7, #12]
 800d80a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d80c:	68fb      	ldr	r3, [r7, #12]
 800d80e:	899b      	ldrh	r3, [r3, #12]
 800d810:	4619      	mov	r1, r3
 800d812:	69bb      	ldr	r3, [r7, #24]
 800d814:	fbb3 f3f1 	udiv	r3, r3, r1
 800d818:	4413      	add	r3, r2
 800d81a:	4619      	mov	r1, r3
 800d81c:	68f8      	ldr	r0, [r7, #12]
 800d81e:	f7ff fdff 	bl	800d420 <move_window>
 800d822:	4603      	mov	r3, r0
 800d824:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d826:	7ffb      	ldrb	r3, [r7, #31]
 800d828:	2b00      	cmp	r3, #0
 800d82a:	f040 809c 	bne.w	800d966 <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	899b      	ldrh	r3, [r3, #12]
 800d838:	461a      	mov	r2, r3
 800d83a:	69bb      	ldr	r3, [r7, #24]
 800d83c:	fbb3 f0f2 	udiv	r0, r3, r2
 800d840:	fb00 f202 	mul.w	r2, r0, r2
 800d844:	1a9b      	subs	r3, r3, r2
 800d846:	440b      	add	r3, r1
 800d848:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800d84a:	68bb      	ldr	r3, [r7, #8]
 800d84c:	f003 0301 	and.w	r3, r3, #1
 800d850:	2b00      	cmp	r3, #0
 800d852:	d003      	beq.n	800d85c <put_fat+0x11a>
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	091b      	lsrs	r3, r3, #4
 800d858:	b2db      	uxtb	r3, r3
 800d85a:	e00e      	b.n	800d87a <put_fat+0x138>
 800d85c:	697b      	ldr	r3, [r7, #20]
 800d85e:	781b      	ldrb	r3, [r3, #0]
 800d860:	b25b      	sxtb	r3, r3
 800d862:	f023 030f 	bic.w	r3, r3, #15
 800d866:	b25a      	sxtb	r2, r3
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	0a1b      	lsrs	r3, r3, #8
 800d86c:	b25b      	sxtb	r3, r3
 800d86e:	f003 030f 	and.w	r3, r3, #15
 800d872:	b25b      	sxtb	r3, r3
 800d874:	4313      	orrs	r3, r2
 800d876:	b25b      	sxtb	r3, r3
 800d878:	b2db      	uxtb	r3, r3
 800d87a:	697a      	ldr	r2, [r7, #20]
 800d87c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	2201      	movs	r2, #1
 800d882:	70da      	strb	r2, [r3, #3]
			break;
 800d884:	e074      	b.n	800d970 <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	899b      	ldrh	r3, [r3, #12]
 800d88e:	085b      	lsrs	r3, r3, #1
 800d890:	b29b      	uxth	r3, r3
 800d892:	4619      	mov	r1, r3
 800d894:	68bb      	ldr	r3, [r7, #8]
 800d896:	fbb3 f3f1 	udiv	r3, r3, r1
 800d89a:	4413      	add	r3, r2
 800d89c:	4619      	mov	r1, r3
 800d89e:	68f8      	ldr	r0, [r7, #12]
 800d8a0:	f7ff fdbe 	bl	800d420 <move_window>
 800d8a4:	4603      	mov	r3, r0
 800d8a6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d8a8:	7ffb      	ldrb	r3, [r7, #31]
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d15d      	bne.n	800d96a <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800d8ae:	68fb      	ldr	r3, [r7, #12]
 800d8b0:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800d8b4:	68bb      	ldr	r3, [r7, #8]
 800d8b6:	005b      	lsls	r3, r3, #1
 800d8b8:	68fa      	ldr	r2, [r7, #12]
 800d8ba:	8992      	ldrh	r2, [r2, #12]
 800d8bc:	fbb3 f0f2 	udiv	r0, r3, r2
 800d8c0:	fb00 f202 	mul.w	r2, r0, r2
 800d8c4:	1a9b      	subs	r3, r3, r2
 800d8c6:	440b      	add	r3, r1
 800d8c8:	687a      	ldr	r2, [r7, #4]
 800d8ca:	b292      	uxth	r2, r2
 800d8cc:	4611      	mov	r1, r2
 800d8ce:	4618      	mov	r0, r3
 800d8d0:	f7ff fb31 	bl	800cf36 <st_word>
			fs->wflag = 1;
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	2201      	movs	r2, #1
 800d8d8:	70da      	strb	r2, [r3, #3]
			break;
 800d8da:	e049      	b.n	800d970 <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800d8dc:	68fb      	ldr	r3, [r7, #12]
 800d8de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d8e0:	68fb      	ldr	r3, [r7, #12]
 800d8e2:	899b      	ldrh	r3, [r3, #12]
 800d8e4:	089b      	lsrs	r3, r3, #2
 800d8e6:	b29b      	uxth	r3, r3
 800d8e8:	4619      	mov	r1, r3
 800d8ea:	68bb      	ldr	r3, [r7, #8]
 800d8ec:	fbb3 f3f1 	udiv	r3, r3, r1
 800d8f0:	4413      	add	r3, r2
 800d8f2:	4619      	mov	r1, r3
 800d8f4:	68f8      	ldr	r0, [r7, #12]
 800d8f6:	f7ff fd93 	bl	800d420 <move_window>
 800d8fa:	4603      	mov	r3, r0
 800d8fc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d8fe:	7ffb      	ldrb	r3, [r7, #31]
 800d900:	2b00      	cmp	r3, #0
 800d902:	d134      	bne.n	800d96e <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800d910:	68bb      	ldr	r3, [r7, #8]
 800d912:	009b      	lsls	r3, r3, #2
 800d914:	68fa      	ldr	r2, [r7, #12]
 800d916:	8992      	ldrh	r2, [r2, #12]
 800d918:	fbb3 f0f2 	udiv	r0, r3, r2
 800d91c:	fb00 f202 	mul.w	r2, r0, r2
 800d920:	1a9b      	subs	r3, r3, r2
 800d922:	440b      	add	r3, r1
 800d924:	4618      	mov	r0, r3
 800d926:	f7ff fae3 	bl	800cef0 <ld_dword>
 800d92a:	4603      	mov	r3, r0
 800d92c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800d930:	4323      	orrs	r3, r4
 800d932:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800d93a:	68bb      	ldr	r3, [r7, #8]
 800d93c:	009b      	lsls	r3, r3, #2
 800d93e:	68fa      	ldr	r2, [r7, #12]
 800d940:	8992      	ldrh	r2, [r2, #12]
 800d942:	fbb3 f0f2 	udiv	r0, r3, r2
 800d946:	fb00 f202 	mul.w	r2, r0, r2
 800d94a:	1a9b      	subs	r3, r3, r2
 800d94c:	440b      	add	r3, r1
 800d94e:	6879      	ldr	r1, [r7, #4]
 800d950:	4618      	mov	r0, r3
 800d952:	f7ff fb0b 	bl	800cf6c <st_dword>
			fs->wflag = 1;
 800d956:	68fb      	ldr	r3, [r7, #12]
 800d958:	2201      	movs	r2, #1
 800d95a:	70da      	strb	r2, [r3, #3]
			break;
 800d95c:	e008      	b.n	800d970 <put_fat+0x22e>
		}
	}
 800d95e:	bf00      	nop
 800d960:	e006      	b.n	800d970 <put_fat+0x22e>
			if (res != FR_OK) break;
 800d962:	bf00      	nop
 800d964:	e004      	b.n	800d970 <put_fat+0x22e>
			if (res != FR_OK) break;
 800d966:	bf00      	nop
 800d968:	e002      	b.n	800d970 <put_fat+0x22e>
			if (res != FR_OK) break;
 800d96a:	bf00      	nop
 800d96c:	e000      	b.n	800d970 <put_fat+0x22e>
			if (res != FR_OK) break;
 800d96e:	bf00      	nop
	return res;
 800d970:	7ffb      	ldrb	r3, [r7, #31]
}
 800d972:	4618      	mov	r0, r3
 800d974:	3724      	adds	r7, #36	; 0x24
 800d976:	46bd      	mov	sp, r7
 800d978:	bd90      	pop	{r4, r7, pc}

0800d97a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800d97a:	b580      	push	{r7, lr}
 800d97c:	b088      	sub	sp, #32
 800d97e:	af00      	add	r7, sp, #0
 800d980:	60f8      	str	r0, [r7, #12]
 800d982:	60b9      	str	r1, [r7, #8]
 800d984:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800d986:	2300      	movs	r3, #0
 800d988:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800d990:	68bb      	ldr	r3, [r7, #8]
 800d992:	2b01      	cmp	r3, #1
 800d994:	d904      	bls.n	800d9a0 <remove_chain+0x26>
 800d996:	69bb      	ldr	r3, [r7, #24]
 800d998:	699b      	ldr	r3, [r3, #24]
 800d99a:	68ba      	ldr	r2, [r7, #8]
 800d99c:	429a      	cmp	r2, r3
 800d99e:	d301      	bcc.n	800d9a4 <remove_chain+0x2a>
 800d9a0:	2302      	movs	r3, #2
 800d9a2:	e04b      	b.n	800da3c <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d00c      	beq.n	800d9c4 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800d9aa:	f04f 32ff 	mov.w	r2, #4294967295
 800d9ae:	6879      	ldr	r1, [r7, #4]
 800d9b0:	69b8      	ldr	r0, [r7, #24]
 800d9b2:	f7ff fec6 	bl	800d742 <put_fat>
 800d9b6:	4603      	mov	r3, r0
 800d9b8:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800d9ba:	7ffb      	ldrb	r3, [r7, #31]
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d001      	beq.n	800d9c4 <remove_chain+0x4a>
 800d9c0:	7ffb      	ldrb	r3, [r7, #31]
 800d9c2:	e03b      	b.n	800da3c <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800d9c4:	68b9      	ldr	r1, [r7, #8]
 800d9c6:	68f8      	ldr	r0, [r7, #12]
 800d9c8:	f7ff fde7 	bl	800d59a <get_fat>
 800d9cc:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800d9ce:	697b      	ldr	r3, [r7, #20]
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	d031      	beq.n	800da38 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800d9d4:	697b      	ldr	r3, [r7, #20]
 800d9d6:	2b01      	cmp	r3, #1
 800d9d8:	d101      	bne.n	800d9de <remove_chain+0x64>
 800d9da:	2302      	movs	r3, #2
 800d9dc:	e02e      	b.n	800da3c <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800d9de:	697b      	ldr	r3, [r7, #20]
 800d9e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9e4:	d101      	bne.n	800d9ea <remove_chain+0x70>
 800d9e6:	2301      	movs	r3, #1
 800d9e8:	e028      	b.n	800da3c <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800d9ea:	2200      	movs	r2, #0
 800d9ec:	68b9      	ldr	r1, [r7, #8]
 800d9ee:	69b8      	ldr	r0, [r7, #24]
 800d9f0:	f7ff fea7 	bl	800d742 <put_fat>
 800d9f4:	4603      	mov	r3, r0
 800d9f6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800d9f8:	7ffb      	ldrb	r3, [r7, #31]
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d001      	beq.n	800da02 <remove_chain+0x88>
 800d9fe:	7ffb      	ldrb	r3, [r7, #31]
 800da00:	e01c      	b.n	800da3c <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800da02:	69bb      	ldr	r3, [r7, #24]
 800da04:	695a      	ldr	r2, [r3, #20]
 800da06:	69bb      	ldr	r3, [r7, #24]
 800da08:	699b      	ldr	r3, [r3, #24]
 800da0a:	3b02      	subs	r3, #2
 800da0c:	429a      	cmp	r2, r3
 800da0e:	d20b      	bcs.n	800da28 <remove_chain+0xae>
			fs->free_clst++;
 800da10:	69bb      	ldr	r3, [r7, #24]
 800da12:	695b      	ldr	r3, [r3, #20]
 800da14:	1c5a      	adds	r2, r3, #1
 800da16:	69bb      	ldr	r3, [r7, #24]
 800da18:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800da1a:	69bb      	ldr	r3, [r7, #24]
 800da1c:	791b      	ldrb	r3, [r3, #4]
 800da1e:	f043 0301 	orr.w	r3, r3, #1
 800da22:	b2da      	uxtb	r2, r3
 800da24:	69bb      	ldr	r3, [r7, #24]
 800da26:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800da28:	697b      	ldr	r3, [r7, #20]
 800da2a:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800da2c:	69bb      	ldr	r3, [r7, #24]
 800da2e:	699b      	ldr	r3, [r3, #24]
 800da30:	68ba      	ldr	r2, [r7, #8]
 800da32:	429a      	cmp	r2, r3
 800da34:	d3c6      	bcc.n	800d9c4 <remove_chain+0x4a>
 800da36:	e000      	b.n	800da3a <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800da38:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800da3a:	2300      	movs	r3, #0
}
 800da3c:	4618      	mov	r0, r3
 800da3e:	3720      	adds	r7, #32
 800da40:	46bd      	mov	sp, r7
 800da42:	bd80      	pop	{r7, pc}

0800da44 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800da44:	b580      	push	{r7, lr}
 800da46:	b088      	sub	sp, #32
 800da48:	af00      	add	r7, sp, #0
 800da4a:	6078      	str	r0, [r7, #4]
 800da4c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800da54:	683b      	ldr	r3, [r7, #0]
 800da56:	2b00      	cmp	r3, #0
 800da58:	d10d      	bne.n	800da76 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800da5a:	693b      	ldr	r3, [r7, #16]
 800da5c:	691b      	ldr	r3, [r3, #16]
 800da5e:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800da60:	69bb      	ldr	r3, [r7, #24]
 800da62:	2b00      	cmp	r3, #0
 800da64:	d004      	beq.n	800da70 <create_chain+0x2c>
 800da66:	693b      	ldr	r3, [r7, #16]
 800da68:	699b      	ldr	r3, [r3, #24]
 800da6a:	69ba      	ldr	r2, [r7, #24]
 800da6c:	429a      	cmp	r2, r3
 800da6e:	d31b      	bcc.n	800daa8 <create_chain+0x64>
 800da70:	2301      	movs	r3, #1
 800da72:	61bb      	str	r3, [r7, #24]
 800da74:	e018      	b.n	800daa8 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800da76:	6839      	ldr	r1, [r7, #0]
 800da78:	6878      	ldr	r0, [r7, #4]
 800da7a:	f7ff fd8e 	bl	800d59a <get_fat>
 800da7e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800da80:	68fb      	ldr	r3, [r7, #12]
 800da82:	2b01      	cmp	r3, #1
 800da84:	d801      	bhi.n	800da8a <create_chain+0x46>
 800da86:	2301      	movs	r3, #1
 800da88:	e070      	b.n	800db6c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800da8a:	68fb      	ldr	r3, [r7, #12]
 800da8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da90:	d101      	bne.n	800da96 <create_chain+0x52>
 800da92:	68fb      	ldr	r3, [r7, #12]
 800da94:	e06a      	b.n	800db6c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800da96:	693b      	ldr	r3, [r7, #16]
 800da98:	699b      	ldr	r3, [r3, #24]
 800da9a:	68fa      	ldr	r2, [r7, #12]
 800da9c:	429a      	cmp	r2, r3
 800da9e:	d201      	bcs.n	800daa4 <create_chain+0x60>
 800daa0:	68fb      	ldr	r3, [r7, #12]
 800daa2:	e063      	b.n	800db6c <create_chain+0x128>
		scl = clst;
 800daa4:	683b      	ldr	r3, [r7, #0]
 800daa6:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800daa8:	69bb      	ldr	r3, [r7, #24]
 800daaa:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800daac:	69fb      	ldr	r3, [r7, #28]
 800daae:	3301      	adds	r3, #1
 800dab0:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800dab2:	693b      	ldr	r3, [r7, #16]
 800dab4:	699b      	ldr	r3, [r3, #24]
 800dab6:	69fa      	ldr	r2, [r7, #28]
 800dab8:	429a      	cmp	r2, r3
 800daba:	d307      	bcc.n	800dacc <create_chain+0x88>
				ncl = 2;
 800dabc:	2302      	movs	r3, #2
 800dabe:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800dac0:	69fa      	ldr	r2, [r7, #28]
 800dac2:	69bb      	ldr	r3, [r7, #24]
 800dac4:	429a      	cmp	r2, r3
 800dac6:	d901      	bls.n	800dacc <create_chain+0x88>
 800dac8:	2300      	movs	r3, #0
 800daca:	e04f      	b.n	800db6c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800dacc:	69f9      	ldr	r1, [r7, #28]
 800dace:	6878      	ldr	r0, [r7, #4]
 800dad0:	f7ff fd63 	bl	800d59a <get_fat>
 800dad4:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d00e      	beq.n	800dafa <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800dadc:	68fb      	ldr	r3, [r7, #12]
 800dade:	2b01      	cmp	r3, #1
 800dae0:	d003      	beq.n	800daea <create_chain+0xa6>
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dae8:	d101      	bne.n	800daee <create_chain+0xaa>
 800daea:	68fb      	ldr	r3, [r7, #12]
 800daec:	e03e      	b.n	800db6c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800daee:	69fa      	ldr	r2, [r7, #28]
 800daf0:	69bb      	ldr	r3, [r7, #24]
 800daf2:	429a      	cmp	r2, r3
 800daf4:	d1da      	bne.n	800daac <create_chain+0x68>
 800daf6:	2300      	movs	r3, #0
 800daf8:	e038      	b.n	800db6c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800dafa:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800dafc:	f04f 32ff 	mov.w	r2, #4294967295
 800db00:	69f9      	ldr	r1, [r7, #28]
 800db02:	6938      	ldr	r0, [r7, #16]
 800db04:	f7ff fe1d 	bl	800d742 <put_fat>
 800db08:	4603      	mov	r3, r0
 800db0a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800db0c:	7dfb      	ldrb	r3, [r7, #23]
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d109      	bne.n	800db26 <create_chain+0xe2>
 800db12:	683b      	ldr	r3, [r7, #0]
 800db14:	2b00      	cmp	r3, #0
 800db16:	d006      	beq.n	800db26 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800db18:	69fa      	ldr	r2, [r7, #28]
 800db1a:	6839      	ldr	r1, [r7, #0]
 800db1c:	6938      	ldr	r0, [r7, #16]
 800db1e:	f7ff fe10 	bl	800d742 <put_fat>
 800db22:	4603      	mov	r3, r0
 800db24:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800db26:	7dfb      	ldrb	r3, [r7, #23]
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d116      	bne.n	800db5a <create_chain+0x116>
		fs->last_clst = ncl;
 800db2c:	693b      	ldr	r3, [r7, #16]
 800db2e:	69fa      	ldr	r2, [r7, #28]
 800db30:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800db32:	693b      	ldr	r3, [r7, #16]
 800db34:	695a      	ldr	r2, [r3, #20]
 800db36:	693b      	ldr	r3, [r7, #16]
 800db38:	699b      	ldr	r3, [r3, #24]
 800db3a:	3b02      	subs	r3, #2
 800db3c:	429a      	cmp	r2, r3
 800db3e:	d804      	bhi.n	800db4a <create_chain+0x106>
 800db40:	693b      	ldr	r3, [r7, #16]
 800db42:	695b      	ldr	r3, [r3, #20]
 800db44:	1e5a      	subs	r2, r3, #1
 800db46:	693b      	ldr	r3, [r7, #16]
 800db48:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800db4a:	693b      	ldr	r3, [r7, #16]
 800db4c:	791b      	ldrb	r3, [r3, #4]
 800db4e:	f043 0301 	orr.w	r3, r3, #1
 800db52:	b2da      	uxtb	r2, r3
 800db54:	693b      	ldr	r3, [r7, #16]
 800db56:	711a      	strb	r2, [r3, #4]
 800db58:	e007      	b.n	800db6a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800db5a:	7dfb      	ldrb	r3, [r7, #23]
 800db5c:	2b01      	cmp	r3, #1
 800db5e:	d102      	bne.n	800db66 <create_chain+0x122>
 800db60:	f04f 33ff 	mov.w	r3, #4294967295
 800db64:	e000      	b.n	800db68 <create_chain+0x124>
 800db66:	2301      	movs	r3, #1
 800db68:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800db6a:	69fb      	ldr	r3, [r7, #28]
}
 800db6c:	4618      	mov	r0, r3
 800db6e:	3720      	adds	r7, #32
 800db70:	46bd      	mov	sp, r7
 800db72:	bd80      	pop	{r7, pc}

0800db74 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800db74:	b480      	push	{r7}
 800db76:	b087      	sub	sp, #28
 800db78:	af00      	add	r7, sp, #0
 800db7a:	6078      	str	r0, [r7, #4]
 800db7c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	681b      	ldr	r3, [r3, #0]
 800db82:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db88:	3304      	adds	r3, #4
 800db8a:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800db8c:	68fb      	ldr	r3, [r7, #12]
 800db8e:	899b      	ldrh	r3, [r3, #12]
 800db90:	461a      	mov	r2, r3
 800db92:	683b      	ldr	r3, [r7, #0]
 800db94:	fbb3 f3f2 	udiv	r3, r3, r2
 800db98:	68fa      	ldr	r2, [r7, #12]
 800db9a:	8952      	ldrh	r2, [r2, #10]
 800db9c:	fbb3 f3f2 	udiv	r3, r3, r2
 800dba0:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800dba2:	693b      	ldr	r3, [r7, #16]
 800dba4:	1d1a      	adds	r2, r3, #4
 800dba6:	613a      	str	r2, [r7, #16]
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800dbac:	68bb      	ldr	r3, [r7, #8]
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	d101      	bne.n	800dbb6 <clmt_clust+0x42>
 800dbb2:	2300      	movs	r3, #0
 800dbb4:	e010      	b.n	800dbd8 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800dbb6:	697a      	ldr	r2, [r7, #20]
 800dbb8:	68bb      	ldr	r3, [r7, #8]
 800dbba:	429a      	cmp	r2, r3
 800dbbc:	d307      	bcc.n	800dbce <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800dbbe:	697a      	ldr	r2, [r7, #20]
 800dbc0:	68bb      	ldr	r3, [r7, #8]
 800dbc2:	1ad3      	subs	r3, r2, r3
 800dbc4:	617b      	str	r3, [r7, #20]
 800dbc6:	693b      	ldr	r3, [r7, #16]
 800dbc8:	3304      	adds	r3, #4
 800dbca:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800dbcc:	e7e9      	b.n	800dba2 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800dbce:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800dbd0:	693b      	ldr	r3, [r7, #16]
 800dbd2:	681a      	ldr	r2, [r3, #0]
 800dbd4:	697b      	ldr	r3, [r7, #20]
 800dbd6:	4413      	add	r3, r2
}
 800dbd8:	4618      	mov	r0, r3
 800dbda:	371c      	adds	r7, #28
 800dbdc:	46bd      	mov	sp, r7
 800dbde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbe2:	4770      	bx	lr

0800dbe4 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800dbe4:	b580      	push	{r7, lr}
 800dbe6:	b086      	sub	sp, #24
 800dbe8:	af00      	add	r7, sp, #0
 800dbea:	6078      	str	r0, [r7, #4]
 800dbec:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800dbf4:	683b      	ldr	r3, [r7, #0]
 800dbf6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800dbfa:	d204      	bcs.n	800dc06 <dir_sdi+0x22>
 800dbfc:	683b      	ldr	r3, [r7, #0]
 800dbfe:	f003 031f 	and.w	r3, r3, #31
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d001      	beq.n	800dc0a <dir_sdi+0x26>
		return FR_INT_ERR;
 800dc06:	2302      	movs	r3, #2
 800dc08:	e071      	b.n	800dcee <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	683a      	ldr	r2, [r7, #0]
 800dc0e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	689b      	ldr	r3, [r3, #8]
 800dc14:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800dc16:	697b      	ldr	r3, [r7, #20]
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d106      	bne.n	800dc2a <dir_sdi+0x46>
 800dc1c:	693b      	ldr	r3, [r7, #16]
 800dc1e:	781b      	ldrb	r3, [r3, #0]
 800dc20:	2b02      	cmp	r3, #2
 800dc22:	d902      	bls.n	800dc2a <dir_sdi+0x46>
		clst = fs->dirbase;
 800dc24:	693b      	ldr	r3, [r7, #16]
 800dc26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dc28:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800dc2a:	697b      	ldr	r3, [r7, #20]
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d10c      	bne.n	800dc4a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800dc30:	683b      	ldr	r3, [r7, #0]
 800dc32:	095b      	lsrs	r3, r3, #5
 800dc34:	693a      	ldr	r2, [r7, #16]
 800dc36:	8912      	ldrh	r2, [r2, #8]
 800dc38:	4293      	cmp	r3, r2
 800dc3a:	d301      	bcc.n	800dc40 <dir_sdi+0x5c>
 800dc3c:	2302      	movs	r3, #2
 800dc3e:	e056      	b.n	800dcee <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800dc40:	693b      	ldr	r3, [r7, #16]
 800dc42:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	61da      	str	r2, [r3, #28]
 800dc48:	e02d      	b.n	800dca6 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800dc4a:	693b      	ldr	r3, [r7, #16]
 800dc4c:	895b      	ldrh	r3, [r3, #10]
 800dc4e:	461a      	mov	r2, r3
 800dc50:	693b      	ldr	r3, [r7, #16]
 800dc52:	899b      	ldrh	r3, [r3, #12]
 800dc54:	fb02 f303 	mul.w	r3, r2, r3
 800dc58:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800dc5a:	e019      	b.n	800dc90 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	6979      	ldr	r1, [r7, #20]
 800dc60:	4618      	mov	r0, r3
 800dc62:	f7ff fc9a 	bl	800d59a <get_fat>
 800dc66:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800dc68:	697b      	ldr	r3, [r7, #20]
 800dc6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc6e:	d101      	bne.n	800dc74 <dir_sdi+0x90>
 800dc70:	2301      	movs	r3, #1
 800dc72:	e03c      	b.n	800dcee <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800dc74:	697b      	ldr	r3, [r7, #20]
 800dc76:	2b01      	cmp	r3, #1
 800dc78:	d904      	bls.n	800dc84 <dir_sdi+0xa0>
 800dc7a:	693b      	ldr	r3, [r7, #16]
 800dc7c:	699b      	ldr	r3, [r3, #24]
 800dc7e:	697a      	ldr	r2, [r7, #20]
 800dc80:	429a      	cmp	r2, r3
 800dc82:	d301      	bcc.n	800dc88 <dir_sdi+0xa4>
 800dc84:	2302      	movs	r3, #2
 800dc86:	e032      	b.n	800dcee <dir_sdi+0x10a>
			ofs -= csz;
 800dc88:	683a      	ldr	r2, [r7, #0]
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	1ad3      	subs	r3, r2, r3
 800dc8e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800dc90:	683a      	ldr	r2, [r7, #0]
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	429a      	cmp	r2, r3
 800dc96:	d2e1      	bcs.n	800dc5c <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800dc98:	6979      	ldr	r1, [r7, #20]
 800dc9a:	6938      	ldr	r0, [r7, #16]
 800dc9c:	f7ff fc5e 	bl	800d55c <clust2sect>
 800dca0:	4602      	mov	r2, r0
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	697a      	ldr	r2, [r7, #20]
 800dcaa:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	69db      	ldr	r3, [r3, #28]
 800dcb0:	2b00      	cmp	r3, #0
 800dcb2:	d101      	bne.n	800dcb8 <dir_sdi+0xd4>
 800dcb4:	2302      	movs	r3, #2
 800dcb6:	e01a      	b.n	800dcee <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	69da      	ldr	r2, [r3, #28]
 800dcbc:	693b      	ldr	r3, [r7, #16]
 800dcbe:	899b      	ldrh	r3, [r3, #12]
 800dcc0:	4619      	mov	r1, r3
 800dcc2:	683b      	ldr	r3, [r7, #0]
 800dcc4:	fbb3 f3f1 	udiv	r3, r3, r1
 800dcc8:	441a      	add	r2, r3
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800dcce:	693b      	ldr	r3, [r7, #16]
 800dcd0:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800dcd4:	693b      	ldr	r3, [r7, #16]
 800dcd6:	899b      	ldrh	r3, [r3, #12]
 800dcd8:	461a      	mov	r2, r3
 800dcda:	683b      	ldr	r3, [r7, #0]
 800dcdc:	fbb3 f0f2 	udiv	r0, r3, r2
 800dce0:	fb00 f202 	mul.w	r2, r0, r2
 800dce4:	1a9b      	subs	r3, r3, r2
 800dce6:	18ca      	adds	r2, r1, r3
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800dcec:	2300      	movs	r3, #0
}
 800dcee:	4618      	mov	r0, r3
 800dcf0:	3718      	adds	r7, #24
 800dcf2:	46bd      	mov	sp, r7
 800dcf4:	bd80      	pop	{r7, pc}

0800dcf6 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800dcf6:	b580      	push	{r7, lr}
 800dcf8:	b086      	sub	sp, #24
 800dcfa:	af00      	add	r7, sp, #0
 800dcfc:	6078      	str	r0, [r7, #4]
 800dcfe:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	695b      	ldr	r3, [r3, #20]
 800dd0a:	3320      	adds	r3, #32
 800dd0c:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	69db      	ldr	r3, [r3, #28]
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d003      	beq.n	800dd1e <dir_next+0x28>
 800dd16:	68bb      	ldr	r3, [r7, #8]
 800dd18:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800dd1c:	d301      	bcc.n	800dd22 <dir_next+0x2c>
 800dd1e:	2304      	movs	r3, #4
 800dd20:	e0bb      	b.n	800de9a <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	899b      	ldrh	r3, [r3, #12]
 800dd26:	461a      	mov	r2, r3
 800dd28:	68bb      	ldr	r3, [r7, #8]
 800dd2a:	fbb3 f1f2 	udiv	r1, r3, r2
 800dd2e:	fb01 f202 	mul.w	r2, r1, r2
 800dd32:	1a9b      	subs	r3, r3, r2
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	f040 809d 	bne.w	800de74 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	69db      	ldr	r3, [r3, #28]
 800dd3e:	1c5a      	adds	r2, r3, #1
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	699b      	ldr	r3, [r3, #24]
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d10b      	bne.n	800dd64 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800dd4c:	68bb      	ldr	r3, [r7, #8]
 800dd4e:	095b      	lsrs	r3, r3, #5
 800dd50:	68fa      	ldr	r2, [r7, #12]
 800dd52:	8912      	ldrh	r2, [r2, #8]
 800dd54:	4293      	cmp	r3, r2
 800dd56:	f0c0 808d 	bcc.w	800de74 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	2200      	movs	r2, #0
 800dd5e:	61da      	str	r2, [r3, #28]
 800dd60:	2304      	movs	r3, #4
 800dd62:	e09a      	b.n	800de9a <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	899b      	ldrh	r3, [r3, #12]
 800dd68:	461a      	mov	r2, r3
 800dd6a:	68bb      	ldr	r3, [r7, #8]
 800dd6c:	fbb3 f3f2 	udiv	r3, r3, r2
 800dd70:	68fa      	ldr	r2, [r7, #12]
 800dd72:	8952      	ldrh	r2, [r2, #10]
 800dd74:	3a01      	subs	r2, #1
 800dd76:	4013      	ands	r3, r2
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d17b      	bne.n	800de74 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800dd7c:	687a      	ldr	r2, [r7, #4]
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	699b      	ldr	r3, [r3, #24]
 800dd82:	4619      	mov	r1, r3
 800dd84:	4610      	mov	r0, r2
 800dd86:	f7ff fc08 	bl	800d59a <get_fat>
 800dd8a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800dd8c:	697b      	ldr	r3, [r7, #20]
 800dd8e:	2b01      	cmp	r3, #1
 800dd90:	d801      	bhi.n	800dd96 <dir_next+0xa0>
 800dd92:	2302      	movs	r3, #2
 800dd94:	e081      	b.n	800de9a <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800dd96:	697b      	ldr	r3, [r7, #20]
 800dd98:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd9c:	d101      	bne.n	800dda2 <dir_next+0xac>
 800dd9e:	2301      	movs	r3, #1
 800dda0:	e07b      	b.n	800de9a <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800dda2:	68fb      	ldr	r3, [r7, #12]
 800dda4:	699b      	ldr	r3, [r3, #24]
 800dda6:	697a      	ldr	r2, [r7, #20]
 800dda8:	429a      	cmp	r2, r3
 800ddaa:	d359      	bcc.n	800de60 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800ddac:	683b      	ldr	r3, [r7, #0]
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	d104      	bne.n	800ddbc <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	2200      	movs	r2, #0
 800ddb6:	61da      	str	r2, [r3, #28]
 800ddb8:	2304      	movs	r3, #4
 800ddba:	e06e      	b.n	800de9a <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800ddbc:	687a      	ldr	r2, [r7, #4]
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	699b      	ldr	r3, [r3, #24]
 800ddc2:	4619      	mov	r1, r3
 800ddc4:	4610      	mov	r0, r2
 800ddc6:	f7ff fe3d 	bl	800da44 <create_chain>
 800ddca:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800ddcc:	697b      	ldr	r3, [r7, #20]
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	d101      	bne.n	800ddd6 <dir_next+0xe0>
 800ddd2:	2307      	movs	r3, #7
 800ddd4:	e061      	b.n	800de9a <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800ddd6:	697b      	ldr	r3, [r7, #20]
 800ddd8:	2b01      	cmp	r3, #1
 800ddda:	d101      	bne.n	800dde0 <dir_next+0xea>
 800dddc:	2302      	movs	r3, #2
 800ddde:	e05c      	b.n	800de9a <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800dde0:	697b      	ldr	r3, [r7, #20]
 800dde2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dde6:	d101      	bne.n	800ddec <dir_next+0xf6>
 800dde8:	2301      	movs	r3, #1
 800ddea:	e056      	b.n	800de9a <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800ddec:	68f8      	ldr	r0, [r7, #12]
 800ddee:	f7ff fad3 	bl	800d398 <sync_window>
 800ddf2:	4603      	mov	r3, r0
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	d001      	beq.n	800ddfc <dir_next+0x106>
 800ddf8:	2301      	movs	r3, #1
 800ddfa:	e04e      	b.n	800de9a <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800ddfc:	68fb      	ldr	r3, [r7, #12]
 800ddfe:	f103 0034 	add.w	r0, r3, #52	; 0x34
 800de02:	68fb      	ldr	r3, [r7, #12]
 800de04:	899b      	ldrh	r3, [r3, #12]
 800de06:	461a      	mov	r2, r3
 800de08:	2100      	movs	r1, #0
 800de0a:	f7ff f8fc 	bl	800d006 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800de0e:	2300      	movs	r3, #0
 800de10:	613b      	str	r3, [r7, #16]
 800de12:	6979      	ldr	r1, [r7, #20]
 800de14:	68f8      	ldr	r0, [r7, #12]
 800de16:	f7ff fba1 	bl	800d55c <clust2sect>
 800de1a:	4602      	mov	r2, r0
 800de1c:	68fb      	ldr	r3, [r7, #12]
 800de1e:	631a      	str	r2, [r3, #48]	; 0x30
 800de20:	e012      	b.n	800de48 <dir_next+0x152>
						fs->wflag = 1;
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	2201      	movs	r2, #1
 800de26:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800de28:	68f8      	ldr	r0, [r7, #12]
 800de2a:	f7ff fab5 	bl	800d398 <sync_window>
 800de2e:	4603      	mov	r3, r0
 800de30:	2b00      	cmp	r3, #0
 800de32:	d001      	beq.n	800de38 <dir_next+0x142>
 800de34:	2301      	movs	r3, #1
 800de36:	e030      	b.n	800de9a <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800de38:	693b      	ldr	r3, [r7, #16]
 800de3a:	3301      	adds	r3, #1
 800de3c:	613b      	str	r3, [r7, #16]
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de42:	1c5a      	adds	r2, r3, #1
 800de44:	68fb      	ldr	r3, [r7, #12]
 800de46:	631a      	str	r2, [r3, #48]	; 0x30
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	895b      	ldrh	r3, [r3, #10]
 800de4c:	461a      	mov	r2, r3
 800de4e:	693b      	ldr	r3, [r7, #16]
 800de50:	4293      	cmp	r3, r2
 800de52:	d3e6      	bcc.n	800de22 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800de54:	68fb      	ldr	r3, [r7, #12]
 800de56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800de58:	693b      	ldr	r3, [r7, #16]
 800de5a:	1ad2      	subs	r2, r2, r3
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	697a      	ldr	r2, [r7, #20]
 800de64:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800de66:	6979      	ldr	r1, [r7, #20]
 800de68:	68f8      	ldr	r0, [r7, #12]
 800de6a:	f7ff fb77 	bl	800d55c <clust2sect>
 800de6e:	4602      	mov	r2, r0
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	68ba      	ldr	r2, [r7, #8]
 800de78:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800de7a:	68fb      	ldr	r3, [r7, #12]
 800de7c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	899b      	ldrh	r3, [r3, #12]
 800de84:	461a      	mov	r2, r3
 800de86:	68bb      	ldr	r3, [r7, #8]
 800de88:	fbb3 f0f2 	udiv	r0, r3, r2
 800de8c:	fb00 f202 	mul.w	r2, r0, r2
 800de90:	1a9b      	subs	r3, r3, r2
 800de92:	18ca      	adds	r2, r1, r3
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800de98:	2300      	movs	r3, #0
}
 800de9a:	4618      	mov	r0, r3
 800de9c:	3718      	adds	r7, #24
 800de9e:	46bd      	mov	sp, r7
 800dea0:	bd80      	pop	{r7, pc}

0800dea2 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800dea2:	b580      	push	{r7, lr}
 800dea4:	b086      	sub	sp, #24
 800dea6:	af00      	add	r7, sp, #0
 800dea8:	6078      	str	r0, [r7, #4]
 800deaa:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800deb2:	2100      	movs	r1, #0
 800deb4:	6878      	ldr	r0, [r7, #4]
 800deb6:	f7ff fe95 	bl	800dbe4 <dir_sdi>
 800deba:	4603      	mov	r3, r0
 800debc:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800debe:	7dfb      	ldrb	r3, [r7, #23]
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d12b      	bne.n	800df1c <dir_alloc+0x7a>
		n = 0;
 800dec4:	2300      	movs	r3, #0
 800dec6:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	69db      	ldr	r3, [r3, #28]
 800decc:	4619      	mov	r1, r3
 800dece:	68f8      	ldr	r0, [r7, #12]
 800ded0:	f7ff faa6 	bl	800d420 <move_window>
 800ded4:	4603      	mov	r3, r0
 800ded6:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ded8:	7dfb      	ldrb	r3, [r7, #23]
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d11d      	bne.n	800df1a <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	6a1b      	ldr	r3, [r3, #32]
 800dee2:	781b      	ldrb	r3, [r3, #0]
 800dee4:	2be5      	cmp	r3, #229	; 0xe5
 800dee6:	d004      	beq.n	800def2 <dir_alloc+0x50>
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	6a1b      	ldr	r3, [r3, #32]
 800deec:	781b      	ldrb	r3, [r3, #0]
 800deee:	2b00      	cmp	r3, #0
 800def0:	d107      	bne.n	800df02 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800def2:	693b      	ldr	r3, [r7, #16]
 800def4:	3301      	adds	r3, #1
 800def6:	613b      	str	r3, [r7, #16]
 800def8:	693a      	ldr	r2, [r7, #16]
 800defa:	683b      	ldr	r3, [r7, #0]
 800defc:	429a      	cmp	r2, r3
 800defe:	d102      	bne.n	800df06 <dir_alloc+0x64>
 800df00:	e00c      	b.n	800df1c <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800df02:	2300      	movs	r3, #0
 800df04:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800df06:	2101      	movs	r1, #1
 800df08:	6878      	ldr	r0, [r7, #4]
 800df0a:	f7ff fef4 	bl	800dcf6 <dir_next>
 800df0e:	4603      	mov	r3, r0
 800df10:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800df12:	7dfb      	ldrb	r3, [r7, #23]
 800df14:	2b00      	cmp	r3, #0
 800df16:	d0d7      	beq.n	800dec8 <dir_alloc+0x26>
 800df18:	e000      	b.n	800df1c <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800df1a:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800df1c:	7dfb      	ldrb	r3, [r7, #23]
 800df1e:	2b04      	cmp	r3, #4
 800df20:	d101      	bne.n	800df26 <dir_alloc+0x84>
 800df22:	2307      	movs	r3, #7
 800df24:	75fb      	strb	r3, [r7, #23]
	return res;
 800df26:	7dfb      	ldrb	r3, [r7, #23]
}
 800df28:	4618      	mov	r0, r3
 800df2a:	3718      	adds	r7, #24
 800df2c:	46bd      	mov	sp, r7
 800df2e:	bd80      	pop	{r7, pc}

0800df30 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800df30:	b580      	push	{r7, lr}
 800df32:	b084      	sub	sp, #16
 800df34:	af00      	add	r7, sp, #0
 800df36:	6078      	str	r0, [r7, #4]
 800df38:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800df3a:	683b      	ldr	r3, [r7, #0]
 800df3c:	331a      	adds	r3, #26
 800df3e:	4618      	mov	r0, r3
 800df40:	f7fe ffbe 	bl	800cec0 <ld_word>
 800df44:	4603      	mov	r3, r0
 800df46:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	781b      	ldrb	r3, [r3, #0]
 800df4c:	2b03      	cmp	r3, #3
 800df4e:	d109      	bne.n	800df64 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800df50:	683b      	ldr	r3, [r7, #0]
 800df52:	3314      	adds	r3, #20
 800df54:	4618      	mov	r0, r3
 800df56:	f7fe ffb3 	bl	800cec0 <ld_word>
 800df5a:	4603      	mov	r3, r0
 800df5c:	041b      	lsls	r3, r3, #16
 800df5e:	68fa      	ldr	r2, [r7, #12]
 800df60:	4313      	orrs	r3, r2
 800df62:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800df64:	68fb      	ldr	r3, [r7, #12]
}
 800df66:	4618      	mov	r0, r3
 800df68:	3710      	adds	r7, #16
 800df6a:	46bd      	mov	sp, r7
 800df6c:	bd80      	pop	{r7, pc}

0800df6e <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800df6e:	b580      	push	{r7, lr}
 800df70:	b084      	sub	sp, #16
 800df72:	af00      	add	r7, sp, #0
 800df74:	60f8      	str	r0, [r7, #12]
 800df76:	60b9      	str	r1, [r7, #8]
 800df78:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800df7a:	68bb      	ldr	r3, [r7, #8]
 800df7c:	331a      	adds	r3, #26
 800df7e:	687a      	ldr	r2, [r7, #4]
 800df80:	b292      	uxth	r2, r2
 800df82:	4611      	mov	r1, r2
 800df84:	4618      	mov	r0, r3
 800df86:	f7fe ffd6 	bl	800cf36 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800df8a:	68fb      	ldr	r3, [r7, #12]
 800df8c:	781b      	ldrb	r3, [r3, #0]
 800df8e:	2b03      	cmp	r3, #3
 800df90:	d109      	bne.n	800dfa6 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800df92:	68bb      	ldr	r3, [r7, #8]
 800df94:	f103 0214 	add.w	r2, r3, #20
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	0c1b      	lsrs	r3, r3, #16
 800df9c:	b29b      	uxth	r3, r3
 800df9e:	4619      	mov	r1, r3
 800dfa0:	4610      	mov	r0, r2
 800dfa2:	f7fe ffc8 	bl	800cf36 <st_word>
	}
}
 800dfa6:	bf00      	nop
 800dfa8:	3710      	adds	r7, #16
 800dfaa:	46bd      	mov	sp, r7
 800dfac:	bd80      	pop	{r7, pc}

0800dfae <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800dfae:	b580      	push	{r7, lr}
 800dfb0:	b086      	sub	sp, #24
 800dfb2:	af00      	add	r7, sp, #0
 800dfb4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800dfbc:	2100      	movs	r1, #0
 800dfbe:	6878      	ldr	r0, [r7, #4]
 800dfc0:	f7ff fe10 	bl	800dbe4 <dir_sdi>
 800dfc4:	4603      	mov	r3, r0
 800dfc6:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800dfc8:	7dfb      	ldrb	r3, [r7, #23]
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d001      	beq.n	800dfd2 <dir_find+0x24>
 800dfce:	7dfb      	ldrb	r3, [r7, #23]
 800dfd0:	e03e      	b.n	800e050 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	69db      	ldr	r3, [r3, #28]
 800dfd6:	4619      	mov	r1, r3
 800dfd8:	6938      	ldr	r0, [r7, #16]
 800dfda:	f7ff fa21 	bl	800d420 <move_window>
 800dfde:	4603      	mov	r3, r0
 800dfe0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800dfe2:	7dfb      	ldrb	r3, [r7, #23]
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d12f      	bne.n	800e048 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	6a1b      	ldr	r3, [r3, #32]
 800dfec:	781b      	ldrb	r3, [r3, #0]
 800dfee:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800dff0:	7bfb      	ldrb	r3, [r7, #15]
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d102      	bne.n	800dffc <dir_find+0x4e>
 800dff6:	2304      	movs	r3, #4
 800dff8:	75fb      	strb	r3, [r7, #23]
 800dffa:	e028      	b.n	800e04e <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	6a1b      	ldr	r3, [r3, #32]
 800e000:	330b      	adds	r3, #11
 800e002:	781b      	ldrb	r3, [r3, #0]
 800e004:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e008:	b2da      	uxtb	r2, r3
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	6a1b      	ldr	r3, [r3, #32]
 800e012:	330b      	adds	r3, #11
 800e014:	781b      	ldrb	r3, [r3, #0]
 800e016:	f003 0308 	and.w	r3, r3, #8
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d10a      	bne.n	800e034 <dir_find+0x86>
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	6a18      	ldr	r0, [r3, #32]
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	3324      	adds	r3, #36	; 0x24
 800e026:	220b      	movs	r2, #11
 800e028:	4619      	mov	r1, r3
 800e02a:	f7ff f807 	bl	800d03c <mem_cmp>
 800e02e:	4603      	mov	r3, r0
 800e030:	2b00      	cmp	r3, #0
 800e032:	d00b      	beq.n	800e04c <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800e034:	2100      	movs	r1, #0
 800e036:	6878      	ldr	r0, [r7, #4]
 800e038:	f7ff fe5d 	bl	800dcf6 <dir_next>
 800e03c:	4603      	mov	r3, r0
 800e03e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800e040:	7dfb      	ldrb	r3, [r7, #23]
 800e042:	2b00      	cmp	r3, #0
 800e044:	d0c5      	beq.n	800dfd2 <dir_find+0x24>
 800e046:	e002      	b.n	800e04e <dir_find+0xa0>
		if (res != FR_OK) break;
 800e048:	bf00      	nop
 800e04a:	e000      	b.n	800e04e <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800e04c:	bf00      	nop

	return res;
 800e04e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e050:	4618      	mov	r0, r3
 800e052:	3718      	adds	r7, #24
 800e054:	46bd      	mov	sp, r7
 800e056:	bd80      	pop	{r7, pc}

0800e058 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800e058:	b580      	push	{r7, lr}
 800e05a:	b084      	sub	sp, #16
 800e05c:	af00      	add	r7, sp, #0
 800e05e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800e066:	2101      	movs	r1, #1
 800e068:	6878      	ldr	r0, [r7, #4]
 800e06a:	f7ff ff1a 	bl	800dea2 <dir_alloc>
 800e06e:	4603      	mov	r3, r0
 800e070:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800e072:	7bfb      	ldrb	r3, [r7, #15]
 800e074:	2b00      	cmp	r3, #0
 800e076:	d11c      	bne.n	800e0b2 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	69db      	ldr	r3, [r3, #28]
 800e07c:	4619      	mov	r1, r3
 800e07e:	68b8      	ldr	r0, [r7, #8]
 800e080:	f7ff f9ce 	bl	800d420 <move_window>
 800e084:	4603      	mov	r3, r0
 800e086:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800e088:	7bfb      	ldrb	r3, [r7, #15]
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d111      	bne.n	800e0b2 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	6a1b      	ldr	r3, [r3, #32]
 800e092:	2220      	movs	r2, #32
 800e094:	2100      	movs	r1, #0
 800e096:	4618      	mov	r0, r3
 800e098:	f7fe ffb5 	bl	800d006 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	6a18      	ldr	r0, [r3, #32]
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	3324      	adds	r3, #36	; 0x24
 800e0a4:	220b      	movs	r2, #11
 800e0a6:	4619      	mov	r1, r3
 800e0a8:	f7fe ff8c 	bl	800cfc4 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800e0ac:	68bb      	ldr	r3, [r7, #8]
 800e0ae:	2201      	movs	r2, #1
 800e0b0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800e0b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0b4:	4618      	mov	r0, r3
 800e0b6:	3710      	adds	r7, #16
 800e0b8:	46bd      	mov	sp, r7
 800e0ba:	bd80      	pop	{r7, pc}

0800e0bc <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800e0bc:	b580      	push	{r7, lr}
 800e0be:	b086      	sub	sp, #24
 800e0c0:	af00      	add	r7, sp, #0
 800e0c2:	6078      	str	r0, [r7, #4]
 800e0c4:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800e0c6:	683b      	ldr	r3, [r7, #0]
 800e0c8:	2200      	movs	r2, #0
 800e0ca:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	69db      	ldr	r3, [r3, #28]
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d04e      	beq.n	800e172 <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 800e0d4:	2300      	movs	r3, #0
 800e0d6:	613b      	str	r3, [r7, #16]
 800e0d8:	693b      	ldr	r3, [r7, #16]
 800e0da:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 800e0dc:	e021      	b.n	800e122 <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	6a1a      	ldr	r2, [r3, #32]
 800e0e2:	697b      	ldr	r3, [r7, #20]
 800e0e4:	1c59      	adds	r1, r3, #1
 800e0e6:	6179      	str	r1, [r7, #20]
 800e0e8:	4413      	add	r3, r2
 800e0ea:	781b      	ldrb	r3, [r3, #0]
 800e0ec:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 800e0ee:	7bfb      	ldrb	r3, [r7, #15]
 800e0f0:	2b20      	cmp	r3, #32
 800e0f2:	d100      	bne.n	800e0f6 <get_fileinfo+0x3a>
 800e0f4:	e015      	b.n	800e122 <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800e0f6:	7bfb      	ldrb	r3, [r7, #15]
 800e0f8:	2b05      	cmp	r3, #5
 800e0fa:	d101      	bne.n	800e100 <get_fileinfo+0x44>
 800e0fc:	23e5      	movs	r3, #229	; 0xe5
 800e0fe:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 800e100:	697b      	ldr	r3, [r7, #20]
 800e102:	2b09      	cmp	r3, #9
 800e104:	d106      	bne.n	800e114 <get_fileinfo+0x58>
 800e106:	693b      	ldr	r3, [r7, #16]
 800e108:	1c5a      	adds	r2, r3, #1
 800e10a:	613a      	str	r2, [r7, #16]
 800e10c:	683a      	ldr	r2, [r7, #0]
 800e10e:	4413      	add	r3, r2
 800e110:	222e      	movs	r2, #46	; 0x2e
 800e112:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 800e114:	693b      	ldr	r3, [r7, #16]
 800e116:	1c5a      	adds	r2, r3, #1
 800e118:	613a      	str	r2, [r7, #16]
 800e11a:	683a      	ldr	r2, [r7, #0]
 800e11c:	4413      	add	r3, r2
 800e11e:	7bfa      	ldrb	r2, [r7, #15]
 800e120:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 800e122:	697b      	ldr	r3, [r7, #20]
 800e124:	2b0a      	cmp	r3, #10
 800e126:	d9da      	bls.n	800e0de <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 800e128:	683a      	ldr	r2, [r7, #0]
 800e12a:	693b      	ldr	r3, [r7, #16]
 800e12c:	4413      	add	r3, r2
 800e12e:	3309      	adds	r3, #9
 800e130:	2200      	movs	r2, #0
 800e132:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	6a1b      	ldr	r3, [r3, #32]
 800e138:	7ada      	ldrb	r2, [r3, #11]
 800e13a:	683b      	ldr	r3, [r7, #0]
 800e13c:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	6a1b      	ldr	r3, [r3, #32]
 800e142:	331c      	adds	r3, #28
 800e144:	4618      	mov	r0, r3
 800e146:	f7fe fed3 	bl	800cef0 <ld_dword>
 800e14a:	4602      	mov	r2, r0
 800e14c:	683b      	ldr	r3, [r7, #0]
 800e14e:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	6a1b      	ldr	r3, [r3, #32]
 800e154:	3316      	adds	r3, #22
 800e156:	4618      	mov	r0, r3
 800e158:	f7fe feca 	bl	800cef0 <ld_dword>
 800e15c:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800e15e:	68bb      	ldr	r3, [r7, #8]
 800e160:	b29a      	uxth	r2, r3
 800e162:	683b      	ldr	r3, [r7, #0]
 800e164:	80da      	strh	r2, [r3, #6]
 800e166:	68bb      	ldr	r3, [r7, #8]
 800e168:	0c1b      	lsrs	r3, r3, #16
 800e16a:	b29a      	uxth	r2, r3
 800e16c:	683b      	ldr	r3, [r7, #0]
 800e16e:	809a      	strh	r2, [r3, #4]
 800e170:	e000      	b.n	800e174 <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800e172:	bf00      	nop
}
 800e174:	3718      	adds	r7, #24
 800e176:	46bd      	mov	sp, r7
 800e178:	bd80      	pop	{r7, pc}
	...

0800e17c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800e17c:	b580      	push	{r7, lr}
 800e17e:	b088      	sub	sp, #32
 800e180:	af00      	add	r7, sp, #0
 800e182:	6078      	str	r0, [r7, #4]
 800e184:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800e186:	683b      	ldr	r3, [r7, #0]
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	60fb      	str	r3, [r7, #12]
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	3324      	adds	r3, #36	; 0x24
 800e190:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800e192:	220b      	movs	r2, #11
 800e194:	2120      	movs	r1, #32
 800e196:	68b8      	ldr	r0, [r7, #8]
 800e198:	f7fe ff35 	bl	800d006 <mem_set>
	si = i = 0; ni = 8;
 800e19c:	2300      	movs	r3, #0
 800e19e:	613b      	str	r3, [r7, #16]
 800e1a0:	693b      	ldr	r3, [r7, #16]
 800e1a2:	61fb      	str	r3, [r7, #28]
 800e1a4:	2308      	movs	r3, #8
 800e1a6:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800e1a8:	69fb      	ldr	r3, [r7, #28]
 800e1aa:	1c5a      	adds	r2, r3, #1
 800e1ac:	61fa      	str	r2, [r7, #28]
 800e1ae:	68fa      	ldr	r2, [r7, #12]
 800e1b0:	4413      	add	r3, r2
 800e1b2:	781b      	ldrb	r3, [r3, #0]
 800e1b4:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800e1b6:	7efb      	ldrb	r3, [r7, #27]
 800e1b8:	2b20      	cmp	r3, #32
 800e1ba:	d94e      	bls.n	800e25a <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800e1bc:	7efb      	ldrb	r3, [r7, #27]
 800e1be:	2b2f      	cmp	r3, #47	; 0x2f
 800e1c0:	d006      	beq.n	800e1d0 <create_name+0x54>
 800e1c2:	7efb      	ldrb	r3, [r7, #27]
 800e1c4:	2b5c      	cmp	r3, #92	; 0x5c
 800e1c6:	d110      	bne.n	800e1ea <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800e1c8:	e002      	b.n	800e1d0 <create_name+0x54>
 800e1ca:	69fb      	ldr	r3, [r7, #28]
 800e1cc:	3301      	adds	r3, #1
 800e1ce:	61fb      	str	r3, [r7, #28]
 800e1d0:	68fa      	ldr	r2, [r7, #12]
 800e1d2:	69fb      	ldr	r3, [r7, #28]
 800e1d4:	4413      	add	r3, r2
 800e1d6:	781b      	ldrb	r3, [r3, #0]
 800e1d8:	2b2f      	cmp	r3, #47	; 0x2f
 800e1da:	d0f6      	beq.n	800e1ca <create_name+0x4e>
 800e1dc:	68fa      	ldr	r2, [r7, #12]
 800e1de:	69fb      	ldr	r3, [r7, #28]
 800e1e0:	4413      	add	r3, r2
 800e1e2:	781b      	ldrb	r3, [r3, #0]
 800e1e4:	2b5c      	cmp	r3, #92	; 0x5c
 800e1e6:	d0f0      	beq.n	800e1ca <create_name+0x4e>
			break;
 800e1e8:	e038      	b.n	800e25c <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800e1ea:	7efb      	ldrb	r3, [r7, #27]
 800e1ec:	2b2e      	cmp	r3, #46	; 0x2e
 800e1ee:	d003      	beq.n	800e1f8 <create_name+0x7c>
 800e1f0:	693a      	ldr	r2, [r7, #16]
 800e1f2:	697b      	ldr	r3, [r7, #20]
 800e1f4:	429a      	cmp	r2, r3
 800e1f6:	d30c      	bcc.n	800e212 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800e1f8:	697b      	ldr	r3, [r7, #20]
 800e1fa:	2b0b      	cmp	r3, #11
 800e1fc:	d002      	beq.n	800e204 <create_name+0x88>
 800e1fe:	7efb      	ldrb	r3, [r7, #27]
 800e200:	2b2e      	cmp	r3, #46	; 0x2e
 800e202:	d001      	beq.n	800e208 <create_name+0x8c>
 800e204:	2306      	movs	r3, #6
 800e206:	e044      	b.n	800e292 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800e208:	2308      	movs	r3, #8
 800e20a:	613b      	str	r3, [r7, #16]
 800e20c:	230b      	movs	r3, #11
 800e20e:	617b      	str	r3, [r7, #20]
			continue;
 800e210:	e022      	b.n	800e258 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800e212:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800e216:	2b00      	cmp	r3, #0
 800e218:	da04      	bge.n	800e224 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800e21a:	7efb      	ldrb	r3, [r7, #27]
 800e21c:	3b80      	subs	r3, #128	; 0x80
 800e21e:	4a1f      	ldr	r2, [pc, #124]	; (800e29c <create_name+0x120>)
 800e220:	5cd3      	ldrb	r3, [r2, r3]
 800e222:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800e224:	7efb      	ldrb	r3, [r7, #27]
 800e226:	4619      	mov	r1, r3
 800e228:	481d      	ldr	r0, [pc, #116]	; (800e2a0 <create_name+0x124>)
 800e22a:	f7fe ff2e 	bl	800d08a <chk_chr>
 800e22e:	4603      	mov	r3, r0
 800e230:	2b00      	cmp	r3, #0
 800e232:	d001      	beq.n	800e238 <create_name+0xbc>
 800e234:	2306      	movs	r3, #6
 800e236:	e02c      	b.n	800e292 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800e238:	7efb      	ldrb	r3, [r7, #27]
 800e23a:	2b60      	cmp	r3, #96	; 0x60
 800e23c:	d905      	bls.n	800e24a <create_name+0xce>
 800e23e:	7efb      	ldrb	r3, [r7, #27]
 800e240:	2b7a      	cmp	r3, #122	; 0x7a
 800e242:	d802      	bhi.n	800e24a <create_name+0xce>
 800e244:	7efb      	ldrb	r3, [r7, #27]
 800e246:	3b20      	subs	r3, #32
 800e248:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800e24a:	693b      	ldr	r3, [r7, #16]
 800e24c:	1c5a      	adds	r2, r3, #1
 800e24e:	613a      	str	r2, [r7, #16]
 800e250:	68ba      	ldr	r2, [r7, #8]
 800e252:	4413      	add	r3, r2
 800e254:	7efa      	ldrb	r2, [r7, #27]
 800e256:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800e258:	e7a6      	b.n	800e1a8 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800e25a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800e25c:	68fa      	ldr	r2, [r7, #12]
 800e25e:	69fb      	ldr	r3, [r7, #28]
 800e260:	441a      	add	r2, r3
 800e262:	683b      	ldr	r3, [r7, #0]
 800e264:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800e266:	693b      	ldr	r3, [r7, #16]
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d101      	bne.n	800e270 <create_name+0xf4>
 800e26c:	2306      	movs	r3, #6
 800e26e:	e010      	b.n	800e292 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800e270:	68bb      	ldr	r3, [r7, #8]
 800e272:	781b      	ldrb	r3, [r3, #0]
 800e274:	2be5      	cmp	r3, #229	; 0xe5
 800e276:	d102      	bne.n	800e27e <create_name+0x102>
 800e278:	68bb      	ldr	r3, [r7, #8]
 800e27a:	2205      	movs	r2, #5
 800e27c:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800e27e:	7efb      	ldrb	r3, [r7, #27]
 800e280:	2b20      	cmp	r3, #32
 800e282:	d801      	bhi.n	800e288 <create_name+0x10c>
 800e284:	2204      	movs	r2, #4
 800e286:	e000      	b.n	800e28a <create_name+0x10e>
 800e288:	2200      	movs	r2, #0
 800e28a:	68bb      	ldr	r3, [r7, #8]
 800e28c:	330b      	adds	r3, #11
 800e28e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800e290:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800e292:	4618      	mov	r0, r3
 800e294:	3720      	adds	r7, #32
 800e296:	46bd      	mov	sp, r7
 800e298:	bd80      	pop	{r7, pc}
 800e29a:	bf00      	nop
 800e29c:	0802e4bc 	.word	0x0802e4bc
 800e2a0:	08013e6c 	.word	0x08013e6c

0800e2a4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800e2a4:	b580      	push	{r7, lr}
 800e2a6:	b086      	sub	sp, #24
 800e2a8:	af00      	add	r7, sp, #0
 800e2aa:	6078      	str	r0, [r7, #4]
 800e2ac:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800e2b2:	693b      	ldr	r3, [r7, #16]
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800e2b8:	e002      	b.n	800e2c0 <follow_path+0x1c>
 800e2ba:	683b      	ldr	r3, [r7, #0]
 800e2bc:	3301      	adds	r3, #1
 800e2be:	603b      	str	r3, [r7, #0]
 800e2c0:	683b      	ldr	r3, [r7, #0]
 800e2c2:	781b      	ldrb	r3, [r3, #0]
 800e2c4:	2b2f      	cmp	r3, #47	; 0x2f
 800e2c6:	d0f8      	beq.n	800e2ba <follow_path+0x16>
 800e2c8:	683b      	ldr	r3, [r7, #0]
 800e2ca:	781b      	ldrb	r3, [r3, #0]
 800e2cc:	2b5c      	cmp	r3, #92	; 0x5c
 800e2ce:	d0f4      	beq.n	800e2ba <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800e2d0:	693b      	ldr	r3, [r7, #16]
 800e2d2:	2200      	movs	r2, #0
 800e2d4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800e2d6:	683b      	ldr	r3, [r7, #0]
 800e2d8:	781b      	ldrb	r3, [r3, #0]
 800e2da:	2b1f      	cmp	r3, #31
 800e2dc:	d80a      	bhi.n	800e2f4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	2280      	movs	r2, #128	; 0x80
 800e2e2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800e2e6:	2100      	movs	r1, #0
 800e2e8:	6878      	ldr	r0, [r7, #4]
 800e2ea:	f7ff fc7b 	bl	800dbe4 <dir_sdi>
 800e2ee:	4603      	mov	r3, r0
 800e2f0:	75fb      	strb	r3, [r7, #23]
 800e2f2:	e048      	b.n	800e386 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800e2f4:	463b      	mov	r3, r7
 800e2f6:	4619      	mov	r1, r3
 800e2f8:	6878      	ldr	r0, [r7, #4]
 800e2fa:	f7ff ff3f 	bl	800e17c <create_name>
 800e2fe:	4603      	mov	r3, r0
 800e300:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800e302:	7dfb      	ldrb	r3, [r7, #23]
 800e304:	2b00      	cmp	r3, #0
 800e306:	d139      	bne.n	800e37c <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800e308:	6878      	ldr	r0, [r7, #4]
 800e30a:	f7ff fe50 	bl	800dfae <dir_find>
 800e30e:	4603      	mov	r3, r0
 800e310:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e318:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800e31a:	7dfb      	ldrb	r3, [r7, #23]
 800e31c:	2b00      	cmp	r3, #0
 800e31e:	d00a      	beq.n	800e336 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800e320:	7dfb      	ldrb	r3, [r7, #23]
 800e322:	2b04      	cmp	r3, #4
 800e324:	d12c      	bne.n	800e380 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800e326:	7afb      	ldrb	r3, [r7, #11]
 800e328:	f003 0304 	and.w	r3, r3, #4
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d127      	bne.n	800e380 <follow_path+0xdc>
 800e330:	2305      	movs	r3, #5
 800e332:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800e334:	e024      	b.n	800e380 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e336:	7afb      	ldrb	r3, [r7, #11]
 800e338:	f003 0304 	and.w	r3, r3, #4
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	d121      	bne.n	800e384 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800e340:	693b      	ldr	r3, [r7, #16]
 800e342:	799b      	ldrb	r3, [r3, #6]
 800e344:	f003 0310 	and.w	r3, r3, #16
 800e348:	2b00      	cmp	r3, #0
 800e34a:	d102      	bne.n	800e352 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800e34c:	2305      	movs	r3, #5
 800e34e:	75fb      	strb	r3, [r7, #23]
 800e350:	e019      	b.n	800e386 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	695b      	ldr	r3, [r3, #20]
 800e35c:	68fa      	ldr	r2, [r7, #12]
 800e35e:	8992      	ldrh	r2, [r2, #12]
 800e360:	fbb3 f0f2 	udiv	r0, r3, r2
 800e364:	fb00 f202 	mul.w	r2, r0, r2
 800e368:	1a9b      	subs	r3, r3, r2
 800e36a:	440b      	add	r3, r1
 800e36c:	4619      	mov	r1, r3
 800e36e:	68f8      	ldr	r0, [r7, #12]
 800e370:	f7ff fdde 	bl	800df30 <ld_clust>
 800e374:	4602      	mov	r2, r0
 800e376:	693b      	ldr	r3, [r7, #16]
 800e378:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800e37a:	e7bb      	b.n	800e2f4 <follow_path+0x50>
			if (res != FR_OK) break;
 800e37c:	bf00      	nop
 800e37e:	e002      	b.n	800e386 <follow_path+0xe2>
				break;
 800e380:	bf00      	nop
 800e382:	e000      	b.n	800e386 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e384:	bf00      	nop
			}
		}
	}

	return res;
 800e386:	7dfb      	ldrb	r3, [r7, #23]
}
 800e388:	4618      	mov	r0, r3
 800e38a:	3718      	adds	r7, #24
 800e38c:	46bd      	mov	sp, r7
 800e38e:	bd80      	pop	{r7, pc}

0800e390 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800e390:	b480      	push	{r7}
 800e392:	b087      	sub	sp, #28
 800e394:	af00      	add	r7, sp, #0
 800e396:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800e398:	f04f 33ff 	mov.w	r3, #4294967295
 800e39c:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d031      	beq.n	800e40a <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	617b      	str	r3, [r7, #20]
 800e3ac:	e002      	b.n	800e3b4 <get_ldnumber+0x24>
 800e3ae:	697b      	ldr	r3, [r7, #20]
 800e3b0:	3301      	adds	r3, #1
 800e3b2:	617b      	str	r3, [r7, #20]
 800e3b4:	697b      	ldr	r3, [r7, #20]
 800e3b6:	781b      	ldrb	r3, [r3, #0]
 800e3b8:	2b20      	cmp	r3, #32
 800e3ba:	d903      	bls.n	800e3c4 <get_ldnumber+0x34>
 800e3bc:	697b      	ldr	r3, [r7, #20]
 800e3be:	781b      	ldrb	r3, [r3, #0]
 800e3c0:	2b3a      	cmp	r3, #58	; 0x3a
 800e3c2:	d1f4      	bne.n	800e3ae <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800e3c4:	697b      	ldr	r3, [r7, #20]
 800e3c6:	781b      	ldrb	r3, [r3, #0]
 800e3c8:	2b3a      	cmp	r3, #58	; 0x3a
 800e3ca:	d11c      	bne.n	800e406 <get_ldnumber+0x76>
			tp = *path;
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	681b      	ldr	r3, [r3, #0]
 800e3d0:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800e3d2:	68fb      	ldr	r3, [r7, #12]
 800e3d4:	1c5a      	adds	r2, r3, #1
 800e3d6:	60fa      	str	r2, [r7, #12]
 800e3d8:	781b      	ldrb	r3, [r3, #0]
 800e3da:	3b30      	subs	r3, #48	; 0x30
 800e3dc:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800e3de:	68bb      	ldr	r3, [r7, #8]
 800e3e0:	2b09      	cmp	r3, #9
 800e3e2:	d80e      	bhi.n	800e402 <get_ldnumber+0x72>
 800e3e4:	68fa      	ldr	r2, [r7, #12]
 800e3e6:	697b      	ldr	r3, [r7, #20]
 800e3e8:	429a      	cmp	r2, r3
 800e3ea:	d10a      	bne.n	800e402 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800e3ec:	68bb      	ldr	r3, [r7, #8]
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d107      	bne.n	800e402 <get_ldnumber+0x72>
					vol = (int)i;
 800e3f2:	68bb      	ldr	r3, [r7, #8]
 800e3f4:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800e3f6:	697b      	ldr	r3, [r7, #20]
 800e3f8:	3301      	adds	r3, #1
 800e3fa:	617b      	str	r3, [r7, #20]
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	697a      	ldr	r2, [r7, #20]
 800e400:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800e402:	693b      	ldr	r3, [r7, #16]
 800e404:	e002      	b.n	800e40c <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800e406:	2300      	movs	r3, #0
 800e408:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800e40a:	693b      	ldr	r3, [r7, #16]
}
 800e40c:	4618      	mov	r0, r3
 800e40e:	371c      	adds	r7, #28
 800e410:	46bd      	mov	sp, r7
 800e412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e416:	4770      	bx	lr

0800e418 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800e418:	b580      	push	{r7, lr}
 800e41a:	b082      	sub	sp, #8
 800e41c:	af00      	add	r7, sp, #0
 800e41e:	6078      	str	r0, [r7, #4]
 800e420:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	2200      	movs	r2, #0
 800e426:	70da      	strb	r2, [r3, #3]
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	f04f 32ff 	mov.w	r2, #4294967295
 800e42e:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800e430:	6839      	ldr	r1, [r7, #0]
 800e432:	6878      	ldr	r0, [r7, #4]
 800e434:	f7fe fff4 	bl	800d420 <move_window>
 800e438:	4603      	mov	r3, r0
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d001      	beq.n	800e442 <check_fs+0x2a>
 800e43e:	2304      	movs	r3, #4
 800e440:	e038      	b.n	800e4b4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	3334      	adds	r3, #52	; 0x34
 800e446:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e44a:	4618      	mov	r0, r3
 800e44c:	f7fe fd38 	bl	800cec0 <ld_word>
 800e450:	4603      	mov	r3, r0
 800e452:	461a      	mov	r2, r3
 800e454:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800e458:	429a      	cmp	r2, r3
 800e45a:	d001      	beq.n	800e460 <check_fs+0x48>
 800e45c:	2303      	movs	r3, #3
 800e45e:	e029      	b.n	800e4b4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800e466:	2be9      	cmp	r3, #233	; 0xe9
 800e468:	d009      	beq.n	800e47e <check_fs+0x66>
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800e470:	2beb      	cmp	r3, #235	; 0xeb
 800e472:	d11e      	bne.n	800e4b2 <check_fs+0x9a>
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800e47a:	2b90      	cmp	r3, #144	; 0x90
 800e47c:	d119      	bne.n	800e4b2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	3334      	adds	r3, #52	; 0x34
 800e482:	3336      	adds	r3, #54	; 0x36
 800e484:	4618      	mov	r0, r3
 800e486:	f7fe fd33 	bl	800cef0 <ld_dword>
 800e48a:	4603      	mov	r3, r0
 800e48c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800e490:	4a0a      	ldr	r2, [pc, #40]	; (800e4bc <check_fs+0xa4>)
 800e492:	4293      	cmp	r3, r2
 800e494:	d101      	bne.n	800e49a <check_fs+0x82>
 800e496:	2300      	movs	r3, #0
 800e498:	e00c      	b.n	800e4b4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	3334      	adds	r3, #52	; 0x34
 800e49e:	3352      	adds	r3, #82	; 0x52
 800e4a0:	4618      	mov	r0, r3
 800e4a2:	f7fe fd25 	bl	800cef0 <ld_dword>
 800e4a6:	4603      	mov	r3, r0
 800e4a8:	4a05      	ldr	r2, [pc, #20]	; (800e4c0 <check_fs+0xa8>)
 800e4aa:	4293      	cmp	r3, r2
 800e4ac:	d101      	bne.n	800e4b2 <check_fs+0x9a>
 800e4ae:	2300      	movs	r3, #0
 800e4b0:	e000      	b.n	800e4b4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800e4b2:	2302      	movs	r3, #2
}
 800e4b4:	4618      	mov	r0, r3
 800e4b6:	3708      	adds	r7, #8
 800e4b8:	46bd      	mov	sp, r7
 800e4ba:	bd80      	pop	{r7, pc}
 800e4bc:	00544146 	.word	0x00544146
 800e4c0:	33544146 	.word	0x33544146

0800e4c4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800e4c4:	b580      	push	{r7, lr}
 800e4c6:	b096      	sub	sp, #88	; 0x58
 800e4c8:	af00      	add	r7, sp, #0
 800e4ca:	60f8      	str	r0, [r7, #12]
 800e4cc:	60b9      	str	r1, [r7, #8]
 800e4ce:	4613      	mov	r3, r2
 800e4d0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800e4d2:	68bb      	ldr	r3, [r7, #8]
 800e4d4:	2200      	movs	r2, #0
 800e4d6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800e4d8:	68f8      	ldr	r0, [r7, #12]
 800e4da:	f7ff ff59 	bl	800e390 <get_ldnumber>
 800e4de:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800e4e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	da01      	bge.n	800e4ea <find_volume+0x26>
 800e4e6:	230b      	movs	r3, #11
 800e4e8:	e262      	b.n	800e9b0 <find_volume+0x4ec>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800e4ea:	4a9f      	ldr	r2, [pc, #636]	; (800e768 <find_volume+0x2a4>)
 800e4ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e4ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e4f2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800e4f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d101      	bne.n	800e4fe <find_volume+0x3a>
 800e4fa:	230c      	movs	r3, #12
 800e4fc:	e258      	b.n	800e9b0 <find_volume+0x4ec>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800e4fe:	68bb      	ldr	r3, [r7, #8]
 800e500:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e502:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800e504:	79fb      	ldrb	r3, [r7, #7]
 800e506:	f023 0301 	bic.w	r3, r3, #1
 800e50a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800e50c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e50e:	781b      	ldrb	r3, [r3, #0]
 800e510:	2b00      	cmp	r3, #0
 800e512:	d01a      	beq.n	800e54a <find_volume+0x86>
		stat = disk_status(fs->drv);
 800e514:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e516:	785b      	ldrb	r3, [r3, #1]
 800e518:	4618      	mov	r0, r3
 800e51a:	f7fe fc33 	bl	800cd84 <disk_status>
 800e51e:	4603      	mov	r3, r0
 800e520:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800e524:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e528:	f003 0301 	and.w	r3, r3, #1
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d10c      	bne.n	800e54a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800e530:	79fb      	ldrb	r3, [r7, #7]
 800e532:	2b00      	cmp	r3, #0
 800e534:	d007      	beq.n	800e546 <find_volume+0x82>
 800e536:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e53a:	f003 0304 	and.w	r3, r3, #4
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d001      	beq.n	800e546 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800e542:	230a      	movs	r3, #10
 800e544:	e234      	b.n	800e9b0 <find_volume+0x4ec>
			}
			return FR_OK;				/* The file system object is valid */
 800e546:	2300      	movs	r3, #0
 800e548:	e232      	b.n	800e9b0 <find_volume+0x4ec>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800e54a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e54c:	2200      	movs	r2, #0
 800e54e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800e550:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e552:	b2da      	uxtb	r2, r3
 800e554:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e556:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800e558:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e55a:	785b      	ldrb	r3, [r3, #1]
 800e55c:	4618      	mov	r0, r3
 800e55e:	f7fe fc2b 	bl	800cdb8 <disk_initialize>
 800e562:	4603      	mov	r3, r0
 800e564:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800e568:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e56c:	f003 0301 	and.w	r3, r3, #1
 800e570:	2b00      	cmp	r3, #0
 800e572:	d001      	beq.n	800e578 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800e574:	2303      	movs	r3, #3
 800e576:	e21b      	b.n	800e9b0 <find_volume+0x4ec>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800e578:	79fb      	ldrb	r3, [r7, #7]
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d007      	beq.n	800e58e <find_volume+0xca>
 800e57e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e582:	f003 0304 	and.w	r3, r3, #4
 800e586:	2b00      	cmp	r3, #0
 800e588:	d001      	beq.n	800e58e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800e58a:	230a      	movs	r3, #10
 800e58c:	e210      	b.n	800e9b0 <find_volume+0x4ec>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800e58e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e590:	7858      	ldrb	r0, [r3, #1]
 800e592:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e594:	330c      	adds	r3, #12
 800e596:	461a      	mov	r2, r3
 800e598:	2102      	movs	r1, #2
 800e59a:	f7fe fc73 	bl	800ce84 <disk_ioctl>
 800e59e:	4603      	mov	r3, r0
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d001      	beq.n	800e5a8 <find_volume+0xe4>
 800e5a4:	2301      	movs	r3, #1
 800e5a6:	e203      	b.n	800e9b0 <find_volume+0x4ec>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800e5a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5aa:	899b      	ldrh	r3, [r3, #12]
 800e5ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e5b0:	d80d      	bhi.n	800e5ce <find_volume+0x10a>
 800e5b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5b4:	899b      	ldrh	r3, [r3, #12]
 800e5b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e5ba:	d308      	bcc.n	800e5ce <find_volume+0x10a>
 800e5bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5be:	899b      	ldrh	r3, [r3, #12]
 800e5c0:	461a      	mov	r2, r3
 800e5c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5c4:	899b      	ldrh	r3, [r3, #12]
 800e5c6:	3b01      	subs	r3, #1
 800e5c8:	4013      	ands	r3, r2
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	d001      	beq.n	800e5d2 <find_volume+0x10e>
 800e5ce:	2301      	movs	r3, #1
 800e5d0:	e1ee      	b.n	800e9b0 <find_volume+0x4ec>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800e5d2:	2300      	movs	r3, #0
 800e5d4:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800e5d6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e5d8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e5da:	f7ff ff1d 	bl	800e418 <check_fs>
 800e5de:	4603      	mov	r3, r0
 800e5e0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800e5e4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e5e8:	2b02      	cmp	r3, #2
 800e5ea:	d149      	bne.n	800e680 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e5ec:	2300      	movs	r3, #0
 800e5ee:	643b      	str	r3, [r7, #64]	; 0x40
 800e5f0:	e01e      	b.n	800e630 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800e5f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5f4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e5f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e5fa:	011b      	lsls	r3, r3, #4
 800e5fc:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800e600:	4413      	add	r3, r2
 800e602:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800e604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e606:	3304      	adds	r3, #4
 800e608:	781b      	ldrb	r3, [r3, #0]
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d006      	beq.n	800e61c <find_volume+0x158>
 800e60e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e610:	3308      	adds	r3, #8
 800e612:	4618      	mov	r0, r3
 800e614:	f7fe fc6c 	bl	800cef0 <ld_dword>
 800e618:	4602      	mov	r2, r0
 800e61a:	e000      	b.n	800e61e <find_volume+0x15a>
 800e61c:	2200      	movs	r2, #0
 800e61e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e620:	009b      	lsls	r3, r3, #2
 800e622:	3358      	adds	r3, #88	; 0x58
 800e624:	443b      	add	r3, r7
 800e626:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e62a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e62c:	3301      	adds	r3, #1
 800e62e:	643b      	str	r3, [r7, #64]	; 0x40
 800e630:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e632:	2b03      	cmp	r3, #3
 800e634:	d9dd      	bls.n	800e5f2 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800e636:	2300      	movs	r3, #0
 800e638:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800e63a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d002      	beq.n	800e646 <find_volume+0x182>
 800e640:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e642:	3b01      	subs	r3, #1
 800e644:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800e646:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e648:	009b      	lsls	r3, r3, #2
 800e64a:	3358      	adds	r3, #88	; 0x58
 800e64c:	443b      	add	r3, r7
 800e64e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800e652:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800e654:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e656:	2b00      	cmp	r3, #0
 800e658:	d005      	beq.n	800e666 <find_volume+0x1a2>
 800e65a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e65c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e65e:	f7ff fedb 	bl	800e418 <check_fs>
 800e662:	4603      	mov	r3, r0
 800e664:	e000      	b.n	800e668 <find_volume+0x1a4>
 800e666:	2303      	movs	r3, #3
 800e668:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800e66c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e670:	2b01      	cmp	r3, #1
 800e672:	d905      	bls.n	800e680 <find_volume+0x1bc>
 800e674:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e676:	3301      	adds	r3, #1
 800e678:	643b      	str	r3, [r7, #64]	; 0x40
 800e67a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e67c:	2b03      	cmp	r3, #3
 800e67e:	d9e2      	bls.n	800e646 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800e680:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e684:	2b04      	cmp	r3, #4
 800e686:	d101      	bne.n	800e68c <find_volume+0x1c8>
 800e688:	2301      	movs	r3, #1
 800e68a:	e191      	b.n	800e9b0 <find_volume+0x4ec>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800e68c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e690:	2b01      	cmp	r3, #1
 800e692:	d901      	bls.n	800e698 <find_volume+0x1d4>
 800e694:	230d      	movs	r3, #13
 800e696:	e18b      	b.n	800e9b0 <find_volume+0x4ec>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800e698:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e69a:	3334      	adds	r3, #52	; 0x34
 800e69c:	330b      	adds	r3, #11
 800e69e:	4618      	mov	r0, r3
 800e6a0:	f7fe fc0e 	bl	800cec0 <ld_word>
 800e6a4:	4603      	mov	r3, r0
 800e6a6:	461a      	mov	r2, r3
 800e6a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6aa:	899b      	ldrh	r3, [r3, #12]
 800e6ac:	429a      	cmp	r2, r3
 800e6ae:	d001      	beq.n	800e6b4 <find_volume+0x1f0>
 800e6b0:	230d      	movs	r3, #13
 800e6b2:	e17d      	b.n	800e9b0 <find_volume+0x4ec>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800e6b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6b6:	3334      	adds	r3, #52	; 0x34
 800e6b8:	3316      	adds	r3, #22
 800e6ba:	4618      	mov	r0, r3
 800e6bc:	f7fe fc00 	bl	800cec0 <ld_word>
 800e6c0:	4603      	mov	r3, r0
 800e6c2:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800e6c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	d106      	bne.n	800e6d8 <find_volume+0x214>
 800e6ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6cc:	3334      	adds	r3, #52	; 0x34
 800e6ce:	3324      	adds	r3, #36	; 0x24
 800e6d0:	4618      	mov	r0, r3
 800e6d2:	f7fe fc0d 	bl	800cef0 <ld_dword>
 800e6d6:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800e6d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6da:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e6dc:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800e6de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6e0:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800e6e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6e6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800e6e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6ea:	789b      	ldrb	r3, [r3, #2]
 800e6ec:	2b01      	cmp	r3, #1
 800e6ee:	d005      	beq.n	800e6fc <find_volume+0x238>
 800e6f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6f2:	789b      	ldrb	r3, [r3, #2]
 800e6f4:	2b02      	cmp	r3, #2
 800e6f6:	d001      	beq.n	800e6fc <find_volume+0x238>
 800e6f8:	230d      	movs	r3, #13
 800e6fa:	e159      	b.n	800e9b0 <find_volume+0x4ec>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800e6fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6fe:	789b      	ldrb	r3, [r3, #2]
 800e700:	461a      	mov	r2, r3
 800e702:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e704:	fb02 f303 	mul.w	r3, r2, r3
 800e708:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800e70a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e70c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800e710:	b29a      	uxth	r2, r3
 800e712:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e714:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800e716:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e718:	895b      	ldrh	r3, [r3, #10]
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d008      	beq.n	800e730 <find_volume+0x26c>
 800e71e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e720:	895b      	ldrh	r3, [r3, #10]
 800e722:	461a      	mov	r2, r3
 800e724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e726:	895b      	ldrh	r3, [r3, #10]
 800e728:	3b01      	subs	r3, #1
 800e72a:	4013      	ands	r3, r2
 800e72c:	2b00      	cmp	r3, #0
 800e72e:	d001      	beq.n	800e734 <find_volume+0x270>
 800e730:	230d      	movs	r3, #13
 800e732:	e13d      	b.n	800e9b0 <find_volume+0x4ec>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800e734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e736:	3334      	adds	r3, #52	; 0x34
 800e738:	3311      	adds	r3, #17
 800e73a:	4618      	mov	r0, r3
 800e73c:	f7fe fbc0 	bl	800cec0 <ld_word>
 800e740:	4603      	mov	r3, r0
 800e742:	461a      	mov	r2, r3
 800e744:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e746:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800e748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e74a:	891b      	ldrh	r3, [r3, #8]
 800e74c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e74e:	8992      	ldrh	r2, [r2, #12]
 800e750:	0952      	lsrs	r2, r2, #5
 800e752:	b292      	uxth	r2, r2
 800e754:	fbb3 f1f2 	udiv	r1, r3, r2
 800e758:	fb01 f202 	mul.w	r2, r1, r2
 800e75c:	1a9b      	subs	r3, r3, r2
 800e75e:	b29b      	uxth	r3, r3
 800e760:	2b00      	cmp	r3, #0
 800e762:	d003      	beq.n	800e76c <find_volume+0x2a8>
 800e764:	230d      	movs	r3, #13
 800e766:	e123      	b.n	800e9b0 <find_volume+0x4ec>
 800e768:	20005c18 	.word	0x20005c18

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800e76c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e76e:	3334      	adds	r3, #52	; 0x34
 800e770:	3313      	adds	r3, #19
 800e772:	4618      	mov	r0, r3
 800e774:	f7fe fba4 	bl	800cec0 <ld_word>
 800e778:	4603      	mov	r3, r0
 800e77a:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800e77c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d106      	bne.n	800e790 <find_volume+0x2cc>
 800e782:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e784:	3334      	adds	r3, #52	; 0x34
 800e786:	3320      	adds	r3, #32
 800e788:	4618      	mov	r0, r3
 800e78a:	f7fe fbb1 	bl	800cef0 <ld_dword>
 800e78e:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800e790:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e792:	3334      	adds	r3, #52	; 0x34
 800e794:	330e      	adds	r3, #14
 800e796:	4618      	mov	r0, r3
 800e798:	f7fe fb92 	bl	800cec0 <ld_word>
 800e79c:	4603      	mov	r3, r0
 800e79e:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800e7a0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d101      	bne.n	800e7aa <find_volume+0x2e6>
 800e7a6:	230d      	movs	r3, #13
 800e7a8:	e102      	b.n	800e9b0 <find_volume+0x4ec>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800e7aa:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800e7ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e7ae:	4413      	add	r3, r2
 800e7b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e7b2:	8911      	ldrh	r1, [r2, #8]
 800e7b4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e7b6:	8992      	ldrh	r2, [r2, #12]
 800e7b8:	0952      	lsrs	r2, r2, #5
 800e7ba:	b292      	uxth	r2, r2
 800e7bc:	fbb1 f2f2 	udiv	r2, r1, r2
 800e7c0:	b292      	uxth	r2, r2
 800e7c2:	4413      	add	r3, r2
 800e7c4:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800e7c6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e7c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7ca:	429a      	cmp	r2, r3
 800e7cc:	d201      	bcs.n	800e7d2 <find_volume+0x30e>
 800e7ce:	230d      	movs	r3, #13
 800e7d0:	e0ee      	b.n	800e9b0 <find_volume+0x4ec>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800e7d2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e7d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7d6:	1ad3      	subs	r3, r2, r3
 800e7d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e7da:	8952      	ldrh	r2, [r2, #10]
 800e7dc:	fbb3 f3f2 	udiv	r3, r3, r2
 800e7e0:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800e7e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	d101      	bne.n	800e7ec <find_volume+0x328>
 800e7e8:	230d      	movs	r3, #13
 800e7ea:	e0e1      	b.n	800e9b0 <find_volume+0x4ec>
		fmt = FS_FAT32;
 800e7ec:	2303      	movs	r3, #3
 800e7ee:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800e7f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7f4:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800e7f8:	4293      	cmp	r3, r2
 800e7fa:	d802      	bhi.n	800e802 <find_volume+0x33e>
 800e7fc:	2302      	movs	r3, #2
 800e7fe:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800e802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e804:	f640 72f5 	movw	r2, #4085	; 0xff5
 800e808:	4293      	cmp	r3, r2
 800e80a:	d802      	bhi.n	800e812 <find_volume+0x34e>
 800e80c:	2301      	movs	r3, #1
 800e80e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800e812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e814:	1c9a      	adds	r2, r3, #2
 800e816:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e818:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800e81a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e81c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e81e:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800e820:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800e822:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e824:	441a      	add	r2, r3
 800e826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e828:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800e82a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e82c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e82e:	441a      	add	r2, r3
 800e830:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e832:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800e834:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e838:	2b03      	cmp	r3, #3
 800e83a:	d11e      	bne.n	800e87a <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800e83c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e83e:	3334      	adds	r3, #52	; 0x34
 800e840:	332a      	adds	r3, #42	; 0x2a
 800e842:	4618      	mov	r0, r3
 800e844:	f7fe fb3c 	bl	800cec0 <ld_word>
 800e848:	4603      	mov	r3, r0
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	d001      	beq.n	800e852 <find_volume+0x38e>
 800e84e:	230d      	movs	r3, #13
 800e850:	e0ae      	b.n	800e9b0 <find_volume+0x4ec>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800e852:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e854:	891b      	ldrh	r3, [r3, #8]
 800e856:	2b00      	cmp	r3, #0
 800e858:	d001      	beq.n	800e85e <find_volume+0x39a>
 800e85a:	230d      	movs	r3, #13
 800e85c:	e0a8      	b.n	800e9b0 <find_volume+0x4ec>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800e85e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e860:	3334      	adds	r3, #52	; 0x34
 800e862:	332c      	adds	r3, #44	; 0x2c
 800e864:	4618      	mov	r0, r3
 800e866:	f7fe fb43 	bl	800cef0 <ld_dword>
 800e86a:	4602      	mov	r2, r0
 800e86c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e86e:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800e870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e872:	699b      	ldr	r3, [r3, #24]
 800e874:	009b      	lsls	r3, r3, #2
 800e876:	647b      	str	r3, [r7, #68]	; 0x44
 800e878:	e01f      	b.n	800e8ba <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800e87a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e87c:	891b      	ldrh	r3, [r3, #8]
 800e87e:	2b00      	cmp	r3, #0
 800e880:	d101      	bne.n	800e886 <find_volume+0x3c2>
 800e882:	230d      	movs	r3, #13
 800e884:	e094      	b.n	800e9b0 <find_volume+0x4ec>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800e886:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e888:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e88a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e88c:	441a      	add	r2, r3
 800e88e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e890:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800e892:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e896:	2b02      	cmp	r3, #2
 800e898:	d103      	bne.n	800e8a2 <find_volume+0x3de>
 800e89a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e89c:	699b      	ldr	r3, [r3, #24]
 800e89e:	005b      	lsls	r3, r3, #1
 800e8a0:	e00a      	b.n	800e8b8 <find_volume+0x3f4>
 800e8a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8a4:	699a      	ldr	r2, [r3, #24]
 800e8a6:	4613      	mov	r3, r2
 800e8a8:	005b      	lsls	r3, r3, #1
 800e8aa:	4413      	add	r3, r2
 800e8ac:	085a      	lsrs	r2, r3, #1
 800e8ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8b0:	699b      	ldr	r3, [r3, #24]
 800e8b2:	f003 0301 	and.w	r3, r3, #1
 800e8b6:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800e8b8:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800e8ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8bc:	69da      	ldr	r2, [r3, #28]
 800e8be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8c0:	899b      	ldrh	r3, [r3, #12]
 800e8c2:	4619      	mov	r1, r3
 800e8c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e8c6:	440b      	add	r3, r1
 800e8c8:	3b01      	subs	r3, #1
 800e8ca:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e8cc:	8989      	ldrh	r1, [r1, #12]
 800e8ce:	fbb3 f3f1 	udiv	r3, r3, r1
 800e8d2:	429a      	cmp	r2, r3
 800e8d4:	d201      	bcs.n	800e8da <find_volume+0x416>
 800e8d6:	230d      	movs	r3, #13
 800e8d8:	e06a      	b.n	800e9b0 <find_volume+0x4ec>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800e8da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8dc:	f04f 32ff 	mov.w	r2, #4294967295
 800e8e0:	615a      	str	r2, [r3, #20]
 800e8e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8e4:	695a      	ldr	r2, [r3, #20]
 800e8e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8e8:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800e8ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8ec:	2280      	movs	r2, #128	; 0x80
 800e8ee:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800e8f0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e8f4:	2b03      	cmp	r3, #3
 800e8f6:	d149      	bne.n	800e98c <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800e8f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8fa:	3334      	adds	r3, #52	; 0x34
 800e8fc:	3330      	adds	r3, #48	; 0x30
 800e8fe:	4618      	mov	r0, r3
 800e900:	f7fe fade 	bl	800cec0 <ld_word>
 800e904:	4603      	mov	r3, r0
 800e906:	2b01      	cmp	r3, #1
 800e908:	d140      	bne.n	800e98c <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800e90a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e90c:	3301      	adds	r3, #1
 800e90e:	4619      	mov	r1, r3
 800e910:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e912:	f7fe fd85 	bl	800d420 <move_window>
 800e916:	4603      	mov	r3, r0
 800e918:	2b00      	cmp	r3, #0
 800e91a:	d137      	bne.n	800e98c <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 800e91c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e91e:	2200      	movs	r2, #0
 800e920:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800e922:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e924:	3334      	adds	r3, #52	; 0x34
 800e926:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e92a:	4618      	mov	r0, r3
 800e92c:	f7fe fac8 	bl	800cec0 <ld_word>
 800e930:	4603      	mov	r3, r0
 800e932:	461a      	mov	r2, r3
 800e934:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800e938:	429a      	cmp	r2, r3
 800e93a:	d127      	bne.n	800e98c <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800e93c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e93e:	3334      	adds	r3, #52	; 0x34
 800e940:	4618      	mov	r0, r3
 800e942:	f7fe fad5 	bl	800cef0 <ld_dword>
 800e946:	4603      	mov	r3, r0
 800e948:	4a1b      	ldr	r2, [pc, #108]	; (800e9b8 <find_volume+0x4f4>)
 800e94a:	4293      	cmp	r3, r2
 800e94c:	d11e      	bne.n	800e98c <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800e94e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e950:	3334      	adds	r3, #52	; 0x34
 800e952:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800e956:	4618      	mov	r0, r3
 800e958:	f7fe faca 	bl	800cef0 <ld_dword>
 800e95c:	4603      	mov	r3, r0
 800e95e:	4a17      	ldr	r2, [pc, #92]	; (800e9bc <find_volume+0x4f8>)
 800e960:	4293      	cmp	r3, r2
 800e962:	d113      	bne.n	800e98c <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800e964:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e966:	3334      	adds	r3, #52	; 0x34
 800e968:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800e96c:	4618      	mov	r0, r3
 800e96e:	f7fe fabf 	bl	800cef0 <ld_dword>
 800e972:	4602      	mov	r2, r0
 800e974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e976:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800e978:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e97a:	3334      	adds	r3, #52	; 0x34
 800e97c:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800e980:	4618      	mov	r0, r3
 800e982:	f7fe fab5 	bl	800cef0 <ld_dword>
 800e986:	4602      	mov	r2, r0
 800e988:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e98a:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800e98c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e98e:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800e992:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800e994:	4b0a      	ldr	r3, [pc, #40]	; (800e9c0 <find_volume+0x4fc>)
 800e996:	881b      	ldrh	r3, [r3, #0]
 800e998:	3301      	adds	r3, #1
 800e99a:	b29a      	uxth	r2, r3
 800e99c:	4b08      	ldr	r3, [pc, #32]	; (800e9c0 <find_volume+0x4fc>)
 800e99e:	801a      	strh	r2, [r3, #0]
 800e9a0:	4b07      	ldr	r3, [pc, #28]	; (800e9c0 <find_volume+0x4fc>)
 800e9a2:	881a      	ldrh	r2, [r3, #0]
 800e9a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9a6:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800e9a8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e9aa:	f7fe fcd1 	bl	800d350 <clear_lock>
#endif
	return FR_OK;
 800e9ae:	2300      	movs	r3, #0
}
 800e9b0:	4618      	mov	r0, r3
 800e9b2:	3758      	adds	r7, #88	; 0x58
 800e9b4:	46bd      	mov	sp, r7
 800e9b6:	bd80      	pop	{r7, pc}
 800e9b8:	41615252 	.word	0x41615252
 800e9bc:	61417272 	.word	0x61417272
 800e9c0:	20005c1c 	.word	0x20005c1c

0800e9c4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800e9c4:	b580      	push	{r7, lr}
 800e9c6:	b084      	sub	sp, #16
 800e9c8:	af00      	add	r7, sp, #0
 800e9ca:	6078      	str	r0, [r7, #4]
 800e9cc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800e9ce:	2309      	movs	r3, #9
 800e9d0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	d01c      	beq.n	800ea12 <validate+0x4e>
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	681b      	ldr	r3, [r3, #0]
 800e9dc:	2b00      	cmp	r3, #0
 800e9de:	d018      	beq.n	800ea12 <validate+0x4e>
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	681b      	ldr	r3, [r3, #0]
 800e9e4:	781b      	ldrb	r3, [r3, #0]
 800e9e6:	2b00      	cmp	r3, #0
 800e9e8:	d013      	beq.n	800ea12 <validate+0x4e>
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	889a      	ldrh	r2, [r3, #4]
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	681b      	ldr	r3, [r3, #0]
 800e9f2:	88db      	ldrh	r3, [r3, #6]
 800e9f4:	429a      	cmp	r2, r3
 800e9f6:	d10c      	bne.n	800ea12 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	681b      	ldr	r3, [r3, #0]
 800e9fc:	785b      	ldrb	r3, [r3, #1]
 800e9fe:	4618      	mov	r0, r3
 800ea00:	f7fe f9c0 	bl	800cd84 <disk_status>
 800ea04:	4603      	mov	r3, r0
 800ea06:	f003 0301 	and.w	r3, r3, #1
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	d101      	bne.n	800ea12 <validate+0x4e>
			res = FR_OK;
 800ea0e:	2300      	movs	r3, #0
 800ea10:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800ea12:	7bfb      	ldrb	r3, [r7, #15]
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	d102      	bne.n	800ea1e <validate+0x5a>
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	681b      	ldr	r3, [r3, #0]
 800ea1c:	e000      	b.n	800ea20 <validate+0x5c>
 800ea1e:	2300      	movs	r3, #0
 800ea20:	683a      	ldr	r2, [r7, #0]
 800ea22:	6013      	str	r3, [r2, #0]
	return res;
 800ea24:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea26:	4618      	mov	r0, r3
 800ea28:	3710      	adds	r7, #16
 800ea2a:	46bd      	mov	sp, r7
 800ea2c:	bd80      	pop	{r7, pc}
	...

0800ea30 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800ea30:	b580      	push	{r7, lr}
 800ea32:	b088      	sub	sp, #32
 800ea34:	af00      	add	r7, sp, #0
 800ea36:	60f8      	str	r0, [r7, #12]
 800ea38:	60b9      	str	r1, [r7, #8]
 800ea3a:	4613      	mov	r3, r2
 800ea3c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800ea3e:	68bb      	ldr	r3, [r7, #8]
 800ea40:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800ea42:	f107 0310 	add.w	r3, r7, #16
 800ea46:	4618      	mov	r0, r3
 800ea48:	f7ff fca2 	bl	800e390 <get_ldnumber>
 800ea4c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800ea4e:	69fb      	ldr	r3, [r7, #28]
 800ea50:	2b00      	cmp	r3, #0
 800ea52:	da01      	bge.n	800ea58 <f_mount+0x28>
 800ea54:	230b      	movs	r3, #11
 800ea56:	e02b      	b.n	800eab0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800ea58:	4a17      	ldr	r2, [pc, #92]	; (800eab8 <f_mount+0x88>)
 800ea5a:	69fb      	ldr	r3, [r7, #28]
 800ea5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ea60:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800ea62:	69bb      	ldr	r3, [r7, #24]
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	d005      	beq.n	800ea74 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800ea68:	69b8      	ldr	r0, [r7, #24]
 800ea6a:	f7fe fc71 	bl	800d350 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800ea6e:	69bb      	ldr	r3, [r7, #24]
 800ea70:	2200      	movs	r2, #0
 800ea72:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800ea74:	68fb      	ldr	r3, [r7, #12]
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	d002      	beq.n	800ea80 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800ea7a:	68fb      	ldr	r3, [r7, #12]
 800ea7c:	2200      	movs	r2, #0
 800ea7e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800ea80:	68fa      	ldr	r2, [r7, #12]
 800ea82:	490d      	ldr	r1, [pc, #52]	; (800eab8 <f_mount+0x88>)
 800ea84:	69fb      	ldr	r3, [r7, #28]
 800ea86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800ea8a:	68fb      	ldr	r3, [r7, #12]
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	d002      	beq.n	800ea96 <f_mount+0x66>
 800ea90:	79fb      	ldrb	r3, [r7, #7]
 800ea92:	2b01      	cmp	r3, #1
 800ea94:	d001      	beq.n	800ea9a <f_mount+0x6a>
 800ea96:	2300      	movs	r3, #0
 800ea98:	e00a      	b.n	800eab0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800ea9a:	f107 010c 	add.w	r1, r7, #12
 800ea9e:	f107 0308 	add.w	r3, r7, #8
 800eaa2:	2200      	movs	r2, #0
 800eaa4:	4618      	mov	r0, r3
 800eaa6:	f7ff fd0d 	bl	800e4c4 <find_volume>
 800eaaa:	4603      	mov	r3, r0
 800eaac:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800eaae:	7dfb      	ldrb	r3, [r7, #23]
}
 800eab0:	4618      	mov	r0, r3
 800eab2:	3720      	adds	r7, #32
 800eab4:	46bd      	mov	sp, r7
 800eab6:	bd80      	pop	{r7, pc}
 800eab8:	20005c18 	.word	0x20005c18

0800eabc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800eabc:	b580      	push	{r7, lr}
 800eabe:	b098      	sub	sp, #96	; 0x60
 800eac0:	af00      	add	r7, sp, #0
 800eac2:	60f8      	str	r0, [r7, #12]
 800eac4:	60b9      	str	r1, [r7, #8]
 800eac6:	4613      	mov	r3, r2
 800eac8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800eaca:	68fb      	ldr	r3, [r7, #12]
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d101      	bne.n	800ead4 <f_open+0x18>
 800ead0:	2309      	movs	r3, #9
 800ead2:	e1bb      	b.n	800ee4c <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800ead4:	79fb      	ldrb	r3, [r7, #7]
 800ead6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800eada:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800eadc:	79fa      	ldrb	r2, [r7, #7]
 800eade:	f107 0110 	add.w	r1, r7, #16
 800eae2:	f107 0308 	add.w	r3, r7, #8
 800eae6:	4618      	mov	r0, r3
 800eae8:	f7ff fcec 	bl	800e4c4 <find_volume>
 800eaec:	4603      	mov	r3, r0
 800eaee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800eaf2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	f040 819f 	bne.w	800ee3a <f_open+0x37e>
		dj.obj.fs = fs;
 800eafc:	693b      	ldr	r3, [r7, #16]
 800eafe:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800eb00:	68ba      	ldr	r2, [r7, #8]
 800eb02:	f107 0314 	add.w	r3, r7, #20
 800eb06:	4611      	mov	r1, r2
 800eb08:	4618      	mov	r0, r3
 800eb0a:	f7ff fbcb 	bl	800e2a4 <follow_path>
 800eb0e:	4603      	mov	r3, r0
 800eb10:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800eb14:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	d11a      	bne.n	800eb52 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800eb1c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800eb20:	b25b      	sxtb	r3, r3
 800eb22:	2b00      	cmp	r3, #0
 800eb24:	da03      	bge.n	800eb2e <f_open+0x72>
				res = FR_INVALID_NAME;
 800eb26:	2306      	movs	r3, #6
 800eb28:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800eb2c:	e011      	b.n	800eb52 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800eb2e:	79fb      	ldrb	r3, [r7, #7]
 800eb30:	f023 0301 	bic.w	r3, r3, #1
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	bf14      	ite	ne
 800eb38:	2301      	movne	r3, #1
 800eb3a:	2300      	moveq	r3, #0
 800eb3c:	b2db      	uxtb	r3, r3
 800eb3e:	461a      	mov	r2, r3
 800eb40:	f107 0314 	add.w	r3, r7, #20
 800eb44:	4611      	mov	r1, r2
 800eb46:	4618      	mov	r0, r3
 800eb48:	f7fe faba 	bl	800d0c0 <chk_lock>
 800eb4c:	4603      	mov	r3, r0
 800eb4e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800eb52:	79fb      	ldrb	r3, [r7, #7]
 800eb54:	f003 031c 	and.w	r3, r3, #28
 800eb58:	2b00      	cmp	r3, #0
 800eb5a:	d07f      	beq.n	800ec5c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800eb5c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800eb60:	2b00      	cmp	r3, #0
 800eb62:	d017      	beq.n	800eb94 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800eb64:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800eb68:	2b04      	cmp	r3, #4
 800eb6a:	d10e      	bne.n	800eb8a <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800eb6c:	f7fe fb04 	bl	800d178 <enq_lock>
 800eb70:	4603      	mov	r3, r0
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d006      	beq.n	800eb84 <f_open+0xc8>
 800eb76:	f107 0314 	add.w	r3, r7, #20
 800eb7a:	4618      	mov	r0, r3
 800eb7c:	f7ff fa6c 	bl	800e058 <dir_register>
 800eb80:	4603      	mov	r3, r0
 800eb82:	e000      	b.n	800eb86 <f_open+0xca>
 800eb84:	2312      	movs	r3, #18
 800eb86:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800eb8a:	79fb      	ldrb	r3, [r7, #7]
 800eb8c:	f043 0308 	orr.w	r3, r3, #8
 800eb90:	71fb      	strb	r3, [r7, #7]
 800eb92:	e010      	b.n	800ebb6 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800eb94:	7ebb      	ldrb	r3, [r7, #26]
 800eb96:	f003 0311 	and.w	r3, r3, #17
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	d003      	beq.n	800eba6 <f_open+0xea>
					res = FR_DENIED;
 800eb9e:	2307      	movs	r3, #7
 800eba0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800eba4:	e007      	b.n	800ebb6 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800eba6:	79fb      	ldrb	r3, [r7, #7]
 800eba8:	f003 0304 	and.w	r3, r3, #4
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d002      	beq.n	800ebb6 <f_open+0xfa>
 800ebb0:	2308      	movs	r3, #8
 800ebb2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800ebb6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d168      	bne.n	800ec90 <f_open+0x1d4>
 800ebbe:	79fb      	ldrb	r3, [r7, #7]
 800ebc0:	f003 0308 	and.w	r3, r3, #8
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d063      	beq.n	800ec90 <f_open+0x1d4>
				dw = GET_FATTIME();
 800ebc8:	f7fd ff70 	bl	800caac <get_fattime>
 800ebcc:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800ebce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ebd0:	330e      	adds	r3, #14
 800ebd2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ebd4:	4618      	mov	r0, r3
 800ebd6:	f7fe f9c9 	bl	800cf6c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800ebda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ebdc:	3316      	adds	r3, #22
 800ebde:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ebe0:	4618      	mov	r0, r3
 800ebe2:	f7fe f9c3 	bl	800cf6c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800ebe6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ebe8:	330b      	adds	r3, #11
 800ebea:	2220      	movs	r2, #32
 800ebec:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800ebee:	693b      	ldr	r3, [r7, #16]
 800ebf0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ebf2:	4611      	mov	r1, r2
 800ebf4:	4618      	mov	r0, r3
 800ebf6:	f7ff f99b 	bl	800df30 <ld_clust>
 800ebfa:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800ebfc:	693b      	ldr	r3, [r7, #16]
 800ebfe:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800ec00:	2200      	movs	r2, #0
 800ec02:	4618      	mov	r0, r3
 800ec04:	f7ff f9b3 	bl	800df6e <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800ec08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ec0a:	331c      	adds	r3, #28
 800ec0c:	2100      	movs	r1, #0
 800ec0e:	4618      	mov	r0, r3
 800ec10:	f7fe f9ac 	bl	800cf6c <st_dword>
					fs->wflag = 1;
 800ec14:	693b      	ldr	r3, [r7, #16]
 800ec16:	2201      	movs	r2, #1
 800ec18:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800ec1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ec1c:	2b00      	cmp	r3, #0
 800ec1e:	d037      	beq.n	800ec90 <f_open+0x1d4>
						dw = fs->winsect;
 800ec20:	693b      	ldr	r3, [r7, #16]
 800ec22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec24:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800ec26:	f107 0314 	add.w	r3, r7, #20
 800ec2a:	2200      	movs	r2, #0
 800ec2c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800ec2e:	4618      	mov	r0, r3
 800ec30:	f7fe fea3 	bl	800d97a <remove_chain>
 800ec34:	4603      	mov	r3, r0
 800ec36:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800ec3a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ec3e:	2b00      	cmp	r3, #0
 800ec40:	d126      	bne.n	800ec90 <f_open+0x1d4>
							res = move_window(fs, dw);
 800ec42:	693b      	ldr	r3, [r7, #16]
 800ec44:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ec46:	4618      	mov	r0, r3
 800ec48:	f7fe fbea 	bl	800d420 <move_window>
 800ec4c:	4603      	mov	r3, r0
 800ec4e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800ec52:	693b      	ldr	r3, [r7, #16]
 800ec54:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ec56:	3a01      	subs	r2, #1
 800ec58:	611a      	str	r2, [r3, #16]
 800ec5a:	e019      	b.n	800ec90 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800ec5c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	d115      	bne.n	800ec90 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800ec64:	7ebb      	ldrb	r3, [r7, #26]
 800ec66:	f003 0310 	and.w	r3, r3, #16
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d003      	beq.n	800ec76 <f_open+0x1ba>
					res = FR_NO_FILE;
 800ec6e:	2304      	movs	r3, #4
 800ec70:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800ec74:	e00c      	b.n	800ec90 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800ec76:	79fb      	ldrb	r3, [r7, #7]
 800ec78:	f003 0302 	and.w	r3, r3, #2
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	d007      	beq.n	800ec90 <f_open+0x1d4>
 800ec80:	7ebb      	ldrb	r3, [r7, #26]
 800ec82:	f003 0301 	and.w	r3, r3, #1
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d002      	beq.n	800ec90 <f_open+0x1d4>
						res = FR_DENIED;
 800ec8a:	2307      	movs	r3, #7
 800ec8c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800ec90:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ec94:	2b00      	cmp	r3, #0
 800ec96:	d128      	bne.n	800ecea <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800ec98:	79fb      	ldrb	r3, [r7, #7]
 800ec9a:	f003 0308 	and.w	r3, r3, #8
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d003      	beq.n	800ecaa <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800eca2:	79fb      	ldrb	r3, [r7, #7]
 800eca4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eca8:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800ecaa:	693b      	ldr	r3, [r7, #16]
 800ecac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ecae:	68fb      	ldr	r3, [r7, #12]
 800ecb0:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800ecb2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ecb8:	79fb      	ldrb	r3, [r7, #7]
 800ecba:	f023 0301 	bic.w	r3, r3, #1
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	bf14      	ite	ne
 800ecc2:	2301      	movne	r3, #1
 800ecc4:	2300      	moveq	r3, #0
 800ecc6:	b2db      	uxtb	r3, r3
 800ecc8:	461a      	mov	r2, r3
 800ecca:	f107 0314 	add.w	r3, r7, #20
 800ecce:	4611      	mov	r1, r2
 800ecd0:	4618      	mov	r0, r3
 800ecd2:	f7fe fa73 	bl	800d1bc <inc_lock>
 800ecd6:	4602      	mov	r2, r0
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800ecdc:	68fb      	ldr	r3, [r7, #12]
 800ecde:	691b      	ldr	r3, [r3, #16]
 800ece0:	2b00      	cmp	r3, #0
 800ece2:	d102      	bne.n	800ecea <f_open+0x22e>
 800ece4:	2302      	movs	r3, #2
 800ece6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800ecea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ecee:	2b00      	cmp	r3, #0
 800ecf0:	f040 80a3 	bne.w	800ee3a <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800ecf4:	693b      	ldr	r3, [r7, #16]
 800ecf6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ecf8:	4611      	mov	r1, r2
 800ecfa:	4618      	mov	r0, r3
 800ecfc:	f7ff f918 	bl	800df30 <ld_clust>
 800ed00:	4602      	mov	r2, r0
 800ed02:	68fb      	ldr	r3, [r7, #12]
 800ed04:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800ed06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ed08:	331c      	adds	r3, #28
 800ed0a:	4618      	mov	r0, r3
 800ed0c:	f7fe f8f0 	bl	800cef0 <ld_dword>
 800ed10:	4602      	mov	r2, r0
 800ed12:	68fb      	ldr	r3, [r7, #12]
 800ed14:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	2200      	movs	r2, #0
 800ed1a:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800ed1c:	693a      	ldr	r2, [r7, #16]
 800ed1e:	68fb      	ldr	r3, [r7, #12]
 800ed20:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800ed22:	693b      	ldr	r3, [r7, #16]
 800ed24:	88da      	ldrh	r2, [r3, #6]
 800ed26:	68fb      	ldr	r3, [r7, #12]
 800ed28:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800ed2a:	68fb      	ldr	r3, [r7, #12]
 800ed2c:	79fa      	ldrb	r2, [r7, #7]
 800ed2e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800ed30:	68fb      	ldr	r3, [r7, #12]
 800ed32:	2200      	movs	r2, #0
 800ed34:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800ed36:	68fb      	ldr	r3, [r7, #12]
 800ed38:	2200      	movs	r2, #0
 800ed3a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800ed3c:	68fb      	ldr	r3, [r7, #12]
 800ed3e:	2200      	movs	r2, #0
 800ed40:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	3330      	adds	r3, #48	; 0x30
 800ed46:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800ed4a:	2100      	movs	r1, #0
 800ed4c:	4618      	mov	r0, r3
 800ed4e:	f7fe f95a 	bl	800d006 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800ed52:	79fb      	ldrb	r3, [r7, #7]
 800ed54:	f003 0320 	and.w	r3, r3, #32
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	d06e      	beq.n	800ee3a <f_open+0x37e>
 800ed5c:	68fb      	ldr	r3, [r7, #12]
 800ed5e:	68db      	ldr	r3, [r3, #12]
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d06a      	beq.n	800ee3a <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800ed64:	68fb      	ldr	r3, [r7, #12]
 800ed66:	68da      	ldr	r2, [r3, #12]
 800ed68:	68fb      	ldr	r3, [r7, #12]
 800ed6a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800ed6c:	693b      	ldr	r3, [r7, #16]
 800ed6e:	895b      	ldrh	r3, [r3, #10]
 800ed70:	461a      	mov	r2, r3
 800ed72:	693b      	ldr	r3, [r7, #16]
 800ed74:	899b      	ldrh	r3, [r3, #12]
 800ed76:	fb02 f303 	mul.w	r3, r2, r3
 800ed7a:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800ed7c:	68fb      	ldr	r3, [r7, #12]
 800ed7e:	689b      	ldr	r3, [r3, #8]
 800ed80:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ed82:	68fb      	ldr	r3, [r7, #12]
 800ed84:	68db      	ldr	r3, [r3, #12]
 800ed86:	657b      	str	r3, [r7, #84]	; 0x54
 800ed88:	e016      	b.n	800edb8 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800ed8a:	68fb      	ldr	r3, [r7, #12]
 800ed8c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ed8e:	4618      	mov	r0, r3
 800ed90:	f7fe fc03 	bl	800d59a <get_fat>
 800ed94:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800ed96:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ed98:	2b01      	cmp	r3, #1
 800ed9a:	d802      	bhi.n	800eda2 <f_open+0x2e6>
 800ed9c:	2302      	movs	r3, #2
 800ed9e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800eda2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800eda4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eda8:	d102      	bne.n	800edb0 <f_open+0x2f4>
 800edaa:	2301      	movs	r3, #1
 800edac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800edb0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800edb2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800edb4:	1ad3      	subs	r3, r2, r3
 800edb6:	657b      	str	r3, [r7, #84]	; 0x54
 800edb8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	d103      	bne.n	800edc8 <f_open+0x30c>
 800edc0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800edc2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800edc4:	429a      	cmp	r2, r3
 800edc6:	d8e0      	bhi.n	800ed8a <f_open+0x2ce>
				}
				fp->clust = clst;
 800edc8:	68fb      	ldr	r3, [r7, #12]
 800edca:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800edcc:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800edce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d131      	bne.n	800ee3a <f_open+0x37e>
 800edd6:	693b      	ldr	r3, [r7, #16]
 800edd8:	899b      	ldrh	r3, [r3, #12]
 800edda:	461a      	mov	r2, r3
 800eddc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800edde:	fbb3 f1f2 	udiv	r1, r3, r2
 800ede2:	fb01 f202 	mul.w	r2, r1, r2
 800ede6:	1a9b      	subs	r3, r3, r2
 800ede8:	2b00      	cmp	r3, #0
 800edea:	d026      	beq.n	800ee3a <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800edec:	693b      	ldr	r3, [r7, #16]
 800edee:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800edf0:	4618      	mov	r0, r3
 800edf2:	f7fe fbb3 	bl	800d55c <clust2sect>
 800edf6:	6478      	str	r0, [r7, #68]	; 0x44
 800edf8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d103      	bne.n	800ee06 <f_open+0x34a>
						res = FR_INT_ERR;
 800edfe:	2302      	movs	r3, #2
 800ee00:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800ee04:	e019      	b.n	800ee3a <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800ee06:	693b      	ldr	r3, [r7, #16]
 800ee08:	899b      	ldrh	r3, [r3, #12]
 800ee0a:	461a      	mov	r2, r3
 800ee0c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ee0e:	fbb3 f2f2 	udiv	r2, r3, r2
 800ee12:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ee14:	441a      	add	r2, r3
 800ee16:	68fb      	ldr	r3, [r7, #12]
 800ee18:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800ee1a:	693b      	ldr	r3, [r7, #16]
 800ee1c:	7858      	ldrb	r0, [r3, #1]
 800ee1e:	68fb      	ldr	r3, [r7, #12]
 800ee20:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ee24:	68fb      	ldr	r3, [r7, #12]
 800ee26:	6a1a      	ldr	r2, [r3, #32]
 800ee28:	2301      	movs	r3, #1
 800ee2a:	f7fd ffeb 	bl	800ce04 <disk_read>
 800ee2e:	4603      	mov	r3, r0
 800ee30:	2b00      	cmp	r3, #0
 800ee32:	d002      	beq.n	800ee3a <f_open+0x37e>
 800ee34:	2301      	movs	r3, #1
 800ee36:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800ee3a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	d002      	beq.n	800ee48 <f_open+0x38c>
 800ee42:	68fb      	ldr	r3, [r7, #12]
 800ee44:	2200      	movs	r2, #0
 800ee46:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800ee48:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800ee4c:	4618      	mov	r0, r3
 800ee4e:	3760      	adds	r7, #96	; 0x60
 800ee50:	46bd      	mov	sp, r7
 800ee52:	bd80      	pop	{r7, pc}

0800ee54 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800ee54:	b580      	push	{r7, lr}
 800ee56:	b08e      	sub	sp, #56	; 0x38
 800ee58:	af00      	add	r7, sp, #0
 800ee5a:	60f8      	str	r0, [r7, #12]
 800ee5c:	60b9      	str	r1, [r7, #8]
 800ee5e:	607a      	str	r2, [r7, #4]
 800ee60:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800ee62:	68bb      	ldr	r3, [r7, #8]
 800ee64:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800ee66:	683b      	ldr	r3, [r7, #0]
 800ee68:	2200      	movs	r2, #0
 800ee6a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800ee6c:	68fb      	ldr	r3, [r7, #12]
 800ee6e:	f107 0214 	add.w	r2, r7, #20
 800ee72:	4611      	mov	r1, r2
 800ee74:	4618      	mov	r0, r3
 800ee76:	f7ff fda5 	bl	800e9c4 <validate>
 800ee7a:	4603      	mov	r3, r0
 800ee7c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800ee80:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	d107      	bne.n	800ee98 <f_read+0x44>
 800ee88:	68fb      	ldr	r3, [r7, #12]
 800ee8a:	7d5b      	ldrb	r3, [r3, #21]
 800ee8c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800ee90:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d002      	beq.n	800ee9e <f_read+0x4a>
 800ee98:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ee9c:	e135      	b.n	800f10a <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800ee9e:	68fb      	ldr	r3, [r7, #12]
 800eea0:	7d1b      	ldrb	r3, [r3, #20]
 800eea2:	f003 0301 	and.w	r3, r3, #1
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d101      	bne.n	800eeae <f_read+0x5a>
 800eeaa:	2307      	movs	r3, #7
 800eeac:	e12d      	b.n	800f10a <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	68da      	ldr	r2, [r3, #12]
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	699b      	ldr	r3, [r3, #24]
 800eeb6:	1ad3      	subs	r3, r2, r3
 800eeb8:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800eeba:	687a      	ldr	r2, [r7, #4]
 800eebc:	6a3b      	ldr	r3, [r7, #32]
 800eebe:	429a      	cmp	r2, r3
 800eec0:	f240 811e 	bls.w	800f100 <f_read+0x2ac>
 800eec4:	6a3b      	ldr	r3, [r7, #32]
 800eec6:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800eec8:	e11a      	b.n	800f100 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800eeca:	68fb      	ldr	r3, [r7, #12]
 800eecc:	699b      	ldr	r3, [r3, #24]
 800eece:	697a      	ldr	r2, [r7, #20]
 800eed0:	8992      	ldrh	r2, [r2, #12]
 800eed2:	fbb3 f1f2 	udiv	r1, r3, r2
 800eed6:	fb01 f202 	mul.w	r2, r1, r2
 800eeda:	1a9b      	subs	r3, r3, r2
 800eedc:	2b00      	cmp	r3, #0
 800eede:	f040 80d5 	bne.w	800f08c <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800eee2:	68fb      	ldr	r3, [r7, #12]
 800eee4:	699b      	ldr	r3, [r3, #24]
 800eee6:	697a      	ldr	r2, [r7, #20]
 800eee8:	8992      	ldrh	r2, [r2, #12]
 800eeea:	fbb3 f3f2 	udiv	r3, r3, r2
 800eeee:	697a      	ldr	r2, [r7, #20]
 800eef0:	8952      	ldrh	r2, [r2, #10]
 800eef2:	3a01      	subs	r2, #1
 800eef4:	4013      	ands	r3, r2
 800eef6:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800eef8:	69fb      	ldr	r3, [r7, #28]
 800eefa:	2b00      	cmp	r3, #0
 800eefc:	d12f      	bne.n	800ef5e <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800eefe:	68fb      	ldr	r3, [r7, #12]
 800ef00:	699b      	ldr	r3, [r3, #24]
 800ef02:	2b00      	cmp	r3, #0
 800ef04:	d103      	bne.n	800ef0e <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800ef06:	68fb      	ldr	r3, [r7, #12]
 800ef08:	689b      	ldr	r3, [r3, #8]
 800ef0a:	633b      	str	r3, [r7, #48]	; 0x30
 800ef0c:	e013      	b.n	800ef36 <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800ef0e:	68fb      	ldr	r3, [r7, #12]
 800ef10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ef12:	2b00      	cmp	r3, #0
 800ef14:	d007      	beq.n	800ef26 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800ef16:	68fb      	ldr	r3, [r7, #12]
 800ef18:	699b      	ldr	r3, [r3, #24]
 800ef1a:	4619      	mov	r1, r3
 800ef1c:	68f8      	ldr	r0, [r7, #12]
 800ef1e:	f7fe fe29 	bl	800db74 <clmt_clust>
 800ef22:	6338      	str	r0, [r7, #48]	; 0x30
 800ef24:	e007      	b.n	800ef36 <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800ef26:	68fa      	ldr	r2, [r7, #12]
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	69db      	ldr	r3, [r3, #28]
 800ef2c:	4619      	mov	r1, r3
 800ef2e:	4610      	mov	r0, r2
 800ef30:	f7fe fb33 	bl	800d59a <get_fat>
 800ef34:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800ef36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef38:	2b01      	cmp	r3, #1
 800ef3a:	d804      	bhi.n	800ef46 <f_read+0xf2>
 800ef3c:	68fb      	ldr	r3, [r7, #12]
 800ef3e:	2202      	movs	r2, #2
 800ef40:	755a      	strb	r2, [r3, #21]
 800ef42:	2302      	movs	r3, #2
 800ef44:	e0e1      	b.n	800f10a <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ef46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef48:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef4c:	d104      	bne.n	800ef58 <f_read+0x104>
 800ef4e:	68fb      	ldr	r3, [r7, #12]
 800ef50:	2201      	movs	r2, #1
 800ef52:	755a      	strb	r2, [r3, #21]
 800ef54:	2301      	movs	r3, #1
 800ef56:	e0d8      	b.n	800f10a <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 800ef58:	68fb      	ldr	r3, [r7, #12]
 800ef5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ef5c:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800ef5e:	697a      	ldr	r2, [r7, #20]
 800ef60:	68fb      	ldr	r3, [r7, #12]
 800ef62:	69db      	ldr	r3, [r3, #28]
 800ef64:	4619      	mov	r1, r3
 800ef66:	4610      	mov	r0, r2
 800ef68:	f7fe faf8 	bl	800d55c <clust2sect>
 800ef6c:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800ef6e:	69bb      	ldr	r3, [r7, #24]
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	d104      	bne.n	800ef7e <f_read+0x12a>
 800ef74:	68fb      	ldr	r3, [r7, #12]
 800ef76:	2202      	movs	r2, #2
 800ef78:	755a      	strb	r2, [r3, #21]
 800ef7a:	2302      	movs	r3, #2
 800ef7c:	e0c5      	b.n	800f10a <f_read+0x2b6>
			sect += csect;
 800ef7e:	69ba      	ldr	r2, [r7, #24]
 800ef80:	69fb      	ldr	r3, [r7, #28]
 800ef82:	4413      	add	r3, r2
 800ef84:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800ef86:	697b      	ldr	r3, [r7, #20]
 800ef88:	899b      	ldrh	r3, [r3, #12]
 800ef8a:	461a      	mov	r2, r3
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	fbb3 f3f2 	udiv	r3, r3, r2
 800ef92:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800ef94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	d041      	beq.n	800f01e <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800ef9a:	69fa      	ldr	r2, [r7, #28]
 800ef9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef9e:	4413      	add	r3, r2
 800efa0:	697a      	ldr	r2, [r7, #20]
 800efa2:	8952      	ldrh	r2, [r2, #10]
 800efa4:	4293      	cmp	r3, r2
 800efa6:	d905      	bls.n	800efb4 <f_read+0x160>
					cc = fs->csize - csect;
 800efa8:	697b      	ldr	r3, [r7, #20]
 800efaa:	895b      	ldrh	r3, [r3, #10]
 800efac:	461a      	mov	r2, r3
 800efae:	69fb      	ldr	r3, [r7, #28]
 800efb0:	1ad3      	subs	r3, r2, r3
 800efb2:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800efb4:	697b      	ldr	r3, [r7, #20]
 800efb6:	7858      	ldrb	r0, [r3, #1]
 800efb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800efba:	69ba      	ldr	r2, [r7, #24]
 800efbc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800efbe:	f7fd ff21 	bl	800ce04 <disk_read>
 800efc2:	4603      	mov	r3, r0
 800efc4:	2b00      	cmp	r3, #0
 800efc6:	d004      	beq.n	800efd2 <f_read+0x17e>
 800efc8:	68fb      	ldr	r3, [r7, #12]
 800efca:	2201      	movs	r2, #1
 800efcc:	755a      	strb	r2, [r3, #21]
 800efce:	2301      	movs	r3, #1
 800efd0:	e09b      	b.n	800f10a <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800efd2:	68fb      	ldr	r3, [r7, #12]
 800efd4:	7d1b      	ldrb	r3, [r3, #20]
 800efd6:	b25b      	sxtb	r3, r3
 800efd8:	2b00      	cmp	r3, #0
 800efda:	da18      	bge.n	800f00e <f_read+0x1ba>
 800efdc:	68fb      	ldr	r3, [r7, #12]
 800efde:	6a1a      	ldr	r2, [r3, #32]
 800efe0:	69bb      	ldr	r3, [r7, #24]
 800efe2:	1ad3      	subs	r3, r2, r3
 800efe4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800efe6:	429a      	cmp	r2, r3
 800efe8:	d911      	bls.n	800f00e <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	6a1a      	ldr	r2, [r3, #32]
 800efee:	69bb      	ldr	r3, [r7, #24]
 800eff0:	1ad3      	subs	r3, r2, r3
 800eff2:	697a      	ldr	r2, [r7, #20]
 800eff4:	8992      	ldrh	r2, [r2, #12]
 800eff6:	fb02 f303 	mul.w	r3, r2, r3
 800effa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800effc:	18d0      	adds	r0, r2, r3
 800effe:	68fb      	ldr	r3, [r7, #12]
 800f000:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f004:	697b      	ldr	r3, [r7, #20]
 800f006:	899b      	ldrh	r3, [r3, #12]
 800f008:	461a      	mov	r2, r3
 800f00a:	f7fd ffdb 	bl	800cfc4 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800f00e:	697b      	ldr	r3, [r7, #20]
 800f010:	899b      	ldrh	r3, [r3, #12]
 800f012:	461a      	mov	r2, r3
 800f014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f016:	fb02 f303 	mul.w	r3, r2, r3
 800f01a:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800f01c:	e05c      	b.n	800f0d8 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800f01e:	68fb      	ldr	r3, [r7, #12]
 800f020:	6a1b      	ldr	r3, [r3, #32]
 800f022:	69ba      	ldr	r2, [r7, #24]
 800f024:	429a      	cmp	r2, r3
 800f026:	d02e      	beq.n	800f086 <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800f028:	68fb      	ldr	r3, [r7, #12]
 800f02a:	7d1b      	ldrb	r3, [r3, #20]
 800f02c:	b25b      	sxtb	r3, r3
 800f02e:	2b00      	cmp	r3, #0
 800f030:	da18      	bge.n	800f064 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f032:	697b      	ldr	r3, [r7, #20]
 800f034:	7858      	ldrb	r0, [r3, #1]
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f03c:	68fb      	ldr	r3, [r7, #12]
 800f03e:	6a1a      	ldr	r2, [r3, #32]
 800f040:	2301      	movs	r3, #1
 800f042:	f7fd feff 	bl	800ce44 <disk_write>
 800f046:	4603      	mov	r3, r0
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d004      	beq.n	800f056 <f_read+0x202>
 800f04c:	68fb      	ldr	r3, [r7, #12]
 800f04e:	2201      	movs	r2, #1
 800f050:	755a      	strb	r2, [r3, #21]
 800f052:	2301      	movs	r3, #1
 800f054:	e059      	b.n	800f10a <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	7d1b      	ldrb	r3, [r3, #20]
 800f05a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f05e:	b2da      	uxtb	r2, r3
 800f060:	68fb      	ldr	r3, [r7, #12]
 800f062:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800f064:	697b      	ldr	r3, [r7, #20]
 800f066:	7858      	ldrb	r0, [r3, #1]
 800f068:	68fb      	ldr	r3, [r7, #12]
 800f06a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f06e:	2301      	movs	r3, #1
 800f070:	69ba      	ldr	r2, [r7, #24]
 800f072:	f7fd fec7 	bl	800ce04 <disk_read>
 800f076:	4603      	mov	r3, r0
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d004      	beq.n	800f086 <f_read+0x232>
 800f07c:	68fb      	ldr	r3, [r7, #12]
 800f07e:	2201      	movs	r2, #1
 800f080:	755a      	strb	r2, [r3, #21]
 800f082:	2301      	movs	r3, #1
 800f084:	e041      	b.n	800f10a <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 800f086:	68fb      	ldr	r3, [r7, #12]
 800f088:	69ba      	ldr	r2, [r7, #24]
 800f08a:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800f08c:	697b      	ldr	r3, [r7, #20]
 800f08e:	899b      	ldrh	r3, [r3, #12]
 800f090:	4618      	mov	r0, r3
 800f092:	68fb      	ldr	r3, [r7, #12]
 800f094:	699b      	ldr	r3, [r3, #24]
 800f096:	697a      	ldr	r2, [r7, #20]
 800f098:	8992      	ldrh	r2, [r2, #12]
 800f09a:	fbb3 f1f2 	udiv	r1, r3, r2
 800f09e:	fb01 f202 	mul.w	r2, r1, r2
 800f0a2:	1a9b      	subs	r3, r3, r2
 800f0a4:	1ac3      	subs	r3, r0, r3
 800f0a6:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800f0a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	429a      	cmp	r2, r3
 800f0ae:	d901      	bls.n	800f0b4 <f_read+0x260>
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800f0b4:	68fb      	ldr	r3, [r7, #12]
 800f0b6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f0ba:	68fb      	ldr	r3, [r7, #12]
 800f0bc:	699b      	ldr	r3, [r3, #24]
 800f0be:	697a      	ldr	r2, [r7, #20]
 800f0c0:	8992      	ldrh	r2, [r2, #12]
 800f0c2:	fbb3 f0f2 	udiv	r0, r3, r2
 800f0c6:	fb00 f202 	mul.w	r2, r0, r2
 800f0ca:	1a9b      	subs	r3, r3, r2
 800f0cc:	440b      	add	r3, r1
 800f0ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f0d0:	4619      	mov	r1, r3
 800f0d2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f0d4:	f7fd ff76 	bl	800cfc4 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800f0d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f0da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0dc:	4413      	add	r3, r2
 800f0de:	627b      	str	r3, [r7, #36]	; 0x24
 800f0e0:	68fb      	ldr	r3, [r7, #12]
 800f0e2:	699a      	ldr	r2, [r3, #24]
 800f0e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0e6:	441a      	add	r2, r3
 800f0e8:	68fb      	ldr	r3, [r7, #12]
 800f0ea:	619a      	str	r2, [r3, #24]
 800f0ec:	683b      	ldr	r3, [r7, #0]
 800f0ee:	681a      	ldr	r2, [r3, #0]
 800f0f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0f2:	441a      	add	r2, r3
 800f0f4:	683b      	ldr	r3, [r7, #0]
 800f0f6:	601a      	str	r2, [r3, #0]
 800f0f8:	687a      	ldr	r2, [r7, #4]
 800f0fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0fc:	1ad3      	subs	r3, r2, r3
 800f0fe:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	2b00      	cmp	r3, #0
 800f104:	f47f aee1 	bne.w	800eeca <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800f108:	2300      	movs	r3, #0
}
 800f10a:	4618      	mov	r0, r3
 800f10c:	3738      	adds	r7, #56	; 0x38
 800f10e:	46bd      	mov	sp, r7
 800f110:	bd80      	pop	{r7, pc}

0800f112 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800f112:	b580      	push	{r7, lr}
 800f114:	b08c      	sub	sp, #48	; 0x30
 800f116:	af00      	add	r7, sp, #0
 800f118:	60f8      	str	r0, [r7, #12]
 800f11a:	60b9      	str	r1, [r7, #8]
 800f11c:	607a      	str	r2, [r7, #4]
 800f11e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800f120:	68bb      	ldr	r3, [r7, #8]
 800f122:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800f124:	683b      	ldr	r3, [r7, #0]
 800f126:	2200      	movs	r2, #0
 800f128:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800f12a:	68fb      	ldr	r3, [r7, #12]
 800f12c:	f107 0210 	add.w	r2, r7, #16
 800f130:	4611      	mov	r1, r2
 800f132:	4618      	mov	r0, r3
 800f134:	f7ff fc46 	bl	800e9c4 <validate>
 800f138:	4603      	mov	r3, r0
 800f13a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800f13e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f142:	2b00      	cmp	r3, #0
 800f144:	d107      	bne.n	800f156 <f_write+0x44>
 800f146:	68fb      	ldr	r3, [r7, #12]
 800f148:	7d5b      	ldrb	r3, [r3, #21]
 800f14a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800f14e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f152:	2b00      	cmp	r3, #0
 800f154:	d002      	beq.n	800f15c <f_write+0x4a>
 800f156:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f15a:	e16a      	b.n	800f432 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800f15c:	68fb      	ldr	r3, [r7, #12]
 800f15e:	7d1b      	ldrb	r3, [r3, #20]
 800f160:	f003 0302 	and.w	r3, r3, #2
 800f164:	2b00      	cmp	r3, #0
 800f166:	d101      	bne.n	800f16c <f_write+0x5a>
 800f168:	2307      	movs	r3, #7
 800f16a:	e162      	b.n	800f432 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800f16c:	68fb      	ldr	r3, [r7, #12]
 800f16e:	699a      	ldr	r2, [r3, #24]
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	441a      	add	r2, r3
 800f174:	68fb      	ldr	r3, [r7, #12]
 800f176:	699b      	ldr	r3, [r3, #24]
 800f178:	429a      	cmp	r2, r3
 800f17a:	f080 814c 	bcs.w	800f416 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	699b      	ldr	r3, [r3, #24]
 800f182:	43db      	mvns	r3, r3
 800f184:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800f186:	e146      	b.n	800f416 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800f188:	68fb      	ldr	r3, [r7, #12]
 800f18a:	699b      	ldr	r3, [r3, #24]
 800f18c:	693a      	ldr	r2, [r7, #16]
 800f18e:	8992      	ldrh	r2, [r2, #12]
 800f190:	fbb3 f1f2 	udiv	r1, r3, r2
 800f194:	fb01 f202 	mul.w	r2, r1, r2
 800f198:	1a9b      	subs	r3, r3, r2
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	f040 80f1 	bne.w	800f382 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800f1a0:	68fb      	ldr	r3, [r7, #12]
 800f1a2:	699b      	ldr	r3, [r3, #24]
 800f1a4:	693a      	ldr	r2, [r7, #16]
 800f1a6:	8992      	ldrh	r2, [r2, #12]
 800f1a8:	fbb3 f3f2 	udiv	r3, r3, r2
 800f1ac:	693a      	ldr	r2, [r7, #16]
 800f1ae:	8952      	ldrh	r2, [r2, #10]
 800f1b0:	3a01      	subs	r2, #1
 800f1b2:	4013      	ands	r3, r2
 800f1b4:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800f1b6:	69bb      	ldr	r3, [r7, #24]
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d143      	bne.n	800f244 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800f1bc:	68fb      	ldr	r3, [r7, #12]
 800f1be:	699b      	ldr	r3, [r3, #24]
 800f1c0:	2b00      	cmp	r3, #0
 800f1c2:	d10c      	bne.n	800f1de <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800f1c4:	68fb      	ldr	r3, [r7, #12]
 800f1c6:	689b      	ldr	r3, [r3, #8]
 800f1c8:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800f1ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	d11a      	bne.n	800f206 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800f1d0:	68fb      	ldr	r3, [r7, #12]
 800f1d2:	2100      	movs	r1, #0
 800f1d4:	4618      	mov	r0, r3
 800f1d6:	f7fe fc35 	bl	800da44 <create_chain>
 800f1da:	62b8      	str	r0, [r7, #40]	; 0x28
 800f1dc:	e013      	b.n	800f206 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800f1de:	68fb      	ldr	r3, [r7, #12]
 800f1e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	d007      	beq.n	800f1f6 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800f1e6:	68fb      	ldr	r3, [r7, #12]
 800f1e8:	699b      	ldr	r3, [r3, #24]
 800f1ea:	4619      	mov	r1, r3
 800f1ec:	68f8      	ldr	r0, [r7, #12]
 800f1ee:	f7fe fcc1 	bl	800db74 <clmt_clust>
 800f1f2:	62b8      	str	r0, [r7, #40]	; 0x28
 800f1f4:	e007      	b.n	800f206 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800f1f6:	68fa      	ldr	r2, [r7, #12]
 800f1f8:	68fb      	ldr	r3, [r7, #12]
 800f1fa:	69db      	ldr	r3, [r3, #28]
 800f1fc:	4619      	mov	r1, r3
 800f1fe:	4610      	mov	r0, r2
 800f200:	f7fe fc20 	bl	800da44 <create_chain>
 800f204:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800f206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f208:	2b00      	cmp	r3, #0
 800f20a:	f000 8109 	beq.w	800f420 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800f20e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f210:	2b01      	cmp	r3, #1
 800f212:	d104      	bne.n	800f21e <f_write+0x10c>
 800f214:	68fb      	ldr	r3, [r7, #12]
 800f216:	2202      	movs	r2, #2
 800f218:	755a      	strb	r2, [r3, #21]
 800f21a:	2302      	movs	r3, #2
 800f21c:	e109      	b.n	800f432 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f21e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f220:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f224:	d104      	bne.n	800f230 <f_write+0x11e>
 800f226:	68fb      	ldr	r3, [r7, #12]
 800f228:	2201      	movs	r2, #1
 800f22a:	755a      	strb	r2, [r3, #21]
 800f22c:	2301      	movs	r3, #1
 800f22e:	e100      	b.n	800f432 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800f230:	68fb      	ldr	r3, [r7, #12]
 800f232:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f234:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800f236:	68fb      	ldr	r3, [r7, #12]
 800f238:	689b      	ldr	r3, [r3, #8]
 800f23a:	2b00      	cmp	r3, #0
 800f23c:	d102      	bne.n	800f244 <f_write+0x132>
 800f23e:	68fb      	ldr	r3, [r7, #12]
 800f240:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f242:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800f244:	68fb      	ldr	r3, [r7, #12]
 800f246:	7d1b      	ldrb	r3, [r3, #20]
 800f248:	b25b      	sxtb	r3, r3
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	da18      	bge.n	800f280 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f24e:	693b      	ldr	r3, [r7, #16]
 800f250:	7858      	ldrb	r0, [r3, #1]
 800f252:	68fb      	ldr	r3, [r7, #12]
 800f254:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	6a1a      	ldr	r2, [r3, #32]
 800f25c:	2301      	movs	r3, #1
 800f25e:	f7fd fdf1 	bl	800ce44 <disk_write>
 800f262:	4603      	mov	r3, r0
 800f264:	2b00      	cmp	r3, #0
 800f266:	d004      	beq.n	800f272 <f_write+0x160>
 800f268:	68fb      	ldr	r3, [r7, #12]
 800f26a:	2201      	movs	r2, #1
 800f26c:	755a      	strb	r2, [r3, #21]
 800f26e:	2301      	movs	r3, #1
 800f270:	e0df      	b.n	800f432 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f272:	68fb      	ldr	r3, [r7, #12]
 800f274:	7d1b      	ldrb	r3, [r3, #20]
 800f276:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f27a:	b2da      	uxtb	r2, r3
 800f27c:	68fb      	ldr	r3, [r7, #12]
 800f27e:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800f280:	693a      	ldr	r2, [r7, #16]
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	69db      	ldr	r3, [r3, #28]
 800f286:	4619      	mov	r1, r3
 800f288:	4610      	mov	r0, r2
 800f28a:	f7fe f967 	bl	800d55c <clust2sect>
 800f28e:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800f290:	697b      	ldr	r3, [r7, #20]
 800f292:	2b00      	cmp	r3, #0
 800f294:	d104      	bne.n	800f2a0 <f_write+0x18e>
 800f296:	68fb      	ldr	r3, [r7, #12]
 800f298:	2202      	movs	r2, #2
 800f29a:	755a      	strb	r2, [r3, #21]
 800f29c:	2302      	movs	r3, #2
 800f29e:	e0c8      	b.n	800f432 <f_write+0x320>
			sect += csect;
 800f2a0:	697a      	ldr	r2, [r7, #20]
 800f2a2:	69bb      	ldr	r3, [r7, #24]
 800f2a4:	4413      	add	r3, r2
 800f2a6:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800f2a8:	693b      	ldr	r3, [r7, #16]
 800f2aa:	899b      	ldrh	r3, [r3, #12]
 800f2ac:	461a      	mov	r2, r3
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	fbb3 f3f2 	udiv	r3, r3, r2
 800f2b4:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800f2b6:	6a3b      	ldr	r3, [r7, #32]
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	d043      	beq.n	800f344 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800f2bc:	69ba      	ldr	r2, [r7, #24]
 800f2be:	6a3b      	ldr	r3, [r7, #32]
 800f2c0:	4413      	add	r3, r2
 800f2c2:	693a      	ldr	r2, [r7, #16]
 800f2c4:	8952      	ldrh	r2, [r2, #10]
 800f2c6:	4293      	cmp	r3, r2
 800f2c8:	d905      	bls.n	800f2d6 <f_write+0x1c4>
					cc = fs->csize - csect;
 800f2ca:	693b      	ldr	r3, [r7, #16]
 800f2cc:	895b      	ldrh	r3, [r3, #10]
 800f2ce:	461a      	mov	r2, r3
 800f2d0:	69bb      	ldr	r3, [r7, #24]
 800f2d2:	1ad3      	subs	r3, r2, r3
 800f2d4:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f2d6:	693b      	ldr	r3, [r7, #16]
 800f2d8:	7858      	ldrb	r0, [r3, #1]
 800f2da:	6a3b      	ldr	r3, [r7, #32]
 800f2dc:	697a      	ldr	r2, [r7, #20]
 800f2de:	69f9      	ldr	r1, [r7, #28]
 800f2e0:	f7fd fdb0 	bl	800ce44 <disk_write>
 800f2e4:	4603      	mov	r3, r0
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d004      	beq.n	800f2f4 <f_write+0x1e2>
 800f2ea:	68fb      	ldr	r3, [r7, #12]
 800f2ec:	2201      	movs	r2, #1
 800f2ee:	755a      	strb	r2, [r3, #21]
 800f2f0:	2301      	movs	r3, #1
 800f2f2:	e09e      	b.n	800f432 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800f2f4:	68fb      	ldr	r3, [r7, #12]
 800f2f6:	6a1a      	ldr	r2, [r3, #32]
 800f2f8:	697b      	ldr	r3, [r7, #20]
 800f2fa:	1ad3      	subs	r3, r2, r3
 800f2fc:	6a3a      	ldr	r2, [r7, #32]
 800f2fe:	429a      	cmp	r2, r3
 800f300:	d918      	bls.n	800f334 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800f302:	68fb      	ldr	r3, [r7, #12]
 800f304:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800f308:	68fb      	ldr	r3, [r7, #12]
 800f30a:	6a1a      	ldr	r2, [r3, #32]
 800f30c:	697b      	ldr	r3, [r7, #20]
 800f30e:	1ad3      	subs	r3, r2, r3
 800f310:	693a      	ldr	r2, [r7, #16]
 800f312:	8992      	ldrh	r2, [r2, #12]
 800f314:	fb02 f303 	mul.w	r3, r2, r3
 800f318:	69fa      	ldr	r2, [r7, #28]
 800f31a:	18d1      	adds	r1, r2, r3
 800f31c:	693b      	ldr	r3, [r7, #16]
 800f31e:	899b      	ldrh	r3, [r3, #12]
 800f320:	461a      	mov	r2, r3
 800f322:	f7fd fe4f 	bl	800cfc4 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800f326:	68fb      	ldr	r3, [r7, #12]
 800f328:	7d1b      	ldrb	r3, [r3, #20]
 800f32a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f32e:	b2da      	uxtb	r2, r3
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800f334:	693b      	ldr	r3, [r7, #16]
 800f336:	899b      	ldrh	r3, [r3, #12]
 800f338:	461a      	mov	r2, r3
 800f33a:	6a3b      	ldr	r3, [r7, #32]
 800f33c:	fb02 f303 	mul.w	r3, r2, r3
 800f340:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800f342:	e04b      	b.n	800f3dc <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800f344:	68fb      	ldr	r3, [r7, #12]
 800f346:	6a1b      	ldr	r3, [r3, #32]
 800f348:	697a      	ldr	r2, [r7, #20]
 800f34a:	429a      	cmp	r2, r3
 800f34c:	d016      	beq.n	800f37c <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800f34e:	68fb      	ldr	r3, [r7, #12]
 800f350:	699a      	ldr	r2, [r3, #24]
 800f352:	68fb      	ldr	r3, [r7, #12]
 800f354:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800f356:	429a      	cmp	r2, r3
 800f358:	d210      	bcs.n	800f37c <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800f35a:	693b      	ldr	r3, [r7, #16]
 800f35c:	7858      	ldrb	r0, [r3, #1]
 800f35e:	68fb      	ldr	r3, [r7, #12]
 800f360:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f364:	2301      	movs	r3, #1
 800f366:	697a      	ldr	r2, [r7, #20]
 800f368:	f7fd fd4c 	bl	800ce04 <disk_read>
 800f36c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d004      	beq.n	800f37c <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800f372:	68fb      	ldr	r3, [r7, #12]
 800f374:	2201      	movs	r2, #1
 800f376:	755a      	strb	r2, [r3, #21]
 800f378:	2301      	movs	r3, #1
 800f37a:	e05a      	b.n	800f432 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	697a      	ldr	r2, [r7, #20]
 800f380:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800f382:	693b      	ldr	r3, [r7, #16]
 800f384:	899b      	ldrh	r3, [r3, #12]
 800f386:	4618      	mov	r0, r3
 800f388:	68fb      	ldr	r3, [r7, #12]
 800f38a:	699b      	ldr	r3, [r3, #24]
 800f38c:	693a      	ldr	r2, [r7, #16]
 800f38e:	8992      	ldrh	r2, [r2, #12]
 800f390:	fbb3 f1f2 	udiv	r1, r3, r2
 800f394:	fb01 f202 	mul.w	r2, r1, r2
 800f398:	1a9b      	subs	r3, r3, r2
 800f39a:	1ac3      	subs	r3, r0, r3
 800f39c:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800f39e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	429a      	cmp	r2, r3
 800f3a4:	d901      	bls.n	800f3aa <f_write+0x298>
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800f3aa:	68fb      	ldr	r3, [r7, #12]
 800f3ac:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f3b0:	68fb      	ldr	r3, [r7, #12]
 800f3b2:	699b      	ldr	r3, [r3, #24]
 800f3b4:	693a      	ldr	r2, [r7, #16]
 800f3b6:	8992      	ldrh	r2, [r2, #12]
 800f3b8:	fbb3 f0f2 	udiv	r0, r3, r2
 800f3bc:	fb00 f202 	mul.w	r2, r0, r2
 800f3c0:	1a9b      	subs	r3, r3, r2
 800f3c2:	440b      	add	r3, r1
 800f3c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f3c6:	69f9      	ldr	r1, [r7, #28]
 800f3c8:	4618      	mov	r0, r3
 800f3ca:	f7fd fdfb 	bl	800cfc4 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800f3ce:	68fb      	ldr	r3, [r7, #12]
 800f3d0:	7d1b      	ldrb	r3, [r3, #20]
 800f3d2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f3d6:	b2da      	uxtb	r2, r3
 800f3d8:	68fb      	ldr	r3, [r7, #12]
 800f3da:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800f3dc:	69fa      	ldr	r2, [r7, #28]
 800f3de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3e0:	4413      	add	r3, r2
 800f3e2:	61fb      	str	r3, [r7, #28]
 800f3e4:	68fb      	ldr	r3, [r7, #12]
 800f3e6:	699a      	ldr	r2, [r3, #24]
 800f3e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3ea:	441a      	add	r2, r3
 800f3ec:	68fb      	ldr	r3, [r7, #12]
 800f3ee:	619a      	str	r2, [r3, #24]
 800f3f0:	68fb      	ldr	r3, [r7, #12]
 800f3f2:	68da      	ldr	r2, [r3, #12]
 800f3f4:	68fb      	ldr	r3, [r7, #12]
 800f3f6:	699b      	ldr	r3, [r3, #24]
 800f3f8:	429a      	cmp	r2, r3
 800f3fa:	bf38      	it	cc
 800f3fc:	461a      	movcc	r2, r3
 800f3fe:	68fb      	ldr	r3, [r7, #12]
 800f400:	60da      	str	r2, [r3, #12]
 800f402:	683b      	ldr	r3, [r7, #0]
 800f404:	681a      	ldr	r2, [r3, #0]
 800f406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f408:	441a      	add	r2, r3
 800f40a:	683b      	ldr	r3, [r7, #0]
 800f40c:	601a      	str	r2, [r3, #0]
 800f40e:	687a      	ldr	r2, [r7, #4]
 800f410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f412:	1ad3      	subs	r3, r2, r3
 800f414:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	2b00      	cmp	r3, #0
 800f41a:	f47f aeb5 	bne.w	800f188 <f_write+0x76>
 800f41e:	e000      	b.n	800f422 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800f420:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800f422:	68fb      	ldr	r3, [r7, #12]
 800f424:	7d1b      	ldrb	r3, [r3, #20]
 800f426:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f42a:	b2da      	uxtb	r2, r3
 800f42c:	68fb      	ldr	r3, [r7, #12]
 800f42e:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800f430:	2300      	movs	r3, #0
}
 800f432:	4618      	mov	r0, r3
 800f434:	3730      	adds	r7, #48	; 0x30
 800f436:	46bd      	mov	sp, r7
 800f438:	bd80      	pop	{r7, pc}

0800f43a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800f43a:	b580      	push	{r7, lr}
 800f43c:	b086      	sub	sp, #24
 800f43e:	af00      	add	r7, sp, #0
 800f440:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	f107 0208 	add.w	r2, r7, #8
 800f448:	4611      	mov	r1, r2
 800f44a:	4618      	mov	r0, r3
 800f44c:	f7ff faba 	bl	800e9c4 <validate>
 800f450:	4603      	mov	r3, r0
 800f452:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800f454:	7dfb      	ldrb	r3, [r7, #23]
 800f456:	2b00      	cmp	r3, #0
 800f458:	d168      	bne.n	800f52c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	7d1b      	ldrb	r3, [r3, #20]
 800f45e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f462:	2b00      	cmp	r3, #0
 800f464:	d062      	beq.n	800f52c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	7d1b      	ldrb	r3, [r3, #20]
 800f46a:	b25b      	sxtb	r3, r3
 800f46c:	2b00      	cmp	r3, #0
 800f46e:	da15      	bge.n	800f49c <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800f470:	68bb      	ldr	r3, [r7, #8]
 800f472:	7858      	ldrb	r0, [r3, #1]
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	6a1a      	ldr	r2, [r3, #32]
 800f47e:	2301      	movs	r3, #1
 800f480:	f7fd fce0 	bl	800ce44 <disk_write>
 800f484:	4603      	mov	r3, r0
 800f486:	2b00      	cmp	r3, #0
 800f488:	d001      	beq.n	800f48e <f_sync+0x54>
 800f48a:	2301      	movs	r3, #1
 800f48c:	e04f      	b.n	800f52e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	7d1b      	ldrb	r3, [r3, #20]
 800f492:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f496:	b2da      	uxtb	r2, r3
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800f49c:	f7fd fb06 	bl	800caac <get_fattime>
 800f4a0:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800f4a2:	68ba      	ldr	r2, [r7, #8]
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f4a8:	4619      	mov	r1, r3
 800f4aa:	4610      	mov	r0, r2
 800f4ac:	f7fd ffb8 	bl	800d420 <move_window>
 800f4b0:	4603      	mov	r3, r0
 800f4b2:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800f4b4:	7dfb      	ldrb	r3, [r7, #23]
 800f4b6:	2b00      	cmp	r3, #0
 800f4b8:	d138      	bne.n	800f52c <f_sync+0xf2>
					dir = fp->dir_ptr;
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f4be:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800f4c0:	68fb      	ldr	r3, [r7, #12]
 800f4c2:	330b      	adds	r3, #11
 800f4c4:	781a      	ldrb	r2, [r3, #0]
 800f4c6:	68fb      	ldr	r3, [r7, #12]
 800f4c8:	330b      	adds	r3, #11
 800f4ca:	f042 0220 	orr.w	r2, r2, #32
 800f4ce:	b2d2      	uxtb	r2, r2
 800f4d0:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	6818      	ldr	r0, [r3, #0]
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	689b      	ldr	r3, [r3, #8]
 800f4da:	461a      	mov	r2, r3
 800f4dc:	68f9      	ldr	r1, [r7, #12]
 800f4de:	f7fe fd46 	bl	800df6e <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800f4e2:	68fb      	ldr	r3, [r7, #12]
 800f4e4:	f103 021c 	add.w	r2, r3, #28
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	68db      	ldr	r3, [r3, #12]
 800f4ec:	4619      	mov	r1, r3
 800f4ee:	4610      	mov	r0, r2
 800f4f0:	f7fd fd3c 	bl	800cf6c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800f4f4:	68fb      	ldr	r3, [r7, #12]
 800f4f6:	3316      	adds	r3, #22
 800f4f8:	6939      	ldr	r1, [r7, #16]
 800f4fa:	4618      	mov	r0, r3
 800f4fc:	f7fd fd36 	bl	800cf6c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800f500:	68fb      	ldr	r3, [r7, #12]
 800f502:	3312      	adds	r3, #18
 800f504:	2100      	movs	r1, #0
 800f506:	4618      	mov	r0, r3
 800f508:	f7fd fd15 	bl	800cf36 <st_word>
					fs->wflag = 1;
 800f50c:	68bb      	ldr	r3, [r7, #8]
 800f50e:	2201      	movs	r2, #1
 800f510:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800f512:	68bb      	ldr	r3, [r7, #8]
 800f514:	4618      	mov	r0, r3
 800f516:	f7fd ffb1 	bl	800d47c <sync_fs>
 800f51a:	4603      	mov	r3, r0
 800f51c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	7d1b      	ldrb	r3, [r3, #20]
 800f522:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f526:	b2da      	uxtb	r2, r3
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800f52c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f52e:	4618      	mov	r0, r3
 800f530:	3718      	adds	r7, #24
 800f532:	46bd      	mov	sp, r7
 800f534:	bd80      	pop	{r7, pc}

0800f536 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800f536:	b580      	push	{r7, lr}
 800f538:	b084      	sub	sp, #16
 800f53a:	af00      	add	r7, sp, #0
 800f53c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800f53e:	6878      	ldr	r0, [r7, #4]
 800f540:	f7ff ff7b 	bl	800f43a <f_sync>
 800f544:	4603      	mov	r3, r0
 800f546:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800f548:	7bfb      	ldrb	r3, [r7, #15]
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	d118      	bne.n	800f580 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	f107 0208 	add.w	r2, r7, #8
 800f554:	4611      	mov	r1, r2
 800f556:	4618      	mov	r0, r3
 800f558:	f7ff fa34 	bl	800e9c4 <validate>
 800f55c:	4603      	mov	r3, r0
 800f55e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800f560:	7bfb      	ldrb	r3, [r7, #15]
 800f562:	2b00      	cmp	r3, #0
 800f564:	d10c      	bne.n	800f580 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	691b      	ldr	r3, [r3, #16]
 800f56a:	4618      	mov	r0, r3
 800f56c:	f7fd feb4 	bl	800d2d8 <dec_lock>
 800f570:	4603      	mov	r3, r0
 800f572:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800f574:	7bfb      	ldrb	r3, [r7, #15]
 800f576:	2b00      	cmp	r3, #0
 800f578:	d102      	bne.n	800f580 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	2200      	movs	r2, #0
 800f57e:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800f580:	7bfb      	ldrb	r3, [r7, #15]
}
 800f582:	4618      	mov	r0, r3
 800f584:	3710      	adds	r7, #16
 800f586:	46bd      	mov	sp, r7
 800f588:	bd80      	pop	{r7, pc}

0800f58a <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800f58a:	b580      	push	{r7, lr}
 800f58c:	b090      	sub	sp, #64	; 0x40
 800f58e:	af00      	add	r7, sp, #0
 800f590:	6078      	str	r0, [r7, #4]
 800f592:	6039      	str	r1, [r7, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &dj.obj.fs, 0);
 800f594:	f107 010c 	add.w	r1, r7, #12
 800f598:	1d3b      	adds	r3, r7, #4
 800f59a:	2200      	movs	r2, #0
 800f59c:	4618      	mov	r0, r3
 800f59e:	f7fe ff91 	bl	800e4c4 <find_volume>
 800f5a2:	4603      	mov	r3, r0
 800f5a4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 800f5a8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800f5ac:	2b00      	cmp	r3, #0
 800f5ae:	d11f      	bne.n	800f5f0 <f_stat+0x66>
		INIT_NAMBUF(dj.obj.fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800f5b0:	687a      	ldr	r2, [r7, #4]
 800f5b2:	f107 030c 	add.w	r3, r7, #12
 800f5b6:	4611      	mov	r1, r2
 800f5b8:	4618      	mov	r0, r3
 800f5ba:	f7fe fe73 	bl	800e2a4 <follow_path>
 800f5be:	4603      	mov	r3, r0
 800f5c0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {				/* Follow completed */
 800f5c4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	d111      	bne.n	800f5f0 <f_stat+0x66>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 800f5cc:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800f5d0:	b25b      	sxtb	r3, r3
 800f5d2:	2b00      	cmp	r3, #0
 800f5d4:	da03      	bge.n	800f5de <f_stat+0x54>
				res = FR_INVALID_NAME;
 800f5d6:	2306      	movs	r3, #6
 800f5d8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800f5dc:	e008      	b.n	800f5f0 <f_stat+0x66>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 800f5de:	683b      	ldr	r3, [r7, #0]
 800f5e0:	2b00      	cmp	r3, #0
 800f5e2:	d005      	beq.n	800f5f0 <f_stat+0x66>
 800f5e4:	f107 030c 	add.w	r3, r7, #12
 800f5e8:	6839      	ldr	r1, [r7, #0]
 800f5ea:	4618      	mov	r0, r3
 800f5ec:	f7fe fd66 	bl	800e0bc <get_fileinfo>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(dj.obj.fs, res);
 800f5f0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800f5f4:	4618      	mov	r0, r3
 800f5f6:	3740      	adds	r7, #64	; 0x40
 800f5f8:	46bd      	mov	sp, r7
 800f5fa:	bd80      	pop	{r7, pc}

0800f5fc <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 800f5fc:	b580      	push	{r7, lr}
 800f5fe:	b096      	sub	sp, #88	; 0x58
 800f600:	af00      	add	r7, sp, #0
 800f602:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800f604:	f107 0108 	add.w	r1, r7, #8
 800f608:	1d3b      	adds	r3, r7, #4
 800f60a:	2202      	movs	r2, #2
 800f60c:	4618      	mov	r0, r3
 800f60e:	f7fe ff59 	bl	800e4c4 <find_volume>
 800f612:	4603      	mov	r3, r0
 800f614:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	dj.obj.fs = fs;
 800f618:	68bb      	ldr	r3, [r7, #8]
 800f61a:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 800f61c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f620:	2b00      	cmp	r3, #0
 800f622:	f040 80f2 	bne.w	800f80a <f_mkdir+0x20e>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 800f626:	687a      	ldr	r2, [r7, #4]
 800f628:	f107 030c 	add.w	r3, r7, #12
 800f62c:	4611      	mov	r1, r2
 800f62e:	4618      	mov	r0, r3
 800f630:	f7fe fe38 	bl	800e2a4 <follow_path>
 800f634:	4603      	mov	r3, r0
 800f636:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 800f63a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f63e:	2b00      	cmp	r3, #0
 800f640:	d102      	bne.n	800f648 <f_mkdir+0x4c>
 800f642:	2308      	movs	r3, #8
 800f644:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 800f648:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f64c:	2b04      	cmp	r3, #4
 800f64e:	f040 80dc 	bne.w	800f80a <f_mkdir+0x20e>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 800f652:	f107 030c 	add.w	r3, r7, #12
 800f656:	2100      	movs	r1, #0
 800f658:	4618      	mov	r0, r3
 800f65a:	f7fe f9f3 	bl	800da44 <create_chain>
 800f65e:	6478      	str	r0, [r7, #68]	; 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 800f660:	68bb      	ldr	r3, [r7, #8]
 800f662:	895b      	ldrh	r3, [r3, #10]
 800f664:	461a      	mov	r2, r3
 800f666:	68bb      	ldr	r3, [r7, #8]
 800f668:	899b      	ldrh	r3, [r3, #12]
 800f66a:	fb02 f303 	mul.w	r3, r2, r3
 800f66e:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 800f670:	2300      	movs	r3, #0
 800f672:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 800f676:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d102      	bne.n	800f682 <f_mkdir+0x86>
 800f67c:	2307      	movs	r3, #7
 800f67e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 1) res = FR_INT_ERR;
 800f682:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f684:	2b01      	cmp	r3, #1
 800f686:	d102      	bne.n	800f68e <f_mkdir+0x92>
 800f688:	2302      	movs	r3, #2
 800f68a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 800f68e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f690:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f694:	d102      	bne.n	800f69c <f_mkdir+0xa0>
 800f696:	2301      	movs	r3, #1
 800f698:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 800f69c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	d106      	bne.n	800f6b2 <f_mkdir+0xb6>
 800f6a4:	68bb      	ldr	r3, [r7, #8]
 800f6a6:	4618      	mov	r0, r3
 800f6a8:	f7fd fe76 	bl	800d398 <sync_window>
 800f6ac:	4603      	mov	r3, r0
 800f6ae:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			tm = GET_FATTIME();
 800f6b2:	f7fd f9fb 	bl	800caac <get_fattime>
 800f6b6:	6438      	str	r0, [r7, #64]	; 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 800f6b8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f6bc:	2b00      	cmp	r3, #0
 800f6be:	d16c      	bne.n	800f79a <f_mkdir+0x19e>
				dsc = clust2sect(fs, dcl);
 800f6c0:	68bb      	ldr	r3, [r7, #8]
 800f6c2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f6c4:	4618      	mov	r0, r3
 800f6c6:	f7fd ff49 	bl	800d55c <clust2sect>
 800f6ca:	64f8      	str	r0, [r7, #76]	; 0x4c
				dir = fs->win;
 800f6cc:	68bb      	ldr	r3, [r7, #8]
 800f6ce:	3334      	adds	r3, #52	; 0x34
 800f6d0:	63fb      	str	r3, [r7, #60]	; 0x3c
				mem_set(dir, 0, SS(fs));
 800f6d2:	68bb      	ldr	r3, [r7, #8]
 800f6d4:	899b      	ldrh	r3, [r3, #12]
 800f6d6:	461a      	mov	r2, r3
 800f6d8:	2100      	movs	r1, #0
 800f6da:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800f6dc:	f7fd fc93 	bl	800d006 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 800f6e0:	220b      	movs	r2, #11
 800f6e2:	2120      	movs	r1, #32
 800f6e4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800f6e6:	f7fd fc8e 	bl	800d006 <mem_set>
					dir[DIR_Name] = '.';
 800f6ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f6ec:	222e      	movs	r2, #46	; 0x2e
 800f6ee:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 800f6f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f6f2:	330b      	adds	r3, #11
 800f6f4:	2210      	movs	r2, #16
 800f6f6:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 800f6f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f6fa:	3316      	adds	r3, #22
 800f6fc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f6fe:	4618      	mov	r0, r3
 800f700:	f7fd fc34 	bl	800cf6c <st_dword>
					st_clust(fs, dir, dcl);
 800f704:	68bb      	ldr	r3, [r7, #8]
 800f706:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f708:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f70a:	4618      	mov	r0, r3
 800f70c:	f7fe fc2f 	bl	800df6e <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 800f710:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f712:	3320      	adds	r3, #32
 800f714:	2220      	movs	r2, #32
 800f716:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f718:	4618      	mov	r0, r3
 800f71a:	f7fd fc53 	bl	800cfc4 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 800f71e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f720:	3321      	adds	r3, #33	; 0x21
 800f722:	222e      	movs	r2, #46	; 0x2e
 800f724:	701a      	strb	r2, [r3, #0]
 800f726:	697b      	ldr	r3, [r7, #20]
 800f728:	64bb      	str	r3, [r7, #72]	; 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 800f72a:	68bb      	ldr	r3, [r7, #8]
 800f72c:	781b      	ldrb	r3, [r3, #0]
 800f72e:	2b03      	cmp	r3, #3
 800f730:	d106      	bne.n	800f740 <f_mkdir+0x144>
 800f732:	68bb      	ldr	r3, [r7, #8]
 800f734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f736:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f738:	429a      	cmp	r2, r3
 800f73a:	d101      	bne.n	800f740 <f_mkdir+0x144>
 800f73c:	2300      	movs	r3, #0
 800f73e:	64bb      	str	r3, [r7, #72]	; 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 800f740:	68b8      	ldr	r0, [r7, #8]
 800f742:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f744:	3320      	adds	r3, #32
 800f746:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f748:	4619      	mov	r1, r3
 800f74a:	f7fe fc10 	bl	800df6e <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800f74e:	68bb      	ldr	r3, [r7, #8]
 800f750:	895b      	ldrh	r3, [r3, #10]
 800f752:	653b      	str	r3, [r7, #80]	; 0x50
 800f754:	e01c      	b.n	800f790 <f_mkdir+0x194>
					fs->winsect = dsc++;
 800f756:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f758:	1c5a      	adds	r2, r3, #1
 800f75a:	64fa      	str	r2, [r7, #76]	; 0x4c
 800f75c:	68ba      	ldr	r2, [r7, #8]
 800f75e:	6313      	str	r3, [r2, #48]	; 0x30
					fs->wflag = 1;
 800f760:	68bb      	ldr	r3, [r7, #8]
 800f762:	2201      	movs	r2, #1
 800f764:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 800f766:	68bb      	ldr	r3, [r7, #8]
 800f768:	4618      	mov	r0, r3
 800f76a:	f7fd fe15 	bl	800d398 <sync_window>
 800f76e:	4603      	mov	r3, r0
 800f770:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					if (res != FR_OK) break;
 800f774:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f778:	2b00      	cmp	r3, #0
 800f77a:	d10d      	bne.n	800f798 <f_mkdir+0x19c>
					mem_set(dir, 0, SS(fs));
 800f77c:	68bb      	ldr	r3, [r7, #8]
 800f77e:	899b      	ldrh	r3, [r3, #12]
 800f780:	461a      	mov	r2, r3
 800f782:	2100      	movs	r1, #0
 800f784:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800f786:	f7fd fc3e 	bl	800d006 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800f78a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f78c:	3b01      	subs	r3, #1
 800f78e:	653b      	str	r3, [r7, #80]	; 0x50
 800f790:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f792:	2b00      	cmp	r3, #0
 800f794:	d1df      	bne.n	800f756 <f_mkdir+0x15a>
 800f796:	e000      	b.n	800f79a <f_mkdir+0x19e>
					if (res != FR_OK) break;
 800f798:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 800f79a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d107      	bne.n	800f7b2 <f_mkdir+0x1b6>
				res = dir_register(&dj);	/* Register the object to the directoy */
 800f7a2:	f107 030c 	add.w	r3, r7, #12
 800f7a6:	4618      	mov	r0, r3
 800f7a8:	f7fe fc56 	bl	800e058 <dir_register>
 800f7ac:	4603      	mov	r3, r0
 800f7ae:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
			if (res == FR_OK) {
 800f7b2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f7b6:	2b00      	cmp	r3, #0
 800f7b8:	d120      	bne.n	800f7fc <f_mkdir+0x200>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 800f7ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7bc:	63fb      	str	r3, [r7, #60]	; 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 800f7be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f7c0:	3316      	adds	r3, #22
 800f7c2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f7c4:	4618      	mov	r0, r3
 800f7c6:	f7fd fbd1 	bl	800cf6c <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 800f7ca:	68bb      	ldr	r3, [r7, #8]
 800f7cc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f7ce:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f7d0:	4618      	mov	r0, r3
 800f7d2:	f7fe fbcc 	bl	800df6e <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 800f7d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f7d8:	330b      	adds	r3, #11
 800f7da:	2210      	movs	r2, #16
 800f7dc:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 800f7de:	68bb      	ldr	r3, [r7, #8]
 800f7e0:	2201      	movs	r2, #1
 800f7e2:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 800f7e4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f7e8:	2b00      	cmp	r3, #0
 800f7ea:	d10e      	bne.n	800f80a <f_mkdir+0x20e>
					res = sync_fs(fs);
 800f7ec:	68bb      	ldr	r3, [r7, #8]
 800f7ee:	4618      	mov	r0, r3
 800f7f0:	f7fd fe44 	bl	800d47c <sync_fs>
 800f7f4:	4603      	mov	r3, r0
 800f7f6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 800f7fa:	e006      	b.n	800f80a <f_mkdir+0x20e>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 800f7fc:	f107 030c 	add.w	r3, r7, #12
 800f800:	2200      	movs	r2, #0
 800f802:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f804:	4618      	mov	r0, r3
 800f806:	f7fe f8b8 	bl	800d97a <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800f80a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 800f80e:	4618      	mov	r0, r3
 800f810:	3758      	adds	r7, #88	; 0x58
 800f812:	46bd      	mov	sp, r7
 800f814:	bd80      	pop	{r7, pc}
	...

0800f818 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800f818:	b480      	push	{r7}
 800f81a:	b087      	sub	sp, #28
 800f81c:	af00      	add	r7, sp, #0
 800f81e:	60f8      	str	r0, [r7, #12]
 800f820:	60b9      	str	r1, [r7, #8]
 800f822:	4613      	mov	r3, r2
 800f824:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800f826:	2301      	movs	r3, #1
 800f828:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800f82a:	2300      	movs	r3, #0
 800f82c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800f82e:	4b1f      	ldr	r3, [pc, #124]	; (800f8ac <FATFS_LinkDriverEx+0x94>)
 800f830:	7a5b      	ldrb	r3, [r3, #9]
 800f832:	b2db      	uxtb	r3, r3
 800f834:	2b00      	cmp	r3, #0
 800f836:	d131      	bne.n	800f89c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800f838:	4b1c      	ldr	r3, [pc, #112]	; (800f8ac <FATFS_LinkDriverEx+0x94>)
 800f83a:	7a5b      	ldrb	r3, [r3, #9]
 800f83c:	b2db      	uxtb	r3, r3
 800f83e:	461a      	mov	r2, r3
 800f840:	4b1a      	ldr	r3, [pc, #104]	; (800f8ac <FATFS_LinkDriverEx+0x94>)
 800f842:	2100      	movs	r1, #0
 800f844:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800f846:	4b19      	ldr	r3, [pc, #100]	; (800f8ac <FATFS_LinkDriverEx+0x94>)
 800f848:	7a5b      	ldrb	r3, [r3, #9]
 800f84a:	b2db      	uxtb	r3, r3
 800f84c:	4a17      	ldr	r2, [pc, #92]	; (800f8ac <FATFS_LinkDriverEx+0x94>)
 800f84e:	009b      	lsls	r3, r3, #2
 800f850:	4413      	add	r3, r2
 800f852:	68fa      	ldr	r2, [r7, #12]
 800f854:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800f856:	4b15      	ldr	r3, [pc, #84]	; (800f8ac <FATFS_LinkDriverEx+0x94>)
 800f858:	7a5b      	ldrb	r3, [r3, #9]
 800f85a:	b2db      	uxtb	r3, r3
 800f85c:	461a      	mov	r2, r3
 800f85e:	4b13      	ldr	r3, [pc, #76]	; (800f8ac <FATFS_LinkDriverEx+0x94>)
 800f860:	4413      	add	r3, r2
 800f862:	79fa      	ldrb	r2, [r7, #7]
 800f864:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800f866:	4b11      	ldr	r3, [pc, #68]	; (800f8ac <FATFS_LinkDriverEx+0x94>)
 800f868:	7a5b      	ldrb	r3, [r3, #9]
 800f86a:	b2db      	uxtb	r3, r3
 800f86c:	1c5a      	adds	r2, r3, #1
 800f86e:	b2d1      	uxtb	r1, r2
 800f870:	4a0e      	ldr	r2, [pc, #56]	; (800f8ac <FATFS_LinkDriverEx+0x94>)
 800f872:	7251      	strb	r1, [r2, #9]
 800f874:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800f876:	7dbb      	ldrb	r3, [r7, #22]
 800f878:	3330      	adds	r3, #48	; 0x30
 800f87a:	b2da      	uxtb	r2, r3
 800f87c:	68bb      	ldr	r3, [r7, #8]
 800f87e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800f880:	68bb      	ldr	r3, [r7, #8]
 800f882:	3301      	adds	r3, #1
 800f884:	223a      	movs	r2, #58	; 0x3a
 800f886:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800f888:	68bb      	ldr	r3, [r7, #8]
 800f88a:	3302      	adds	r3, #2
 800f88c:	222f      	movs	r2, #47	; 0x2f
 800f88e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800f890:	68bb      	ldr	r3, [r7, #8]
 800f892:	3303      	adds	r3, #3
 800f894:	2200      	movs	r2, #0
 800f896:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800f898:	2300      	movs	r3, #0
 800f89a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800f89c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f89e:	4618      	mov	r0, r3
 800f8a0:	371c      	adds	r7, #28
 800f8a2:	46bd      	mov	sp, r7
 800f8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8a8:	4770      	bx	lr
 800f8aa:	bf00      	nop
 800f8ac:	20005c40 	.word	0x20005c40

0800f8b0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800f8b0:	b580      	push	{r7, lr}
 800f8b2:	b082      	sub	sp, #8
 800f8b4:	af00      	add	r7, sp, #0
 800f8b6:	6078      	str	r0, [r7, #4]
 800f8b8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800f8ba:	2200      	movs	r2, #0
 800f8bc:	6839      	ldr	r1, [r7, #0]
 800f8be:	6878      	ldr	r0, [r7, #4]
 800f8c0:	f7ff ffaa 	bl	800f818 <FATFS_LinkDriverEx>
 800f8c4:	4603      	mov	r3, r0
}
 800f8c6:	4618      	mov	r0, r3
 800f8c8:	3708      	adds	r7, #8
 800f8ca:	46bd      	mov	sp, r7
 800f8cc:	bd80      	pop	{r7, pc}
	...

0800f8d0 <__assert_func>:
 800f8d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f8d2:	4614      	mov	r4, r2
 800f8d4:	461a      	mov	r2, r3
 800f8d6:	4b09      	ldr	r3, [pc, #36]	; (800f8fc <__assert_func+0x2c>)
 800f8d8:	681b      	ldr	r3, [r3, #0]
 800f8da:	4605      	mov	r5, r0
 800f8dc:	68d8      	ldr	r0, [r3, #12]
 800f8de:	b14c      	cbz	r4, 800f8f4 <__assert_func+0x24>
 800f8e0:	4b07      	ldr	r3, [pc, #28]	; (800f900 <__assert_func+0x30>)
 800f8e2:	9100      	str	r1, [sp, #0]
 800f8e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f8e8:	4906      	ldr	r1, [pc, #24]	; (800f904 <__assert_func+0x34>)
 800f8ea:	462b      	mov	r3, r5
 800f8ec:	f000 f814 	bl	800f918 <fiprintf>
 800f8f0:	f001 f86a 	bl	80109c8 <abort>
 800f8f4:	4b04      	ldr	r3, [pc, #16]	; (800f908 <__assert_func+0x38>)
 800f8f6:	461c      	mov	r4, r3
 800f8f8:	e7f3      	b.n	800f8e2 <__assert_func+0x12>
 800f8fa:	bf00      	nop
 800f8fc:	200000f8 	.word	0x200000f8
 800f900:	0802e53c 	.word	0x0802e53c
 800f904:	0802e549 	.word	0x0802e549
 800f908:	0802e577 	.word	0x0802e577

0800f90c <__errno>:
 800f90c:	4b01      	ldr	r3, [pc, #4]	; (800f914 <__errno+0x8>)
 800f90e:	6818      	ldr	r0, [r3, #0]
 800f910:	4770      	bx	lr
 800f912:	bf00      	nop
 800f914:	200000f8 	.word	0x200000f8

0800f918 <fiprintf>:
 800f918:	b40e      	push	{r1, r2, r3}
 800f91a:	b503      	push	{r0, r1, lr}
 800f91c:	4601      	mov	r1, r0
 800f91e:	ab03      	add	r3, sp, #12
 800f920:	4805      	ldr	r0, [pc, #20]	; (800f938 <fiprintf+0x20>)
 800f922:	f853 2b04 	ldr.w	r2, [r3], #4
 800f926:	6800      	ldr	r0, [r0, #0]
 800f928:	9301      	str	r3, [sp, #4]
 800f92a:	f000 f95b 	bl	800fbe4 <_vfiprintf_r>
 800f92e:	b002      	add	sp, #8
 800f930:	f85d eb04 	ldr.w	lr, [sp], #4
 800f934:	b003      	add	sp, #12
 800f936:	4770      	bx	lr
 800f938:	200000f8 	.word	0x200000f8

0800f93c <__libc_init_array>:
 800f93c:	b570      	push	{r4, r5, r6, lr}
 800f93e:	4d0d      	ldr	r5, [pc, #52]	; (800f974 <__libc_init_array+0x38>)
 800f940:	4c0d      	ldr	r4, [pc, #52]	; (800f978 <__libc_init_array+0x3c>)
 800f942:	1b64      	subs	r4, r4, r5
 800f944:	10a4      	asrs	r4, r4, #2
 800f946:	2600      	movs	r6, #0
 800f948:	42a6      	cmp	r6, r4
 800f94a:	d109      	bne.n	800f960 <__libc_init_array+0x24>
 800f94c:	4d0b      	ldr	r5, [pc, #44]	; (800f97c <__libc_init_array+0x40>)
 800f94e:	4c0c      	ldr	r4, [pc, #48]	; (800f980 <__libc_init_array+0x44>)
 800f950:	f003 fe34 	bl	80135bc <_init>
 800f954:	1b64      	subs	r4, r4, r5
 800f956:	10a4      	asrs	r4, r4, #2
 800f958:	2600      	movs	r6, #0
 800f95a:	42a6      	cmp	r6, r4
 800f95c:	d105      	bne.n	800f96a <__libc_init_array+0x2e>
 800f95e:	bd70      	pop	{r4, r5, r6, pc}
 800f960:	f855 3b04 	ldr.w	r3, [r5], #4
 800f964:	4798      	blx	r3
 800f966:	3601      	adds	r6, #1
 800f968:	e7ee      	b.n	800f948 <__libc_init_array+0xc>
 800f96a:	f855 3b04 	ldr.w	r3, [r5], #4
 800f96e:	4798      	blx	r3
 800f970:	3601      	adds	r6, #1
 800f972:	e7f2      	b.n	800f95a <__libc_init_array+0x1e>
 800f974:	0802e958 	.word	0x0802e958
 800f978:	0802e958 	.word	0x0802e958
 800f97c:	0802e958 	.word	0x0802e958
 800f980:	0802e95c 	.word	0x0802e95c

0800f984 <malloc>:
 800f984:	4b02      	ldr	r3, [pc, #8]	; (800f990 <malloc+0xc>)
 800f986:	4601      	mov	r1, r0
 800f988:	6818      	ldr	r0, [r3, #0]
 800f98a:	f000 b88d 	b.w	800faa8 <_malloc_r>
 800f98e:	bf00      	nop
 800f990:	200000f8 	.word	0x200000f8

0800f994 <free>:
 800f994:	4b02      	ldr	r3, [pc, #8]	; (800f9a0 <free+0xc>)
 800f996:	4601      	mov	r1, r0
 800f998:	6818      	ldr	r0, [r3, #0]
 800f99a:	f000 b819 	b.w	800f9d0 <_free_r>
 800f99e:	bf00      	nop
 800f9a0:	200000f8 	.word	0x200000f8

0800f9a4 <memcpy>:
 800f9a4:	440a      	add	r2, r1
 800f9a6:	4291      	cmp	r1, r2
 800f9a8:	f100 33ff 	add.w	r3, r0, #4294967295
 800f9ac:	d100      	bne.n	800f9b0 <memcpy+0xc>
 800f9ae:	4770      	bx	lr
 800f9b0:	b510      	push	{r4, lr}
 800f9b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f9b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f9ba:	4291      	cmp	r1, r2
 800f9bc:	d1f9      	bne.n	800f9b2 <memcpy+0xe>
 800f9be:	bd10      	pop	{r4, pc}

0800f9c0 <memset>:
 800f9c0:	4402      	add	r2, r0
 800f9c2:	4603      	mov	r3, r0
 800f9c4:	4293      	cmp	r3, r2
 800f9c6:	d100      	bne.n	800f9ca <memset+0xa>
 800f9c8:	4770      	bx	lr
 800f9ca:	f803 1b01 	strb.w	r1, [r3], #1
 800f9ce:	e7f9      	b.n	800f9c4 <memset+0x4>

0800f9d0 <_free_r>:
 800f9d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f9d2:	2900      	cmp	r1, #0
 800f9d4:	d044      	beq.n	800fa60 <_free_r+0x90>
 800f9d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f9da:	9001      	str	r0, [sp, #4]
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	f1a1 0404 	sub.w	r4, r1, #4
 800f9e2:	bfb8      	it	lt
 800f9e4:	18e4      	addlt	r4, r4, r3
 800f9e6:	f002 f8e5 	bl	8011bb4 <__malloc_lock>
 800f9ea:	4a1e      	ldr	r2, [pc, #120]	; (800fa64 <_free_r+0x94>)
 800f9ec:	9801      	ldr	r0, [sp, #4]
 800f9ee:	6813      	ldr	r3, [r2, #0]
 800f9f0:	b933      	cbnz	r3, 800fa00 <_free_r+0x30>
 800f9f2:	6063      	str	r3, [r4, #4]
 800f9f4:	6014      	str	r4, [r2, #0]
 800f9f6:	b003      	add	sp, #12
 800f9f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f9fc:	f002 b8e0 	b.w	8011bc0 <__malloc_unlock>
 800fa00:	42a3      	cmp	r3, r4
 800fa02:	d908      	bls.n	800fa16 <_free_r+0x46>
 800fa04:	6825      	ldr	r5, [r4, #0]
 800fa06:	1961      	adds	r1, r4, r5
 800fa08:	428b      	cmp	r3, r1
 800fa0a:	bf01      	itttt	eq
 800fa0c:	6819      	ldreq	r1, [r3, #0]
 800fa0e:	685b      	ldreq	r3, [r3, #4]
 800fa10:	1949      	addeq	r1, r1, r5
 800fa12:	6021      	streq	r1, [r4, #0]
 800fa14:	e7ed      	b.n	800f9f2 <_free_r+0x22>
 800fa16:	461a      	mov	r2, r3
 800fa18:	685b      	ldr	r3, [r3, #4]
 800fa1a:	b10b      	cbz	r3, 800fa20 <_free_r+0x50>
 800fa1c:	42a3      	cmp	r3, r4
 800fa1e:	d9fa      	bls.n	800fa16 <_free_r+0x46>
 800fa20:	6811      	ldr	r1, [r2, #0]
 800fa22:	1855      	adds	r5, r2, r1
 800fa24:	42a5      	cmp	r5, r4
 800fa26:	d10b      	bne.n	800fa40 <_free_r+0x70>
 800fa28:	6824      	ldr	r4, [r4, #0]
 800fa2a:	4421      	add	r1, r4
 800fa2c:	1854      	adds	r4, r2, r1
 800fa2e:	42a3      	cmp	r3, r4
 800fa30:	6011      	str	r1, [r2, #0]
 800fa32:	d1e0      	bne.n	800f9f6 <_free_r+0x26>
 800fa34:	681c      	ldr	r4, [r3, #0]
 800fa36:	685b      	ldr	r3, [r3, #4]
 800fa38:	6053      	str	r3, [r2, #4]
 800fa3a:	4421      	add	r1, r4
 800fa3c:	6011      	str	r1, [r2, #0]
 800fa3e:	e7da      	b.n	800f9f6 <_free_r+0x26>
 800fa40:	d902      	bls.n	800fa48 <_free_r+0x78>
 800fa42:	230c      	movs	r3, #12
 800fa44:	6003      	str	r3, [r0, #0]
 800fa46:	e7d6      	b.n	800f9f6 <_free_r+0x26>
 800fa48:	6825      	ldr	r5, [r4, #0]
 800fa4a:	1961      	adds	r1, r4, r5
 800fa4c:	428b      	cmp	r3, r1
 800fa4e:	bf04      	itt	eq
 800fa50:	6819      	ldreq	r1, [r3, #0]
 800fa52:	685b      	ldreq	r3, [r3, #4]
 800fa54:	6063      	str	r3, [r4, #4]
 800fa56:	bf04      	itt	eq
 800fa58:	1949      	addeq	r1, r1, r5
 800fa5a:	6021      	streq	r1, [r4, #0]
 800fa5c:	6054      	str	r4, [r2, #4]
 800fa5e:	e7ca      	b.n	800f9f6 <_free_r+0x26>
 800fa60:	b003      	add	sp, #12
 800fa62:	bd30      	pop	{r4, r5, pc}
 800fa64:	20005c4c 	.word	0x20005c4c

0800fa68 <sbrk_aligned>:
 800fa68:	b570      	push	{r4, r5, r6, lr}
 800fa6a:	4e0e      	ldr	r6, [pc, #56]	; (800faa4 <sbrk_aligned+0x3c>)
 800fa6c:	460c      	mov	r4, r1
 800fa6e:	6831      	ldr	r1, [r6, #0]
 800fa70:	4605      	mov	r5, r0
 800fa72:	b911      	cbnz	r1, 800fa7a <sbrk_aligned+0x12>
 800fa74:	f000 fe50 	bl	8010718 <_sbrk_r>
 800fa78:	6030      	str	r0, [r6, #0]
 800fa7a:	4621      	mov	r1, r4
 800fa7c:	4628      	mov	r0, r5
 800fa7e:	f000 fe4b 	bl	8010718 <_sbrk_r>
 800fa82:	1c43      	adds	r3, r0, #1
 800fa84:	d00a      	beq.n	800fa9c <sbrk_aligned+0x34>
 800fa86:	1cc4      	adds	r4, r0, #3
 800fa88:	f024 0403 	bic.w	r4, r4, #3
 800fa8c:	42a0      	cmp	r0, r4
 800fa8e:	d007      	beq.n	800faa0 <sbrk_aligned+0x38>
 800fa90:	1a21      	subs	r1, r4, r0
 800fa92:	4628      	mov	r0, r5
 800fa94:	f000 fe40 	bl	8010718 <_sbrk_r>
 800fa98:	3001      	adds	r0, #1
 800fa9a:	d101      	bne.n	800faa0 <sbrk_aligned+0x38>
 800fa9c:	f04f 34ff 	mov.w	r4, #4294967295
 800faa0:	4620      	mov	r0, r4
 800faa2:	bd70      	pop	{r4, r5, r6, pc}
 800faa4:	20005c50 	.word	0x20005c50

0800faa8 <_malloc_r>:
 800faa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800faac:	1ccd      	adds	r5, r1, #3
 800faae:	f025 0503 	bic.w	r5, r5, #3
 800fab2:	3508      	adds	r5, #8
 800fab4:	2d0c      	cmp	r5, #12
 800fab6:	bf38      	it	cc
 800fab8:	250c      	movcc	r5, #12
 800faba:	2d00      	cmp	r5, #0
 800fabc:	4607      	mov	r7, r0
 800fabe:	db01      	blt.n	800fac4 <_malloc_r+0x1c>
 800fac0:	42a9      	cmp	r1, r5
 800fac2:	d905      	bls.n	800fad0 <_malloc_r+0x28>
 800fac4:	230c      	movs	r3, #12
 800fac6:	603b      	str	r3, [r7, #0]
 800fac8:	2600      	movs	r6, #0
 800faca:	4630      	mov	r0, r6
 800facc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fad0:	4e2e      	ldr	r6, [pc, #184]	; (800fb8c <_malloc_r+0xe4>)
 800fad2:	f002 f86f 	bl	8011bb4 <__malloc_lock>
 800fad6:	6833      	ldr	r3, [r6, #0]
 800fad8:	461c      	mov	r4, r3
 800fada:	bb34      	cbnz	r4, 800fb2a <_malloc_r+0x82>
 800fadc:	4629      	mov	r1, r5
 800fade:	4638      	mov	r0, r7
 800fae0:	f7ff ffc2 	bl	800fa68 <sbrk_aligned>
 800fae4:	1c43      	adds	r3, r0, #1
 800fae6:	4604      	mov	r4, r0
 800fae8:	d14d      	bne.n	800fb86 <_malloc_r+0xde>
 800faea:	6834      	ldr	r4, [r6, #0]
 800faec:	4626      	mov	r6, r4
 800faee:	2e00      	cmp	r6, #0
 800faf0:	d140      	bne.n	800fb74 <_malloc_r+0xcc>
 800faf2:	6823      	ldr	r3, [r4, #0]
 800faf4:	4631      	mov	r1, r6
 800faf6:	4638      	mov	r0, r7
 800faf8:	eb04 0803 	add.w	r8, r4, r3
 800fafc:	f000 fe0c 	bl	8010718 <_sbrk_r>
 800fb00:	4580      	cmp	r8, r0
 800fb02:	d13a      	bne.n	800fb7a <_malloc_r+0xd2>
 800fb04:	6821      	ldr	r1, [r4, #0]
 800fb06:	3503      	adds	r5, #3
 800fb08:	1a6d      	subs	r5, r5, r1
 800fb0a:	f025 0503 	bic.w	r5, r5, #3
 800fb0e:	3508      	adds	r5, #8
 800fb10:	2d0c      	cmp	r5, #12
 800fb12:	bf38      	it	cc
 800fb14:	250c      	movcc	r5, #12
 800fb16:	4629      	mov	r1, r5
 800fb18:	4638      	mov	r0, r7
 800fb1a:	f7ff ffa5 	bl	800fa68 <sbrk_aligned>
 800fb1e:	3001      	adds	r0, #1
 800fb20:	d02b      	beq.n	800fb7a <_malloc_r+0xd2>
 800fb22:	6823      	ldr	r3, [r4, #0]
 800fb24:	442b      	add	r3, r5
 800fb26:	6023      	str	r3, [r4, #0]
 800fb28:	e00e      	b.n	800fb48 <_malloc_r+0xa0>
 800fb2a:	6822      	ldr	r2, [r4, #0]
 800fb2c:	1b52      	subs	r2, r2, r5
 800fb2e:	d41e      	bmi.n	800fb6e <_malloc_r+0xc6>
 800fb30:	2a0b      	cmp	r2, #11
 800fb32:	d916      	bls.n	800fb62 <_malloc_r+0xba>
 800fb34:	1961      	adds	r1, r4, r5
 800fb36:	42a3      	cmp	r3, r4
 800fb38:	6025      	str	r5, [r4, #0]
 800fb3a:	bf18      	it	ne
 800fb3c:	6059      	strne	r1, [r3, #4]
 800fb3e:	6863      	ldr	r3, [r4, #4]
 800fb40:	bf08      	it	eq
 800fb42:	6031      	streq	r1, [r6, #0]
 800fb44:	5162      	str	r2, [r4, r5]
 800fb46:	604b      	str	r3, [r1, #4]
 800fb48:	4638      	mov	r0, r7
 800fb4a:	f104 060b 	add.w	r6, r4, #11
 800fb4e:	f002 f837 	bl	8011bc0 <__malloc_unlock>
 800fb52:	f026 0607 	bic.w	r6, r6, #7
 800fb56:	1d23      	adds	r3, r4, #4
 800fb58:	1af2      	subs	r2, r6, r3
 800fb5a:	d0b6      	beq.n	800faca <_malloc_r+0x22>
 800fb5c:	1b9b      	subs	r3, r3, r6
 800fb5e:	50a3      	str	r3, [r4, r2]
 800fb60:	e7b3      	b.n	800faca <_malloc_r+0x22>
 800fb62:	6862      	ldr	r2, [r4, #4]
 800fb64:	42a3      	cmp	r3, r4
 800fb66:	bf0c      	ite	eq
 800fb68:	6032      	streq	r2, [r6, #0]
 800fb6a:	605a      	strne	r2, [r3, #4]
 800fb6c:	e7ec      	b.n	800fb48 <_malloc_r+0xa0>
 800fb6e:	4623      	mov	r3, r4
 800fb70:	6864      	ldr	r4, [r4, #4]
 800fb72:	e7b2      	b.n	800fada <_malloc_r+0x32>
 800fb74:	4634      	mov	r4, r6
 800fb76:	6876      	ldr	r6, [r6, #4]
 800fb78:	e7b9      	b.n	800faee <_malloc_r+0x46>
 800fb7a:	230c      	movs	r3, #12
 800fb7c:	603b      	str	r3, [r7, #0]
 800fb7e:	4638      	mov	r0, r7
 800fb80:	f002 f81e 	bl	8011bc0 <__malloc_unlock>
 800fb84:	e7a1      	b.n	800faca <_malloc_r+0x22>
 800fb86:	6025      	str	r5, [r4, #0]
 800fb88:	e7de      	b.n	800fb48 <_malloc_r+0xa0>
 800fb8a:	bf00      	nop
 800fb8c:	20005c4c 	.word	0x20005c4c

0800fb90 <__sfputc_r>:
 800fb90:	6893      	ldr	r3, [r2, #8]
 800fb92:	3b01      	subs	r3, #1
 800fb94:	2b00      	cmp	r3, #0
 800fb96:	b410      	push	{r4}
 800fb98:	6093      	str	r3, [r2, #8]
 800fb9a:	da08      	bge.n	800fbae <__sfputc_r+0x1e>
 800fb9c:	6994      	ldr	r4, [r2, #24]
 800fb9e:	42a3      	cmp	r3, r4
 800fba0:	db01      	blt.n	800fba6 <__sfputc_r+0x16>
 800fba2:	290a      	cmp	r1, #10
 800fba4:	d103      	bne.n	800fbae <__sfputc_r+0x1e>
 800fba6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fbaa:	f000 be3b 	b.w	8010824 <__swbuf_r>
 800fbae:	6813      	ldr	r3, [r2, #0]
 800fbb0:	1c58      	adds	r0, r3, #1
 800fbb2:	6010      	str	r0, [r2, #0]
 800fbb4:	7019      	strb	r1, [r3, #0]
 800fbb6:	4608      	mov	r0, r1
 800fbb8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fbbc:	4770      	bx	lr

0800fbbe <__sfputs_r>:
 800fbbe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fbc0:	4606      	mov	r6, r0
 800fbc2:	460f      	mov	r7, r1
 800fbc4:	4614      	mov	r4, r2
 800fbc6:	18d5      	adds	r5, r2, r3
 800fbc8:	42ac      	cmp	r4, r5
 800fbca:	d101      	bne.n	800fbd0 <__sfputs_r+0x12>
 800fbcc:	2000      	movs	r0, #0
 800fbce:	e007      	b.n	800fbe0 <__sfputs_r+0x22>
 800fbd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fbd4:	463a      	mov	r2, r7
 800fbd6:	4630      	mov	r0, r6
 800fbd8:	f7ff ffda 	bl	800fb90 <__sfputc_r>
 800fbdc:	1c43      	adds	r3, r0, #1
 800fbde:	d1f3      	bne.n	800fbc8 <__sfputs_r+0xa>
 800fbe0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800fbe4 <_vfiprintf_r>:
 800fbe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fbe8:	460d      	mov	r5, r1
 800fbea:	b09d      	sub	sp, #116	; 0x74
 800fbec:	4614      	mov	r4, r2
 800fbee:	4698      	mov	r8, r3
 800fbf0:	4606      	mov	r6, r0
 800fbf2:	b118      	cbz	r0, 800fbfc <_vfiprintf_r+0x18>
 800fbf4:	6983      	ldr	r3, [r0, #24]
 800fbf6:	b90b      	cbnz	r3, 800fbfc <_vfiprintf_r+0x18>
 800fbf8:	f001 fe92 	bl	8011920 <__sinit>
 800fbfc:	4b89      	ldr	r3, [pc, #548]	; (800fe24 <_vfiprintf_r+0x240>)
 800fbfe:	429d      	cmp	r5, r3
 800fc00:	d11b      	bne.n	800fc3a <_vfiprintf_r+0x56>
 800fc02:	6875      	ldr	r5, [r6, #4]
 800fc04:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fc06:	07d9      	lsls	r1, r3, #31
 800fc08:	d405      	bmi.n	800fc16 <_vfiprintf_r+0x32>
 800fc0a:	89ab      	ldrh	r3, [r5, #12]
 800fc0c:	059a      	lsls	r2, r3, #22
 800fc0e:	d402      	bmi.n	800fc16 <_vfiprintf_r+0x32>
 800fc10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fc12:	f001 ff28 	bl	8011a66 <__retarget_lock_acquire_recursive>
 800fc16:	89ab      	ldrh	r3, [r5, #12]
 800fc18:	071b      	lsls	r3, r3, #28
 800fc1a:	d501      	bpl.n	800fc20 <_vfiprintf_r+0x3c>
 800fc1c:	692b      	ldr	r3, [r5, #16]
 800fc1e:	b9eb      	cbnz	r3, 800fc5c <_vfiprintf_r+0x78>
 800fc20:	4629      	mov	r1, r5
 800fc22:	4630      	mov	r0, r6
 800fc24:	f000 fe62 	bl	80108ec <__swsetup_r>
 800fc28:	b1c0      	cbz	r0, 800fc5c <_vfiprintf_r+0x78>
 800fc2a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fc2c:	07dc      	lsls	r4, r3, #31
 800fc2e:	d50e      	bpl.n	800fc4e <_vfiprintf_r+0x6a>
 800fc30:	f04f 30ff 	mov.w	r0, #4294967295
 800fc34:	b01d      	add	sp, #116	; 0x74
 800fc36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc3a:	4b7b      	ldr	r3, [pc, #492]	; (800fe28 <_vfiprintf_r+0x244>)
 800fc3c:	429d      	cmp	r5, r3
 800fc3e:	d101      	bne.n	800fc44 <_vfiprintf_r+0x60>
 800fc40:	68b5      	ldr	r5, [r6, #8]
 800fc42:	e7df      	b.n	800fc04 <_vfiprintf_r+0x20>
 800fc44:	4b79      	ldr	r3, [pc, #484]	; (800fe2c <_vfiprintf_r+0x248>)
 800fc46:	429d      	cmp	r5, r3
 800fc48:	bf08      	it	eq
 800fc4a:	68f5      	ldreq	r5, [r6, #12]
 800fc4c:	e7da      	b.n	800fc04 <_vfiprintf_r+0x20>
 800fc4e:	89ab      	ldrh	r3, [r5, #12]
 800fc50:	0598      	lsls	r0, r3, #22
 800fc52:	d4ed      	bmi.n	800fc30 <_vfiprintf_r+0x4c>
 800fc54:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fc56:	f001 ff07 	bl	8011a68 <__retarget_lock_release_recursive>
 800fc5a:	e7e9      	b.n	800fc30 <_vfiprintf_r+0x4c>
 800fc5c:	2300      	movs	r3, #0
 800fc5e:	9309      	str	r3, [sp, #36]	; 0x24
 800fc60:	2320      	movs	r3, #32
 800fc62:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fc66:	f8cd 800c 	str.w	r8, [sp, #12]
 800fc6a:	2330      	movs	r3, #48	; 0x30
 800fc6c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800fe30 <_vfiprintf_r+0x24c>
 800fc70:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fc74:	f04f 0901 	mov.w	r9, #1
 800fc78:	4623      	mov	r3, r4
 800fc7a:	469a      	mov	sl, r3
 800fc7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fc80:	b10a      	cbz	r2, 800fc86 <_vfiprintf_r+0xa2>
 800fc82:	2a25      	cmp	r2, #37	; 0x25
 800fc84:	d1f9      	bne.n	800fc7a <_vfiprintf_r+0x96>
 800fc86:	ebba 0b04 	subs.w	fp, sl, r4
 800fc8a:	d00b      	beq.n	800fca4 <_vfiprintf_r+0xc0>
 800fc8c:	465b      	mov	r3, fp
 800fc8e:	4622      	mov	r2, r4
 800fc90:	4629      	mov	r1, r5
 800fc92:	4630      	mov	r0, r6
 800fc94:	f7ff ff93 	bl	800fbbe <__sfputs_r>
 800fc98:	3001      	adds	r0, #1
 800fc9a:	f000 80aa 	beq.w	800fdf2 <_vfiprintf_r+0x20e>
 800fc9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fca0:	445a      	add	r2, fp
 800fca2:	9209      	str	r2, [sp, #36]	; 0x24
 800fca4:	f89a 3000 	ldrb.w	r3, [sl]
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	f000 80a2 	beq.w	800fdf2 <_vfiprintf_r+0x20e>
 800fcae:	2300      	movs	r3, #0
 800fcb0:	f04f 32ff 	mov.w	r2, #4294967295
 800fcb4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fcb8:	f10a 0a01 	add.w	sl, sl, #1
 800fcbc:	9304      	str	r3, [sp, #16]
 800fcbe:	9307      	str	r3, [sp, #28]
 800fcc0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fcc4:	931a      	str	r3, [sp, #104]	; 0x68
 800fcc6:	4654      	mov	r4, sl
 800fcc8:	2205      	movs	r2, #5
 800fcca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fcce:	4858      	ldr	r0, [pc, #352]	; (800fe30 <_vfiprintf_r+0x24c>)
 800fcd0:	f7f0 fa96 	bl	8000200 <memchr>
 800fcd4:	9a04      	ldr	r2, [sp, #16]
 800fcd6:	b9d8      	cbnz	r0, 800fd10 <_vfiprintf_r+0x12c>
 800fcd8:	06d1      	lsls	r1, r2, #27
 800fcda:	bf44      	itt	mi
 800fcdc:	2320      	movmi	r3, #32
 800fcde:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fce2:	0713      	lsls	r3, r2, #28
 800fce4:	bf44      	itt	mi
 800fce6:	232b      	movmi	r3, #43	; 0x2b
 800fce8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fcec:	f89a 3000 	ldrb.w	r3, [sl]
 800fcf0:	2b2a      	cmp	r3, #42	; 0x2a
 800fcf2:	d015      	beq.n	800fd20 <_vfiprintf_r+0x13c>
 800fcf4:	9a07      	ldr	r2, [sp, #28]
 800fcf6:	4654      	mov	r4, sl
 800fcf8:	2000      	movs	r0, #0
 800fcfa:	f04f 0c0a 	mov.w	ip, #10
 800fcfe:	4621      	mov	r1, r4
 800fd00:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fd04:	3b30      	subs	r3, #48	; 0x30
 800fd06:	2b09      	cmp	r3, #9
 800fd08:	d94e      	bls.n	800fda8 <_vfiprintf_r+0x1c4>
 800fd0a:	b1b0      	cbz	r0, 800fd3a <_vfiprintf_r+0x156>
 800fd0c:	9207      	str	r2, [sp, #28]
 800fd0e:	e014      	b.n	800fd3a <_vfiprintf_r+0x156>
 800fd10:	eba0 0308 	sub.w	r3, r0, r8
 800fd14:	fa09 f303 	lsl.w	r3, r9, r3
 800fd18:	4313      	orrs	r3, r2
 800fd1a:	9304      	str	r3, [sp, #16]
 800fd1c:	46a2      	mov	sl, r4
 800fd1e:	e7d2      	b.n	800fcc6 <_vfiprintf_r+0xe2>
 800fd20:	9b03      	ldr	r3, [sp, #12]
 800fd22:	1d19      	adds	r1, r3, #4
 800fd24:	681b      	ldr	r3, [r3, #0]
 800fd26:	9103      	str	r1, [sp, #12]
 800fd28:	2b00      	cmp	r3, #0
 800fd2a:	bfbb      	ittet	lt
 800fd2c:	425b      	neglt	r3, r3
 800fd2e:	f042 0202 	orrlt.w	r2, r2, #2
 800fd32:	9307      	strge	r3, [sp, #28]
 800fd34:	9307      	strlt	r3, [sp, #28]
 800fd36:	bfb8      	it	lt
 800fd38:	9204      	strlt	r2, [sp, #16]
 800fd3a:	7823      	ldrb	r3, [r4, #0]
 800fd3c:	2b2e      	cmp	r3, #46	; 0x2e
 800fd3e:	d10c      	bne.n	800fd5a <_vfiprintf_r+0x176>
 800fd40:	7863      	ldrb	r3, [r4, #1]
 800fd42:	2b2a      	cmp	r3, #42	; 0x2a
 800fd44:	d135      	bne.n	800fdb2 <_vfiprintf_r+0x1ce>
 800fd46:	9b03      	ldr	r3, [sp, #12]
 800fd48:	1d1a      	adds	r2, r3, #4
 800fd4a:	681b      	ldr	r3, [r3, #0]
 800fd4c:	9203      	str	r2, [sp, #12]
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	bfb8      	it	lt
 800fd52:	f04f 33ff 	movlt.w	r3, #4294967295
 800fd56:	3402      	adds	r4, #2
 800fd58:	9305      	str	r3, [sp, #20]
 800fd5a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800fe40 <_vfiprintf_r+0x25c>
 800fd5e:	7821      	ldrb	r1, [r4, #0]
 800fd60:	2203      	movs	r2, #3
 800fd62:	4650      	mov	r0, sl
 800fd64:	f7f0 fa4c 	bl	8000200 <memchr>
 800fd68:	b140      	cbz	r0, 800fd7c <_vfiprintf_r+0x198>
 800fd6a:	2340      	movs	r3, #64	; 0x40
 800fd6c:	eba0 000a 	sub.w	r0, r0, sl
 800fd70:	fa03 f000 	lsl.w	r0, r3, r0
 800fd74:	9b04      	ldr	r3, [sp, #16]
 800fd76:	4303      	orrs	r3, r0
 800fd78:	3401      	adds	r4, #1
 800fd7a:	9304      	str	r3, [sp, #16]
 800fd7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fd80:	482c      	ldr	r0, [pc, #176]	; (800fe34 <_vfiprintf_r+0x250>)
 800fd82:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fd86:	2206      	movs	r2, #6
 800fd88:	f7f0 fa3a 	bl	8000200 <memchr>
 800fd8c:	2800      	cmp	r0, #0
 800fd8e:	d03f      	beq.n	800fe10 <_vfiprintf_r+0x22c>
 800fd90:	4b29      	ldr	r3, [pc, #164]	; (800fe38 <_vfiprintf_r+0x254>)
 800fd92:	bb1b      	cbnz	r3, 800fddc <_vfiprintf_r+0x1f8>
 800fd94:	9b03      	ldr	r3, [sp, #12]
 800fd96:	3307      	adds	r3, #7
 800fd98:	f023 0307 	bic.w	r3, r3, #7
 800fd9c:	3308      	adds	r3, #8
 800fd9e:	9303      	str	r3, [sp, #12]
 800fda0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fda2:	443b      	add	r3, r7
 800fda4:	9309      	str	r3, [sp, #36]	; 0x24
 800fda6:	e767      	b.n	800fc78 <_vfiprintf_r+0x94>
 800fda8:	fb0c 3202 	mla	r2, ip, r2, r3
 800fdac:	460c      	mov	r4, r1
 800fdae:	2001      	movs	r0, #1
 800fdb0:	e7a5      	b.n	800fcfe <_vfiprintf_r+0x11a>
 800fdb2:	2300      	movs	r3, #0
 800fdb4:	3401      	adds	r4, #1
 800fdb6:	9305      	str	r3, [sp, #20]
 800fdb8:	4619      	mov	r1, r3
 800fdba:	f04f 0c0a 	mov.w	ip, #10
 800fdbe:	4620      	mov	r0, r4
 800fdc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fdc4:	3a30      	subs	r2, #48	; 0x30
 800fdc6:	2a09      	cmp	r2, #9
 800fdc8:	d903      	bls.n	800fdd2 <_vfiprintf_r+0x1ee>
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	d0c5      	beq.n	800fd5a <_vfiprintf_r+0x176>
 800fdce:	9105      	str	r1, [sp, #20]
 800fdd0:	e7c3      	b.n	800fd5a <_vfiprintf_r+0x176>
 800fdd2:	fb0c 2101 	mla	r1, ip, r1, r2
 800fdd6:	4604      	mov	r4, r0
 800fdd8:	2301      	movs	r3, #1
 800fdda:	e7f0      	b.n	800fdbe <_vfiprintf_r+0x1da>
 800fddc:	ab03      	add	r3, sp, #12
 800fdde:	9300      	str	r3, [sp, #0]
 800fde0:	462a      	mov	r2, r5
 800fde2:	4b16      	ldr	r3, [pc, #88]	; (800fe3c <_vfiprintf_r+0x258>)
 800fde4:	a904      	add	r1, sp, #16
 800fde6:	4630      	mov	r0, r6
 800fde8:	f000 f8cc 	bl	800ff84 <_printf_float>
 800fdec:	4607      	mov	r7, r0
 800fdee:	1c78      	adds	r0, r7, #1
 800fdf0:	d1d6      	bne.n	800fda0 <_vfiprintf_r+0x1bc>
 800fdf2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fdf4:	07d9      	lsls	r1, r3, #31
 800fdf6:	d405      	bmi.n	800fe04 <_vfiprintf_r+0x220>
 800fdf8:	89ab      	ldrh	r3, [r5, #12]
 800fdfa:	059a      	lsls	r2, r3, #22
 800fdfc:	d402      	bmi.n	800fe04 <_vfiprintf_r+0x220>
 800fdfe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fe00:	f001 fe32 	bl	8011a68 <__retarget_lock_release_recursive>
 800fe04:	89ab      	ldrh	r3, [r5, #12]
 800fe06:	065b      	lsls	r3, r3, #25
 800fe08:	f53f af12 	bmi.w	800fc30 <_vfiprintf_r+0x4c>
 800fe0c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fe0e:	e711      	b.n	800fc34 <_vfiprintf_r+0x50>
 800fe10:	ab03      	add	r3, sp, #12
 800fe12:	9300      	str	r3, [sp, #0]
 800fe14:	462a      	mov	r2, r5
 800fe16:	4b09      	ldr	r3, [pc, #36]	; (800fe3c <_vfiprintf_r+0x258>)
 800fe18:	a904      	add	r1, sp, #16
 800fe1a:	4630      	mov	r0, r6
 800fe1c:	f000 fb56 	bl	80104cc <_printf_i>
 800fe20:	e7e4      	b.n	800fdec <_vfiprintf_r+0x208>
 800fe22:	bf00      	nop
 800fe24:	0802e774 	.word	0x0802e774
 800fe28:	0802e794 	.word	0x0802e794
 800fe2c:	0802e754 	.word	0x0802e754
 800fe30:	0802e57c 	.word	0x0802e57c
 800fe34:	0802e586 	.word	0x0802e586
 800fe38:	0800ff85 	.word	0x0800ff85
 800fe3c:	0800fbbf 	.word	0x0800fbbf
 800fe40:	0802e582 	.word	0x0802e582

0800fe44 <__cvt>:
 800fe44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fe48:	ec55 4b10 	vmov	r4, r5, d0
 800fe4c:	2d00      	cmp	r5, #0
 800fe4e:	460e      	mov	r6, r1
 800fe50:	4619      	mov	r1, r3
 800fe52:	462b      	mov	r3, r5
 800fe54:	bfbb      	ittet	lt
 800fe56:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800fe5a:	461d      	movlt	r5, r3
 800fe5c:	2300      	movge	r3, #0
 800fe5e:	232d      	movlt	r3, #45	; 0x2d
 800fe60:	700b      	strb	r3, [r1, #0]
 800fe62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fe64:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800fe68:	4691      	mov	r9, r2
 800fe6a:	f023 0820 	bic.w	r8, r3, #32
 800fe6e:	bfbc      	itt	lt
 800fe70:	4622      	movlt	r2, r4
 800fe72:	4614      	movlt	r4, r2
 800fe74:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800fe78:	d005      	beq.n	800fe86 <__cvt+0x42>
 800fe7a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800fe7e:	d100      	bne.n	800fe82 <__cvt+0x3e>
 800fe80:	3601      	adds	r6, #1
 800fe82:	2102      	movs	r1, #2
 800fe84:	e000      	b.n	800fe88 <__cvt+0x44>
 800fe86:	2103      	movs	r1, #3
 800fe88:	ab03      	add	r3, sp, #12
 800fe8a:	9301      	str	r3, [sp, #4]
 800fe8c:	ab02      	add	r3, sp, #8
 800fe8e:	9300      	str	r3, [sp, #0]
 800fe90:	ec45 4b10 	vmov	d0, r4, r5
 800fe94:	4653      	mov	r3, sl
 800fe96:	4632      	mov	r2, r6
 800fe98:	f000 fe3a 	bl	8010b10 <_dtoa_r>
 800fe9c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800fea0:	4607      	mov	r7, r0
 800fea2:	d102      	bne.n	800feaa <__cvt+0x66>
 800fea4:	f019 0f01 	tst.w	r9, #1
 800fea8:	d022      	beq.n	800fef0 <__cvt+0xac>
 800feaa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800feae:	eb07 0906 	add.w	r9, r7, r6
 800feb2:	d110      	bne.n	800fed6 <__cvt+0x92>
 800feb4:	783b      	ldrb	r3, [r7, #0]
 800feb6:	2b30      	cmp	r3, #48	; 0x30
 800feb8:	d10a      	bne.n	800fed0 <__cvt+0x8c>
 800feba:	2200      	movs	r2, #0
 800febc:	2300      	movs	r3, #0
 800febe:	4620      	mov	r0, r4
 800fec0:	4629      	mov	r1, r5
 800fec2:	f7f0 fe11 	bl	8000ae8 <__aeabi_dcmpeq>
 800fec6:	b918      	cbnz	r0, 800fed0 <__cvt+0x8c>
 800fec8:	f1c6 0601 	rsb	r6, r6, #1
 800fecc:	f8ca 6000 	str.w	r6, [sl]
 800fed0:	f8da 3000 	ldr.w	r3, [sl]
 800fed4:	4499      	add	r9, r3
 800fed6:	2200      	movs	r2, #0
 800fed8:	2300      	movs	r3, #0
 800feda:	4620      	mov	r0, r4
 800fedc:	4629      	mov	r1, r5
 800fede:	f7f0 fe03 	bl	8000ae8 <__aeabi_dcmpeq>
 800fee2:	b108      	cbz	r0, 800fee8 <__cvt+0xa4>
 800fee4:	f8cd 900c 	str.w	r9, [sp, #12]
 800fee8:	2230      	movs	r2, #48	; 0x30
 800feea:	9b03      	ldr	r3, [sp, #12]
 800feec:	454b      	cmp	r3, r9
 800feee:	d307      	bcc.n	800ff00 <__cvt+0xbc>
 800fef0:	9b03      	ldr	r3, [sp, #12]
 800fef2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fef4:	1bdb      	subs	r3, r3, r7
 800fef6:	4638      	mov	r0, r7
 800fef8:	6013      	str	r3, [r2, #0]
 800fefa:	b004      	add	sp, #16
 800fefc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff00:	1c59      	adds	r1, r3, #1
 800ff02:	9103      	str	r1, [sp, #12]
 800ff04:	701a      	strb	r2, [r3, #0]
 800ff06:	e7f0      	b.n	800feea <__cvt+0xa6>

0800ff08 <__exponent>:
 800ff08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ff0a:	4603      	mov	r3, r0
 800ff0c:	2900      	cmp	r1, #0
 800ff0e:	bfb8      	it	lt
 800ff10:	4249      	neglt	r1, r1
 800ff12:	f803 2b02 	strb.w	r2, [r3], #2
 800ff16:	bfb4      	ite	lt
 800ff18:	222d      	movlt	r2, #45	; 0x2d
 800ff1a:	222b      	movge	r2, #43	; 0x2b
 800ff1c:	2909      	cmp	r1, #9
 800ff1e:	7042      	strb	r2, [r0, #1]
 800ff20:	dd2a      	ble.n	800ff78 <__exponent+0x70>
 800ff22:	f10d 0407 	add.w	r4, sp, #7
 800ff26:	46a4      	mov	ip, r4
 800ff28:	270a      	movs	r7, #10
 800ff2a:	46a6      	mov	lr, r4
 800ff2c:	460a      	mov	r2, r1
 800ff2e:	fb91 f6f7 	sdiv	r6, r1, r7
 800ff32:	fb07 1516 	mls	r5, r7, r6, r1
 800ff36:	3530      	adds	r5, #48	; 0x30
 800ff38:	2a63      	cmp	r2, #99	; 0x63
 800ff3a:	f104 34ff 	add.w	r4, r4, #4294967295
 800ff3e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800ff42:	4631      	mov	r1, r6
 800ff44:	dcf1      	bgt.n	800ff2a <__exponent+0x22>
 800ff46:	3130      	adds	r1, #48	; 0x30
 800ff48:	f1ae 0502 	sub.w	r5, lr, #2
 800ff4c:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ff50:	1c44      	adds	r4, r0, #1
 800ff52:	4629      	mov	r1, r5
 800ff54:	4561      	cmp	r1, ip
 800ff56:	d30a      	bcc.n	800ff6e <__exponent+0x66>
 800ff58:	f10d 0209 	add.w	r2, sp, #9
 800ff5c:	eba2 020e 	sub.w	r2, r2, lr
 800ff60:	4565      	cmp	r5, ip
 800ff62:	bf88      	it	hi
 800ff64:	2200      	movhi	r2, #0
 800ff66:	4413      	add	r3, r2
 800ff68:	1a18      	subs	r0, r3, r0
 800ff6a:	b003      	add	sp, #12
 800ff6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ff6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ff72:	f804 2f01 	strb.w	r2, [r4, #1]!
 800ff76:	e7ed      	b.n	800ff54 <__exponent+0x4c>
 800ff78:	2330      	movs	r3, #48	; 0x30
 800ff7a:	3130      	adds	r1, #48	; 0x30
 800ff7c:	7083      	strb	r3, [r0, #2]
 800ff7e:	70c1      	strb	r1, [r0, #3]
 800ff80:	1d03      	adds	r3, r0, #4
 800ff82:	e7f1      	b.n	800ff68 <__exponent+0x60>

0800ff84 <_printf_float>:
 800ff84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff88:	ed2d 8b02 	vpush	{d8}
 800ff8c:	b08d      	sub	sp, #52	; 0x34
 800ff8e:	460c      	mov	r4, r1
 800ff90:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ff94:	4616      	mov	r6, r2
 800ff96:	461f      	mov	r7, r3
 800ff98:	4605      	mov	r5, r0
 800ff9a:	f001 fd5f 	bl	8011a5c <_localeconv_r>
 800ff9e:	f8d0 a000 	ldr.w	sl, [r0]
 800ffa2:	4650      	mov	r0, sl
 800ffa4:	f7f0 f924 	bl	80001f0 <strlen>
 800ffa8:	2300      	movs	r3, #0
 800ffaa:	930a      	str	r3, [sp, #40]	; 0x28
 800ffac:	6823      	ldr	r3, [r4, #0]
 800ffae:	9305      	str	r3, [sp, #20]
 800ffb0:	f8d8 3000 	ldr.w	r3, [r8]
 800ffb4:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ffb8:	3307      	adds	r3, #7
 800ffba:	f023 0307 	bic.w	r3, r3, #7
 800ffbe:	f103 0208 	add.w	r2, r3, #8
 800ffc2:	f8c8 2000 	str.w	r2, [r8]
 800ffc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffca:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800ffce:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800ffd2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ffd6:	9307      	str	r3, [sp, #28]
 800ffd8:	f8cd 8018 	str.w	r8, [sp, #24]
 800ffdc:	ee08 0a10 	vmov	s16, r0
 800ffe0:	4b9f      	ldr	r3, [pc, #636]	; (8010260 <_printf_float+0x2dc>)
 800ffe2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ffe6:	f04f 32ff 	mov.w	r2, #4294967295
 800ffea:	f7f0 fdaf 	bl	8000b4c <__aeabi_dcmpun>
 800ffee:	bb88      	cbnz	r0, 8010054 <_printf_float+0xd0>
 800fff0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fff4:	4b9a      	ldr	r3, [pc, #616]	; (8010260 <_printf_float+0x2dc>)
 800fff6:	f04f 32ff 	mov.w	r2, #4294967295
 800fffa:	f7f0 fd89 	bl	8000b10 <__aeabi_dcmple>
 800fffe:	bb48      	cbnz	r0, 8010054 <_printf_float+0xd0>
 8010000:	2200      	movs	r2, #0
 8010002:	2300      	movs	r3, #0
 8010004:	4640      	mov	r0, r8
 8010006:	4649      	mov	r1, r9
 8010008:	f7f0 fd78 	bl	8000afc <__aeabi_dcmplt>
 801000c:	b110      	cbz	r0, 8010014 <_printf_float+0x90>
 801000e:	232d      	movs	r3, #45	; 0x2d
 8010010:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010014:	4b93      	ldr	r3, [pc, #588]	; (8010264 <_printf_float+0x2e0>)
 8010016:	4894      	ldr	r0, [pc, #592]	; (8010268 <_printf_float+0x2e4>)
 8010018:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 801001c:	bf94      	ite	ls
 801001e:	4698      	movls	r8, r3
 8010020:	4680      	movhi	r8, r0
 8010022:	2303      	movs	r3, #3
 8010024:	6123      	str	r3, [r4, #16]
 8010026:	9b05      	ldr	r3, [sp, #20]
 8010028:	f023 0204 	bic.w	r2, r3, #4
 801002c:	6022      	str	r2, [r4, #0]
 801002e:	f04f 0900 	mov.w	r9, #0
 8010032:	9700      	str	r7, [sp, #0]
 8010034:	4633      	mov	r3, r6
 8010036:	aa0b      	add	r2, sp, #44	; 0x2c
 8010038:	4621      	mov	r1, r4
 801003a:	4628      	mov	r0, r5
 801003c:	f000 f9d8 	bl	80103f0 <_printf_common>
 8010040:	3001      	adds	r0, #1
 8010042:	f040 8090 	bne.w	8010166 <_printf_float+0x1e2>
 8010046:	f04f 30ff 	mov.w	r0, #4294967295
 801004a:	b00d      	add	sp, #52	; 0x34
 801004c:	ecbd 8b02 	vpop	{d8}
 8010050:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010054:	4642      	mov	r2, r8
 8010056:	464b      	mov	r3, r9
 8010058:	4640      	mov	r0, r8
 801005a:	4649      	mov	r1, r9
 801005c:	f7f0 fd76 	bl	8000b4c <__aeabi_dcmpun>
 8010060:	b140      	cbz	r0, 8010074 <_printf_float+0xf0>
 8010062:	464b      	mov	r3, r9
 8010064:	2b00      	cmp	r3, #0
 8010066:	bfbc      	itt	lt
 8010068:	232d      	movlt	r3, #45	; 0x2d
 801006a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801006e:	487f      	ldr	r0, [pc, #508]	; (801026c <_printf_float+0x2e8>)
 8010070:	4b7f      	ldr	r3, [pc, #508]	; (8010270 <_printf_float+0x2ec>)
 8010072:	e7d1      	b.n	8010018 <_printf_float+0x94>
 8010074:	6863      	ldr	r3, [r4, #4]
 8010076:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801007a:	9206      	str	r2, [sp, #24]
 801007c:	1c5a      	adds	r2, r3, #1
 801007e:	d13f      	bne.n	8010100 <_printf_float+0x17c>
 8010080:	2306      	movs	r3, #6
 8010082:	6063      	str	r3, [r4, #4]
 8010084:	9b05      	ldr	r3, [sp, #20]
 8010086:	6861      	ldr	r1, [r4, #4]
 8010088:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 801008c:	2300      	movs	r3, #0
 801008e:	9303      	str	r3, [sp, #12]
 8010090:	ab0a      	add	r3, sp, #40	; 0x28
 8010092:	e9cd b301 	strd	fp, r3, [sp, #4]
 8010096:	ab09      	add	r3, sp, #36	; 0x24
 8010098:	ec49 8b10 	vmov	d0, r8, r9
 801009c:	9300      	str	r3, [sp, #0]
 801009e:	6022      	str	r2, [r4, #0]
 80100a0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80100a4:	4628      	mov	r0, r5
 80100a6:	f7ff fecd 	bl	800fe44 <__cvt>
 80100aa:	9b06      	ldr	r3, [sp, #24]
 80100ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80100ae:	2b47      	cmp	r3, #71	; 0x47
 80100b0:	4680      	mov	r8, r0
 80100b2:	d108      	bne.n	80100c6 <_printf_float+0x142>
 80100b4:	1cc8      	adds	r0, r1, #3
 80100b6:	db02      	blt.n	80100be <_printf_float+0x13a>
 80100b8:	6863      	ldr	r3, [r4, #4]
 80100ba:	4299      	cmp	r1, r3
 80100bc:	dd41      	ble.n	8010142 <_printf_float+0x1be>
 80100be:	f1ab 0b02 	sub.w	fp, fp, #2
 80100c2:	fa5f fb8b 	uxtb.w	fp, fp
 80100c6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80100ca:	d820      	bhi.n	801010e <_printf_float+0x18a>
 80100cc:	3901      	subs	r1, #1
 80100ce:	465a      	mov	r2, fp
 80100d0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80100d4:	9109      	str	r1, [sp, #36]	; 0x24
 80100d6:	f7ff ff17 	bl	800ff08 <__exponent>
 80100da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80100dc:	1813      	adds	r3, r2, r0
 80100de:	2a01      	cmp	r2, #1
 80100e0:	4681      	mov	r9, r0
 80100e2:	6123      	str	r3, [r4, #16]
 80100e4:	dc02      	bgt.n	80100ec <_printf_float+0x168>
 80100e6:	6822      	ldr	r2, [r4, #0]
 80100e8:	07d2      	lsls	r2, r2, #31
 80100ea:	d501      	bpl.n	80100f0 <_printf_float+0x16c>
 80100ec:	3301      	adds	r3, #1
 80100ee:	6123      	str	r3, [r4, #16]
 80100f0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	d09c      	beq.n	8010032 <_printf_float+0xae>
 80100f8:	232d      	movs	r3, #45	; 0x2d
 80100fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80100fe:	e798      	b.n	8010032 <_printf_float+0xae>
 8010100:	9a06      	ldr	r2, [sp, #24]
 8010102:	2a47      	cmp	r2, #71	; 0x47
 8010104:	d1be      	bne.n	8010084 <_printf_float+0x100>
 8010106:	2b00      	cmp	r3, #0
 8010108:	d1bc      	bne.n	8010084 <_printf_float+0x100>
 801010a:	2301      	movs	r3, #1
 801010c:	e7b9      	b.n	8010082 <_printf_float+0xfe>
 801010e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8010112:	d118      	bne.n	8010146 <_printf_float+0x1c2>
 8010114:	2900      	cmp	r1, #0
 8010116:	6863      	ldr	r3, [r4, #4]
 8010118:	dd0b      	ble.n	8010132 <_printf_float+0x1ae>
 801011a:	6121      	str	r1, [r4, #16]
 801011c:	b913      	cbnz	r3, 8010124 <_printf_float+0x1a0>
 801011e:	6822      	ldr	r2, [r4, #0]
 8010120:	07d0      	lsls	r0, r2, #31
 8010122:	d502      	bpl.n	801012a <_printf_float+0x1a6>
 8010124:	3301      	adds	r3, #1
 8010126:	440b      	add	r3, r1
 8010128:	6123      	str	r3, [r4, #16]
 801012a:	65a1      	str	r1, [r4, #88]	; 0x58
 801012c:	f04f 0900 	mov.w	r9, #0
 8010130:	e7de      	b.n	80100f0 <_printf_float+0x16c>
 8010132:	b913      	cbnz	r3, 801013a <_printf_float+0x1b6>
 8010134:	6822      	ldr	r2, [r4, #0]
 8010136:	07d2      	lsls	r2, r2, #31
 8010138:	d501      	bpl.n	801013e <_printf_float+0x1ba>
 801013a:	3302      	adds	r3, #2
 801013c:	e7f4      	b.n	8010128 <_printf_float+0x1a4>
 801013e:	2301      	movs	r3, #1
 8010140:	e7f2      	b.n	8010128 <_printf_float+0x1a4>
 8010142:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8010146:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010148:	4299      	cmp	r1, r3
 801014a:	db05      	blt.n	8010158 <_printf_float+0x1d4>
 801014c:	6823      	ldr	r3, [r4, #0]
 801014e:	6121      	str	r1, [r4, #16]
 8010150:	07d8      	lsls	r0, r3, #31
 8010152:	d5ea      	bpl.n	801012a <_printf_float+0x1a6>
 8010154:	1c4b      	adds	r3, r1, #1
 8010156:	e7e7      	b.n	8010128 <_printf_float+0x1a4>
 8010158:	2900      	cmp	r1, #0
 801015a:	bfd4      	ite	le
 801015c:	f1c1 0202 	rsble	r2, r1, #2
 8010160:	2201      	movgt	r2, #1
 8010162:	4413      	add	r3, r2
 8010164:	e7e0      	b.n	8010128 <_printf_float+0x1a4>
 8010166:	6823      	ldr	r3, [r4, #0]
 8010168:	055a      	lsls	r2, r3, #21
 801016a:	d407      	bmi.n	801017c <_printf_float+0x1f8>
 801016c:	6923      	ldr	r3, [r4, #16]
 801016e:	4642      	mov	r2, r8
 8010170:	4631      	mov	r1, r6
 8010172:	4628      	mov	r0, r5
 8010174:	47b8      	blx	r7
 8010176:	3001      	adds	r0, #1
 8010178:	d12c      	bne.n	80101d4 <_printf_float+0x250>
 801017a:	e764      	b.n	8010046 <_printf_float+0xc2>
 801017c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8010180:	f240 80e0 	bls.w	8010344 <_printf_float+0x3c0>
 8010184:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8010188:	2200      	movs	r2, #0
 801018a:	2300      	movs	r3, #0
 801018c:	f7f0 fcac 	bl	8000ae8 <__aeabi_dcmpeq>
 8010190:	2800      	cmp	r0, #0
 8010192:	d034      	beq.n	80101fe <_printf_float+0x27a>
 8010194:	4a37      	ldr	r2, [pc, #220]	; (8010274 <_printf_float+0x2f0>)
 8010196:	2301      	movs	r3, #1
 8010198:	4631      	mov	r1, r6
 801019a:	4628      	mov	r0, r5
 801019c:	47b8      	blx	r7
 801019e:	3001      	adds	r0, #1
 80101a0:	f43f af51 	beq.w	8010046 <_printf_float+0xc2>
 80101a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80101a8:	429a      	cmp	r2, r3
 80101aa:	db02      	blt.n	80101b2 <_printf_float+0x22e>
 80101ac:	6823      	ldr	r3, [r4, #0]
 80101ae:	07d8      	lsls	r0, r3, #31
 80101b0:	d510      	bpl.n	80101d4 <_printf_float+0x250>
 80101b2:	ee18 3a10 	vmov	r3, s16
 80101b6:	4652      	mov	r2, sl
 80101b8:	4631      	mov	r1, r6
 80101ba:	4628      	mov	r0, r5
 80101bc:	47b8      	blx	r7
 80101be:	3001      	adds	r0, #1
 80101c0:	f43f af41 	beq.w	8010046 <_printf_float+0xc2>
 80101c4:	f04f 0800 	mov.w	r8, #0
 80101c8:	f104 091a 	add.w	r9, r4, #26
 80101cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80101ce:	3b01      	subs	r3, #1
 80101d0:	4543      	cmp	r3, r8
 80101d2:	dc09      	bgt.n	80101e8 <_printf_float+0x264>
 80101d4:	6823      	ldr	r3, [r4, #0]
 80101d6:	079b      	lsls	r3, r3, #30
 80101d8:	f100 8105 	bmi.w	80103e6 <_printf_float+0x462>
 80101dc:	68e0      	ldr	r0, [r4, #12]
 80101de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80101e0:	4298      	cmp	r0, r3
 80101e2:	bfb8      	it	lt
 80101e4:	4618      	movlt	r0, r3
 80101e6:	e730      	b.n	801004a <_printf_float+0xc6>
 80101e8:	2301      	movs	r3, #1
 80101ea:	464a      	mov	r2, r9
 80101ec:	4631      	mov	r1, r6
 80101ee:	4628      	mov	r0, r5
 80101f0:	47b8      	blx	r7
 80101f2:	3001      	adds	r0, #1
 80101f4:	f43f af27 	beq.w	8010046 <_printf_float+0xc2>
 80101f8:	f108 0801 	add.w	r8, r8, #1
 80101fc:	e7e6      	b.n	80101cc <_printf_float+0x248>
 80101fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010200:	2b00      	cmp	r3, #0
 8010202:	dc39      	bgt.n	8010278 <_printf_float+0x2f4>
 8010204:	4a1b      	ldr	r2, [pc, #108]	; (8010274 <_printf_float+0x2f0>)
 8010206:	2301      	movs	r3, #1
 8010208:	4631      	mov	r1, r6
 801020a:	4628      	mov	r0, r5
 801020c:	47b8      	blx	r7
 801020e:	3001      	adds	r0, #1
 8010210:	f43f af19 	beq.w	8010046 <_printf_float+0xc2>
 8010214:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010218:	4313      	orrs	r3, r2
 801021a:	d102      	bne.n	8010222 <_printf_float+0x29e>
 801021c:	6823      	ldr	r3, [r4, #0]
 801021e:	07d9      	lsls	r1, r3, #31
 8010220:	d5d8      	bpl.n	80101d4 <_printf_float+0x250>
 8010222:	ee18 3a10 	vmov	r3, s16
 8010226:	4652      	mov	r2, sl
 8010228:	4631      	mov	r1, r6
 801022a:	4628      	mov	r0, r5
 801022c:	47b8      	blx	r7
 801022e:	3001      	adds	r0, #1
 8010230:	f43f af09 	beq.w	8010046 <_printf_float+0xc2>
 8010234:	f04f 0900 	mov.w	r9, #0
 8010238:	f104 0a1a 	add.w	sl, r4, #26
 801023c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801023e:	425b      	negs	r3, r3
 8010240:	454b      	cmp	r3, r9
 8010242:	dc01      	bgt.n	8010248 <_printf_float+0x2c4>
 8010244:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010246:	e792      	b.n	801016e <_printf_float+0x1ea>
 8010248:	2301      	movs	r3, #1
 801024a:	4652      	mov	r2, sl
 801024c:	4631      	mov	r1, r6
 801024e:	4628      	mov	r0, r5
 8010250:	47b8      	blx	r7
 8010252:	3001      	adds	r0, #1
 8010254:	f43f aef7 	beq.w	8010046 <_printf_float+0xc2>
 8010258:	f109 0901 	add.w	r9, r9, #1
 801025c:	e7ee      	b.n	801023c <_printf_float+0x2b8>
 801025e:	bf00      	nop
 8010260:	7fefffff 	.word	0x7fefffff
 8010264:	0802e58d 	.word	0x0802e58d
 8010268:	0802e591 	.word	0x0802e591
 801026c:	0802e599 	.word	0x0802e599
 8010270:	0802e595 	.word	0x0802e595
 8010274:	0802e59d 	.word	0x0802e59d
 8010278:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801027a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801027c:	429a      	cmp	r2, r3
 801027e:	bfa8      	it	ge
 8010280:	461a      	movge	r2, r3
 8010282:	2a00      	cmp	r2, #0
 8010284:	4691      	mov	r9, r2
 8010286:	dc37      	bgt.n	80102f8 <_printf_float+0x374>
 8010288:	f04f 0b00 	mov.w	fp, #0
 801028c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010290:	f104 021a 	add.w	r2, r4, #26
 8010294:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8010296:	9305      	str	r3, [sp, #20]
 8010298:	eba3 0309 	sub.w	r3, r3, r9
 801029c:	455b      	cmp	r3, fp
 801029e:	dc33      	bgt.n	8010308 <_printf_float+0x384>
 80102a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80102a4:	429a      	cmp	r2, r3
 80102a6:	db3b      	blt.n	8010320 <_printf_float+0x39c>
 80102a8:	6823      	ldr	r3, [r4, #0]
 80102aa:	07da      	lsls	r2, r3, #31
 80102ac:	d438      	bmi.n	8010320 <_printf_float+0x39c>
 80102ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80102b0:	9a05      	ldr	r2, [sp, #20]
 80102b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80102b4:	1a9a      	subs	r2, r3, r2
 80102b6:	eba3 0901 	sub.w	r9, r3, r1
 80102ba:	4591      	cmp	r9, r2
 80102bc:	bfa8      	it	ge
 80102be:	4691      	movge	r9, r2
 80102c0:	f1b9 0f00 	cmp.w	r9, #0
 80102c4:	dc35      	bgt.n	8010332 <_printf_float+0x3ae>
 80102c6:	f04f 0800 	mov.w	r8, #0
 80102ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80102ce:	f104 0a1a 	add.w	sl, r4, #26
 80102d2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80102d6:	1a9b      	subs	r3, r3, r2
 80102d8:	eba3 0309 	sub.w	r3, r3, r9
 80102dc:	4543      	cmp	r3, r8
 80102de:	f77f af79 	ble.w	80101d4 <_printf_float+0x250>
 80102e2:	2301      	movs	r3, #1
 80102e4:	4652      	mov	r2, sl
 80102e6:	4631      	mov	r1, r6
 80102e8:	4628      	mov	r0, r5
 80102ea:	47b8      	blx	r7
 80102ec:	3001      	adds	r0, #1
 80102ee:	f43f aeaa 	beq.w	8010046 <_printf_float+0xc2>
 80102f2:	f108 0801 	add.w	r8, r8, #1
 80102f6:	e7ec      	b.n	80102d2 <_printf_float+0x34e>
 80102f8:	4613      	mov	r3, r2
 80102fa:	4631      	mov	r1, r6
 80102fc:	4642      	mov	r2, r8
 80102fe:	4628      	mov	r0, r5
 8010300:	47b8      	blx	r7
 8010302:	3001      	adds	r0, #1
 8010304:	d1c0      	bne.n	8010288 <_printf_float+0x304>
 8010306:	e69e      	b.n	8010046 <_printf_float+0xc2>
 8010308:	2301      	movs	r3, #1
 801030a:	4631      	mov	r1, r6
 801030c:	4628      	mov	r0, r5
 801030e:	9205      	str	r2, [sp, #20]
 8010310:	47b8      	blx	r7
 8010312:	3001      	adds	r0, #1
 8010314:	f43f ae97 	beq.w	8010046 <_printf_float+0xc2>
 8010318:	9a05      	ldr	r2, [sp, #20]
 801031a:	f10b 0b01 	add.w	fp, fp, #1
 801031e:	e7b9      	b.n	8010294 <_printf_float+0x310>
 8010320:	ee18 3a10 	vmov	r3, s16
 8010324:	4652      	mov	r2, sl
 8010326:	4631      	mov	r1, r6
 8010328:	4628      	mov	r0, r5
 801032a:	47b8      	blx	r7
 801032c:	3001      	adds	r0, #1
 801032e:	d1be      	bne.n	80102ae <_printf_float+0x32a>
 8010330:	e689      	b.n	8010046 <_printf_float+0xc2>
 8010332:	9a05      	ldr	r2, [sp, #20]
 8010334:	464b      	mov	r3, r9
 8010336:	4442      	add	r2, r8
 8010338:	4631      	mov	r1, r6
 801033a:	4628      	mov	r0, r5
 801033c:	47b8      	blx	r7
 801033e:	3001      	adds	r0, #1
 8010340:	d1c1      	bne.n	80102c6 <_printf_float+0x342>
 8010342:	e680      	b.n	8010046 <_printf_float+0xc2>
 8010344:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010346:	2a01      	cmp	r2, #1
 8010348:	dc01      	bgt.n	801034e <_printf_float+0x3ca>
 801034a:	07db      	lsls	r3, r3, #31
 801034c:	d538      	bpl.n	80103c0 <_printf_float+0x43c>
 801034e:	2301      	movs	r3, #1
 8010350:	4642      	mov	r2, r8
 8010352:	4631      	mov	r1, r6
 8010354:	4628      	mov	r0, r5
 8010356:	47b8      	blx	r7
 8010358:	3001      	adds	r0, #1
 801035a:	f43f ae74 	beq.w	8010046 <_printf_float+0xc2>
 801035e:	ee18 3a10 	vmov	r3, s16
 8010362:	4652      	mov	r2, sl
 8010364:	4631      	mov	r1, r6
 8010366:	4628      	mov	r0, r5
 8010368:	47b8      	blx	r7
 801036a:	3001      	adds	r0, #1
 801036c:	f43f ae6b 	beq.w	8010046 <_printf_float+0xc2>
 8010370:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8010374:	2200      	movs	r2, #0
 8010376:	2300      	movs	r3, #0
 8010378:	f7f0 fbb6 	bl	8000ae8 <__aeabi_dcmpeq>
 801037c:	b9d8      	cbnz	r0, 80103b6 <_printf_float+0x432>
 801037e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010380:	f108 0201 	add.w	r2, r8, #1
 8010384:	3b01      	subs	r3, #1
 8010386:	4631      	mov	r1, r6
 8010388:	4628      	mov	r0, r5
 801038a:	47b8      	blx	r7
 801038c:	3001      	adds	r0, #1
 801038e:	d10e      	bne.n	80103ae <_printf_float+0x42a>
 8010390:	e659      	b.n	8010046 <_printf_float+0xc2>
 8010392:	2301      	movs	r3, #1
 8010394:	4652      	mov	r2, sl
 8010396:	4631      	mov	r1, r6
 8010398:	4628      	mov	r0, r5
 801039a:	47b8      	blx	r7
 801039c:	3001      	adds	r0, #1
 801039e:	f43f ae52 	beq.w	8010046 <_printf_float+0xc2>
 80103a2:	f108 0801 	add.w	r8, r8, #1
 80103a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80103a8:	3b01      	subs	r3, #1
 80103aa:	4543      	cmp	r3, r8
 80103ac:	dcf1      	bgt.n	8010392 <_printf_float+0x40e>
 80103ae:	464b      	mov	r3, r9
 80103b0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80103b4:	e6dc      	b.n	8010170 <_printf_float+0x1ec>
 80103b6:	f04f 0800 	mov.w	r8, #0
 80103ba:	f104 0a1a 	add.w	sl, r4, #26
 80103be:	e7f2      	b.n	80103a6 <_printf_float+0x422>
 80103c0:	2301      	movs	r3, #1
 80103c2:	4642      	mov	r2, r8
 80103c4:	e7df      	b.n	8010386 <_printf_float+0x402>
 80103c6:	2301      	movs	r3, #1
 80103c8:	464a      	mov	r2, r9
 80103ca:	4631      	mov	r1, r6
 80103cc:	4628      	mov	r0, r5
 80103ce:	47b8      	blx	r7
 80103d0:	3001      	adds	r0, #1
 80103d2:	f43f ae38 	beq.w	8010046 <_printf_float+0xc2>
 80103d6:	f108 0801 	add.w	r8, r8, #1
 80103da:	68e3      	ldr	r3, [r4, #12]
 80103dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80103de:	1a5b      	subs	r3, r3, r1
 80103e0:	4543      	cmp	r3, r8
 80103e2:	dcf0      	bgt.n	80103c6 <_printf_float+0x442>
 80103e4:	e6fa      	b.n	80101dc <_printf_float+0x258>
 80103e6:	f04f 0800 	mov.w	r8, #0
 80103ea:	f104 0919 	add.w	r9, r4, #25
 80103ee:	e7f4      	b.n	80103da <_printf_float+0x456>

080103f0 <_printf_common>:
 80103f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80103f4:	4616      	mov	r6, r2
 80103f6:	4699      	mov	r9, r3
 80103f8:	688a      	ldr	r2, [r1, #8]
 80103fa:	690b      	ldr	r3, [r1, #16]
 80103fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010400:	4293      	cmp	r3, r2
 8010402:	bfb8      	it	lt
 8010404:	4613      	movlt	r3, r2
 8010406:	6033      	str	r3, [r6, #0]
 8010408:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801040c:	4607      	mov	r7, r0
 801040e:	460c      	mov	r4, r1
 8010410:	b10a      	cbz	r2, 8010416 <_printf_common+0x26>
 8010412:	3301      	adds	r3, #1
 8010414:	6033      	str	r3, [r6, #0]
 8010416:	6823      	ldr	r3, [r4, #0]
 8010418:	0699      	lsls	r1, r3, #26
 801041a:	bf42      	ittt	mi
 801041c:	6833      	ldrmi	r3, [r6, #0]
 801041e:	3302      	addmi	r3, #2
 8010420:	6033      	strmi	r3, [r6, #0]
 8010422:	6825      	ldr	r5, [r4, #0]
 8010424:	f015 0506 	ands.w	r5, r5, #6
 8010428:	d106      	bne.n	8010438 <_printf_common+0x48>
 801042a:	f104 0a19 	add.w	sl, r4, #25
 801042e:	68e3      	ldr	r3, [r4, #12]
 8010430:	6832      	ldr	r2, [r6, #0]
 8010432:	1a9b      	subs	r3, r3, r2
 8010434:	42ab      	cmp	r3, r5
 8010436:	dc26      	bgt.n	8010486 <_printf_common+0x96>
 8010438:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801043c:	1e13      	subs	r3, r2, #0
 801043e:	6822      	ldr	r2, [r4, #0]
 8010440:	bf18      	it	ne
 8010442:	2301      	movne	r3, #1
 8010444:	0692      	lsls	r2, r2, #26
 8010446:	d42b      	bmi.n	80104a0 <_printf_common+0xb0>
 8010448:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801044c:	4649      	mov	r1, r9
 801044e:	4638      	mov	r0, r7
 8010450:	47c0      	blx	r8
 8010452:	3001      	adds	r0, #1
 8010454:	d01e      	beq.n	8010494 <_printf_common+0xa4>
 8010456:	6823      	ldr	r3, [r4, #0]
 8010458:	68e5      	ldr	r5, [r4, #12]
 801045a:	6832      	ldr	r2, [r6, #0]
 801045c:	f003 0306 	and.w	r3, r3, #6
 8010460:	2b04      	cmp	r3, #4
 8010462:	bf08      	it	eq
 8010464:	1aad      	subeq	r5, r5, r2
 8010466:	68a3      	ldr	r3, [r4, #8]
 8010468:	6922      	ldr	r2, [r4, #16]
 801046a:	bf0c      	ite	eq
 801046c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010470:	2500      	movne	r5, #0
 8010472:	4293      	cmp	r3, r2
 8010474:	bfc4      	itt	gt
 8010476:	1a9b      	subgt	r3, r3, r2
 8010478:	18ed      	addgt	r5, r5, r3
 801047a:	2600      	movs	r6, #0
 801047c:	341a      	adds	r4, #26
 801047e:	42b5      	cmp	r5, r6
 8010480:	d11a      	bne.n	80104b8 <_printf_common+0xc8>
 8010482:	2000      	movs	r0, #0
 8010484:	e008      	b.n	8010498 <_printf_common+0xa8>
 8010486:	2301      	movs	r3, #1
 8010488:	4652      	mov	r2, sl
 801048a:	4649      	mov	r1, r9
 801048c:	4638      	mov	r0, r7
 801048e:	47c0      	blx	r8
 8010490:	3001      	adds	r0, #1
 8010492:	d103      	bne.n	801049c <_printf_common+0xac>
 8010494:	f04f 30ff 	mov.w	r0, #4294967295
 8010498:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801049c:	3501      	adds	r5, #1
 801049e:	e7c6      	b.n	801042e <_printf_common+0x3e>
 80104a0:	18e1      	adds	r1, r4, r3
 80104a2:	1c5a      	adds	r2, r3, #1
 80104a4:	2030      	movs	r0, #48	; 0x30
 80104a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80104aa:	4422      	add	r2, r4
 80104ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80104b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80104b4:	3302      	adds	r3, #2
 80104b6:	e7c7      	b.n	8010448 <_printf_common+0x58>
 80104b8:	2301      	movs	r3, #1
 80104ba:	4622      	mov	r2, r4
 80104bc:	4649      	mov	r1, r9
 80104be:	4638      	mov	r0, r7
 80104c0:	47c0      	blx	r8
 80104c2:	3001      	adds	r0, #1
 80104c4:	d0e6      	beq.n	8010494 <_printf_common+0xa4>
 80104c6:	3601      	adds	r6, #1
 80104c8:	e7d9      	b.n	801047e <_printf_common+0x8e>
	...

080104cc <_printf_i>:
 80104cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80104d0:	7e0f      	ldrb	r7, [r1, #24]
 80104d2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80104d4:	2f78      	cmp	r7, #120	; 0x78
 80104d6:	4691      	mov	r9, r2
 80104d8:	4680      	mov	r8, r0
 80104da:	460c      	mov	r4, r1
 80104dc:	469a      	mov	sl, r3
 80104de:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80104e2:	d807      	bhi.n	80104f4 <_printf_i+0x28>
 80104e4:	2f62      	cmp	r7, #98	; 0x62
 80104e6:	d80a      	bhi.n	80104fe <_printf_i+0x32>
 80104e8:	2f00      	cmp	r7, #0
 80104ea:	f000 80d8 	beq.w	801069e <_printf_i+0x1d2>
 80104ee:	2f58      	cmp	r7, #88	; 0x58
 80104f0:	f000 80a3 	beq.w	801063a <_printf_i+0x16e>
 80104f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80104f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80104fc:	e03a      	b.n	8010574 <_printf_i+0xa8>
 80104fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8010502:	2b15      	cmp	r3, #21
 8010504:	d8f6      	bhi.n	80104f4 <_printf_i+0x28>
 8010506:	a101      	add	r1, pc, #4	; (adr r1, 801050c <_printf_i+0x40>)
 8010508:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801050c:	08010565 	.word	0x08010565
 8010510:	08010579 	.word	0x08010579
 8010514:	080104f5 	.word	0x080104f5
 8010518:	080104f5 	.word	0x080104f5
 801051c:	080104f5 	.word	0x080104f5
 8010520:	080104f5 	.word	0x080104f5
 8010524:	08010579 	.word	0x08010579
 8010528:	080104f5 	.word	0x080104f5
 801052c:	080104f5 	.word	0x080104f5
 8010530:	080104f5 	.word	0x080104f5
 8010534:	080104f5 	.word	0x080104f5
 8010538:	08010685 	.word	0x08010685
 801053c:	080105a9 	.word	0x080105a9
 8010540:	08010667 	.word	0x08010667
 8010544:	080104f5 	.word	0x080104f5
 8010548:	080104f5 	.word	0x080104f5
 801054c:	080106a7 	.word	0x080106a7
 8010550:	080104f5 	.word	0x080104f5
 8010554:	080105a9 	.word	0x080105a9
 8010558:	080104f5 	.word	0x080104f5
 801055c:	080104f5 	.word	0x080104f5
 8010560:	0801066f 	.word	0x0801066f
 8010564:	682b      	ldr	r3, [r5, #0]
 8010566:	1d1a      	adds	r2, r3, #4
 8010568:	681b      	ldr	r3, [r3, #0]
 801056a:	602a      	str	r2, [r5, #0]
 801056c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010570:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010574:	2301      	movs	r3, #1
 8010576:	e0a3      	b.n	80106c0 <_printf_i+0x1f4>
 8010578:	6820      	ldr	r0, [r4, #0]
 801057a:	6829      	ldr	r1, [r5, #0]
 801057c:	0606      	lsls	r6, r0, #24
 801057e:	f101 0304 	add.w	r3, r1, #4
 8010582:	d50a      	bpl.n	801059a <_printf_i+0xce>
 8010584:	680e      	ldr	r6, [r1, #0]
 8010586:	602b      	str	r3, [r5, #0]
 8010588:	2e00      	cmp	r6, #0
 801058a:	da03      	bge.n	8010594 <_printf_i+0xc8>
 801058c:	232d      	movs	r3, #45	; 0x2d
 801058e:	4276      	negs	r6, r6
 8010590:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010594:	485e      	ldr	r0, [pc, #376]	; (8010710 <_printf_i+0x244>)
 8010596:	230a      	movs	r3, #10
 8010598:	e019      	b.n	80105ce <_printf_i+0x102>
 801059a:	680e      	ldr	r6, [r1, #0]
 801059c:	602b      	str	r3, [r5, #0]
 801059e:	f010 0f40 	tst.w	r0, #64	; 0x40
 80105a2:	bf18      	it	ne
 80105a4:	b236      	sxthne	r6, r6
 80105a6:	e7ef      	b.n	8010588 <_printf_i+0xbc>
 80105a8:	682b      	ldr	r3, [r5, #0]
 80105aa:	6820      	ldr	r0, [r4, #0]
 80105ac:	1d19      	adds	r1, r3, #4
 80105ae:	6029      	str	r1, [r5, #0]
 80105b0:	0601      	lsls	r1, r0, #24
 80105b2:	d501      	bpl.n	80105b8 <_printf_i+0xec>
 80105b4:	681e      	ldr	r6, [r3, #0]
 80105b6:	e002      	b.n	80105be <_printf_i+0xf2>
 80105b8:	0646      	lsls	r6, r0, #25
 80105ba:	d5fb      	bpl.n	80105b4 <_printf_i+0xe8>
 80105bc:	881e      	ldrh	r6, [r3, #0]
 80105be:	4854      	ldr	r0, [pc, #336]	; (8010710 <_printf_i+0x244>)
 80105c0:	2f6f      	cmp	r7, #111	; 0x6f
 80105c2:	bf0c      	ite	eq
 80105c4:	2308      	moveq	r3, #8
 80105c6:	230a      	movne	r3, #10
 80105c8:	2100      	movs	r1, #0
 80105ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80105ce:	6865      	ldr	r5, [r4, #4]
 80105d0:	60a5      	str	r5, [r4, #8]
 80105d2:	2d00      	cmp	r5, #0
 80105d4:	bfa2      	ittt	ge
 80105d6:	6821      	ldrge	r1, [r4, #0]
 80105d8:	f021 0104 	bicge.w	r1, r1, #4
 80105dc:	6021      	strge	r1, [r4, #0]
 80105de:	b90e      	cbnz	r6, 80105e4 <_printf_i+0x118>
 80105e0:	2d00      	cmp	r5, #0
 80105e2:	d04d      	beq.n	8010680 <_printf_i+0x1b4>
 80105e4:	4615      	mov	r5, r2
 80105e6:	fbb6 f1f3 	udiv	r1, r6, r3
 80105ea:	fb03 6711 	mls	r7, r3, r1, r6
 80105ee:	5dc7      	ldrb	r7, [r0, r7]
 80105f0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80105f4:	4637      	mov	r7, r6
 80105f6:	42bb      	cmp	r3, r7
 80105f8:	460e      	mov	r6, r1
 80105fa:	d9f4      	bls.n	80105e6 <_printf_i+0x11a>
 80105fc:	2b08      	cmp	r3, #8
 80105fe:	d10b      	bne.n	8010618 <_printf_i+0x14c>
 8010600:	6823      	ldr	r3, [r4, #0]
 8010602:	07de      	lsls	r6, r3, #31
 8010604:	d508      	bpl.n	8010618 <_printf_i+0x14c>
 8010606:	6923      	ldr	r3, [r4, #16]
 8010608:	6861      	ldr	r1, [r4, #4]
 801060a:	4299      	cmp	r1, r3
 801060c:	bfde      	ittt	le
 801060e:	2330      	movle	r3, #48	; 0x30
 8010610:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010614:	f105 35ff 	addle.w	r5, r5, #4294967295
 8010618:	1b52      	subs	r2, r2, r5
 801061a:	6122      	str	r2, [r4, #16]
 801061c:	f8cd a000 	str.w	sl, [sp]
 8010620:	464b      	mov	r3, r9
 8010622:	aa03      	add	r2, sp, #12
 8010624:	4621      	mov	r1, r4
 8010626:	4640      	mov	r0, r8
 8010628:	f7ff fee2 	bl	80103f0 <_printf_common>
 801062c:	3001      	adds	r0, #1
 801062e:	d14c      	bne.n	80106ca <_printf_i+0x1fe>
 8010630:	f04f 30ff 	mov.w	r0, #4294967295
 8010634:	b004      	add	sp, #16
 8010636:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801063a:	4835      	ldr	r0, [pc, #212]	; (8010710 <_printf_i+0x244>)
 801063c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8010640:	6829      	ldr	r1, [r5, #0]
 8010642:	6823      	ldr	r3, [r4, #0]
 8010644:	f851 6b04 	ldr.w	r6, [r1], #4
 8010648:	6029      	str	r1, [r5, #0]
 801064a:	061d      	lsls	r5, r3, #24
 801064c:	d514      	bpl.n	8010678 <_printf_i+0x1ac>
 801064e:	07df      	lsls	r7, r3, #31
 8010650:	bf44      	itt	mi
 8010652:	f043 0320 	orrmi.w	r3, r3, #32
 8010656:	6023      	strmi	r3, [r4, #0]
 8010658:	b91e      	cbnz	r6, 8010662 <_printf_i+0x196>
 801065a:	6823      	ldr	r3, [r4, #0]
 801065c:	f023 0320 	bic.w	r3, r3, #32
 8010660:	6023      	str	r3, [r4, #0]
 8010662:	2310      	movs	r3, #16
 8010664:	e7b0      	b.n	80105c8 <_printf_i+0xfc>
 8010666:	6823      	ldr	r3, [r4, #0]
 8010668:	f043 0320 	orr.w	r3, r3, #32
 801066c:	6023      	str	r3, [r4, #0]
 801066e:	2378      	movs	r3, #120	; 0x78
 8010670:	4828      	ldr	r0, [pc, #160]	; (8010714 <_printf_i+0x248>)
 8010672:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8010676:	e7e3      	b.n	8010640 <_printf_i+0x174>
 8010678:	0659      	lsls	r1, r3, #25
 801067a:	bf48      	it	mi
 801067c:	b2b6      	uxthmi	r6, r6
 801067e:	e7e6      	b.n	801064e <_printf_i+0x182>
 8010680:	4615      	mov	r5, r2
 8010682:	e7bb      	b.n	80105fc <_printf_i+0x130>
 8010684:	682b      	ldr	r3, [r5, #0]
 8010686:	6826      	ldr	r6, [r4, #0]
 8010688:	6961      	ldr	r1, [r4, #20]
 801068a:	1d18      	adds	r0, r3, #4
 801068c:	6028      	str	r0, [r5, #0]
 801068e:	0635      	lsls	r5, r6, #24
 8010690:	681b      	ldr	r3, [r3, #0]
 8010692:	d501      	bpl.n	8010698 <_printf_i+0x1cc>
 8010694:	6019      	str	r1, [r3, #0]
 8010696:	e002      	b.n	801069e <_printf_i+0x1d2>
 8010698:	0670      	lsls	r0, r6, #25
 801069a:	d5fb      	bpl.n	8010694 <_printf_i+0x1c8>
 801069c:	8019      	strh	r1, [r3, #0]
 801069e:	2300      	movs	r3, #0
 80106a0:	6123      	str	r3, [r4, #16]
 80106a2:	4615      	mov	r5, r2
 80106a4:	e7ba      	b.n	801061c <_printf_i+0x150>
 80106a6:	682b      	ldr	r3, [r5, #0]
 80106a8:	1d1a      	adds	r2, r3, #4
 80106aa:	602a      	str	r2, [r5, #0]
 80106ac:	681d      	ldr	r5, [r3, #0]
 80106ae:	6862      	ldr	r2, [r4, #4]
 80106b0:	2100      	movs	r1, #0
 80106b2:	4628      	mov	r0, r5
 80106b4:	f7ef fda4 	bl	8000200 <memchr>
 80106b8:	b108      	cbz	r0, 80106be <_printf_i+0x1f2>
 80106ba:	1b40      	subs	r0, r0, r5
 80106bc:	6060      	str	r0, [r4, #4]
 80106be:	6863      	ldr	r3, [r4, #4]
 80106c0:	6123      	str	r3, [r4, #16]
 80106c2:	2300      	movs	r3, #0
 80106c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80106c8:	e7a8      	b.n	801061c <_printf_i+0x150>
 80106ca:	6923      	ldr	r3, [r4, #16]
 80106cc:	462a      	mov	r2, r5
 80106ce:	4649      	mov	r1, r9
 80106d0:	4640      	mov	r0, r8
 80106d2:	47d0      	blx	sl
 80106d4:	3001      	adds	r0, #1
 80106d6:	d0ab      	beq.n	8010630 <_printf_i+0x164>
 80106d8:	6823      	ldr	r3, [r4, #0]
 80106da:	079b      	lsls	r3, r3, #30
 80106dc:	d413      	bmi.n	8010706 <_printf_i+0x23a>
 80106de:	68e0      	ldr	r0, [r4, #12]
 80106e0:	9b03      	ldr	r3, [sp, #12]
 80106e2:	4298      	cmp	r0, r3
 80106e4:	bfb8      	it	lt
 80106e6:	4618      	movlt	r0, r3
 80106e8:	e7a4      	b.n	8010634 <_printf_i+0x168>
 80106ea:	2301      	movs	r3, #1
 80106ec:	4632      	mov	r2, r6
 80106ee:	4649      	mov	r1, r9
 80106f0:	4640      	mov	r0, r8
 80106f2:	47d0      	blx	sl
 80106f4:	3001      	adds	r0, #1
 80106f6:	d09b      	beq.n	8010630 <_printf_i+0x164>
 80106f8:	3501      	adds	r5, #1
 80106fa:	68e3      	ldr	r3, [r4, #12]
 80106fc:	9903      	ldr	r1, [sp, #12]
 80106fe:	1a5b      	subs	r3, r3, r1
 8010700:	42ab      	cmp	r3, r5
 8010702:	dcf2      	bgt.n	80106ea <_printf_i+0x21e>
 8010704:	e7eb      	b.n	80106de <_printf_i+0x212>
 8010706:	2500      	movs	r5, #0
 8010708:	f104 0619 	add.w	r6, r4, #25
 801070c:	e7f5      	b.n	80106fa <_printf_i+0x22e>
 801070e:	bf00      	nop
 8010710:	0802e59f 	.word	0x0802e59f
 8010714:	0802e5b0 	.word	0x0802e5b0

08010718 <_sbrk_r>:
 8010718:	b538      	push	{r3, r4, r5, lr}
 801071a:	4d06      	ldr	r5, [pc, #24]	; (8010734 <_sbrk_r+0x1c>)
 801071c:	2300      	movs	r3, #0
 801071e:	4604      	mov	r4, r0
 8010720:	4608      	mov	r0, r1
 8010722:	602b      	str	r3, [r5, #0]
 8010724:	f7f4 fac0 	bl	8004ca8 <_sbrk>
 8010728:	1c43      	adds	r3, r0, #1
 801072a:	d102      	bne.n	8010732 <_sbrk_r+0x1a>
 801072c:	682b      	ldr	r3, [r5, #0]
 801072e:	b103      	cbz	r3, 8010732 <_sbrk_r+0x1a>
 8010730:	6023      	str	r3, [r4, #0]
 8010732:	bd38      	pop	{r3, r4, r5, pc}
 8010734:	20005c58 	.word	0x20005c58

08010738 <siprintf>:
 8010738:	b40e      	push	{r1, r2, r3}
 801073a:	b500      	push	{lr}
 801073c:	b09c      	sub	sp, #112	; 0x70
 801073e:	ab1d      	add	r3, sp, #116	; 0x74
 8010740:	9002      	str	r0, [sp, #8]
 8010742:	9006      	str	r0, [sp, #24]
 8010744:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8010748:	4809      	ldr	r0, [pc, #36]	; (8010770 <siprintf+0x38>)
 801074a:	9107      	str	r1, [sp, #28]
 801074c:	9104      	str	r1, [sp, #16]
 801074e:	4909      	ldr	r1, [pc, #36]	; (8010774 <siprintf+0x3c>)
 8010750:	f853 2b04 	ldr.w	r2, [r3], #4
 8010754:	9105      	str	r1, [sp, #20]
 8010756:	6800      	ldr	r0, [r0, #0]
 8010758:	9301      	str	r3, [sp, #4]
 801075a:	a902      	add	r1, sp, #8
 801075c:	f001 fe5a 	bl	8012414 <_svfiprintf_r>
 8010760:	9b02      	ldr	r3, [sp, #8]
 8010762:	2200      	movs	r2, #0
 8010764:	701a      	strb	r2, [r3, #0]
 8010766:	b01c      	add	sp, #112	; 0x70
 8010768:	f85d eb04 	ldr.w	lr, [sp], #4
 801076c:	b003      	add	sp, #12
 801076e:	4770      	bx	lr
 8010770:	200000f8 	.word	0x200000f8
 8010774:	ffff0208 	.word	0xffff0208

08010778 <__sread>:
 8010778:	b510      	push	{r4, lr}
 801077a:	460c      	mov	r4, r1
 801077c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010780:	f001 ff48 	bl	8012614 <_read_r>
 8010784:	2800      	cmp	r0, #0
 8010786:	bfab      	itete	ge
 8010788:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801078a:	89a3      	ldrhlt	r3, [r4, #12]
 801078c:	181b      	addge	r3, r3, r0
 801078e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010792:	bfac      	ite	ge
 8010794:	6563      	strge	r3, [r4, #84]	; 0x54
 8010796:	81a3      	strhlt	r3, [r4, #12]
 8010798:	bd10      	pop	{r4, pc}

0801079a <__swrite>:
 801079a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801079e:	461f      	mov	r7, r3
 80107a0:	898b      	ldrh	r3, [r1, #12]
 80107a2:	05db      	lsls	r3, r3, #23
 80107a4:	4605      	mov	r5, r0
 80107a6:	460c      	mov	r4, r1
 80107a8:	4616      	mov	r6, r2
 80107aa:	d505      	bpl.n	80107b8 <__swrite+0x1e>
 80107ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80107b0:	2302      	movs	r3, #2
 80107b2:	2200      	movs	r2, #0
 80107b4:	f001 f95a 	bl	8011a6c <_lseek_r>
 80107b8:	89a3      	ldrh	r3, [r4, #12]
 80107ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80107be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80107c2:	81a3      	strh	r3, [r4, #12]
 80107c4:	4632      	mov	r2, r6
 80107c6:	463b      	mov	r3, r7
 80107c8:	4628      	mov	r0, r5
 80107ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80107ce:	f000 b87b 	b.w	80108c8 <_write_r>

080107d2 <__sseek>:
 80107d2:	b510      	push	{r4, lr}
 80107d4:	460c      	mov	r4, r1
 80107d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80107da:	f001 f947 	bl	8011a6c <_lseek_r>
 80107de:	1c43      	adds	r3, r0, #1
 80107e0:	89a3      	ldrh	r3, [r4, #12]
 80107e2:	bf15      	itete	ne
 80107e4:	6560      	strne	r0, [r4, #84]	; 0x54
 80107e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80107ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80107ee:	81a3      	strheq	r3, [r4, #12]
 80107f0:	bf18      	it	ne
 80107f2:	81a3      	strhne	r3, [r4, #12]
 80107f4:	bd10      	pop	{r4, pc}

080107f6 <__sclose>:
 80107f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80107fa:	f000 b8ed 	b.w	80109d8 <_close_r>

080107fe <strncpy>:
 80107fe:	b510      	push	{r4, lr}
 8010800:	3901      	subs	r1, #1
 8010802:	4603      	mov	r3, r0
 8010804:	b132      	cbz	r2, 8010814 <strncpy+0x16>
 8010806:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801080a:	f803 4b01 	strb.w	r4, [r3], #1
 801080e:	3a01      	subs	r2, #1
 8010810:	2c00      	cmp	r4, #0
 8010812:	d1f7      	bne.n	8010804 <strncpy+0x6>
 8010814:	441a      	add	r2, r3
 8010816:	2100      	movs	r1, #0
 8010818:	4293      	cmp	r3, r2
 801081a:	d100      	bne.n	801081e <strncpy+0x20>
 801081c:	bd10      	pop	{r4, pc}
 801081e:	f803 1b01 	strb.w	r1, [r3], #1
 8010822:	e7f9      	b.n	8010818 <strncpy+0x1a>

08010824 <__swbuf_r>:
 8010824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010826:	460e      	mov	r6, r1
 8010828:	4614      	mov	r4, r2
 801082a:	4605      	mov	r5, r0
 801082c:	b118      	cbz	r0, 8010836 <__swbuf_r+0x12>
 801082e:	6983      	ldr	r3, [r0, #24]
 8010830:	b90b      	cbnz	r3, 8010836 <__swbuf_r+0x12>
 8010832:	f001 f875 	bl	8011920 <__sinit>
 8010836:	4b21      	ldr	r3, [pc, #132]	; (80108bc <__swbuf_r+0x98>)
 8010838:	429c      	cmp	r4, r3
 801083a:	d12b      	bne.n	8010894 <__swbuf_r+0x70>
 801083c:	686c      	ldr	r4, [r5, #4]
 801083e:	69a3      	ldr	r3, [r4, #24]
 8010840:	60a3      	str	r3, [r4, #8]
 8010842:	89a3      	ldrh	r3, [r4, #12]
 8010844:	071a      	lsls	r2, r3, #28
 8010846:	d52f      	bpl.n	80108a8 <__swbuf_r+0x84>
 8010848:	6923      	ldr	r3, [r4, #16]
 801084a:	b36b      	cbz	r3, 80108a8 <__swbuf_r+0x84>
 801084c:	6923      	ldr	r3, [r4, #16]
 801084e:	6820      	ldr	r0, [r4, #0]
 8010850:	1ac0      	subs	r0, r0, r3
 8010852:	6963      	ldr	r3, [r4, #20]
 8010854:	b2f6      	uxtb	r6, r6
 8010856:	4283      	cmp	r3, r0
 8010858:	4637      	mov	r7, r6
 801085a:	dc04      	bgt.n	8010866 <__swbuf_r+0x42>
 801085c:	4621      	mov	r1, r4
 801085e:	4628      	mov	r0, r5
 8010860:	f000 ffca 	bl	80117f8 <_fflush_r>
 8010864:	bb30      	cbnz	r0, 80108b4 <__swbuf_r+0x90>
 8010866:	68a3      	ldr	r3, [r4, #8]
 8010868:	3b01      	subs	r3, #1
 801086a:	60a3      	str	r3, [r4, #8]
 801086c:	6823      	ldr	r3, [r4, #0]
 801086e:	1c5a      	adds	r2, r3, #1
 8010870:	6022      	str	r2, [r4, #0]
 8010872:	701e      	strb	r6, [r3, #0]
 8010874:	6963      	ldr	r3, [r4, #20]
 8010876:	3001      	adds	r0, #1
 8010878:	4283      	cmp	r3, r0
 801087a:	d004      	beq.n	8010886 <__swbuf_r+0x62>
 801087c:	89a3      	ldrh	r3, [r4, #12]
 801087e:	07db      	lsls	r3, r3, #31
 8010880:	d506      	bpl.n	8010890 <__swbuf_r+0x6c>
 8010882:	2e0a      	cmp	r6, #10
 8010884:	d104      	bne.n	8010890 <__swbuf_r+0x6c>
 8010886:	4621      	mov	r1, r4
 8010888:	4628      	mov	r0, r5
 801088a:	f000 ffb5 	bl	80117f8 <_fflush_r>
 801088e:	b988      	cbnz	r0, 80108b4 <__swbuf_r+0x90>
 8010890:	4638      	mov	r0, r7
 8010892:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010894:	4b0a      	ldr	r3, [pc, #40]	; (80108c0 <__swbuf_r+0x9c>)
 8010896:	429c      	cmp	r4, r3
 8010898:	d101      	bne.n	801089e <__swbuf_r+0x7a>
 801089a:	68ac      	ldr	r4, [r5, #8]
 801089c:	e7cf      	b.n	801083e <__swbuf_r+0x1a>
 801089e:	4b09      	ldr	r3, [pc, #36]	; (80108c4 <__swbuf_r+0xa0>)
 80108a0:	429c      	cmp	r4, r3
 80108a2:	bf08      	it	eq
 80108a4:	68ec      	ldreq	r4, [r5, #12]
 80108a6:	e7ca      	b.n	801083e <__swbuf_r+0x1a>
 80108a8:	4621      	mov	r1, r4
 80108aa:	4628      	mov	r0, r5
 80108ac:	f000 f81e 	bl	80108ec <__swsetup_r>
 80108b0:	2800      	cmp	r0, #0
 80108b2:	d0cb      	beq.n	801084c <__swbuf_r+0x28>
 80108b4:	f04f 37ff 	mov.w	r7, #4294967295
 80108b8:	e7ea      	b.n	8010890 <__swbuf_r+0x6c>
 80108ba:	bf00      	nop
 80108bc:	0802e774 	.word	0x0802e774
 80108c0:	0802e794 	.word	0x0802e794
 80108c4:	0802e754 	.word	0x0802e754

080108c8 <_write_r>:
 80108c8:	b538      	push	{r3, r4, r5, lr}
 80108ca:	4d07      	ldr	r5, [pc, #28]	; (80108e8 <_write_r+0x20>)
 80108cc:	4604      	mov	r4, r0
 80108ce:	4608      	mov	r0, r1
 80108d0:	4611      	mov	r1, r2
 80108d2:	2200      	movs	r2, #0
 80108d4:	602a      	str	r2, [r5, #0]
 80108d6:	461a      	mov	r2, r3
 80108d8:	f7f4 f995 	bl	8004c06 <_write>
 80108dc:	1c43      	adds	r3, r0, #1
 80108de:	d102      	bne.n	80108e6 <_write_r+0x1e>
 80108e0:	682b      	ldr	r3, [r5, #0]
 80108e2:	b103      	cbz	r3, 80108e6 <_write_r+0x1e>
 80108e4:	6023      	str	r3, [r4, #0]
 80108e6:	bd38      	pop	{r3, r4, r5, pc}
 80108e8:	20005c58 	.word	0x20005c58

080108ec <__swsetup_r>:
 80108ec:	4b32      	ldr	r3, [pc, #200]	; (80109b8 <__swsetup_r+0xcc>)
 80108ee:	b570      	push	{r4, r5, r6, lr}
 80108f0:	681d      	ldr	r5, [r3, #0]
 80108f2:	4606      	mov	r6, r0
 80108f4:	460c      	mov	r4, r1
 80108f6:	b125      	cbz	r5, 8010902 <__swsetup_r+0x16>
 80108f8:	69ab      	ldr	r3, [r5, #24]
 80108fa:	b913      	cbnz	r3, 8010902 <__swsetup_r+0x16>
 80108fc:	4628      	mov	r0, r5
 80108fe:	f001 f80f 	bl	8011920 <__sinit>
 8010902:	4b2e      	ldr	r3, [pc, #184]	; (80109bc <__swsetup_r+0xd0>)
 8010904:	429c      	cmp	r4, r3
 8010906:	d10f      	bne.n	8010928 <__swsetup_r+0x3c>
 8010908:	686c      	ldr	r4, [r5, #4]
 801090a:	89a3      	ldrh	r3, [r4, #12]
 801090c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010910:	0719      	lsls	r1, r3, #28
 8010912:	d42c      	bmi.n	801096e <__swsetup_r+0x82>
 8010914:	06dd      	lsls	r5, r3, #27
 8010916:	d411      	bmi.n	801093c <__swsetup_r+0x50>
 8010918:	2309      	movs	r3, #9
 801091a:	6033      	str	r3, [r6, #0]
 801091c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010920:	81a3      	strh	r3, [r4, #12]
 8010922:	f04f 30ff 	mov.w	r0, #4294967295
 8010926:	e03e      	b.n	80109a6 <__swsetup_r+0xba>
 8010928:	4b25      	ldr	r3, [pc, #148]	; (80109c0 <__swsetup_r+0xd4>)
 801092a:	429c      	cmp	r4, r3
 801092c:	d101      	bne.n	8010932 <__swsetup_r+0x46>
 801092e:	68ac      	ldr	r4, [r5, #8]
 8010930:	e7eb      	b.n	801090a <__swsetup_r+0x1e>
 8010932:	4b24      	ldr	r3, [pc, #144]	; (80109c4 <__swsetup_r+0xd8>)
 8010934:	429c      	cmp	r4, r3
 8010936:	bf08      	it	eq
 8010938:	68ec      	ldreq	r4, [r5, #12]
 801093a:	e7e6      	b.n	801090a <__swsetup_r+0x1e>
 801093c:	0758      	lsls	r0, r3, #29
 801093e:	d512      	bpl.n	8010966 <__swsetup_r+0x7a>
 8010940:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010942:	b141      	cbz	r1, 8010956 <__swsetup_r+0x6a>
 8010944:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010948:	4299      	cmp	r1, r3
 801094a:	d002      	beq.n	8010952 <__swsetup_r+0x66>
 801094c:	4630      	mov	r0, r6
 801094e:	f7ff f83f 	bl	800f9d0 <_free_r>
 8010952:	2300      	movs	r3, #0
 8010954:	6363      	str	r3, [r4, #52]	; 0x34
 8010956:	89a3      	ldrh	r3, [r4, #12]
 8010958:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801095c:	81a3      	strh	r3, [r4, #12]
 801095e:	2300      	movs	r3, #0
 8010960:	6063      	str	r3, [r4, #4]
 8010962:	6923      	ldr	r3, [r4, #16]
 8010964:	6023      	str	r3, [r4, #0]
 8010966:	89a3      	ldrh	r3, [r4, #12]
 8010968:	f043 0308 	orr.w	r3, r3, #8
 801096c:	81a3      	strh	r3, [r4, #12]
 801096e:	6923      	ldr	r3, [r4, #16]
 8010970:	b94b      	cbnz	r3, 8010986 <__swsetup_r+0x9a>
 8010972:	89a3      	ldrh	r3, [r4, #12]
 8010974:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010978:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801097c:	d003      	beq.n	8010986 <__swsetup_r+0x9a>
 801097e:	4621      	mov	r1, r4
 8010980:	4630      	mov	r0, r6
 8010982:	f001 f8ab 	bl	8011adc <__smakebuf_r>
 8010986:	89a0      	ldrh	r0, [r4, #12]
 8010988:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801098c:	f010 0301 	ands.w	r3, r0, #1
 8010990:	d00a      	beq.n	80109a8 <__swsetup_r+0xbc>
 8010992:	2300      	movs	r3, #0
 8010994:	60a3      	str	r3, [r4, #8]
 8010996:	6963      	ldr	r3, [r4, #20]
 8010998:	425b      	negs	r3, r3
 801099a:	61a3      	str	r3, [r4, #24]
 801099c:	6923      	ldr	r3, [r4, #16]
 801099e:	b943      	cbnz	r3, 80109b2 <__swsetup_r+0xc6>
 80109a0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80109a4:	d1ba      	bne.n	801091c <__swsetup_r+0x30>
 80109a6:	bd70      	pop	{r4, r5, r6, pc}
 80109a8:	0781      	lsls	r1, r0, #30
 80109aa:	bf58      	it	pl
 80109ac:	6963      	ldrpl	r3, [r4, #20]
 80109ae:	60a3      	str	r3, [r4, #8]
 80109b0:	e7f4      	b.n	801099c <__swsetup_r+0xb0>
 80109b2:	2000      	movs	r0, #0
 80109b4:	e7f7      	b.n	80109a6 <__swsetup_r+0xba>
 80109b6:	bf00      	nop
 80109b8:	200000f8 	.word	0x200000f8
 80109bc:	0802e774 	.word	0x0802e774
 80109c0:	0802e794 	.word	0x0802e794
 80109c4:	0802e754 	.word	0x0802e754

080109c8 <abort>:
 80109c8:	b508      	push	{r3, lr}
 80109ca:	2006      	movs	r0, #6
 80109cc:	f001 fe5c 	bl	8012688 <raise>
 80109d0:	2001      	movs	r0, #1
 80109d2:	f7f4 f8f1 	bl	8004bb8 <_exit>
	...

080109d8 <_close_r>:
 80109d8:	b538      	push	{r3, r4, r5, lr}
 80109da:	4d06      	ldr	r5, [pc, #24]	; (80109f4 <_close_r+0x1c>)
 80109dc:	2300      	movs	r3, #0
 80109de:	4604      	mov	r4, r0
 80109e0:	4608      	mov	r0, r1
 80109e2:	602b      	str	r3, [r5, #0]
 80109e4:	f7f4 f92b 	bl	8004c3e <_close>
 80109e8:	1c43      	adds	r3, r0, #1
 80109ea:	d102      	bne.n	80109f2 <_close_r+0x1a>
 80109ec:	682b      	ldr	r3, [r5, #0]
 80109ee:	b103      	cbz	r3, 80109f2 <_close_r+0x1a>
 80109f0:	6023      	str	r3, [r4, #0]
 80109f2:	bd38      	pop	{r3, r4, r5, pc}
 80109f4:	20005c58 	.word	0x20005c58

080109f8 <quorem>:
 80109f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109fc:	6903      	ldr	r3, [r0, #16]
 80109fe:	690c      	ldr	r4, [r1, #16]
 8010a00:	42a3      	cmp	r3, r4
 8010a02:	4607      	mov	r7, r0
 8010a04:	f2c0 8081 	blt.w	8010b0a <quorem+0x112>
 8010a08:	3c01      	subs	r4, #1
 8010a0a:	f101 0814 	add.w	r8, r1, #20
 8010a0e:	f100 0514 	add.w	r5, r0, #20
 8010a12:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010a16:	9301      	str	r3, [sp, #4]
 8010a18:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010a1c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010a20:	3301      	adds	r3, #1
 8010a22:	429a      	cmp	r2, r3
 8010a24:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8010a28:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010a2c:	fbb2 f6f3 	udiv	r6, r2, r3
 8010a30:	d331      	bcc.n	8010a96 <quorem+0x9e>
 8010a32:	f04f 0e00 	mov.w	lr, #0
 8010a36:	4640      	mov	r0, r8
 8010a38:	46ac      	mov	ip, r5
 8010a3a:	46f2      	mov	sl, lr
 8010a3c:	f850 2b04 	ldr.w	r2, [r0], #4
 8010a40:	b293      	uxth	r3, r2
 8010a42:	fb06 e303 	mla	r3, r6, r3, lr
 8010a46:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8010a4a:	b29b      	uxth	r3, r3
 8010a4c:	ebaa 0303 	sub.w	r3, sl, r3
 8010a50:	f8dc a000 	ldr.w	sl, [ip]
 8010a54:	0c12      	lsrs	r2, r2, #16
 8010a56:	fa13 f38a 	uxtah	r3, r3, sl
 8010a5a:	fb06 e202 	mla	r2, r6, r2, lr
 8010a5e:	9300      	str	r3, [sp, #0]
 8010a60:	9b00      	ldr	r3, [sp, #0]
 8010a62:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8010a66:	b292      	uxth	r2, r2
 8010a68:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8010a6c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010a70:	f8bd 3000 	ldrh.w	r3, [sp]
 8010a74:	4581      	cmp	r9, r0
 8010a76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010a7a:	f84c 3b04 	str.w	r3, [ip], #4
 8010a7e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8010a82:	d2db      	bcs.n	8010a3c <quorem+0x44>
 8010a84:	f855 300b 	ldr.w	r3, [r5, fp]
 8010a88:	b92b      	cbnz	r3, 8010a96 <quorem+0x9e>
 8010a8a:	9b01      	ldr	r3, [sp, #4]
 8010a8c:	3b04      	subs	r3, #4
 8010a8e:	429d      	cmp	r5, r3
 8010a90:	461a      	mov	r2, r3
 8010a92:	d32e      	bcc.n	8010af2 <quorem+0xfa>
 8010a94:	613c      	str	r4, [r7, #16]
 8010a96:	4638      	mov	r0, r7
 8010a98:	f001 fb1a 	bl	80120d0 <__mcmp>
 8010a9c:	2800      	cmp	r0, #0
 8010a9e:	db24      	blt.n	8010aea <quorem+0xf2>
 8010aa0:	3601      	adds	r6, #1
 8010aa2:	4628      	mov	r0, r5
 8010aa4:	f04f 0c00 	mov.w	ip, #0
 8010aa8:	f858 2b04 	ldr.w	r2, [r8], #4
 8010aac:	f8d0 e000 	ldr.w	lr, [r0]
 8010ab0:	b293      	uxth	r3, r2
 8010ab2:	ebac 0303 	sub.w	r3, ip, r3
 8010ab6:	0c12      	lsrs	r2, r2, #16
 8010ab8:	fa13 f38e 	uxtah	r3, r3, lr
 8010abc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8010ac0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010ac4:	b29b      	uxth	r3, r3
 8010ac6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010aca:	45c1      	cmp	r9, r8
 8010acc:	f840 3b04 	str.w	r3, [r0], #4
 8010ad0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8010ad4:	d2e8      	bcs.n	8010aa8 <quorem+0xb0>
 8010ad6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010ada:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010ade:	b922      	cbnz	r2, 8010aea <quorem+0xf2>
 8010ae0:	3b04      	subs	r3, #4
 8010ae2:	429d      	cmp	r5, r3
 8010ae4:	461a      	mov	r2, r3
 8010ae6:	d30a      	bcc.n	8010afe <quorem+0x106>
 8010ae8:	613c      	str	r4, [r7, #16]
 8010aea:	4630      	mov	r0, r6
 8010aec:	b003      	add	sp, #12
 8010aee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010af2:	6812      	ldr	r2, [r2, #0]
 8010af4:	3b04      	subs	r3, #4
 8010af6:	2a00      	cmp	r2, #0
 8010af8:	d1cc      	bne.n	8010a94 <quorem+0x9c>
 8010afa:	3c01      	subs	r4, #1
 8010afc:	e7c7      	b.n	8010a8e <quorem+0x96>
 8010afe:	6812      	ldr	r2, [r2, #0]
 8010b00:	3b04      	subs	r3, #4
 8010b02:	2a00      	cmp	r2, #0
 8010b04:	d1f0      	bne.n	8010ae8 <quorem+0xf0>
 8010b06:	3c01      	subs	r4, #1
 8010b08:	e7eb      	b.n	8010ae2 <quorem+0xea>
 8010b0a:	2000      	movs	r0, #0
 8010b0c:	e7ee      	b.n	8010aec <quorem+0xf4>
	...

08010b10 <_dtoa_r>:
 8010b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b14:	ed2d 8b04 	vpush	{d8-d9}
 8010b18:	ec57 6b10 	vmov	r6, r7, d0
 8010b1c:	b093      	sub	sp, #76	; 0x4c
 8010b1e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010b20:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8010b24:	9106      	str	r1, [sp, #24]
 8010b26:	ee10 aa10 	vmov	sl, s0
 8010b2a:	4604      	mov	r4, r0
 8010b2c:	9209      	str	r2, [sp, #36]	; 0x24
 8010b2e:	930c      	str	r3, [sp, #48]	; 0x30
 8010b30:	46bb      	mov	fp, r7
 8010b32:	b975      	cbnz	r5, 8010b52 <_dtoa_r+0x42>
 8010b34:	2010      	movs	r0, #16
 8010b36:	f7fe ff25 	bl	800f984 <malloc>
 8010b3a:	4602      	mov	r2, r0
 8010b3c:	6260      	str	r0, [r4, #36]	; 0x24
 8010b3e:	b920      	cbnz	r0, 8010b4a <_dtoa_r+0x3a>
 8010b40:	4ba7      	ldr	r3, [pc, #668]	; (8010de0 <_dtoa_r+0x2d0>)
 8010b42:	21ea      	movs	r1, #234	; 0xea
 8010b44:	48a7      	ldr	r0, [pc, #668]	; (8010de4 <_dtoa_r+0x2d4>)
 8010b46:	f7fe fec3 	bl	800f8d0 <__assert_func>
 8010b4a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010b4e:	6005      	str	r5, [r0, #0]
 8010b50:	60c5      	str	r5, [r0, #12]
 8010b52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010b54:	6819      	ldr	r1, [r3, #0]
 8010b56:	b151      	cbz	r1, 8010b6e <_dtoa_r+0x5e>
 8010b58:	685a      	ldr	r2, [r3, #4]
 8010b5a:	604a      	str	r2, [r1, #4]
 8010b5c:	2301      	movs	r3, #1
 8010b5e:	4093      	lsls	r3, r2
 8010b60:	608b      	str	r3, [r1, #8]
 8010b62:	4620      	mov	r0, r4
 8010b64:	f001 f872 	bl	8011c4c <_Bfree>
 8010b68:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010b6a:	2200      	movs	r2, #0
 8010b6c:	601a      	str	r2, [r3, #0]
 8010b6e:	1e3b      	subs	r3, r7, #0
 8010b70:	bfaa      	itet	ge
 8010b72:	2300      	movge	r3, #0
 8010b74:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8010b78:	f8c8 3000 	strge.w	r3, [r8]
 8010b7c:	4b9a      	ldr	r3, [pc, #616]	; (8010de8 <_dtoa_r+0x2d8>)
 8010b7e:	bfbc      	itt	lt
 8010b80:	2201      	movlt	r2, #1
 8010b82:	f8c8 2000 	strlt.w	r2, [r8]
 8010b86:	ea33 030b 	bics.w	r3, r3, fp
 8010b8a:	d11b      	bne.n	8010bc4 <_dtoa_r+0xb4>
 8010b8c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010b8e:	f242 730f 	movw	r3, #9999	; 0x270f
 8010b92:	6013      	str	r3, [r2, #0]
 8010b94:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010b98:	4333      	orrs	r3, r6
 8010b9a:	f000 8592 	beq.w	80116c2 <_dtoa_r+0xbb2>
 8010b9e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010ba0:	b963      	cbnz	r3, 8010bbc <_dtoa_r+0xac>
 8010ba2:	4b92      	ldr	r3, [pc, #584]	; (8010dec <_dtoa_r+0x2dc>)
 8010ba4:	e022      	b.n	8010bec <_dtoa_r+0xdc>
 8010ba6:	4b92      	ldr	r3, [pc, #584]	; (8010df0 <_dtoa_r+0x2e0>)
 8010ba8:	9301      	str	r3, [sp, #4]
 8010baa:	3308      	adds	r3, #8
 8010bac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010bae:	6013      	str	r3, [r2, #0]
 8010bb0:	9801      	ldr	r0, [sp, #4]
 8010bb2:	b013      	add	sp, #76	; 0x4c
 8010bb4:	ecbd 8b04 	vpop	{d8-d9}
 8010bb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010bbc:	4b8b      	ldr	r3, [pc, #556]	; (8010dec <_dtoa_r+0x2dc>)
 8010bbe:	9301      	str	r3, [sp, #4]
 8010bc0:	3303      	adds	r3, #3
 8010bc2:	e7f3      	b.n	8010bac <_dtoa_r+0x9c>
 8010bc4:	2200      	movs	r2, #0
 8010bc6:	2300      	movs	r3, #0
 8010bc8:	4650      	mov	r0, sl
 8010bca:	4659      	mov	r1, fp
 8010bcc:	f7ef ff8c 	bl	8000ae8 <__aeabi_dcmpeq>
 8010bd0:	ec4b ab19 	vmov	d9, sl, fp
 8010bd4:	4680      	mov	r8, r0
 8010bd6:	b158      	cbz	r0, 8010bf0 <_dtoa_r+0xe0>
 8010bd8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010bda:	2301      	movs	r3, #1
 8010bdc:	6013      	str	r3, [r2, #0]
 8010bde:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	f000 856b 	beq.w	80116bc <_dtoa_r+0xbac>
 8010be6:	4883      	ldr	r0, [pc, #524]	; (8010df4 <_dtoa_r+0x2e4>)
 8010be8:	6018      	str	r0, [r3, #0]
 8010bea:	1e43      	subs	r3, r0, #1
 8010bec:	9301      	str	r3, [sp, #4]
 8010bee:	e7df      	b.n	8010bb0 <_dtoa_r+0xa0>
 8010bf0:	ec4b ab10 	vmov	d0, sl, fp
 8010bf4:	aa10      	add	r2, sp, #64	; 0x40
 8010bf6:	a911      	add	r1, sp, #68	; 0x44
 8010bf8:	4620      	mov	r0, r4
 8010bfa:	f001 fb0f 	bl	801221c <__d2b>
 8010bfe:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8010c02:	ee08 0a10 	vmov	s16, r0
 8010c06:	2d00      	cmp	r5, #0
 8010c08:	f000 8084 	beq.w	8010d14 <_dtoa_r+0x204>
 8010c0c:	ee19 3a90 	vmov	r3, s19
 8010c10:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010c14:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8010c18:	4656      	mov	r6, sl
 8010c1a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8010c1e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8010c22:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8010c26:	4b74      	ldr	r3, [pc, #464]	; (8010df8 <_dtoa_r+0x2e8>)
 8010c28:	2200      	movs	r2, #0
 8010c2a:	4630      	mov	r0, r6
 8010c2c:	4639      	mov	r1, r7
 8010c2e:	f7ef fb3b 	bl	80002a8 <__aeabi_dsub>
 8010c32:	a365      	add	r3, pc, #404	; (adr r3, 8010dc8 <_dtoa_r+0x2b8>)
 8010c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c38:	f7ef fcee 	bl	8000618 <__aeabi_dmul>
 8010c3c:	a364      	add	r3, pc, #400	; (adr r3, 8010dd0 <_dtoa_r+0x2c0>)
 8010c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c42:	f7ef fb33 	bl	80002ac <__adddf3>
 8010c46:	4606      	mov	r6, r0
 8010c48:	4628      	mov	r0, r5
 8010c4a:	460f      	mov	r7, r1
 8010c4c:	f7ef fc7a 	bl	8000544 <__aeabi_i2d>
 8010c50:	a361      	add	r3, pc, #388	; (adr r3, 8010dd8 <_dtoa_r+0x2c8>)
 8010c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c56:	f7ef fcdf 	bl	8000618 <__aeabi_dmul>
 8010c5a:	4602      	mov	r2, r0
 8010c5c:	460b      	mov	r3, r1
 8010c5e:	4630      	mov	r0, r6
 8010c60:	4639      	mov	r1, r7
 8010c62:	f7ef fb23 	bl	80002ac <__adddf3>
 8010c66:	4606      	mov	r6, r0
 8010c68:	460f      	mov	r7, r1
 8010c6a:	f7ef ff85 	bl	8000b78 <__aeabi_d2iz>
 8010c6e:	2200      	movs	r2, #0
 8010c70:	9000      	str	r0, [sp, #0]
 8010c72:	2300      	movs	r3, #0
 8010c74:	4630      	mov	r0, r6
 8010c76:	4639      	mov	r1, r7
 8010c78:	f7ef ff40 	bl	8000afc <__aeabi_dcmplt>
 8010c7c:	b150      	cbz	r0, 8010c94 <_dtoa_r+0x184>
 8010c7e:	9800      	ldr	r0, [sp, #0]
 8010c80:	f7ef fc60 	bl	8000544 <__aeabi_i2d>
 8010c84:	4632      	mov	r2, r6
 8010c86:	463b      	mov	r3, r7
 8010c88:	f7ef ff2e 	bl	8000ae8 <__aeabi_dcmpeq>
 8010c8c:	b910      	cbnz	r0, 8010c94 <_dtoa_r+0x184>
 8010c8e:	9b00      	ldr	r3, [sp, #0]
 8010c90:	3b01      	subs	r3, #1
 8010c92:	9300      	str	r3, [sp, #0]
 8010c94:	9b00      	ldr	r3, [sp, #0]
 8010c96:	2b16      	cmp	r3, #22
 8010c98:	d85a      	bhi.n	8010d50 <_dtoa_r+0x240>
 8010c9a:	9a00      	ldr	r2, [sp, #0]
 8010c9c:	4b57      	ldr	r3, [pc, #348]	; (8010dfc <_dtoa_r+0x2ec>)
 8010c9e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ca6:	ec51 0b19 	vmov	r0, r1, d9
 8010caa:	f7ef ff27 	bl	8000afc <__aeabi_dcmplt>
 8010cae:	2800      	cmp	r0, #0
 8010cb0:	d050      	beq.n	8010d54 <_dtoa_r+0x244>
 8010cb2:	9b00      	ldr	r3, [sp, #0]
 8010cb4:	3b01      	subs	r3, #1
 8010cb6:	9300      	str	r3, [sp, #0]
 8010cb8:	2300      	movs	r3, #0
 8010cba:	930b      	str	r3, [sp, #44]	; 0x2c
 8010cbc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010cbe:	1b5d      	subs	r5, r3, r5
 8010cc0:	1e6b      	subs	r3, r5, #1
 8010cc2:	9305      	str	r3, [sp, #20]
 8010cc4:	bf45      	ittet	mi
 8010cc6:	f1c5 0301 	rsbmi	r3, r5, #1
 8010cca:	9304      	strmi	r3, [sp, #16]
 8010ccc:	2300      	movpl	r3, #0
 8010cce:	2300      	movmi	r3, #0
 8010cd0:	bf4c      	ite	mi
 8010cd2:	9305      	strmi	r3, [sp, #20]
 8010cd4:	9304      	strpl	r3, [sp, #16]
 8010cd6:	9b00      	ldr	r3, [sp, #0]
 8010cd8:	2b00      	cmp	r3, #0
 8010cda:	db3d      	blt.n	8010d58 <_dtoa_r+0x248>
 8010cdc:	9b05      	ldr	r3, [sp, #20]
 8010cde:	9a00      	ldr	r2, [sp, #0]
 8010ce0:	920a      	str	r2, [sp, #40]	; 0x28
 8010ce2:	4413      	add	r3, r2
 8010ce4:	9305      	str	r3, [sp, #20]
 8010ce6:	2300      	movs	r3, #0
 8010ce8:	9307      	str	r3, [sp, #28]
 8010cea:	9b06      	ldr	r3, [sp, #24]
 8010cec:	2b09      	cmp	r3, #9
 8010cee:	f200 8089 	bhi.w	8010e04 <_dtoa_r+0x2f4>
 8010cf2:	2b05      	cmp	r3, #5
 8010cf4:	bfc4      	itt	gt
 8010cf6:	3b04      	subgt	r3, #4
 8010cf8:	9306      	strgt	r3, [sp, #24]
 8010cfa:	9b06      	ldr	r3, [sp, #24]
 8010cfc:	f1a3 0302 	sub.w	r3, r3, #2
 8010d00:	bfcc      	ite	gt
 8010d02:	2500      	movgt	r5, #0
 8010d04:	2501      	movle	r5, #1
 8010d06:	2b03      	cmp	r3, #3
 8010d08:	f200 8087 	bhi.w	8010e1a <_dtoa_r+0x30a>
 8010d0c:	e8df f003 	tbb	[pc, r3]
 8010d10:	59383a2d 	.word	0x59383a2d
 8010d14:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8010d18:	441d      	add	r5, r3
 8010d1a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8010d1e:	2b20      	cmp	r3, #32
 8010d20:	bfc1      	itttt	gt
 8010d22:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8010d26:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8010d2a:	fa0b f303 	lslgt.w	r3, fp, r3
 8010d2e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8010d32:	bfda      	itte	le
 8010d34:	f1c3 0320 	rsble	r3, r3, #32
 8010d38:	fa06 f003 	lslle.w	r0, r6, r3
 8010d3c:	4318      	orrgt	r0, r3
 8010d3e:	f7ef fbf1 	bl	8000524 <__aeabi_ui2d>
 8010d42:	2301      	movs	r3, #1
 8010d44:	4606      	mov	r6, r0
 8010d46:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8010d4a:	3d01      	subs	r5, #1
 8010d4c:	930e      	str	r3, [sp, #56]	; 0x38
 8010d4e:	e76a      	b.n	8010c26 <_dtoa_r+0x116>
 8010d50:	2301      	movs	r3, #1
 8010d52:	e7b2      	b.n	8010cba <_dtoa_r+0x1aa>
 8010d54:	900b      	str	r0, [sp, #44]	; 0x2c
 8010d56:	e7b1      	b.n	8010cbc <_dtoa_r+0x1ac>
 8010d58:	9b04      	ldr	r3, [sp, #16]
 8010d5a:	9a00      	ldr	r2, [sp, #0]
 8010d5c:	1a9b      	subs	r3, r3, r2
 8010d5e:	9304      	str	r3, [sp, #16]
 8010d60:	4253      	negs	r3, r2
 8010d62:	9307      	str	r3, [sp, #28]
 8010d64:	2300      	movs	r3, #0
 8010d66:	930a      	str	r3, [sp, #40]	; 0x28
 8010d68:	e7bf      	b.n	8010cea <_dtoa_r+0x1da>
 8010d6a:	2300      	movs	r3, #0
 8010d6c:	9308      	str	r3, [sp, #32]
 8010d6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010d70:	2b00      	cmp	r3, #0
 8010d72:	dc55      	bgt.n	8010e20 <_dtoa_r+0x310>
 8010d74:	2301      	movs	r3, #1
 8010d76:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010d7a:	461a      	mov	r2, r3
 8010d7c:	9209      	str	r2, [sp, #36]	; 0x24
 8010d7e:	e00c      	b.n	8010d9a <_dtoa_r+0x28a>
 8010d80:	2301      	movs	r3, #1
 8010d82:	e7f3      	b.n	8010d6c <_dtoa_r+0x25c>
 8010d84:	2300      	movs	r3, #0
 8010d86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010d88:	9308      	str	r3, [sp, #32]
 8010d8a:	9b00      	ldr	r3, [sp, #0]
 8010d8c:	4413      	add	r3, r2
 8010d8e:	9302      	str	r3, [sp, #8]
 8010d90:	3301      	adds	r3, #1
 8010d92:	2b01      	cmp	r3, #1
 8010d94:	9303      	str	r3, [sp, #12]
 8010d96:	bfb8      	it	lt
 8010d98:	2301      	movlt	r3, #1
 8010d9a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8010d9c:	2200      	movs	r2, #0
 8010d9e:	6042      	str	r2, [r0, #4]
 8010da0:	2204      	movs	r2, #4
 8010da2:	f102 0614 	add.w	r6, r2, #20
 8010da6:	429e      	cmp	r6, r3
 8010da8:	6841      	ldr	r1, [r0, #4]
 8010daa:	d93d      	bls.n	8010e28 <_dtoa_r+0x318>
 8010dac:	4620      	mov	r0, r4
 8010dae:	f000 ff0d 	bl	8011bcc <_Balloc>
 8010db2:	9001      	str	r0, [sp, #4]
 8010db4:	2800      	cmp	r0, #0
 8010db6:	d13b      	bne.n	8010e30 <_dtoa_r+0x320>
 8010db8:	4b11      	ldr	r3, [pc, #68]	; (8010e00 <_dtoa_r+0x2f0>)
 8010dba:	4602      	mov	r2, r0
 8010dbc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010dc0:	e6c0      	b.n	8010b44 <_dtoa_r+0x34>
 8010dc2:	2301      	movs	r3, #1
 8010dc4:	e7df      	b.n	8010d86 <_dtoa_r+0x276>
 8010dc6:	bf00      	nop
 8010dc8:	636f4361 	.word	0x636f4361
 8010dcc:	3fd287a7 	.word	0x3fd287a7
 8010dd0:	8b60c8b3 	.word	0x8b60c8b3
 8010dd4:	3fc68a28 	.word	0x3fc68a28
 8010dd8:	509f79fb 	.word	0x509f79fb
 8010ddc:	3fd34413 	.word	0x3fd34413
 8010de0:	0802e6cf 	.word	0x0802e6cf
 8010de4:	0802e6e6 	.word	0x0802e6e6
 8010de8:	7ff00000 	.word	0x7ff00000
 8010dec:	0802e6cb 	.word	0x0802e6cb
 8010df0:	0802e6c2 	.word	0x0802e6c2
 8010df4:	0802e59e 	.word	0x0802e59e
 8010df8:	3ff80000 	.word	0x3ff80000
 8010dfc:	0802e848 	.word	0x0802e848
 8010e00:	0802e741 	.word	0x0802e741
 8010e04:	2501      	movs	r5, #1
 8010e06:	2300      	movs	r3, #0
 8010e08:	9306      	str	r3, [sp, #24]
 8010e0a:	9508      	str	r5, [sp, #32]
 8010e0c:	f04f 33ff 	mov.w	r3, #4294967295
 8010e10:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010e14:	2200      	movs	r2, #0
 8010e16:	2312      	movs	r3, #18
 8010e18:	e7b0      	b.n	8010d7c <_dtoa_r+0x26c>
 8010e1a:	2301      	movs	r3, #1
 8010e1c:	9308      	str	r3, [sp, #32]
 8010e1e:	e7f5      	b.n	8010e0c <_dtoa_r+0x2fc>
 8010e20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010e22:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010e26:	e7b8      	b.n	8010d9a <_dtoa_r+0x28a>
 8010e28:	3101      	adds	r1, #1
 8010e2a:	6041      	str	r1, [r0, #4]
 8010e2c:	0052      	lsls	r2, r2, #1
 8010e2e:	e7b8      	b.n	8010da2 <_dtoa_r+0x292>
 8010e30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010e32:	9a01      	ldr	r2, [sp, #4]
 8010e34:	601a      	str	r2, [r3, #0]
 8010e36:	9b03      	ldr	r3, [sp, #12]
 8010e38:	2b0e      	cmp	r3, #14
 8010e3a:	f200 809d 	bhi.w	8010f78 <_dtoa_r+0x468>
 8010e3e:	2d00      	cmp	r5, #0
 8010e40:	f000 809a 	beq.w	8010f78 <_dtoa_r+0x468>
 8010e44:	9b00      	ldr	r3, [sp, #0]
 8010e46:	2b00      	cmp	r3, #0
 8010e48:	dd32      	ble.n	8010eb0 <_dtoa_r+0x3a0>
 8010e4a:	4ab7      	ldr	r2, [pc, #732]	; (8011128 <_dtoa_r+0x618>)
 8010e4c:	f003 030f 	and.w	r3, r3, #15
 8010e50:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010e54:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010e58:	9b00      	ldr	r3, [sp, #0]
 8010e5a:	05d8      	lsls	r0, r3, #23
 8010e5c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8010e60:	d516      	bpl.n	8010e90 <_dtoa_r+0x380>
 8010e62:	4bb2      	ldr	r3, [pc, #712]	; (801112c <_dtoa_r+0x61c>)
 8010e64:	ec51 0b19 	vmov	r0, r1, d9
 8010e68:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010e6c:	f7ef fcfe 	bl	800086c <__aeabi_ddiv>
 8010e70:	f007 070f 	and.w	r7, r7, #15
 8010e74:	4682      	mov	sl, r0
 8010e76:	468b      	mov	fp, r1
 8010e78:	2503      	movs	r5, #3
 8010e7a:	4eac      	ldr	r6, [pc, #688]	; (801112c <_dtoa_r+0x61c>)
 8010e7c:	b957      	cbnz	r7, 8010e94 <_dtoa_r+0x384>
 8010e7e:	4642      	mov	r2, r8
 8010e80:	464b      	mov	r3, r9
 8010e82:	4650      	mov	r0, sl
 8010e84:	4659      	mov	r1, fp
 8010e86:	f7ef fcf1 	bl	800086c <__aeabi_ddiv>
 8010e8a:	4682      	mov	sl, r0
 8010e8c:	468b      	mov	fp, r1
 8010e8e:	e028      	b.n	8010ee2 <_dtoa_r+0x3d2>
 8010e90:	2502      	movs	r5, #2
 8010e92:	e7f2      	b.n	8010e7a <_dtoa_r+0x36a>
 8010e94:	07f9      	lsls	r1, r7, #31
 8010e96:	d508      	bpl.n	8010eaa <_dtoa_r+0x39a>
 8010e98:	4640      	mov	r0, r8
 8010e9a:	4649      	mov	r1, r9
 8010e9c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010ea0:	f7ef fbba 	bl	8000618 <__aeabi_dmul>
 8010ea4:	3501      	adds	r5, #1
 8010ea6:	4680      	mov	r8, r0
 8010ea8:	4689      	mov	r9, r1
 8010eaa:	107f      	asrs	r7, r7, #1
 8010eac:	3608      	adds	r6, #8
 8010eae:	e7e5      	b.n	8010e7c <_dtoa_r+0x36c>
 8010eb0:	f000 809b 	beq.w	8010fea <_dtoa_r+0x4da>
 8010eb4:	9b00      	ldr	r3, [sp, #0]
 8010eb6:	4f9d      	ldr	r7, [pc, #628]	; (801112c <_dtoa_r+0x61c>)
 8010eb8:	425e      	negs	r6, r3
 8010eba:	4b9b      	ldr	r3, [pc, #620]	; (8011128 <_dtoa_r+0x618>)
 8010ebc:	f006 020f 	and.w	r2, r6, #15
 8010ec0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ec8:	ec51 0b19 	vmov	r0, r1, d9
 8010ecc:	f7ef fba4 	bl	8000618 <__aeabi_dmul>
 8010ed0:	1136      	asrs	r6, r6, #4
 8010ed2:	4682      	mov	sl, r0
 8010ed4:	468b      	mov	fp, r1
 8010ed6:	2300      	movs	r3, #0
 8010ed8:	2502      	movs	r5, #2
 8010eda:	2e00      	cmp	r6, #0
 8010edc:	d17a      	bne.n	8010fd4 <_dtoa_r+0x4c4>
 8010ede:	2b00      	cmp	r3, #0
 8010ee0:	d1d3      	bne.n	8010e8a <_dtoa_r+0x37a>
 8010ee2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010ee4:	2b00      	cmp	r3, #0
 8010ee6:	f000 8082 	beq.w	8010fee <_dtoa_r+0x4de>
 8010eea:	4b91      	ldr	r3, [pc, #580]	; (8011130 <_dtoa_r+0x620>)
 8010eec:	2200      	movs	r2, #0
 8010eee:	4650      	mov	r0, sl
 8010ef0:	4659      	mov	r1, fp
 8010ef2:	f7ef fe03 	bl	8000afc <__aeabi_dcmplt>
 8010ef6:	2800      	cmp	r0, #0
 8010ef8:	d079      	beq.n	8010fee <_dtoa_r+0x4de>
 8010efa:	9b03      	ldr	r3, [sp, #12]
 8010efc:	2b00      	cmp	r3, #0
 8010efe:	d076      	beq.n	8010fee <_dtoa_r+0x4de>
 8010f00:	9b02      	ldr	r3, [sp, #8]
 8010f02:	2b00      	cmp	r3, #0
 8010f04:	dd36      	ble.n	8010f74 <_dtoa_r+0x464>
 8010f06:	9b00      	ldr	r3, [sp, #0]
 8010f08:	4650      	mov	r0, sl
 8010f0a:	4659      	mov	r1, fp
 8010f0c:	1e5f      	subs	r7, r3, #1
 8010f0e:	2200      	movs	r2, #0
 8010f10:	4b88      	ldr	r3, [pc, #544]	; (8011134 <_dtoa_r+0x624>)
 8010f12:	f7ef fb81 	bl	8000618 <__aeabi_dmul>
 8010f16:	9e02      	ldr	r6, [sp, #8]
 8010f18:	4682      	mov	sl, r0
 8010f1a:	468b      	mov	fp, r1
 8010f1c:	3501      	adds	r5, #1
 8010f1e:	4628      	mov	r0, r5
 8010f20:	f7ef fb10 	bl	8000544 <__aeabi_i2d>
 8010f24:	4652      	mov	r2, sl
 8010f26:	465b      	mov	r3, fp
 8010f28:	f7ef fb76 	bl	8000618 <__aeabi_dmul>
 8010f2c:	4b82      	ldr	r3, [pc, #520]	; (8011138 <_dtoa_r+0x628>)
 8010f2e:	2200      	movs	r2, #0
 8010f30:	f7ef f9bc 	bl	80002ac <__adddf3>
 8010f34:	46d0      	mov	r8, sl
 8010f36:	46d9      	mov	r9, fp
 8010f38:	4682      	mov	sl, r0
 8010f3a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8010f3e:	2e00      	cmp	r6, #0
 8010f40:	d158      	bne.n	8010ff4 <_dtoa_r+0x4e4>
 8010f42:	4b7e      	ldr	r3, [pc, #504]	; (801113c <_dtoa_r+0x62c>)
 8010f44:	2200      	movs	r2, #0
 8010f46:	4640      	mov	r0, r8
 8010f48:	4649      	mov	r1, r9
 8010f4a:	f7ef f9ad 	bl	80002a8 <__aeabi_dsub>
 8010f4e:	4652      	mov	r2, sl
 8010f50:	465b      	mov	r3, fp
 8010f52:	4680      	mov	r8, r0
 8010f54:	4689      	mov	r9, r1
 8010f56:	f7ef fdef 	bl	8000b38 <__aeabi_dcmpgt>
 8010f5a:	2800      	cmp	r0, #0
 8010f5c:	f040 8295 	bne.w	801148a <_dtoa_r+0x97a>
 8010f60:	4652      	mov	r2, sl
 8010f62:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8010f66:	4640      	mov	r0, r8
 8010f68:	4649      	mov	r1, r9
 8010f6a:	f7ef fdc7 	bl	8000afc <__aeabi_dcmplt>
 8010f6e:	2800      	cmp	r0, #0
 8010f70:	f040 8289 	bne.w	8011486 <_dtoa_r+0x976>
 8010f74:	ec5b ab19 	vmov	sl, fp, d9
 8010f78:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010f7a:	2b00      	cmp	r3, #0
 8010f7c:	f2c0 8148 	blt.w	8011210 <_dtoa_r+0x700>
 8010f80:	9a00      	ldr	r2, [sp, #0]
 8010f82:	2a0e      	cmp	r2, #14
 8010f84:	f300 8144 	bgt.w	8011210 <_dtoa_r+0x700>
 8010f88:	4b67      	ldr	r3, [pc, #412]	; (8011128 <_dtoa_r+0x618>)
 8010f8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010f8e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010f92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010f94:	2b00      	cmp	r3, #0
 8010f96:	f280 80d5 	bge.w	8011144 <_dtoa_r+0x634>
 8010f9a:	9b03      	ldr	r3, [sp, #12]
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	f300 80d1 	bgt.w	8011144 <_dtoa_r+0x634>
 8010fa2:	f040 826f 	bne.w	8011484 <_dtoa_r+0x974>
 8010fa6:	4b65      	ldr	r3, [pc, #404]	; (801113c <_dtoa_r+0x62c>)
 8010fa8:	2200      	movs	r2, #0
 8010faa:	4640      	mov	r0, r8
 8010fac:	4649      	mov	r1, r9
 8010fae:	f7ef fb33 	bl	8000618 <__aeabi_dmul>
 8010fb2:	4652      	mov	r2, sl
 8010fb4:	465b      	mov	r3, fp
 8010fb6:	f7ef fdb5 	bl	8000b24 <__aeabi_dcmpge>
 8010fba:	9e03      	ldr	r6, [sp, #12]
 8010fbc:	4637      	mov	r7, r6
 8010fbe:	2800      	cmp	r0, #0
 8010fc0:	f040 8245 	bne.w	801144e <_dtoa_r+0x93e>
 8010fc4:	9d01      	ldr	r5, [sp, #4]
 8010fc6:	2331      	movs	r3, #49	; 0x31
 8010fc8:	f805 3b01 	strb.w	r3, [r5], #1
 8010fcc:	9b00      	ldr	r3, [sp, #0]
 8010fce:	3301      	adds	r3, #1
 8010fd0:	9300      	str	r3, [sp, #0]
 8010fd2:	e240      	b.n	8011456 <_dtoa_r+0x946>
 8010fd4:	07f2      	lsls	r2, r6, #31
 8010fd6:	d505      	bpl.n	8010fe4 <_dtoa_r+0x4d4>
 8010fd8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010fdc:	f7ef fb1c 	bl	8000618 <__aeabi_dmul>
 8010fe0:	3501      	adds	r5, #1
 8010fe2:	2301      	movs	r3, #1
 8010fe4:	1076      	asrs	r6, r6, #1
 8010fe6:	3708      	adds	r7, #8
 8010fe8:	e777      	b.n	8010eda <_dtoa_r+0x3ca>
 8010fea:	2502      	movs	r5, #2
 8010fec:	e779      	b.n	8010ee2 <_dtoa_r+0x3d2>
 8010fee:	9f00      	ldr	r7, [sp, #0]
 8010ff0:	9e03      	ldr	r6, [sp, #12]
 8010ff2:	e794      	b.n	8010f1e <_dtoa_r+0x40e>
 8010ff4:	9901      	ldr	r1, [sp, #4]
 8010ff6:	4b4c      	ldr	r3, [pc, #304]	; (8011128 <_dtoa_r+0x618>)
 8010ff8:	4431      	add	r1, r6
 8010ffa:	910d      	str	r1, [sp, #52]	; 0x34
 8010ffc:	9908      	ldr	r1, [sp, #32]
 8010ffe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8011002:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011006:	2900      	cmp	r1, #0
 8011008:	d043      	beq.n	8011092 <_dtoa_r+0x582>
 801100a:	494d      	ldr	r1, [pc, #308]	; (8011140 <_dtoa_r+0x630>)
 801100c:	2000      	movs	r0, #0
 801100e:	f7ef fc2d 	bl	800086c <__aeabi_ddiv>
 8011012:	4652      	mov	r2, sl
 8011014:	465b      	mov	r3, fp
 8011016:	f7ef f947 	bl	80002a8 <__aeabi_dsub>
 801101a:	9d01      	ldr	r5, [sp, #4]
 801101c:	4682      	mov	sl, r0
 801101e:	468b      	mov	fp, r1
 8011020:	4649      	mov	r1, r9
 8011022:	4640      	mov	r0, r8
 8011024:	f7ef fda8 	bl	8000b78 <__aeabi_d2iz>
 8011028:	4606      	mov	r6, r0
 801102a:	f7ef fa8b 	bl	8000544 <__aeabi_i2d>
 801102e:	4602      	mov	r2, r0
 8011030:	460b      	mov	r3, r1
 8011032:	4640      	mov	r0, r8
 8011034:	4649      	mov	r1, r9
 8011036:	f7ef f937 	bl	80002a8 <__aeabi_dsub>
 801103a:	3630      	adds	r6, #48	; 0x30
 801103c:	f805 6b01 	strb.w	r6, [r5], #1
 8011040:	4652      	mov	r2, sl
 8011042:	465b      	mov	r3, fp
 8011044:	4680      	mov	r8, r0
 8011046:	4689      	mov	r9, r1
 8011048:	f7ef fd58 	bl	8000afc <__aeabi_dcmplt>
 801104c:	2800      	cmp	r0, #0
 801104e:	d163      	bne.n	8011118 <_dtoa_r+0x608>
 8011050:	4642      	mov	r2, r8
 8011052:	464b      	mov	r3, r9
 8011054:	4936      	ldr	r1, [pc, #216]	; (8011130 <_dtoa_r+0x620>)
 8011056:	2000      	movs	r0, #0
 8011058:	f7ef f926 	bl	80002a8 <__aeabi_dsub>
 801105c:	4652      	mov	r2, sl
 801105e:	465b      	mov	r3, fp
 8011060:	f7ef fd4c 	bl	8000afc <__aeabi_dcmplt>
 8011064:	2800      	cmp	r0, #0
 8011066:	f040 80b5 	bne.w	80111d4 <_dtoa_r+0x6c4>
 801106a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801106c:	429d      	cmp	r5, r3
 801106e:	d081      	beq.n	8010f74 <_dtoa_r+0x464>
 8011070:	4b30      	ldr	r3, [pc, #192]	; (8011134 <_dtoa_r+0x624>)
 8011072:	2200      	movs	r2, #0
 8011074:	4650      	mov	r0, sl
 8011076:	4659      	mov	r1, fp
 8011078:	f7ef face 	bl	8000618 <__aeabi_dmul>
 801107c:	4b2d      	ldr	r3, [pc, #180]	; (8011134 <_dtoa_r+0x624>)
 801107e:	4682      	mov	sl, r0
 8011080:	468b      	mov	fp, r1
 8011082:	4640      	mov	r0, r8
 8011084:	4649      	mov	r1, r9
 8011086:	2200      	movs	r2, #0
 8011088:	f7ef fac6 	bl	8000618 <__aeabi_dmul>
 801108c:	4680      	mov	r8, r0
 801108e:	4689      	mov	r9, r1
 8011090:	e7c6      	b.n	8011020 <_dtoa_r+0x510>
 8011092:	4650      	mov	r0, sl
 8011094:	4659      	mov	r1, fp
 8011096:	f7ef fabf 	bl	8000618 <__aeabi_dmul>
 801109a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801109c:	9d01      	ldr	r5, [sp, #4]
 801109e:	930f      	str	r3, [sp, #60]	; 0x3c
 80110a0:	4682      	mov	sl, r0
 80110a2:	468b      	mov	fp, r1
 80110a4:	4649      	mov	r1, r9
 80110a6:	4640      	mov	r0, r8
 80110a8:	f7ef fd66 	bl	8000b78 <__aeabi_d2iz>
 80110ac:	4606      	mov	r6, r0
 80110ae:	f7ef fa49 	bl	8000544 <__aeabi_i2d>
 80110b2:	3630      	adds	r6, #48	; 0x30
 80110b4:	4602      	mov	r2, r0
 80110b6:	460b      	mov	r3, r1
 80110b8:	4640      	mov	r0, r8
 80110ba:	4649      	mov	r1, r9
 80110bc:	f7ef f8f4 	bl	80002a8 <__aeabi_dsub>
 80110c0:	f805 6b01 	strb.w	r6, [r5], #1
 80110c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80110c6:	429d      	cmp	r5, r3
 80110c8:	4680      	mov	r8, r0
 80110ca:	4689      	mov	r9, r1
 80110cc:	f04f 0200 	mov.w	r2, #0
 80110d0:	d124      	bne.n	801111c <_dtoa_r+0x60c>
 80110d2:	4b1b      	ldr	r3, [pc, #108]	; (8011140 <_dtoa_r+0x630>)
 80110d4:	4650      	mov	r0, sl
 80110d6:	4659      	mov	r1, fp
 80110d8:	f7ef f8e8 	bl	80002ac <__adddf3>
 80110dc:	4602      	mov	r2, r0
 80110de:	460b      	mov	r3, r1
 80110e0:	4640      	mov	r0, r8
 80110e2:	4649      	mov	r1, r9
 80110e4:	f7ef fd28 	bl	8000b38 <__aeabi_dcmpgt>
 80110e8:	2800      	cmp	r0, #0
 80110ea:	d173      	bne.n	80111d4 <_dtoa_r+0x6c4>
 80110ec:	4652      	mov	r2, sl
 80110ee:	465b      	mov	r3, fp
 80110f0:	4913      	ldr	r1, [pc, #76]	; (8011140 <_dtoa_r+0x630>)
 80110f2:	2000      	movs	r0, #0
 80110f4:	f7ef f8d8 	bl	80002a8 <__aeabi_dsub>
 80110f8:	4602      	mov	r2, r0
 80110fa:	460b      	mov	r3, r1
 80110fc:	4640      	mov	r0, r8
 80110fe:	4649      	mov	r1, r9
 8011100:	f7ef fcfc 	bl	8000afc <__aeabi_dcmplt>
 8011104:	2800      	cmp	r0, #0
 8011106:	f43f af35 	beq.w	8010f74 <_dtoa_r+0x464>
 801110a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801110c:	1e6b      	subs	r3, r5, #1
 801110e:	930f      	str	r3, [sp, #60]	; 0x3c
 8011110:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011114:	2b30      	cmp	r3, #48	; 0x30
 8011116:	d0f8      	beq.n	801110a <_dtoa_r+0x5fa>
 8011118:	9700      	str	r7, [sp, #0]
 801111a:	e049      	b.n	80111b0 <_dtoa_r+0x6a0>
 801111c:	4b05      	ldr	r3, [pc, #20]	; (8011134 <_dtoa_r+0x624>)
 801111e:	f7ef fa7b 	bl	8000618 <__aeabi_dmul>
 8011122:	4680      	mov	r8, r0
 8011124:	4689      	mov	r9, r1
 8011126:	e7bd      	b.n	80110a4 <_dtoa_r+0x594>
 8011128:	0802e848 	.word	0x0802e848
 801112c:	0802e820 	.word	0x0802e820
 8011130:	3ff00000 	.word	0x3ff00000
 8011134:	40240000 	.word	0x40240000
 8011138:	401c0000 	.word	0x401c0000
 801113c:	40140000 	.word	0x40140000
 8011140:	3fe00000 	.word	0x3fe00000
 8011144:	9d01      	ldr	r5, [sp, #4]
 8011146:	4656      	mov	r6, sl
 8011148:	465f      	mov	r7, fp
 801114a:	4642      	mov	r2, r8
 801114c:	464b      	mov	r3, r9
 801114e:	4630      	mov	r0, r6
 8011150:	4639      	mov	r1, r7
 8011152:	f7ef fb8b 	bl	800086c <__aeabi_ddiv>
 8011156:	f7ef fd0f 	bl	8000b78 <__aeabi_d2iz>
 801115a:	4682      	mov	sl, r0
 801115c:	f7ef f9f2 	bl	8000544 <__aeabi_i2d>
 8011160:	4642      	mov	r2, r8
 8011162:	464b      	mov	r3, r9
 8011164:	f7ef fa58 	bl	8000618 <__aeabi_dmul>
 8011168:	4602      	mov	r2, r0
 801116a:	460b      	mov	r3, r1
 801116c:	4630      	mov	r0, r6
 801116e:	4639      	mov	r1, r7
 8011170:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8011174:	f7ef f898 	bl	80002a8 <__aeabi_dsub>
 8011178:	f805 6b01 	strb.w	r6, [r5], #1
 801117c:	9e01      	ldr	r6, [sp, #4]
 801117e:	9f03      	ldr	r7, [sp, #12]
 8011180:	1bae      	subs	r6, r5, r6
 8011182:	42b7      	cmp	r7, r6
 8011184:	4602      	mov	r2, r0
 8011186:	460b      	mov	r3, r1
 8011188:	d135      	bne.n	80111f6 <_dtoa_r+0x6e6>
 801118a:	f7ef f88f 	bl	80002ac <__adddf3>
 801118e:	4642      	mov	r2, r8
 8011190:	464b      	mov	r3, r9
 8011192:	4606      	mov	r6, r0
 8011194:	460f      	mov	r7, r1
 8011196:	f7ef fccf 	bl	8000b38 <__aeabi_dcmpgt>
 801119a:	b9d0      	cbnz	r0, 80111d2 <_dtoa_r+0x6c2>
 801119c:	4642      	mov	r2, r8
 801119e:	464b      	mov	r3, r9
 80111a0:	4630      	mov	r0, r6
 80111a2:	4639      	mov	r1, r7
 80111a4:	f7ef fca0 	bl	8000ae8 <__aeabi_dcmpeq>
 80111a8:	b110      	cbz	r0, 80111b0 <_dtoa_r+0x6a0>
 80111aa:	f01a 0f01 	tst.w	sl, #1
 80111ae:	d110      	bne.n	80111d2 <_dtoa_r+0x6c2>
 80111b0:	4620      	mov	r0, r4
 80111b2:	ee18 1a10 	vmov	r1, s16
 80111b6:	f000 fd49 	bl	8011c4c <_Bfree>
 80111ba:	2300      	movs	r3, #0
 80111bc:	9800      	ldr	r0, [sp, #0]
 80111be:	702b      	strb	r3, [r5, #0]
 80111c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80111c2:	3001      	adds	r0, #1
 80111c4:	6018      	str	r0, [r3, #0]
 80111c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80111c8:	2b00      	cmp	r3, #0
 80111ca:	f43f acf1 	beq.w	8010bb0 <_dtoa_r+0xa0>
 80111ce:	601d      	str	r5, [r3, #0]
 80111d0:	e4ee      	b.n	8010bb0 <_dtoa_r+0xa0>
 80111d2:	9f00      	ldr	r7, [sp, #0]
 80111d4:	462b      	mov	r3, r5
 80111d6:	461d      	mov	r5, r3
 80111d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80111dc:	2a39      	cmp	r2, #57	; 0x39
 80111de:	d106      	bne.n	80111ee <_dtoa_r+0x6de>
 80111e0:	9a01      	ldr	r2, [sp, #4]
 80111e2:	429a      	cmp	r2, r3
 80111e4:	d1f7      	bne.n	80111d6 <_dtoa_r+0x6c6>
 80111e6:	9901      	ldr	r1, [sp, #4]
 80111e8:	2230      	movs	r2, #48	; 0x30
 80111ea:	3701      	adds	r7, #1
 80111ec:	700a      	strb	r2, [r1, #0]
 80111ee:	781a      	ldrb	r2, [r3, #0]
 80111f0:	3201      	adds	r2, #1
 80111f2:	701a      	strb	r2, [r3, #0]
 80111f4:	e790      	b.n	8011118 <_dtoa_r+0x608>
 80111f6:	4ba6      	ldr	r3, [pc, #664]	; (8011490 <_dtoa_r+0x980>)
 80111f8:	2200      	movs	r2, #0
 80111fa:	f7ef fa0d 	bl	8000618 <__aeabi_dmul>
 80111fe:	2200      	movs	r2, #0
 8011200:	2300      	movs	r3, #0
 8011202:	4606      	mov	r6, r0
 8011204:	460f      	mov	r7, r1
 8011206:	f7ef fc6f 	bl	8000ae8 <__aeabi_dcmpeq>
 801120a:	2800      	cmp	r0, #0
 801120c:	d09d      	beq.n	801114a <_dtoa_r+0x63a>
 801120e:	e7cf      	b.n	80111b0 <_dtoa_r+0x6a0>
 8011210:	9a08      	ldr	r2, [sp, #32]
 8011212:	2a00      	cmp	r2, #0
 8011214:	f000 80d7 	beq.w	80113c6 <_dtoa_r+0x8b6>
 8011218:	9a06      	ldr	r2, [sp, #24]
 801121a:	2a01      	cmp	r2, #1
 801121c:	f300 80ba 	bgt.w	8011394 <_dtoa_r+0x884>
 8011220:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011222:	2a00      	cmp	r2, #0
 8011224:	f000 80b2 	beq.w	801138c <_dtoa_r+0x87c>
 8011228:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801122c:	9e07      	ldr	r6, [sp, #28]
 801122e:	9d04      	ldr	r5, [sp, #16]
 8011230:	9a04      	ldr	r2, [sp, #16]
 8011232:	441a      	add	r2, r3
 8011234:	9204      	str	r2, [sp, #16]
 8011236:	9a05      	ldr	r2, [sp, #20]
 8011238:	2101      	movs	r1, #1
 801123a:	441a      	add	r2, r3
 801123c:	4620      	mov	r0, r4
 801123e:	9205      	str	r2, [sp, #20]
 8011240:	f000 fdbc 	bl	8011dbc <__i2b>
 8011244:	4607      	mov	r7, r0
 8011246:	2d00      	cmp	r5, #0
 8011248:	dd0c      	ble.n	8011264 <_dtoa_r+0x754>
 801124a:	9b05      	ldr	r3, [sp, #20]
 801124c:	2b00      	cmp	r3, #0
 801124e:	dd09      	ble.n	8011264 <_dtoa_r+0x754>
 8011250:	42ab      	cmp	r3, r5
 8011252:	9a04      	ldr	r2, [sp, #16]
 8011254:	bfa8      	it	ge
 8011256:	462b      	movge	r3, r5
 8011258:	1ad2      	subs	r2, r2, r3
 801125a:	9204      	str	r2, [sp, #16]
 801125c:	9a05      	ldr	r2, [sp, #20]
 801125e:	1aed      	subs	r5, r5, r3
 8011260:	1ad3      	subs	r3, r2, r3
 8011262:	9305      	str	r3, [sp, #20]
 8011264:	9b07      	ldr	r3, [sp, #28]
 8011266:	b31b      	cbz	r3, 80112b0 <_dtoa_r+0x7a0>
 8011268:	9b08      	ldr	r3, [sp, #32]
 801126a:	2b00      	cmp	r3, #0
 801126c:	f000 80af 	beq.w	80113ce <_dtoa_r+0x8be>
 8011270:	2e00      	cmp	r6, #0
 8011272:	dd13      	ble.n	801129c <_dtoa_r+0x78c>
 8011274:	4639      	mov	r1, r7
 8011276:	4632      	mov	r2, r6
 8011278:	4620      	mov	r0, r4
 801127a:	f000 fe5f 	bl	8011f3c <__pow5mult>
 801127e:	ee18 2a10 	vmov	r2, s16
 8011282:	4601      	mov	r1, r0
 8011284:	4607      	mov	r7, r0
 8011286:	4620      	mov	r0, r4
 8011288:	f000 fdae 	bl	8011de8 <__multiply>
 801128c:	ee18 1a10 	vmov	r1, s16
 8011290:	4680      	mov	r8, r0
 8011292:	4620      	mov	r0, r4
 8011294:	f000 fcda 	bl	8011c4c <_Bfree>
 8011298:	ee08 8a10 	vmov	s16, r8
 801129c:	9b07      	ldr	r3, [sp, #28]
 801129e:	1b9a      	subs	r2, r3, r6
 80112a0:	d006      	beq.n	80112b0 <_dtoa_r+0x7a0>
 80112a2:	ee18 1a10 	vmov	r1, s16
 80112a6:	4620      	mov	r0, r4
 80112a8:	f000 fe48 	bl	8011f3c <__pow5mult>
 80112ac:	ee08 0a10 	vmov	s16, r0
 80112b0:	2101      	movs	r1, #1
 80112b2:	4620      	mov	r0, r4
 80112b4:	f000 fd82 	bl	8011dbc <__i2b>
 80112b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80112ba:	2b00      	cmp	r3, #0
 80112bc:	4606      	mov	r6, r0
 80112be:	f340 8088 	ble.w	80113d2 <_dtoa_r+0x8c2>
 80112c2:	461a      	mov	r2, r3
 80112c4:	4601      	mov	r1, r0
 80112c6:	4620      	mov	r0, r4
 80112c8:	f000 fe38 	bl	8011f3c <__pow5mult>
 80112cc:	9b06      	ldr	r3, [sp, #24]
 80112ce:	2b01      	cmp	r3, #1
 80112d0:	4606      	mov	r6, r0
 80112d2:	f340 8081 	ble.w	80113d8 <_dtoa_r+0x8c8>
 80112d6:	f04f 0800 	mov.w	r8, #0
 80112da:	6933      	ldr	r3, [r6, #16]
 80112dc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80112e0:	6918      	ldr	r0, [r3, #16]
 80112e2:	f000 fd1b 	bl	8011d1c <__hi0bits>
 80112e6:	f1c0 0020 	rsb	r0, r0, #32
 80112ea:	9b05      	ldr	r3, [sp, #20]
 80112ec:	4418      	add	r0, r3
 80112ee:	f010 001f 	ands.w	r0, r0, #31
 80112f2:	f000 8092 	beq.w	801141a <_dtoa_r+0x90a>
 80112f6:	f1c0 0320 	rsb	r3, r0, #32
 80112fa:	2b04      	cmp	r3, #4
 80112fc:	f340 808a 	ble.w	8011414 <_dtoa_r+0x904>
 8011300:	f1c0 001c 	rsb	r0, r0, #28
 8011304:	9b04      	ldr	r3, [sp, #16]
 8011306:	4403      	add	r3, r0
 8011308:	9304      	str	r3, [sp, #16]
 801130a:	9b05      	ldr	r3, [sp, #20]
 801130c:	4403      	add	r3, r0
 801130e:	4405      	add	r5, r0
 8011310:	9305      	str	r3, [sp, #20]
 8011312:	9b04      	ldr	r3, [sp, #16]
 8011314:	2b00      	cmp	r3, #0
 8011316:	dd07      	ble.n	8011328 <_dtoa_r+0x818>
 8011318:	ee18 1a10 	vmov	r1, s16
 801131c:	461a      	mov	r2, r3
 801131e:	4620      	mov	r0, r4
 8011320:	f000 fe66 	bl	8011ff0 <__lshift>
 8011324:	ee08 0a10 	vmov	s16, r0
 8011328:	9b05      	ldr	r3, [sp, #20]
 801132a:	2b00      	cmp	r3, #0
 801132c:	dd05      	ble.n	801133a <_dtoa_r+0x82a>
 801132e:	4631      	mov	r1, r6
 8011330:	461a      	mov	r2, r3
 8011332:	4620      	mov	r0, r4
 8011334:	f000 fe5c 	bl	8011ff0 <__lshift>
 8011338:	4606      	mov	r6, r0
 801133a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801133c:	2b00      	cmp	r3, #0
 801133e:	d06e      	beq.n	801141e <_dtoa_r+0x90e>
 8011340:	ee18 0a10 	vmov	r0, s16
 8011344:	4631      	mov	r1, r6
 8011346:	f000 fec3 	bl	80120d0 <__mcmp>
 801134a:	2800      	cmp	r0, #0
 801134c:	da67      	bge.n	801141e <_dtoa_r+0x90e>
 801134e:	9b00      	ldr	r3, [sp, #0]
 8011350:	3b01      	subs	r3, #1
 8011352:	ee18 1a10 	vmov	r1, s16
 8011356:	9300      	str	r3, [sp, #0]
 8011358:	220a      	movs	r2, #10
 801135a:	2300      	movs	r3, #0
 801135c:	4620      	mov	r0, r4
 801135e:	f000 fc97 	bl	8011c90 <__multadd>
 8011362:	9b08      	ldr	r3, [sp, #32]
 8011364:	ee08 0a10 	vmov	s16, r0
 8011368:	2b00      	cmp	r3, #0
 801136a:	f000 81b1 	beq.w	80116d0 <_dtoa_r+0xbc0>
 801136e:	2300      	movs	r3, #0
 8011370:	4639      	mov	r1, r7
 8011372:	220a      	movs	r2, #10
 8011374:	4620      	mov	r0, r4
 8011376:	f000 fc8b 	bl	8011c90 <__multadd>
 801137a:	9b02      	ldr	r3, [sp, #8]
 801137c:	2b00      	cmp	r3, #0
 801137e:	4607      	mov	r7, r0
 8011380:	f300 808e 	bgt.w	80114a0 <_dtoa_r+0x990>
 8011384:	9b06      	ldr	r3, [sp, #24]
 8011386:	2b02      	cmp	r3, #2
 8011388:	dc51      	bgt.n	801142e <_dtoa_r+0x91e>
 801138a:	e089      	b.n	80114a0 <_dtoa_r+0x990>
 801138c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801138e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8011392:	e74b      	b.n	801122c <_dtoa_r+0x71c>
 8011394:	9b03      	ldr	r3, [sp, #12]
 8011396:	1e5e      	subs	r6, r3, #1
 8011398:	9b07      	ldr	r3, [sp, #28]
 801139a:	42b3      	cmp	r3, r6
 801139c:	bfbf      	itttt	lt
 801139e:	9b07      	ldrlt	r3, [sp, #28]
 80113a0:	9607      	strlt	r6, [sp, #28]
 80113a2:	1af2      	sublt	r2, r6, r3
 80113a4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80113a6:	bfb6      	itet	lt
 80113a8:	189b      	addlt	r3, r3, r2
 80113aa:	1b9e      	subge	r6, r3, r6
 80113ac:	930a      	strlt	r3, [sp, #40]	; 0x28
 80113ae:	9b03      	ldr	r3, [sp, #12]
 80113b0:	bfb8      	it	lt
 80113b2:	2600      	movlt	r6, #0
 80113b4:	2b00      	cmp	r3, #0
 80113b6:	bfb7      	itett	lt
 80113b8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80113bc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80113c0:	1a9d      	sublt	r5, r3, r2
 80113c2:	2300      	movlt	r3, #0
 80113c4:	e734      	b.n	8011230 <_dtoa_r+0x720>
 80113c6:	9e07      	ldr	r6, [sp, #28]
 80113c8:	9d04      	ldr	r5, [sp, #16]
 80113ca:	9f08      	ldr	r7, [sp, #32]
 80113cc:	e73b      	b.n	8011246 <_dtoa_r+0x736>
 80113ce:	9a07      	ldr	r2, [sp, #28]
 80113d0:	e767      	b.n	80112a2 <_dtoa_r+0x792>
 80113d2:	9b06      	ldr	r3, [sp, #24]
 80113d4:	2b01      	cmp	r3, #1
 80113d6:	dc18      	bgt.n	801140a <_dtoa_r+0x8fa>
 80113d8:	f1ba 0f00 	cmp.w	sl, #0
 80113dc:	d115      	bne.n	801140a <_dtoa_r+0x8fa>
 80113de:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80113e2:	b993      	cbnz	r3, 801140a <_dtoa_r+0x8fa>
 80113e4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80113e8:	0d1b      	lsrs	r3, r3, #20
 80113ea:	051b      	lsls	r3, r3, #20
 80113ec:	b183      	cbz	r3, 8011410 <_dtoa_r+0x900>
 80113ee:	9b04      	ldr	r3, [sp, #16]
 80113f0:	3301      	adds	r3, #1
 80113f2:	9304      	str	r3, [sp, #16]
 80113f4:	9b05      	ldr	r3, [sp, #20]
 80113f6:	3301      	adds	r3, #1
 80113f8:	9305      	str	r3, [sp, #20]
 80113fa:	f04f 0801 	mov.w	r8, #1
 80113fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011400:	2b00      	cmp	r3, #0
 8011402:	f47f af6a 	bne.w	80112da <_dtoa_r+0x7ca>
 8011406:	2001      	movs	r0, #1
 8011408:	e76f      	b.n	80112ea <_dtoa_r+0x7da>
 801140a:	f04f 0800 	mov.w	r8, #0
 801140e:	e7f6      	b.n	80113fe <_dtoa_r+0x8ee>
 8011410:	4698      	mov	r8, r3
 8011412:	e7f4      	b.n	80113fe <_dtoa_r+0x8ee>
 8011414:	f43f af7d 	beq.w	8011312 <_dtoa_r+0x802>
 8011418:	4618      	mov	r0, r3
 801141a:	301c      	adds	r0, #28
 801141c:	e772      	b.n	8011304 <_dtoa_r+0x7f4>
 801141e:	9b03      	ldr	r3, [sp, #12]
 8011420:	2b00      	cmp	r3, #0
 8011422:	dc37      	bgt.n	8011494 <_dtoa_r+0x984>
 8011424:	9b06      	ldr	r3, [sp, #24]
 8011426:	2b02      	cmp	r3, #2
 8011428:	dd34      	ble.n	8011494 <_dtoa_r+0x984>
 801142a:	9b03      	ldr	r3, [sp, #12]
 801142c:	9302      	str	r3, [sp, #8]
 801142e:	9b02      	ldr	r3, [sp, #8]
 8011430:	b96b      	cbnz	r3, 801144e <_dtoa_r+0x93e>
 8011432:	4631      	mov	r1, r6
 8011434:	2205      	movs	r2, #5
 8011436:	4620      	mov	r0, r4
 8011438:	f000 fc2a 	bl	8011c90 <__multadd>
 801143c:	4601      	mov	r1, r0
 801143e:	4606      	mov	r6, r0
 8011440:	ee18 0a10 	vmov	r0, s16
 8011444:	f000 fe44 	bl	80120d0 <__mcmp>
 8011448:	2800      	cmp	r0, #0
 801144a:	f73f adbb 	bgt.w	8010fc4 <_dtoa_r+0x4b4>
 801144e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011450:	9d01      	ldr	r5, [sp, #4]
 8011452:	43db      	mvns	r3, r3
 8011454:	9300      	str	r3, [sp, #0]
 8011456:	f04f 0800 	mov.w	r8, #0
 801145a:	4631      	mov	r1, r6
 801145c:	4620      	mov	r0, r4
 801145e:	f000 fbf5 	bl	8011c4c <_Bfree>
 8011462:	2f00      	cmp	r7, #0
 8011464:	f43f aea4 	beq.w	80111b0 <_dtoa_r+0x6a0>
 8011468:	f1b8 0f00 	cmp.w	r8, #0
 801146c:	d005      	beq.n	801147a <_dtoa_r+0x96a>
 801146e:	45b8      	cmp	r8, r7
 8011470:	d003      	beq.n	801147a <_dtoa_r+0x96a>
 8011472:	4641      	mov	r1, r8
 8011474:	4620      	mov	r0, r4
 8011476:	f000 fbe9 	bl	8011c4c <_Bfree>
 801147a:	4639      	mov	r1, r7
 801147c:	4620      	mov	r0, r4
 801147e:	f000 fbe5 	bl	8011c4c <_Bfree>
 8011482:	e695      	b.n	80111b0 <_dtoa_r+0x6a0>
 8011484:	2600      	movs	r6, #0
 8011486:	4637      	mov	r7, r6
 8011488:	e7e1      	b.n	801144e <_dtoa_r+0x93e>
 801148a:	9700      	str	r7, [sp, #0]
 801148c:	4637      	mov	r7, r6
 801148e:	e599      	b.n	8010fc4 <_dtoa_r+0x4b4>
 8011490:	40240000 	.word	0x40240000
 8011494:	9b08      	ldr	r3, [sp, #32]
 8011496:	2b00      	cmp	r3, #0
 8011498:	f000 80ca 	beq.w	8011630 <_dtoa_r+0xb20>
 801149c:	9b03      	ldr	r3, [sp, #12]
 801149e:	9302      	str	r3, [sp, #8]
 80114a0:	2d00      	cmp	r5, #0
 80114a2:	dd05      	ble.n	80114b0 <_dtoa_r+0x9a0>
 80114a4:	4639      	mov	r1, r7
 80114a6:	462a      	mov	r2, r5
 80114a8:	4620      	mov	r0, r4
 80114aa:	f000 fda1 	bl	8011ff0 <__lshift>
 80114ae:	4607      	mov	r7, r0
 80114b0:	f1b8 0f00 	cmp.w	r8, #0
 80114b4:	d05b      	beq.n	801156e <_dtoa_r+0xa5e>
 80114b6:	6879      	ldr	r1, [r7, #4]
 80114b8:	4620      	mov	r0, r4
 80114ba:	f000 fb87 	bl	8011bcc <_Balloc>
 80114be:	4605      	mov	r5, r0
 80114c0:	b928      	cbnz	r0, 80114ce <_dtoa_r+0x9be>
 80114c2:	4b87      	ldr	r3, [pc, #540]	; (80116e0 <_dtoa_r+0xbd0>)
 80114c4:	4602      	mov	r2, r0
 80114c6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80114ca:	f7ff bb3b 	b.w	8010b44 <_dtoa_r+0x34>
 80114ce:	693a      	ldr	r2, [r7, #16]
 80114d0:	3202      	adds	r2, #2
 80114d2:	0092      	lsls	r2, r2, #2
 80114d4:	f107 010c 	add.w	r1, r7, #12
 80114d8:	300c      	adds	r0, #12
 80114da:	f7fe fa63 	bl	800f9a4 <memcpy>
 80114de:	2201      	movs	r2, #1
 80114e0:	4629      	mov	r1, r5
 80114e2:	4620      	mov	r0, r4
 80114e4:	f000 fd84 	bl	8011ff0 <__lshift>
 80114e8:	9b01      	ldr	r3, [sp, #4]
 80114ea:	f103 0901 	add.w	r9, r3, #1
 80114ee:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80114f2:	4413      	add	r3, r2
 80114f4:	9305      	str	r3, [sp, #20]
 80114f6:	f00a 0301 	and.w	r3, sl, #1
 80114fa:	46b8      	mov	r8, r7
 80114fc:	9304      	str	r3, [sp, #16]
 80114fe:	4607      	mov	r7, r0
 8011500:	4631      	mov	r1, r6
 8011502:	ee18 0a10 	vmov	r0, s16
 8011506:	f7ff fa77 	bl	80109f8 <quorem>
 801150a:	4641      	mov	r1, r8
 801150c:	9002      	str	r0, [sp, #8]
 801150e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8011512:	ee18 0a10 	vmov	r0, s16
 8011516:	f000 fddb 	bl	80120d0 <__mcmp>
 801151a:	463a      	mov	r2, r7
 801151c:	9003      	str	r0, [sp, #12]
 801151e:	4631      	mov	r1, r6
 8011520:	4620      	mov	r0, r4
 8011522:	f000 fdf1 	bl	8012108 <__mdiff>
 8011526:	68c2      	ldr	r2, [r0, #12]
 8011528:	f109 3bff 	add.w	fp, r9, #4294967295
 801152c:	4605      	mov	r5, r0
 801152e:	bb02      	cbnz	r2, 8011572 <_dtoa_r+0xa62>
 8011530:	4601      	mov	r1, r0
 8011532:	ee18 0a10 	vmov	r0, s16
 8011536:	f000 fdcb 	bl	80120d0 <__mcmp>
 801153a:	4602      	mov	r2, r0
 801153c:	4629      	mov	r1, r5
 801153e:	4620      	mov	r0, r4
 8011540:	9207      	str	r2, [sp, #28]
 8011542:	f000 fb83 	bl	8011c4c <_Bfree>
 8011546:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 801154a:	ea43 0102 	orr.w	r1, r3, r2
 801154e:	9b04      	ldr	r3, [sp, #16]
 8011550:	430b      	orrs	r3, r1
 8011552:	464d      	mov	r5, r9
 8011554:	d10f      	bne.n	8011576 <_dtoa_r+0xa66>
 8011556:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801155a:	d02a      	beq.n	80115b2 <_dtoa_r+0xaa2>
 801155c:	9b03      	ldr	r3, [sp, #12]
 801155e:	2b00      	cmp	r3, #0
 8011560:	dd02      	ble.n	8011568 <_dtoa_r+0xa58>
 8011562:	9b02      	ldr	r3, [sp, #8]
 8011564:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8011568:	f88b a000 	strb.w	sl, [fp]
 801156c:	e775      	b.n	801145a <_dtoa_r+0x94a>
 801156e:	4638      	mov	r0, r7
 8011570:	e7ba      	b.n	80114e8 <_dtoa_r+0x9d8>
 8011572:	2201      	movs	r2, #1
 8011574:	e7e2      	b.n	801153c <_dtoa_r+0xa2c>
 8011576:	9b03      	ldr	r3, [sp, #12]
 8011578:	2b00      	cmp	r3, #0
 801157a:	db04      	blt.n	8011586 <_dtoa_r+0xa76>
 801157c:	9906      	ldr	r1, [sp, #24]
 801157e:	430b      	orrs	r3, r1
 8011580:	9904      	ldr	r1, [sp, #16]
 8011582:	430b      	orrs	r3, r1
 8011584:	d122      	bne.n	80115cc <_dtoa_r+0xabc>
 8011586:	2a00      	cmp	r2, #0
 8011588:	ddee      	ble.n	8011568 <_dtoa_r+0xa58>
 801158a:	ee18 1a10 	vmov	r1, s16
 801158e:	2201      	movs	r2, #1
 8011590:	4620      	mov	r0, r4
 8011592:	f000 fd2d 	bl	8011ff0 <__lshift>
 8011596:	4631      	mov	r1, r6
 8011598:	ee08 0a10 	vmov	s16, r0
 801159c:	f000 fd98 	bl	80120d0 <__mcmp>
 80115a0:	2800      	cmp	r0, #0
 80115a2:	dc03      	bgt.n	80115ac <_dtoa_r+0xa9c>
 80115a4:	d1e0      	bne.n	8011568 <_dtoa_r+0xa58>
 80115a6:	f01a 0f01 	tst.w	sl, #1
 80115aa:	d0dd      	beq.n	8011568 <_dtoa_r+0xa58>
 80115ac:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80115b0:	d1d7      	bne.n	8011562 <_dtoa_r+0xa52>
 80115b2:	2339      	movs	r3, #57	; 0x39
 80115b4:	f88b 3000 	strb.w	r3, [fp]
 80115b8:	462b      	mov	r3, r5
 80115ba:	461d      	mov	r5, r3
 80115bc:	3b01      	subs	r3, #1
 80115be:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80115c2:	2a39      	cmp	r2, #57	; 0x39
 80115c4:	d071      	beq.n	80116aa <_dtoa_r+0xb9a>
 80115c6:	3201      	adds	r2, #1
 80115c8:	701a      	strb	r2, [r3, #0]
 80115ca:	e746      	b.n	801145a <_dtoa_r+0x94a>
 80115cc:	2a00      	cmp	r2, #0
 80115ce:	dd07      	ble.n	80115e0 <_dtoa_r+0xad0>
 80115d0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80115d4:	d0ed      	beq.n	80115b2 <_dtoa_r+0xaa2>
 80115d6:	f10a 0301 	add.w	r3, sl, #1
 80115da:	f88b 3000 	strb.w	r3, [fp]
 80115de:	e73c      	b.n	801145a <_dtoa_r+0x94a>
 80115e0:	9b05      	ldr	r3, [sp, #20]
 80115e2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80115e6:	4599      	cmp	r9, r3
 80115e8:	d047      	beq.n	801167a <_dtoa_r+0xb6a>
 80115ea:	ee18 1a10 	vmov	r1, s16
 80115ee:	2300      	movs	r3, #0
 80115f0:	220a      	movs	r2, #10
 80115f2:	4620      	mov	r0, r4
 80115f4:	f000 fb4c 	bl	8011c90 <__multadd>
 80115f8:	45b8      	cmp	r8, r7
 80115fa:	ee08 0a10 	vmov	s16, r0
 80115fe:	f04f 0300 	mov.w	r3, #0
 8011602:	f04f 020a 	mov.w	r2, #10
 8011606:	4641      	mov	r1, r8
 8011608:	4620      	mov	r0, r4
 801160a:	d106      	bne.n	801161a <_dtoa_r+0xb0a>
 801160c:	f000 fb40 	bl	8011c90 <__multadd>
 8011610:	4680      	mov	r8, r0
 8011612:	4607      	mov	r7, r0
 8011614:	f109 0901 	add.w	r9, r9, #1
 8011618:	e772      	b.n	8011500 <_dtoa_r+0x9f0>
 801161a:	f000 fb39 	bl	8011c90 <__multadd>
 801161e:	4639      	mov	r1, r7
 8011620:	4680      	mov	r8, r0
 8011622:	2300      	movs	r3, #0
 8011624:	220a      	movs	r2, #10
 8011626:	4620      	mov	r0, r4
 8011628:	f000 fb32 	bl	8011c90 <__multadd>
 801162c:	4607      	mov	r7, r0
 801162e:	e7f1      	b.n	8011614 <_dtoa_r+0xb04>
 8011630:	9b03      	ldr	r3, [sp, #12]
 8011632:	9302      	str	r3, [sp, #8]
 8011634:	9d01      	ldr	r5, [sp, #4]
 8011636:	ee18 0a10 	vmov	r0, s16
 801163a:	4631      	mov	r1, r6
 801163c:	f7ff f9dc 	bl	80109f8 <quorem>
 8011640:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8011644:	9b01      	ldr	r3, [sp, #4]
 8011646:	f805 ab01 	strb.w	sl, [r5], #1
 801164a:	1aea      	subs	r2, r5, r3
 801164c:	9b02      	ldr	r3, [sp, #8]
 801164e:	4293      	cmp	r3, r2
 8011650:	dd09      	ble.n	8011666 <_dtoa_r+0xb56>
 8011652:	ee18 1a10 	vmov	r1, s16
 8011656:	2300      	movs	r3, #0
 8011658:	220a      	movs	r2, #10
 801165a:	4620      	mov	r0, r4
 801165c:	f000 fb18 	bl	8011c90 <__multadd>
 8011660:	ee08 0a10 	vmov	s16, r0
 8011664:	e7e7      	b.n	8011636 <_dtoa_r+0xb26>
 8011666:	9b02      	ldr	r3, [sp, #8]
 8011668:	2b00      	cmp	r3, #0
 801166a:	bfc8      	it	gt
 801166c:	461d      	movgt	r5, r3
 801166e:	9b01      	ldr	r3, [sp, #4]
 8011670:	bfd8      	it	le
 8011672:	2501      	movle	r5, #1
 8011674:	441d      	add	r5, r3
 8011676:	f04f 0800 	mov.w	r8, #0
 801167a:	ee18 1a10 	vmov	r1, s16
 801167e:	2201      	movs	r2, #1
 8011680:	4620      	mov	r0, r4
 8011682:	f000 fcb5 	bl	8011ff0 <__lshift>
 8011686:	4631      	mov	r1, r6
 8011688:	ee08 0a10 	vmov	s16, r0
 801168c:	f000 fd20 	bl	80120d0 <__mcmp>
 8011690:	2800      	cmp	r0, #0
 8011692:	dc91      	bgt.n	80115b8 <_dtoa_r+0xaa8>
 8011694:	d102      	bne.n	801169c <_dtoa_r+0xb8c>
 8011696:	f01a 0f01 	tst.w	sl, #1
 801169a:	d18d      	bne.n	80115b8 <_dtoa_r+0xaa8>
 801169c:	462b      	mov	r3, r5
 801169e:	461d      	mov	r5, r3
 80116a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80116a4:	2a30      	cmp	r2, #48	; 0x30
 80116a6:	d0fa      	beq.n	801169e <_dtoa_r+0xb8e>
 80116a8:	e6d7      	b.n	801145a <_dtoa_r+0x94a>
 80116aa:	9a01      	ldr	r2, [sp, #4]
 80116ac:	429a      	cmp	r2, r3
 80116ae:	d184      	bne.n	80115ba <_dtoa_r+0xaaa>
 80116b0:	9b00      	ldr	r3, [sp, #0]
 80116b2:	3301      	adds	r3, #1
 80116b4:	9300      	str	r3, [sp, #0]
 80116b6:	2331      	movs	r3, #49	; 0x31
 80116b8:	7013      	strb	r3, [r2, #0]
 80116ba:	e6ce      	b.n	801145a <_dtoa_r+0x94a>
 80116bc:	4b09      	ldr	r3, [pc, #36]	; (80116e4 <_dtoa_r+0xbd4>)
 80116be:	f7ff ba95 	b.w	8010bec <_dtoa_r+0xdc>
 80116c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80116c4:	2b00      	cmp	r3, #0
 80116c6:	f47f aa6e 	bne.w	8010ba6 <_dtoa_r+0x96>
 80116ca:	4b07      	ldr	r3, [pc, #28]	; (80116e8 <_dtoa_r+0xbd8>)
 80116cc:	f7ff ba8e 	b.w	8010bec <_dtoa_r+0xdc>
 80116d0:	9b02      	ldr	r3, [sp, #8]
 80116d2:	2b00      	cmp	r3, #0
 80116d4:	dcae      	bgt.n	8011634 <_dtoa_r+0xb24>
 80116d6:	9b06      	ldr	r3, [sp, #24]
 80116d8:	2b02      	cmp	r3, #2
 80116da:	f73f aea8 	bgt.w	801142e <_dtoa_r+0x91e>
 80116de:	e7a9      	b.n	8011634 <_dtoa_r+0xb24>
 80116e0:	0802e741 	.word	0x0802e741
 80116e4:	0802e59d 	.word	0x0802e59d
 80116e8:	0802e6c2 	.word	0x0802e6c2

080116ec <__sflush_r>:
 80116ec:	898a      	ldrh	r2, [r1, #12]
 80116ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80116f2:	4605      	mov	r5, r0
 80116f4:	0710      	lsls	r0, r2, #28
 80116f6:	460c      	mov	r4, r1
 80116f8:	d458      	bmi.n	80117ac <__sflush_r+0xc0>
 80116fa:	684b      	ldr	r3, [r1, #4]
 80116fc:	2b00      	cmp	r3, #0
 80116fe:	dc05      	bgt.n	801170c <__sflush_r+0x20>
 8011700:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011702:	2b00      	cmp	r3, #0
 8011704:	dc02      	bgt.n	801170c <__sflush_r+0x20>
 8011706:	2000      	movs	r0, #0
 8011708:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801170c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801170e:	2e00      	cmp	r6, #0
 8011710:	d0f9      	beq.n	8011706 <__sflush_r+0x1a>
 8011712:	2300      	movs	r3, #0
 8011714:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011718:	682f      	ldr	r7, [r5, #0]
 801171a:	602b      	str	r3, [r5, #0]
 801171c:	d032      	beq.n	8011784 <__sflush_r+0x98>
 801171e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011720:	89a3      	ldrh	r3, [r4, #12]
 8011722:	075a      	lsls	r2, r3, #29
 8011724:	d505      	bpl.n	8011732 <__sflush_r+0x46>
 8011726:	6863      	ldr	r3, [r4, #4]
 8011728:	1ac0      	subs	r0, r0, r3
 801172a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801172c:	b10b      	cbz	r3, 8011732 <__sflush_r+0x46>
 801172e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011730:	1ac0      	subs	r0, r0, r3
 8011732:	2300      	movs	r3, #0
 8011734:	4602      	mov	r2, r0
 8011736:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011738:	6a21      	ldr	r1, [r4, #32]
 801173a:	4628      	mov	r0, r5
 801173c:	47b0      	blx	r6
 801173e:	1c43      	adds	r3, r0, #1
 8011740:	89a3      	ldrh	r3, [r4, #12]
 8011742:	d106      	bne.n	8011752 <__sflush_r+0x66>
 8011744:	6829      	ldr	r1, [r5, #0]
 8011746:	291d      	cmp	r1, #29
 8011748:	d82c      	bhi.n	80117a4 <__sflush_r+0xb8>
 801174a:	4a2a      	ldr	r2, [pc, #168]	; (80117f4 <__sflush_r+0x108>)
 801174c:	40ca      	lsrs	r2, r1
 801174e:	07d6      	lsls	r6, r2, #31
 8011750:	d528      	bpl.n	80117a4 <__sflush_r+0xb8>
 8011752:	2200      	movs	r2, #0
 8011754:	6062      	str	r2, [r4, #4]
 8011756:	04d9      	lsls	r1, r3, #19
 8011758:	6922      	ldr	r2, [r4, #16]
 801175a:	6022      	str	r2, [r4, #0]
 801175c:	d504      	bpl.n	8011768 <__sflush_r+0x7c>
 801175e:	1c42      	adds	r2, r0, #1
 8011760:	d101      	bne.n	8011766 <__sflush_r+0x7a>
 8011762:	682b      	ldr	r3, [r5, #0]
 8011764:	b903      	cbnz	r3, 8011768 <__sflush_r+0x7c>
 8011766:	6560      	str	r0, [r4, #84]	; 0x54
 8011768:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801176a:	602f      	str	r7, [r5, #0]
 801176c:	2900      	cmp	r1, #0
 801176e:	d0ca      	beq.n	8011706 <__sflush_r+0x1a>
 8011770:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011774:	4299      	cmp	r1, r3
 8011776:	d002      	beq.n	801177e <__sflush_r+0x92>
 8011778:	4628      	mov	r0, r5
 801177a:	f7fe f929 	bl	800f9d0 <_free_r>
 801177e:	2000      	movs	r0, #0
 8011780:	6360      	str	r0, [r4, #52]	; 0x34
 8011782:	e7c1      	b.n	8011708 <__sflush_r+0x1c>
 8011784:	6a21      	ldr	r1, [r4, #32]
 8011786:	2301      	movs	r3, #1
 8011788:	4628      	mov	r0, r5
 801178a:	47b0      	blx	r6
 801178c:	1c41      	adds	r1, r0, #1
 801178e:	d1c7      	bne.n	8011720 <__sflush_r+0x34>
 8011790:	682b      	ldr	r3, [r5, #0]
 8011792:	2b00      	cmp	r3, #0
 8011794:	d0c4      	beq.n	8011720 <__sflush_r+0x34>
 8011796:	2b1d      	cmp	r3, #29
 8011798:	d001      	beq.n	801179e <__sflush_r+0xb2>
 801179a:	2b16      	cmp	r3, #22
 801179c:	d101      	bne.n	80117a2 <__sflush_r+0xb6>
 801179e:	602f      	str	r7, [r5, #0]
 80117a0:	e7b1      	b.n	8011706 <__sflush_r+0x1a>
 80117a2:	89a3      	ldrh	r3, [r4, #12]
 80117a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80117a8:	81a3      	strh	r3, [r4, #12]
 80117aa:	e7ad      	b.n	8011708 <__sflush_r+0x1c>
 80117ac:	690f      	ldr	r7, [r1, #16]
 80117ae:	2f00      	cmp	r7, #0
 80117b0:	d0a9      	beq.n	8011706 <__sflush_r+0x1a>
 80117b2:	0793      	lsls	r3, r2, #30
 80117b4:	680e      	ldr	r6, [r1, #0]
 80117b6:	bf08      	it	eq
 80117b8:	694b      	ldreq	r3, [r1, #20]
 80117ba:	600f      	str	r7, [r1, #0]
 80117bc:	bf18      	it	ne
 80117be:	2300      	movne	r3, #0
 80117c0:	eba6 0807 	sub.w	r8, r6, r7
 80117c4:	608b      	str	r3, [r1, #8]
 80117c6:	f1b8 0f00 	cmp.w	r8, #0
 80117ca:	dd9c      	ble.n	8011706 <__sflush_r+0x1a>
 80117cc:	6a21      	ldr	r1, [r4, #32]
 80117ce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80117d0:	4643      	mov	r3, r8
 80117d2:	463a      	mov	r2, r7
 80117d4:	4628      	mov	r0, r5
 80117d6:	47b0      	blx	r6
 80117d8:	2800      	cmp	r0, #0
 80117da:	dc06      	bgt.n	80117ea <__sflush_r+0xfe>
 80117dc:	89a3      	ldrh	r3, [r4, #12]
 80117de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80117e2:	81a3      	strh	r3, [r4, #12]
 80117e4:	f04f 30ff 	mov.w	r0, #4294967295
 80117e8:	e78e      	b.n	8011708 <__sflush_r+0x1c>
 80117ea:	4407      	add	r7, r0
 80117ec:	eba8 0800 	sub.w	r8, r8, r0
 80117f0:	e7e9      	b.n	80117c6 <__sflush_r+0xda>
 80117f2:	bf00      	nop
 80117f4:	20400001 	.word	0x20400001

080117f8 <_fflush_r>:
 80117f8:	b538      	push	{r3, r4, r5, lr}
 80117fa:	690b      	ldr	r3, [r1, #16]
 80117fc:	4605      	mov	r5, r0
 80117fe:	460c      	mov	r4, r1
 8011800:	b913      	cbnz	r3, 8011808 <_fflush_r+0x10>
 8011802:	2500      	movs	r5, #0
 8011804:	4628      	mov	r0, r5
 8011806:	bd38      	pop	{r3, r4, r5, pc}
 8011808:	b118      	cbz	r0, 8011812 <_fflush_r+0x1a>
 801180a:	6983      	ldr	r3, [r0, #24]
 801180c:	b90b      	cbnz	r3, 8011812 <_fflush_r+0x1a>
 801180e:	f000 f887 	bl	8011920 <__sinit>
 8011812:	4b14      	ldr	r3, [pc, #80]	; (8011864 <_fflush_r+0x6c>)
 8011814:	429c      	cmp	r4, r3
 8011816:	d11b      	bne.n	8011850 <_fflush_r+0x58>
 8011818:	686c      	ldr	r4, [r5, #4]
 801181a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801181e:	2b00      	cmp	r3, #0
 8011820:	d0ef      	beq.n	8011802 <_fflush_r+0xa>
 8011822:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011824:	07d0      	lsls	r0, r2, #31
 8011826:	d404      	bmi.n	8011832 <_fflush_r+0x3a>
 8011828:	0599      	lsls	r1, r3, #22
 801182a:	d402      	bmi.n	8011832 <_fflush_r+0x3a>
 801182c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801182e:	f000 f91a 	bl	8011a66 <__retarget_lock_acquire_recursive>
 8011832:	4628      	mov	r0, r5
 8011834:	4621      	mov	r1, r4
 8011836:	f7ff ff59 	bl	80116ec <__sflush_r>
 801183a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801183c:	07da      	lsls	r2, r3, #31
 801183e:	4605      	mov	r5, r0
 8011840:	d4e0      	bmi.n	8011804 <_fflush_r+0xc>
 8011842:	89a3      	ldrh	r3, [r4, #12]
 8011844:	059b      	lsls	r3, r3, #22
 8011846:	d4dd      	bmi.n	8011804 <_fflush_r+0xc>
 8011848:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801184a:	f000 f90d 	bl	8011a68 <__retarget_lock_release_recursive>
 801184e:	e7d9      	b.n	8011804 <_fflush_r+0xc>
 8011850:	4b05      	ldr	r3, [pc, #20]	; (8011868 <_fflush_r+0x70>)
 8011852:	429c      	cmp	r4, r3
 8011854:	d101      	bne.n	801185a <_fflush_r+0x62>
 8011856:	68ac      	ldr	r4, [r5, #8]
 8011858:	e7df      	b.n	801181a <_fflush_r+0x22>
 801185a:	4b04      	ldr	r3, [pc, #16]	; (801186c <_fflush_r+0x74>)
 801185c:	429c      	cmp	r4, r3
 801185e:	bf08      	it	eq
 8011860:	68ec      	ldreq	r4, [r5, #12]
 8011862:	e7da      	b.n	801181a <_fflush_r+0x22>
 8011864:	0802e774 	.word	0x0802e774
 8011868:	0802e794 	.word	0x0802e794
 801186c:	0802e754 	.word	0x0802e754

08011870 <std>:
 8011870:	2300      	movs	r3, #0
 8011872:	b510      	push	{r4, lr}
 8011874:	4604      	mov	r4, r0
 8011876:	e9c0 3300 	strd	r3, r3, [r0]
 801187a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801187e:	6083      	str	r3, [r0, #8]
 8011880:	8181      	strh	r1, [r0, #12]
 8011882:	6643      	str	r3, [r0, #100]	; 0x64
 8011884:	81c2      	strh	r2, [r0, #14]
 8011886:	6183      	str	r3, [r0, #24]
 8011888:	4619      	mov	r1, r3
 801188a:	2208      	movs	r2, #8
 801188c:	305c      	adds	r0, #92	; 0x5c
 801188e:	f7fe f897 	bl	800f9c0 <memset>
 8011892:	4b05      	ldr	r3, [pc, #20]	; (80118a8 <std+0x38>)
 8011894:	6263      	str	r3, [r4, #36]	; 0x24
 8011896:	4b05      	ldr	r3, [pc, #20]	; (80118ac <std+0x3c>)
 8011898:	62a3      	str	r3, [r4, #40]	; 0x28
 801189a:	4b05      	ldr	r3, [pc, #20]	; (80118b0 <std+0x40>)
 801189c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801189e:	4b05      	ldr	r3, [pc, #20]	; (80118b4 <std+0x44>)
 80118a0:	6224      	str	r4, [r4, #32]
 80118a2:	6323      	str	r3, [r4, #48]	; 0x30
 80118a4:	bd10      	pop	{r4, pc}
 80118a6:	bf00      	nop
 80118a8:	08010779 	.word	0x08010779
 80118ac:	0801079b 	.word	0x0801079b
 80118b0:	080107d3 	.word	0x080107d3
 80118b4:	080107f7 	.word	0x080107f7

080118b8 <_cleanup_r>:
 80118b8:	4901      	ldr	r1, [pc, #4]	; (80118c0 <_cleanup_r+0x8>)
 80118ba:	f000 b8af 	b.w	8011a1c <_fwalk_reent>
 80118be:	bf00      	nop
 80118c0:	080117f9 	.word	0x080117f9

080118c4 <__sfmoreglue>:
 80118c4:	b570      	push	{r4, r5, r6, lr}
 80118c6:	2268      	movs	r2, #104	; 0x68
 80118c8:	1e4d      	subs	r5, r1, #1
 80118ca:	4355      	muls	r5, r2
 80118cc:	460e      	mov	r6, r1
 80118ce:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80118d2:	f7fe f8e9 	bl	800faa8 <_malloc_r>
 80118d6:	4604      	mov	r4, r0
 80118d8:	b140      	cbz	r0, 80118ec <__sfmoreglue+0x28>
 80118da:	2100      	movs	r1, #0
 80118dc:	e9c0 1600 	strd	r1, r6, [r0]
 80118e0:	300c      	adds	r0, #12
 80118e2:	60a0      	str	r0, [r4, #8]
 80118e4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80118e8:	f7fe f86a 	bl	800f9c0 <memset>
 80118ec:	4620      	mov	r0, r4
 80118ee:	bd70      	pop	{r4, r5, r6, pc}

080118f0 <__sfp_lock_acquire>:
 80118f0:	4801      	ldr	r0, [pc, #4]	; (80118f8 <__sfp_lock_acquire+0x8>)
 80118f2:	f000 b8b8 	b.w	8011a66 <__retarget_lock_acquire_recursive>
 80118f6:	bf00      	nop
 80118f8:	20005c55 	.word	0x20005c55

080118fc <__sfp_lock_release>:
 80118fc:	4801      	ldr	r0, [pc, #4]	; (8011904 <__sfp_lock_release+0x8>)
 80118fe:	f000 b8b3 	b.w	8011a68 <__retarget_lock_release_recursive>
 8011902:	bf00      	nop
 8011904:	20005c55 	.word	0x20005c55

08011908 <__sinit_lock_acquire>:
 8011908:	4801      	ldr	r0, [pc, #4]	; (8011910 <__sinit_lock_acquire+0x8>)
 801190a:	f000 b8ac 	b.w	8011a66 <__retarget_lock_acquire_recursive>
 801190e:	bf00      	nop
 8011910:	20005c56 	.word	0x20005c56

08011914 <__sinit_lock_release>:
 8011914:	4801      	ldr	r0, [pc, #4]	; (801191c <__sinit_lock_release+0x8>)
 8011916:	f000 b8a7 	b.w	8011a68 <__retarget_lock_release_recursive>
 801191a:	bf00      	nop
 801191c:	20005c56 	.word	0x20005c56

08011920 <__sinit>:
 8011920:	b510      	push	{r4, lr}
 8011922:	4604      	mov	r4, r0
 8011924:	f7ff fff0 	bl	8011908 <__sinit_lock_acquire>
 8011928:	69a3      	ldr	r3, [r4, #24]
 801192a:	b11b      	cbz	r3, 8011934 <__sinit+0x14>
 801192c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011930:	f7ff bff0 	b.w	8011914 <__sinit_lock_release>
 8011934:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8011938:	6523      	str	r3, [r4, #80]	; 0x50
 801193a:	4b13      	ldr	r3, [pc, #76]	; (8011988 <__sinit+0x68>)
 801193c:	4a13      	ldr	r2, [pc, #76]	; (801198c <__sinit+0x6c>)
 801193e:	681b      	ldr	r3, [r3, #0]
 8011940:	62a2      	str	r2, [r4, #40]	; 0x28
 8011942:	42a3      	cmp	r3, r4
 8011944:	bf04      	itt	eq
 8011946:	2301      	moveq	r3, #1
 8011948:	61a3      	streq	r3, [r4, #24]
 801194a:	4620      	mov	r0, r4
 801194c:	f000 f820 	bl	8011990 <__sfp>
 8011950:	6060      	str	r0, [r4, #4]
 8011952:	4620      	mov	r0, r4
 8011954:	f000 f81c 	bl	8011990 <__sfp>
 8011958:	60a0      	str	r0, [r4, #8]
 801195a:	4620      	mov	r0, r4
 801195c:	f000 f818 	bl	8011990 <__sfp>
 8011960:	2200      	movs	r2, #0
 8011962:	60e0      	str	r0, [r4, #12]
 8011964:	2104      	movs	r1, #4
 8011966:	6860      	ldr	r0, [r4, #4]
 8011968:	f7ff ff82 	bl	8011870 <std>
 801196c:	68a0      	ldr	r0, [r4, #8]
 801196e:	2201      	movs	r2, #1
 8011970:	2109      	movs	r1, #9
 8011972:	f7ff ff7d 	bl	8011870 <std>
 8011976:	68e0      	ldr	r0, [r4, #12]
 8011978:	2202      	movs	r2, #2
 801197a:	2112      	movs	r1, #18
 801197c:	f7ff ff78 	bl	8011870 <std>
 8011980:	2301      	movs	r3, #1
 8011982:	61a3      	str	r3, [r4, #24]
 8011984:	e7d2      	b.n	801192c <__sinit+0xc>
 8011986:	bf00      	nop
 8011988:	0802e578 	.word	0x0802e578
 801198c:	080118b9 	.word	0x080118b9

08011990 <__sfp>:
 8011990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011992:	4607      	mov	r7, r0
 8011994:	f7ff ffac 	bl	80118f0 <__sfp_lock_acquire>
 8011998:	4b1e      	ldr	r3, [pc, #120]	; (8011a14 <__sfp+0x84>)
 801199a:	681e      	ldr	r6, [r3, #0]
 801199c:	69b3      	ldr	r3, [r6, #24]
 801199e:	b913      	cbnz	r3, 80119a6 <__sfp+0x16>
 80119a0:	4630      	mov	r0, r6
 80119a2:	f7ff ffbd 	bl	8011920 <__sinit>
 80119a6:	3648      	adds	r6, #72	; 0x48
 80119a8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80119ac:	3b01      	subs	r3, #1
 80119ae:	d503      	bpl.n	80119b8 <__sfp+0x28>
 80119b0:	6833      	ldr	r3, [r6, #0]
 80119b2:	b30b      	cbz	r3, 80119f8 <__sfp+0x68>
 80119b4:	6836      	ldr	r6, [r6, #0]
 80119b6:	e7f7      	b.n	80119a8 <__sfp+0x18>
 80119b8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80119bc:	b9d5      	cbnz	r5, 80119f4 <__sfp+0x64>
 80119be:	4b16      	ldr	r3, [pc, #88]	; (8011a18 <__sfp+0x88>)
 80119c0:	60e3      	str	r3, [r4, #12]
 80119c2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80119c6:	6665      	str	r5, [r4, #100]	; 0x64
 80119c8:	f000 f84c 	bl	8011a64 <__retarget_lock_init_recursive>
 80119cc:	f7ff ff96 	bl	80118fc <__sfp_lock_release>
 80119d0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80119d4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80119d8:	6025      	str	r5, [r4, #0]
 80119da:	61a5      	str	r5, [r4, #24]
 80119dc:	2208      	movs	r2, #8
 80119de:	4629      	mov	r1, r5
 80119e0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80119e4:	f7fd ffec 	bl	800f9c0 <memset>
 80119e8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80119ec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80119f0:	4620      	mov	r0, r4
 80119f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80119f4:	3468      	adds	r4, #104	; 0x68
 80119f6:	e7d9      	b.n	80119ac <__sfp+0x1c>
 80119f8:	2104      	movs	r1, #4
 80119fa:	4638      	mov	r0, r7
 80119fc:	f7ff ff62 	bl	80118c4 <__sfmoreglue>
 8011a00:	4604      	mov	r4, r0
 8011a02:	6030      	str	r0, [r6, #0]
 8011a04:	2800      	cmp	r0, #0
 8011a06:	d1d5      	bne.n	80119b4 <__sfp+0x24>
 8011a08:	f7ff ff78 	bl	80118fc <__sfp_lock_release>
 8011a0c:	230c      	movs	r3, #12
 8011a0e:	603b      	str	r3, [r7, #0]
 8011a10:	e7ee      	b.n	80119f0 <__sfp+0x60>
 8011a12:	bf00      	nop
 8011a14:	0802e578 	.word	0x0802e578
 8011a18:	ffff0001 	.word	0xffff0001

08011a1c <_fwalk_reent>:
 8011a1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011a20:	4606      	mov	r6, r0
 8011a22:	4688      	mov	r8, r1
 8011a24:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011a28:	2700      	movs	r7, #0
 8011a2a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011a2e:	f1b9 0901 	subs.w	r9, r9, #1
 8011a32:	d505      	bpl.n	8011a40 <_fwalk_reent+0x24>
 8011a34:	6824      	ldr	r4, [r4, #0]
 8011a36:	2c00      	cmp	r4, #0
 8011a38:	d1f7      	bne.n	8011a2a <_fwalk_reent+0xe>
 8011a3a:	4638      	mov	r0, r7
 8011a3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011a40:	89ab      	ldrh	r3, [r5, #12]
 8011a42:	2b01      	cmp	r3, #1
 8011a44:	d907      	bls.n	8011a56 <_fwalk_reent+0x3a>
 8011a46:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011a4a:	3301      	adds	r3, #1
 8011a4c:	d003      	beq.n	8011a56 <_fwalk_reent+0x3a>
 8011a4e:	4629      	mov	r1, r5
 8011a50:	4630      	mov	r0, r6
 8011a52:	47c0      	blx	r8
 8011a54:	4307      	orrs	r7, r0
 8011a56:	3568      	adds	r5, #104	; 0x68
 8011a58:	e7e9      	b.n	8011a2e <_fwalk_reent+0x12>
	...

08011a5c <_localeconv_r>:
 8011a5c:	4800      	ldr	r0, [pc, #0]	; (8011a60 <_localeconv_r+0x4>)
 8011a5e:	4770      	bx	lr
 8011a60:	2000024c 	.word	0x2000024c

08011a64 <__retarget_lock_init_recursive>:
 8011a64:	4770      	bx	lr

08011a66 <__retarget_lock_acquire_recursive>:
 8011a66:	4770      	bx	lr

08011a68 <__retarget_lock_release_recursive>:
 8011a68:	4770      	bx	lr
	...

08011a6c <_lseek_r>:
 8011a6c:	b538      	push	{r3, r4, r5, lr}
 8011a6e:	4d07      	ldr	r5, [pc, #28]	; (8011a8c <_lseek_r+0x20>)
 8011a70:	4604      	mov	r4, r0
 8011a72:	4608      	mov	r0, r1
 8011a74:	4611      	mov	r1, r2
 8011a76:	2200      	movs	r2, #0
 8011a78:	602a      	str	r2, [r5, #0]
 8011a7a:	461a      	mov	r2, r3
 8011a7c:	f7f3 f906 	bl	8004c8c <_lseek>
 8011a80:	1c43      	adds	r3, r0, #1
 8011a82:	d102      	bne.n	8011a8a <_lseek_r+0x1e>
 8011a84:	682b      	ldr	r3, [r5, #0]
 8011a86:	b103      	cbz	r3, 8011a8a <_lseek_r+0x1e>
 8011a88:	6023      	str	r3, [r4, #0]
 8011a8a:	bd38      	pop	{r3, r4, r5, pc}
 8011a8c:	20005c58 	.word	0x20005c58

08011a90 <__swhatbuf_r>:
 8011a90:	b570      	push	{r4, r5, r6, lr}
 8011a92:	460e      	mov	r6, r1
 8011a94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011a98:	2900      	cmp	r1, #0
 8011a9a:	b096      	sub	sp, #88	; 0x58
 8011a9c:	4614      	mov	r4, r2
 8011a9e:	461d      	mov	r5, r3
 8011aa0:	da08      	bge.n	8011ab4 <__swhatbuf_r+0x24>
 8011aa2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8011aa6:	2200      	movs	r2, #0
 8011aa8:	602a      	str	r2, [r5, #0]
 8011aaa:	061a      	lsls	r2, r3, #24
 8011aac:	d410      	bmi.n	8011ad0 <__swhatbuf_r+0x40>
 8011aae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011ab2:	e00e      	b.n	8011ad2 <__swhatbuf_r+0x42>
 8011ab4:	466a      	mov	r2, sp
 8011ab6:	f000 fe11 	bl	80126dc <_fstat_r>
 8011aba:	2800      	cmp	r0, #0
 8011abc:	dbf1      	blt.n	8011aa2 <__swhatbuf_r+0x12>
 8011abe:	9a01      	ldr	r2, [sp, #4]
 8011ac0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011ac4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011ac8:	425a      	negs	r2, r3
 8011aca:	415a      	adcs	r2, r3
 8011acc:	602a      	str	r2, [r5, #0]
 8011ace:	e7ee      	b.n	8011aae <__swhatbuf_r+0x1e>
 8011ad0:	2340      	movs	r3, #64	; 0x40
 8011ad2:	2000      	movs	r0, #0
 8011ad4:	6023      	str	r3, [r4, #0]
 8011ad6:	b016      	add	sp, #88	; 0x58
 8011ad8:	bd70      	pop	{r4, r5, r6, pc}
	...

08011adc <__smakebuf_r>:
 8011adc:	898b      	ldrh	r3, [r1, #12]
 8011ade:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011ae0:	079d      	lsls	r5, r3, #30
 8011ae2:	4606      	mov	r6, r0
 8011ae4:	460c      	mov	r4, r1
 8011ae6:	d507      	bpl.n	8011af8 <__smakebuf_r+0x1c>
 8011ae8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011aec:	6023      	str	r3, [r4, #0]
 8011aee:	6123      	str	r3, [r4, #16]
 8011af0:	2301      	movs	r3, #1
 8011af2:	6163      	str	r3, [r4, #20]
 8011af4:	b002      	add	sp, #8
 8011af6:	bd70      	pop	{r4, r5, r6, pc}
 8011af8:	ab01      	add	r3, sp, #4
 8011afa:	466a      	mov	r2, sp
 8011afc:	f7ff ffc8 	bl	8011a90 <__swhatbuf_r>
 8011b00:	9900      	ldr	r1, [sp, #0]
 8011b02:	4605      	mov	r5, r0
 8011b04:	4630      	mov	r0, r6
 8011b06:	f7fd ffcf 	bl	800faa8 <_malloc_r>
 8011b0a:	b948      	cbnz	r0, 8011b20 <__smakebuf_r+0x44>
 8011b0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011b10:	059a      	lsls	r2, r3, #22
 8011b12:	d4ef      	bmi.n	8011af4 <__smakebuf_r+0x18>
 8011b14:	f023 0303 	bic.w	r3, r3, #3
 8011b18:	f043 0302 	orr.w	r3, r3, #2
 8011b1c:	81a3      	strh	r3, [r4, #12]
 8011b1e:	e7e3      	b.n	8011ae8 <__smakebuf_r+0xc>
 8011b20:	4b0d      	ldr	r3, [pc, #52]	; (8011b58 <__smakebuf_r+0x7c>)
 8011b22:	62b3      	str	r3, [r6, #40]	; 0x28
 8011b24:	89a3      	ldrh	r3, [r4, #12]
 8011b26:	6020      	str	r0, [r4, #0]
 8011b28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011b2c:	81a3      	strh	r3, [r4, #12]
 8011b2e:	9b00      	ldr	r3, [sp, #0]
 8011b30:	6163      	str	r3, [r4, #20]
 8011b32:	9b01      	ldr	r3, [sp, #4]
 8011b34:	6120      	str	r0, [r4, #16]
 8011b36:	b15b      	cbz	r3, 8011b50 <__smakebuf_r+0x74>
 8011b38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011b3c:	4630      	mov	r0, r6
 8011b3e:	f000 fddf 	bl	8012700 <_isatty_r>
 8011b42:	b128      	cbz	r0, 8011b50 <__smakebuf_r+0x74>
 8011b44:	89a3      	ldrh	r3, [r4, #12]
 8011b46:	f023 0303 	bic.w	r3, r3, #3
 8011b4a:	f043 0301 	orr.w	r3, r3, #1
 8011b4e:	81a3      	strh	r3, [r4, #12]
 8011b50:	89a0      	ldrh	r0, [r4, #12]
 8011b52:	4305      	orrs	r5, r0
 8011b54:	81a5      	strh	r5, [r4, #12]
 8011b56:	e7cd      	b.n	8011af4 <__smakebuf_r+0x18>
 8011b58:	080118b9 	.word	0x080118b9

08011b5c <__ascii_mbtowc>:
 8011b5c:	b082      	sub	sp, #8
 8011b5e:	b901      	cbnz	r1, 8011b62 <__ascii_mbtowc+0x6>
 8011b60:	a901      	add	r1, sp, #4
 8011b62:	b142      	cbz	r2, 8011b76 <__ascii_mbtowc+0x1a>
 8011b64:	b14b      	cbz	r3, 8011b7a <__ascii_mbtowc+0x1e>
 8011b66:	7813      	ldrb	r3, [r2, #0]
 8011b68:	600b      	str	r3, [r1, #0]
 8011b6a:	7812      	ldrb	r2, [r2, #0]
 8011b6c:	1e10      	subs	r0, r2, #0
 8011b6e:	bf18      	it	ne
 8011b70:	2001      	movne	r0, #1
 8011b72:	b002      	add	sp, #8
 8011b74:	4770      	bx	lr
 8011b76:	4610      	mov	r0, r2
 8011b78:	e7fb      	b.n	8011b72 <__ascii_mbtowc+0x16>
 8011b7a:	f06f 0001 	mvn.w	r0, #1
 8011b7e:	e7f8      	b.n	8011b72 <__ascii_mbtowc+0x16>

08011b80 <memmove>:
 8011b80:	4288      	cmp	r0, r1
 8011b82:	b510      	push	{r4, lr}
 8011b84:	eb01 0402 	add.w	r4, r1, r2
 8011b88:	d902      	bls.n	8011b90 <memmove+0x10>
 8011b8a:	4284      	cmp	r4, r0
 8011b8c:	4623      	mov	r3, r4
 8011b8e:	d807      	bhi.n	8011ba0 <memmove+0x20>
 8011b90:	1e43      	subs	r3, r0, #1
 8011b92:	42a1      	cmp	r1, r4
 8011b94:	d008      	beq.n	8011ba8 <memmove+0x28>
 8011b96:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011b9a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011b9e:	e7f8      	b.n	8011b92 <memmove+0x12>
 8011ba0:	4402      	add	r2, r0
 8011ba2:	4601      	mov	r1, r0
 8011ba4:	428a      	cmp	r2, r1
 8011ba6:	d100      	bne.n	8011baa <memmove+0x2a>
 8011ba8:	bd10      	pop	{r4, pc}
 8011baa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011bae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011bb2:	e7f7      	b.n	8011ba4 <memmove+0x24>

08011bb4 <__malloc_lock>:
 8011bb4:	4801      	ldr	r0, [pc, #4]	; (8011bbc <__malloc_lock+0x8>)
 8011bb6:	f7ff bf56 	b.w	8011a66 <__retarget_lock_acquire_recursive>
 8011bba:	bf00      	nop
 8011bbc:	20005c54 	.word	0x20005c54

08011bc0 <__malloc_unlock>:
 8011bc0:	4801      	ldr	r0, [pc, #4]	; (8011bc8 <__malloc_unlock+0x8>)
 8011bc2:	f7ff bf51 	b.w	8011a68 <__retarget_lock_release_recursive>
 8011bc6:	bf00      	nop
 8011bc8:	20005c54 	.word	0x20005c54

08011bcc <_Balloc>:
 8011bcc:	b570      	push	{r4, r5, r6, lr}
 8011bce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011bd0:	4604      	mov	r4, r0
 8011bd2:	460d      	mov	r5, r1
 8011bd4:	b976      	cbnz	r6, 8011bf4 <_Balloc+0x28>
 8011bd6:	2010      	movs	r0, #16
 8011bd8:	f7fd fed4 	bl	800f984 <malloc>
 8011bdc:	4602      	mov	r2, r0
 8011bde:	6260      	str	r0, [r4, #36]	; 0x24
 8011be0:	b920      	cbnz	r0, 8011bec <_Balloc+0x20>
 8011be2:	4b18      	ldr	r3, [pc, #96]	; (8011c44 <_Balloc+0x78>)
 8011be4:	4818      	ldr	r0, [pc, #96]	; (8011c48 <_Balloc+0x7c>)
 8011be6:	2166      	movs	r1, #102	; 0x66
 8011be8:	f7fd fe72 	bl	800f8d0 <__assert_func>
 8011bec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011bf0:	6006      	str	r6, [r0, #0]
 8011bf2:	60c6      	str	r6, [r0, #12]
 8011bf4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011bf6:	68f3      	ldr	r3, [r6, #12]
 8011bf8:	b183      	cbz	r3, 8011c1c <_Balloc+0x50>
 8011bfa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011bfc:	68db      	ldr	r3, [r3, #12]
 8011bfe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011c02:	b9b8      	cbnz	r0, 8011c34 <_Balloc+0x68>
 8011c04:	2101      	movs	r1, #1
 8011c06:	fa01 f605 	lsl.w	r6, r1, r5
 8011c0a:	1d72      	adds	r2, r6, #5
 8011c0c:	0092      	lsls	r2, r2, #2
 8011c0e:	4620      	mov	r0, r4
 8011c10:	f000 fb60 	bl	80122d4 <_calloc_r>
 8011c14:	b160      	cbz	r0, 8011c30 <_Balloc+0x64>
 8011c16:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011c1a:	e00e      	b.n	8011c3a <_Balloc+0x6e>
 8011c1c:	2221      	movs	r2, #33	; 0x21
 8011c1e:	2104      	movs	r1, #4
 8011c20:	4620      	mov	r0, r4
 8011c22:	f000 fb57 	bl	80122d4 <_calloc_r>
 8011c26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011c28:	60f0      	str	r0, [r6, #12]
 8011c2a:	68db      	ldr	r3, [r3, #12]
 8011c2c:	2b00      	cmp	r3, #0
 8011c2e:	d1e4      	bne.n	8011bfa <_Balloc+0x2e>
 8011c30:	2000      	movs	r0, #0
 8011c32:	bd70      	pop	{r4, r5, r6, pc}
 8011c34:	6802      	ldr	r2, [r0, #0]
 8011c36:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011c3a:	2300      	movs	r3, #0
 8011c3c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011c40:	e7f7      	b.n	8011c32 <_Balloc+0x66>
 8011c42:	bf00      	nop
 8011c44:	0802e6cf 	.word	0x0802e6cf
 8011c48:	0802e7be 	.word	0x0802e7be

08011c4c <_Bfree>:
 8011c4c:	b570      	push	{r4, r5, r6, lr}
 8011c4e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011c50:	4605      	mov	r5, r0
 8011c52:	460c      	mov	r4, r1
 8011c54:	b976      	cbnz	r6, 8011c74 <_Bfree+0x28>
 8011c56:	2010      	movs	r0, #16
 8011c58:	f7fd fe94 	bl	800f984 <malloc>
 8011c5c:	4602      	mov	r2, r0
 8011c5e:	6268      	str	r0, [r5, #36]	; 0x24
 8011c60:	b920      	cbnz	r0, 8011c6c <_Bfree+0x20>
 8011c62:	4b09      	ldr	r3, [pc, #36]	; (8011c88 <_Bfree+0x3c>)
 8011c64:	4809      	ldr	r0, [pc, #36]	; (8011c8c <_Bfree+0x40>)
 8011c66:	218a      	movs	r1, #138	; 0x8a
 8011c68:	f7fd fe32 	bl	800f8d0 <__assert_func>
 8011c6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011c70:	6006      	str	r6, [r0, #0]
 8011c72:	60c6      	str	r6, [r0, #12]
 8011c74:	b13c      	cbz	r4, 8011c86 <_Bfree+0x3a>
 8011c76:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8011c78:	6862      	ldr	r2, [r4, #4]
 8011c7a:	68db      	ldr	r3, [r3, #12]
 8011c7c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011c80:	6021      	str	r1, [r4, #0]
 8011c82:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011c86:	bd70      	pop	{r4, r5, r6, pc}
 8011c88:	0802e6cf 	.word	0x0802e6cf
 8011c8c:	0802e7be 	.word	0x0802e7be

08011c90 <__multadd>:
 8011c90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011c94:	690d      	ldr	r5, [r1, #16]
 8011c96:	4607      	mov	r7, r0
 8011c98:	460c      	mov	r4, r1
 8011c9a:	461e      	mov	r6, r3
 8011c9c:	f101 0c14 	add.w	ip, r1, #20
 8011ca0:	2000      	movs	r0, #0
 8011ca2:	f8dc 3000 	ldr.w	r3, [ip]
 8011ca6:	b299      	uxth	r1, r3
 8011ca8:	fb02 6101 	mla	r1, r2, r1, r6
 8011cac:	0c1e      	lsrs	r6, r3, #16
 8011cae:	0c0b      	lsrs	r3, r1, #16
 8011cb0:	fb02 3306 	mla	r3, r2, r6, r3
 8011cb4:	b289      	uxth	r1, r1
 8011cb6:	3001      	adds	r0, #1
 8011cb8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011cbc:	4285      	cmp	r5, r0
 8011cbe:	f84c 1b04 	str.w	r1, [ip], #4
 8011cc2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011cc6:	dcec      	bgt.n	8011ca2 <__multadd+0x12>
 8011cc8:	b30e      	cbz	r6, 8011d0e <__multadd+0x7e>
 8011cca:	68a3      	ldr	r3, [r4, #8]
 8011ccc:	42ab      	cmp	r3, r5
 8011cce:	dc19      	bgt.n	8011d04 <__multadd+0x74>
 8011cd0:	6861      	ldr	r1, [r4, #4]
 8011cd2:	4638      	mov	r0, r7
 8011cd4:	3101      	adds	r1, #1
 8011cd6:	f7ff ff79 	bl	8011bcc <_Balloc>
 8011cda:	4680      	mov	r8, r0
 8011cdc:	b928      	cbnz	r0, 8011cea <__multadd+0x5a>
 8011cde:	4602      	mov	r2, r0
 8011ce0:	4b0c      	ldr	r3, [pc, #48]	; (8011d14 <__multadd+0x84>)
 8011ce2:	480d      	ldr	r0, [pc, #52]	; (8011d18 <__multadd+0x88>)
 8011ce4:	21b5      	movs	r1, #181	; 0xb5
 8011ce6:	f7fd fdf3 	bl	800f8d0 <__assert_func>
 8011cea:	6922      	ldr	r2, [r4, #16]
 8011cec:	3202      	adds	r2, #2
 8011cee:	f104 010c 	add.w	r1, r4, #12
 8011cf2:	0092      	lsls	r2, r2, #2
 8011cf4:	300c      	adds	r0, #12
 8011cf6:	f7fd fe55 	bl	800f9a4 <memcpy>
 8011cfa:	4621      	mov	r1, r4
 8011cfc:	4638      	mov	r0, r7
 8011cfe:	f7ff ffa5 	bl	8011c4c <_Bfree>
 8011d02:	4644      	mov	r4, r8
 8011d04:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011d08:	3501      	adds	r5, #1
 8011d0a:	615e      	str	r6, [r3, #20]
 8011d0c:	6125      	str	r5, [r4, #16]
 8011d0e:	4620      	mov	r0, r4
 8011d10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011d14:	0802e741 	.word	0x0802e741
 8011d18:	0802e7be 	.word	0x0802e7be

08011d1c <__hi0bits>:
 8011d1c:	0c03      	lsrs	r3, r0, #16
 8011d1e:	041b      	lsls	r3, r3, #16
 8011d20:	b9d3      	cbnz	r3, 8011d58 <__hi0bits+0x3c>
 8011d22:	0400      	lsls	r0, r0, #16
 8011d24:	2310      	movs	r3, #16
 8011d26:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8011d2a:	bf04      	itt	eq
 8011d2c:	0200      	lsleq	r0, r0, #8
 8011d2e:	3308      	addeq	r3, #8
 8011d30:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8011d34:	bf04      	itt	eq
 8011d36:	0100      	lsleq	r0, r0, #4
 8011d38:	3304      	addeq	r3, #4
 8011d3a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8011d3e:	bf04      	itt	eq
 8011d40:	0080      	lsleq	r0, r0, #2
 8011d42:	3302      	addeq	r3, #2
 8011d44:	2800      	cmp	r0, #0
 8011d46:	db05      	blt.n	8011d54 <__hi0bits+0x38>
 8011d48:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8011d4c:	f103 0301 	add.w	r3, r3, #1
 8011d50:	bf08      	it	eq
 8011d52:	2320      	moveq	r3, #32
 8011d54:	4618      	mov	r0, r3
 8011d56:	4770      	bx	lr
 8011d58:	2300      	movs	r3, #0
 8011d5a:	e7e4      	b.n	8011d26 <__hi0bits+0xa>

08011d5c <__lo0bits>:
 8011d5c:	6803      	ldr	r3, [r0, #0]
 8011d5e:	f013 0207 	ands.w	r2, r3, #7
 8011d62:	4601      	mov	r1, r0
 8011d64:	d00b      	beq.n	8011d7e <__lo0bits+0x22>
 8011d66:	07da      	lsls	r2, r3, #31
 8011d68:	d423      	bmi.n	8011db2 <__lo0bits+0x56>
 8011d6a:	0798      	lsls	r0, r3, #30
 8011d6c:	bf49      	itett	mi
 8011d6e:	085b      	lsrmi	r3, r3, #1
 8011d70:	089b      	lsrpl	r3, r3, #2
 8011d72:	2001      	movmi	r0, #1
 8011d74:	600b      	strmi	r3, [r1, #0]
 8011d76:	bf5c      	itt	pl
 8011d78:	600b      	strpl	r3, [r1, #0]
 8011d7a:	2002      	movpl	r0, #2
 8011d7c:	4770      	bx	lr
 8011d7e:	b298      	uxth	r0, r3
 8011d80:	b9a8      	cbnz	r0, 8011dae <__lo0bits+0x52>
 8011d82:	0c1b      	lsrs	r3, r3, #16
 8011d84:	2010      	movs	r0, #16
 8011d86:	b2da      	uxtb	r2, r3
 8011d88:	b90a      	cbnz	r2, 8011d8e <__lo0bits+0x32>
 8011d8a:	3008      	adds	r0, #8
 8011d8c:	0a1b      	lsrs	r3, r3, #8
 8011d8e:	071a      	lsls	r2, r3, #28
 8011d90:	bf04      	itt	eq
 8011d92:	091b      	lsreq	r3, r3, #4
 8011d94:	3004      	addeq	r0, #4
 8011d96:	079a      	lsls	r2, r3, #30
 8011d98:	bf04      	itt	eq
 8011d9a:	089b      	lsreq	r3, r3, #2
 8011d9c:	3002      	addeq	r0, #2
 8011d9e:	07da      	lsls	r2, r3, #31
 8011da0:	d403      	bmi.n	8011daa <__lo0bits+0x4e>
 8011da2:	085b      	lsrs	r3, r3, #1
 8011da4:	f100 0001 	add.w	r0, r0, #1
 8011da8:	d005      	beq.n	8011db6 <__lo0bits+0x5a>
 8011daa:	600b      	str	r3, [r1, #0]
 8011dac:	4770      	bx	lr
 8011dae:	4610      	mov	r0, r2
 8011db0:	e7e9      	b.n	8011d86 <__lo0bits+0x2a>
 8011db2:	2000      	movs	r0, #0
 8011db4:	4770      	bx	lr
 8011db6:	2020      	movs	r0, #32
 8011db8:	4770      	bx	lr
	...

08011dbc <__i2b>:
 8011dbc:	b510      	push	{r4, lr}
 8011dbe:	460c      	mov	r4, r1
 8011dc0:	2101      	movs	r1, #1
 8011dc2:	f7ff ff03 	bl	8011bcc <_Balloc>
 8011dc6:	4602      	mov	r2, r0
 8011dc8:	b928      	cbnz	r0, 8011dd6 <__i2b+0x1a>
 8011dca:	4b05      	ldr	r3, [pc, #20]	; (8011de0 <__i2b+0x24>)
 8011dcc:	4805      	ldr	r0, [pc, #20]	; (8011de4 <__i2b+0x28>)
 8011dce:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8011dd2:	f7fd fd7d 	bl	800f8d0 <__assert_func>
 8011dd6:	2301      	movs	r3, #1
 8011dd8:	6144      	str	r4, [r0, #20]
 8011dda:	6103      	str	r3, [r0, #16]
 8011ddc:	bd10      	pop	{r4, pc}
 8011dde:	bf00      	nop
 8011de0:	0802e741 	.word	0x0802e741
 8011de4:	0802e7be 	.word	0x0802e7be

08011de8 <__multiply>:
 8011de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011dec:	4691      	mov	r9, r2
 8011dee:	690a      	ldr	r2, [r1, #16]
 8011df0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011df4:	429a      	cmp	r2, r3
 8011df6:	bfb8      	it	lt
 8011df8:	460b      	movlt	r3, r1
 8011dfa:	460c      	mov	r4, r1
 8011dfc:	bfbc      	itt	lt
 8011dfe:	464c      	movlt	r4, r9
 8011e00:	4699      	movlt	r9, r3
 8011e02:	6927      	ldr	r7, [r4, #16]
 8011e04:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011e08:	68a3      	ldr	r3, [r4, #8]
 8011e0a:	6861      	ldr	r1, [r4, #4]
 8011e0c:	eb07 060a 	add.w	r6, r7, sl
 8011e10:	42b3      	cmp	r3, r6
 8011e12:	b085      	sub	sp, #20
 8011e14:	bfb8      	it	lt
 8011e16:	3101      	addlt	r1, #1
 8011e18:	f7ff fed8 	bl	8011bcc <_Balloc>
 8011e1c:	b930      	cbnz	r0, 8011e2c <__multiply+0x44>
 8011e1e:	4602      	mov	r2, r0
 8011e20:	4b44      	ldr	r3, [pc, #272]	; (8011f34 <__multiply+0x14c>)
 8011e22:	4845      	ldr	r0, [pc, #276]	; (8011f38 <__multiply+0x150>)
 8011e24:	f240 115d 	movw	r1, #349	; 0x15d
 8011e28:	f7fd fd52 	bl	800f8d0 <__assert_func>
 8011e2c:	f100 0514 	add.w	r5, r0, #20
 8011e30:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011e34:	462b      	mov	r3, r5
 8011e36:	2200      	movs	r2, #0
 8011e38:	4543      	cmp	r3, r8
 8011e3a:	d321      	bcc.n	8011e80 <__multiply+0x98>
 8011e3c:	f104 0314 	add.w	r3, r4, #20
 8011e40:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8011e44:	f109 0314 	add.w	r3, r9, #20
 8011e48:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8011e4c:	9202      	str	r2, [sp, #8]
 8011e4e:	1b3a      	subs	r2, r7, r4
 8011e50:	3a15      	subs	r2, #21
 8011e52:	f022 0203 	bic.w	r2, r2, #3
 8011e56:	3204      	adds	r2, #4
 8011e58:	f104 0115 	add.w	r1, r4, #21
 8011e5c:	428f      	cmp	r7, r1
 8011e5e:	bf38      	it	cc
 8011e60:	2204      	movcc	r2, #4
 8011e62:	9201      	str	r2, [sp, #4]
 8011e64:	9a02      	ldr	r2, [sp, #8]
 8011e66:	9303      	str	r3, [sp, #12]
 8011e68:	429a      	cmp	r2, r3
 8011e6a:	d80c      	bhi.n	8011e86 <__multiply+0x9e>
 8011e6c:	2e00      	cmp	r6, #0
 8011e6e:	dd03      	ble.n	8011e78 <__multiply+0x90>
 8011e70:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011e74:	2b00      	cmp	r3, #0
 8011e76:	d05a      	beq.n	8011f2e <__multiply+0x146>
 8011e78:	6106      	str	r6, [r0, #16]
 8011e7a:	b005      	add	sp, #20
 8011e7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e80:	f843 2b04 	str.w	r2, [r3], #4
 8011e84:	e7d8      	b.n	8011e38 <__multiply+0x50>
 8011e86:	f8b3 a000 	ldrh.w	sl, [r3]
 8011e8a:	f1ba 0f00 	cmp.w	sl, #0
 8011e8e:	d024      	beq.n	8011eda <__multiply+0xf2>
 8011e90:	f104 0e14 	add.w	lr, r4, #20
 8011e94:	46a9      	mov	r9, r5
 8011e96:	f04f 0c00 	mov.w	ip, #0
 8011e9a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8011e9e:	f8d9 1000 	ldr.w	r1, [r9]
 8011ea2:	fa1f fb82 	uxth.w	fp, r2
 8011ea6:	b289      	uxth	r1, r1
 8011ea8:	fb0a 110b 	mla	r1, sl, fp, r1
 8011eac:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8011eb0:	f8d9 2000 	ldr.w	r2, [r9]
 8011eb4:	4461      	add	r1, ip
 8011eb6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011eba:	fb0a c20b 	mla	r2, sl, fp, ip
 8011ebe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8011ec2:	b289      	uxth	r1, r1
 8011ec4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8011ec8:	4577      	cmp	r7, lr
 8011eca:	f849 1b04 	str.w	r1, [r9], #4
 8011ece:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011ed2:	d8e2      	bhi.n	8011e9a <__multiply+0xb2>
 8011ed4:	9a01      	ldr	r2, [sp, #4]
 8011ed6:	f845 c002 	str.w	ip, [r5, r2]
 8011eda:	9a03      	ldr	r2, [sp, #12]
 8011edc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8011ee0:	3304      	adds	r3, #4
 8011ee2:	f1b9 0f00 	cmp.w	r9, #0
 8011ee6:	d020      	beq.n	8011f2a <__multiply+0x142>
 8011ee8:	6829      	ldr	r1, [r5, #0]
 8011eea:	f104 0c14 	add.w	ip, r4, #20
 8011eee:	46ae      	mov	lr, r5
 8011ef0:	f04f 0a00 	mov.w	sl, #0
 8011ef4:	f8bc b000 	ldrh.w	fp, [ip]
 8011ef8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8011efc:	fb09 220b 	mla	r2, r9, fp, r2
 8011f00:	4492      	add	sl, r2
 8011f02:	b289      	uxth	r1, r1
 8011f04:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8011f08:	f84e 1b04 	str.w	r1, [lr], #4
 8011f0c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8011f10:	f8be 1000 	ldrh.w	r1, [lr]
 8011f14:	0c12      	lsrs	r2, r2, #16
 8011f16:	fb09 1102 	mla	r1, r9, r2, r1
 8011f1a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8011f1e:	4567      	cmp	r7, ip
 8011f20:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8011f24:	d8e6      	bhi.n	8011ef4 <__multiply+0x10c>
 8011f26:	9a01      	ldr	r2, [sp, #4]
 8011f28:	50a9      	str	r1, [r5, r2]
 8011f2a:	3504      	adds	r5, #4
 8011f2c:	e79a      	b.n	8011e64 <__multiply+0x7c>
 8011f2e:	3e01      	subs	r6, #1
 8011f30:	e79c      	b.n	8011e6c <__multiply+0x84>
 8011f32:	bf00      	nop
 8011f34:	0802e741 	.word	0x0802e741
 8011f38:	0802e7be 	.word	0x0802e7be

08011f3c <__pow5mult>:
 8011f3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011f40:	4615      	mov	r5, r2
 8011f42:	f012 0203 	ands.w	r2, r2, #3
 8011f46:	4606      	mov	r6, r0
 8011f48:	460f      	mov	r7, r1
 8011f4a:	d007      	beq.n	8011f5c <__pow5mult+0x20>
 8011f4c:	4c25      	ldr	r4, [pc, #148]	; (8011fe4 <__pow5mult+0xa8>)
 8011f4e:	3a01      	subs	r2, #1
 8011f50:	2300      	movs	r3, #0
 8011f52:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011f56:	f7ff fe9b 	bl	8011c90 <__multadd>
 8011f5a:	4607      	mov	r7, r0
 8011f5c:	10ad      	asrs	r5, r5, #2
 8011f5e:	d03d      	beq.n	8011fdc <__pow5mult+0xa0>
 8011f60:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8011f62:	b97c      	cbnz	r4, 8011f84 <__pow5mult+0x48>
 8011f64:	2010      	movs	r0, #16
 8011f66:	f7fd fd0d 	bl	800f984 <malloc>
 8011f6a:	4602      	mov	r2, r0
 8011f6c:	6270      	str	r0, [r6, #36]	; 0x24
 8011f6e:	b928      	cbnz	r0, 8011f7c <__pow5mult+0x40>
 8011f70:	4b1d      	ldr	r3, [pc, #116]	; (8011fe8 <__pow5mult+0xac>)
 8011f72:	481e      	ldr	r0, [pc, #120]	; (8011fec <__pow5mult+0xb0>)
 8011f74:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8011f78:	f7fd fcaa 	bl	800f8d0 <__assert_func>
 8011f7c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011f80:	6004      	str	r4, [r0, #0]
 8011f82:	60c4      	str	r4, [r0, #12]
 8011f84:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011f88:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011f8c:	b94c      	cbnz	r4, 8011fa2 <__pow5mult+0x66>
 8011f8e:	f240 2171 	movw	r1, #625	; 0x271
 8011f92:	4630      	mov	r0, r6
 8011f94:	f7ff ff12 	bl	8011dbc <__i2b>
 8011f98:	2300      	movs	r3, #0
 8011f9a:	f8c8 0008 	str.w	r0, [r8, #8]
 8011f9e:	4604      	mov	r4, r0
 8011fa0:	6003      	str	r3, [r0, #0]
 8011fa2:	f04f 0900 	mov.w	r9, #0
 8011fa6:	07eb      	lsls	r3, r5, #31
 8011fa8:	d50a      	bpl.n	8011fc0 <__pow5mult+0x84>
 8011faa:	4639      	mov	r1, r7
 8011fac:	4622      	mov	r2, r4
 8011fae:	4630      	mov	r0, r6
 8011fb0:	f7ff ff1a 	bl	8011de8 <__multiply>
 8011fb4:	4639      	mov	r1, r7
 8011fb6:	4680      	mov	r8, r0
 8011fb8:	4630      	mov	r0, r6
 8011fba:	f7ff fe47 	bl	8011c4c <_Bfree>
 8011fbe:	4647      	mov	r7, r8
 8011fc0:	106d      	asrs	r5, r5, #1
 8011fc2:	d00b      	beq.n	8011fdc <__pow5mult+0xa0>
 8011fc4:	6820      	ldr	r0, [r4, #0]
 8011fc6:	b938      	cbnz	r0, 8011fd8 <__pow5mult+0x9c>
 8011fc8:	4622      	mov	r2, r4
 8011fca:	4621      	mov	r1, r4
 8011fcc:	4630      	mov	r0, r6
 8011fce:	f7ff ff0b 	bl	8011de8 <__multiply>
 8011fd2:	6020      	str	r0, [r4, #0]
 8011fd4:	f8c0 9000 	str.w	r9, [r0]
 8011fd8:	4604      	mov	r4, r0
 8011fda:	e7e4      	b.n	8011fa6 <__pow5mult+0x6a>
 8011fdc:	4638      	mov	r0, r7
 8011fde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011fe2:	bf00      	nop
 8011fe4:	0802e910 	.word	0x0802e910
 8011fe8:	0802e6cf 	.word	0x0802e6cf
 8011fec:	0802e7be 	.word	0x0802e7be

08011ff0 <__lshift>:
 8011ff0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011ff4:	460c      	mov	r4, r1
 8011ff6:	6849      	ldr	r1, [r1, #4]
 8011ff8:	6923      	ldr	r3, [r4, #16]
 8011ffa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011ffe:	68a3      	ldr	r3, [r4, #8]
 8012000:	4607      	mov	r7, r0
 8012002:	4691      	mov	r9, r2
 8012004:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012008:	f108 0601 	add.w	r6, r8, #1
 801200c:	42b3      	cmp	r3, r6
 801200e:	db0b      	blt.n	8012028 <__lshift+0x38>
 8012010:	4638      	mov	r0, r7
 8012012:	f7ff fddb 	bl	8011bcc <_Balloc>
 8012016:	4605      	mov	r5, r0
 8012018:	b948      	cbnz	r0, 801202e <__lshift+0x3e>
 801201a:	4602      	mov	r2, r0
 801201c:	4b2a      	ldr	r3, [pc, #168]	; (80120c8 <__lshift+0xd8>)
 801201e:	482b      	ldr	r0, [pc, #172]	; (80120cc <__lshift+0xdc>)
 8012020:	f240 11d9 	movw	r1, #473	; 0x1d9
 8012024:	f7fd fc54 	bl	800f8d0 <__assert_func>
 8012028:	3101      	adds	r1, #1
 801202a:	005b      	lsls	r3, r3, #1
 801202c:	e7ee      	b.n	801200c <__lshift+0x1c>
 801202e:	2300      	movs	r3, #0
 8012030:	f100 0114 	add.w	r1, r0, #20
 8012034:	f100 0210 	add.w	r2, r0, #16
 8012038:	4618      	mov	r0, r3
 801203a:	4553      	cmp	r3, sl
 801203c:	db37      	blt.n	80120ae <__lshift+0xbe>
 801203e:	6920      	ldr	r0, [r4, #16]
 8012040:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012044:	f104 0314 	add.w	r3, r4, #20
 8012048:	f019 091f 	ands.w	r9, r9, #31
 801204c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012050:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8012054:	d02f      	beq.n	80120b6 <__lshift+0xc6>
 8012056:	f1c9 0e20 	rsb	lr, r9, #32
 801205a:	468a      	mov	sl, r1
 801205c:	f04f 0c00 	mov.w	ip, #0
 8012060:	681a      	ldr	r2, [r3, #0]
 8012062:	fa02 f209 	lsl.w	r2, r2, r9
 8012066:	ea42 020c 	orr.w	r2, r2, ip
 801206a:	f84a 2b04 	str.w	r2, [sl], #4
 801206e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012072:	4298      	cmp	r0, r3
 8012074:	fa22 fc0e 	lsr.w	ip, r2, lr
 8012078:	d8f2      	bhi.n	8012060 <__lshift+0x70>
 801207a:	1b03      	subs	r3, r0, r4
 801207c:	3b15      	subs	r3, #21
 801207e:	f023 0303 	bic.w	r3, r3, #3
 8012082:	3304      	adds	r3, #4
 8012084:	f104 0215 	add.w	r2, r4, #21
 8012088:	4290      	cmp	r0, r2
 801208a:	bf38      	it	cc
 801208c:	2304      	movcc	r3, #4
 801208e:	f841 c003 	str.w	ip, [r1, r3]
 8012092:	f1bc 0f00 	cmp.w	ip, #0
 8012096:	d001      	beq.n	801209c <__lshift+0xac>
 8012098:	f108 0602 	add.w	r6, r8, #2
 801209c:	3e01      	subs	r6, #1
 801209e:	4638      	mov	r0, r7
 80120a0:	612e      	str	r6, [r5, #16]
 80120a2:	4621      	mov	r1, r4
 80120a4:	f7ff fdd2 	bl	8011c4c <_Bfree>
 80120a8:	4628      	mov	r0, r5
 80120aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80120ae:	f842 0f04 	str.w	r0, [r2, #4]!
 80120b2:	3301      	adds	r3, #1
 80120b4:	e7c1      	b.n	801203a <__lshift+0x4a>
 80120b6:	3904      	subs	r1, #4
 80120b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80120bc:	f841 2f04 	str.w	r2, [r1, #4]!
 80120c0:	4298      	cmp	r0, r3
 80120c2:	d8f9      	bhi.n	80120b8 <__lshift+0xc8>
 80120c4:	e7ea      	b.n	801209c <__lshift+0xac>
 80120c6:	bf00      	nop
 80120c8:	0802e741 	.word	0x0802e741
 80120cc:	0802e7be 	.word	0x0802e7be

080120d0 <__mcmp>:
 80120d0:	b530      	push	{r4, r5, lr}
 80120d2:	6902      	ldr	r2, [r0, #16]
 80120d4:	690c      	ldr	r4, [r1, #16]
 80120d6:	1b12      	subs	r2, r2, r4
 80120d8:	d10e      	bne.n	80120f8 <__mcmp+0x28>
 80120da:	f100 0314 	add.w	r3, r0, #20
 80120de:	3114      	adds	r1, #20
 80120e0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80120e4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80120e8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80120ec:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80120f0:	42a5      	cmp	r5, r4
 80120f2:	d003      	beq.n	80120fc <__mcmp+0x2c>
 80120f4:	d305      	bcc.n	8012102 <__mcmp+0x32>
 80120f6:	2201      	movs	r2, #1
 80120f8:	4610      	mov	r0, r2
 80120fa:	bd30      	pop	{r4, r5, pc}
 80120fc:	4283      	cmp	r3, r0
 80120fe:	d3f3      	bcc.n	80120e8 <__mcmp+0x18>
 8012100:	e7fa      	b.n	80120f8 <__mcmp+0x28>
 8012102:	f04f 32ff 	mov.w	r2, #4294967295
 8012106:	e7f7      	b.n	80120f8 <__mcmp+0x28>

08012108 <__mdiff>:
 8012108:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801210c:	460c      	mov	r4, r1
 801210e:	4606      	mov	r6, r0
 8012110:	4611      	mov	r1, r2
 8012112:	4620      	mov	r0, r4
 8012114:	4690      	mov	r8, r2
 8012116:	f7ff ffdb 	bl	80120d0 <__mcmp>
 801211a:	1e05      	subs	r5, r0, #0
 801211c:	d110      	bne.n	8012140 <__mdiff+0x38>
 801211e:	4629      	mov	r1, r5
 8012120:	4630      	mov	r0, r6
 8012122:	f7ff fd53 	bl	8011bcc <_Balloc>
 8012126:	b930      	cbnz	r0, 8012136 <__mdiff+0x2e>
 8012128:	4b3a      	ldr	r3, [pc, #232]	; (8012214 <__mdiff+0x10c>)
 801212a:	4602      	mov	r2, r0
 801212c:	f240 2132 	movw	r1, #562	; 0x232
 8012130:	4839      	ldr	r0, [pc, #228]	; (8012218 <__mdiff+0x110>)
 8012132:	f7fd fbcd 	bl	800f8d0 <__assert_func>
 8012136:	2301      	movs	r3, #1
 8012138:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801213c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012140:	bfa4      	itt	ge
 8012142:	4643      	movge	r3, r8
 8012144:	46a0      	movge	r8, r4
 8012146:	4630      	mov	r0, r6
 8012148:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801214c:	bfa6      	itte	ge
 801214e:	461c      	movge	r4, r3
 8012150:	2500      	movge	r5, #0
 8012152:	2501      	movlt	r5, #1
 8012154:	f7ff fd3a 	bl	8011bcc <_Balloc>
 8012158:	b920      	cbnz	r0, 8012164 <__mdiff+0x5c>
 801215a:	4b2e      	ldr	r3, [pc, #184]	; (8012214 <__mdiff+0x10c>)
 801215c:	4602      	mov	r2, r0
 801215e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8012162:	e7e5      	b.n	8012130 <__mdiff+0x28>
 8012164:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8012168:	6926      	ldr	r6, [r4, #16]
 801216a:	60c5      	str	r5, [r0, #12]
 801216c:	f104 0914 	add.w	r9, r4, #20
 8012170:	f108 0514 	add.w	r5, r8, #20
 8012174:	f100 0e14 	add.w	lr, r0, #20
 8012178:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801217c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8012180:	f108 0210 	add.w	r2, r8, #16
 8012184:	46f2      	mov	sl, lr
 8012186:	2100      	movs	r1, #0
 8012188:	f859 3b04 	ldr.w	r3, [r9], #4
 801218c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8012190:	fa1f f883 	uxth.w	r8, r3
 8012194:	fa11 f18b 	uxtah	r1, r1, fp
 8012198:	0c1b      	lsrs	r3, r3, #16
 801219a:	eba1 0808 	sub.w	r8, r1, r8
 801219e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80121a2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80121a6:	fa1f f888 	uxth.w	r8, r8
 80121aa:	1419      	asrs	r1, r3, #16
 80121ac:	454e      	cmp	r6, r9
 80121ae:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80121b2:	f84a 3b04 	str.w	r3, [sl], #4
 80121b6:	d8e7      	bhi.n	8012188 <__mdiff+0x80>
 80121b8:	1b33      	subs	r3, r6, r4
 80121ba:	3b15      	subs	r3, #21
 80121bc:	f023 0303 	bic.w	r3, r3, #3
 80121c0:	3304      	adds	r3, #4
 80121c2:	3415      	adds	r4, #21
 80121c4:	42a6      	cmp	r6, r4
 80121c6:	bf38      	it	cc
 80121c8:	2304      	movcc	r3, #4
 80121ca:	441d      	add	r5, r3
 80121cc:	4473      	add	r3, lr
 80121ce:	469e      	mov	lr, r3
 80121d0:	462e      	mov	r6, r5
 80121d2:	4566      	cmp	r6, ip
 80121d4:	d30e      	bcc.n	80121f4 <__mdiff+0xec>
 80121d6:	f10c 0203 	add.w	r2, ip, #3
 80121da:	1b52      	subs	r2, r2, r5
 80121dc:	f022 0203 	bic.w	r2, r2, #3
 80121e0:	3d03      	subs	r5, #3
 80121e2:	45ac      	cmp	ip, r5
 80121e4:	bf38      	it	cc
 80121e6:	2200      	movcc	r2, #0
 80121e8:	441a      	add	r2, r3
 80121ea:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80121ee:	b17b      	cbz	r3, 8012210 <__mdiff+0x108>
 80121f0:	6107      	str	r7, [r0, #16]
 80121f2:	e7a3      	b.n	801213c <__mdiff+0x34>
 80121f4:	f856 8b04 	ldr.w	r8, [r6], #4
 80121f8:	fa11 f288 	uxtah	r2, r1, r8
 80121fc:	1414      	asrs	r4, r2, #16
 80121fe:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8012202:	b292      	uxth	r2, r2
 8012204:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8012208:	f84e 2b04 	str.w	r2, [lr], #4
 801220c:	1421      	asrs	r1, r4, #16
 801220e:	e7e0      	b.n	80121d2 <__mdiff+0xca>
 8012210:	3f01      	subs	r7, #1
 8012212:	e7ea      	b.n	80121ea <__mdiff+0xe2>
 8012214:	0802e741 	.word	0x0802e741
 8012218:	0802e7be 	.word	0x0802e7be

0801221c <__d2b>:
 801221c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012220:	4689      	mov	r9, r1
 8012222:	2101      	movs	r1, #1
 8012224:	ec57 6b10 	vmov	r6, r7, d0
 8012228:	4690      	mov	r8, r2
 801222a:	f7ff fccf 	bl	8011bcc <_Balloc>
 801222e:	4604      	mov	r4, r0
 8012230:	b930      	cbnz	r0, 8012240 <__d2b+0x24>
 8012232:	4602      	mov	r2, r0
 8012234:	4b25      	ldr	r3, [pc, #148]	; (80122cc <__d2b+0xb0>)
 8012236:	4826      	ldr	r0, [pc, #152]	; (80122d0 <__d2b+0xb4>)
 8012238:	f240 310a 	movw	r1, #778	; 0x30a
 801223c:	f7fd fb48 	bl	800f8d0 <__assert_func>
 8012240:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8012244:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012248:	bb35      	cbnz	r5, 8012298 <__d2b+0x7c>
 801224a:	2e00      	cmp	r6, #0
 801224c:	9301      	str	r3, [sp, #4]
 801224e:	d028      	beq.n	80122a2 <__d2b+0x86>
 8012250:	4668      	mov	r0, sp
 8012252:	9600      	str	r6, [sp, #0]
 8012254:	f7ff fd82 	bl	8011d5c <__lo0bits>
 8012258:	9900      	ldr	r1, [sp, #0]
 801225a:	b300      	cbz	r0, 801229e <__d2b+0x82>
 801225c:	9a01      	ldr	r2, [sp, #4]
 801225e:	f1c0 0320 	rsb	r3, r0, #32
 8012262:	fa02 f303 	lsl.w	r3, r2, r3
 8012266:	430b      	orrs	r3, r1
 8012268:	40c2      	lsrs	r2, r0
 801226a:	6163      	str	r3, [r4, #20]
 801226c:	9201      	str	r2, [sp, #4]
 801226e:	9b01      	ldr	r3, [sp, #4]
 8012270:	61a3      	str	r3, [r4, #24]
 8012272:	2b00      	cmp	r3, #0
 8012274:	bf14      	ite	ne
 8012276:	2202      	movne	r2, #2
 8012278:	2201      	moveq	r2, #1
 801227a:	6122      	str	r2, [r4, #16]
 801227c:	b1d5      	cbz	r5, 80122b4 <__d2b+0x98>
 801227e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8012282:	4405      	add	r5, r0
 8012284:	f8c9 5000 	str.w	r5, [r9]
 8012288:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801228c:	f8c8 0000 	str.w	r0, [r8]
 8012290:	4620      	mov	r0, r4
 8012292:	b003      	add	sp, #12
 8012294:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012298:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801229c:	e7d5      	b.n	801224a <__d2b+0x2e>
 801229e:	6161      	str	r1, [r4, #20]
 80122a0:	e7e5      	b.n	801226e <__d2b+0x52>
 80122a2:	a801      	add	r0, sp, #4
 80122a4:	f7ff fd5a 	bl	8011d5c <__lo0bits>
 80122a8:	9b01      	ldr	r3, [sp, #4]
 80122aa:	6163      	str	r3, [r4, #20]
 80122ac:	2201      	movs	r2, #1
 80122ae:	6122      	str	r2, [r4, #16]
 80122b0:	3020      	adds	r0, #32
 80122b2:	e7e3      	b.n	801227c <__d2b+0x60>
 80122b4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80122b8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80122bc:	f8c9 0000 	str.w	r0, [r9]
 80122c0:	6918      	ldr	r0, [r3, #16]
 80122c2:	f7ff fd2b 	bl	8011d1c <__hi0bits>
 80122c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80122ca:	e7df      	b.n	801228c <__d2b+0x70>
 80122cc:	0802e741 	.word	0x0802e741
 80122d0:	0802e7be 	.word	0x0802e7be

080122d4 <_calloc_r>:
 80122d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80122d6:	fba1 2402 	umull	r2, r4, r1, r2
 80122da:	b94c      	cbnz	r4, 80122f0 <_calloc_r+0x1c>
 80122dc:	4611      	mov	r1, r2
 80122de:	9201      	str	r2, [sp, #4]
 80122e0:	f7fd fbe2 	bl	800faa8 <_malloc_r>
 80122e4:	9a01      	ldr	r2, [sp, #4]
 80122e6:	4605      	mov	r5, r0
 80122e8:	b930      	cbnz	r0, 80122f8 <_calloc_r+0x24>
 80122ea:	4628      	mov	r0, r5
 80122ec:	b003      	add	sp, #12
 80122ee:	bd30      	pop	{r4, r5, pc}
 80122f0:	220c      	movs	r2, #12
 80122f2:	6002      	str	r2, [r0, #0]
 80122f4:	2500      	movs	r5, #0
 80122f6:	e7f8      	b.n	80122ea <_calloc_r+0x16>
 80122f8:	4621      	mov	r1, r4
 80122fa:	f7fd fb61 	bl	800f9c0 <memset>
 80122fe:	e7f4      	b.n	80122ea <_calloc_r+0x16>

08012300 <_realloc_r>:
 8012300:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012304:	4680      	mov	r8, r0
 8012306:	4614      	mov	r4, r2
 8012308:	460e      	mov	r6, r1
 801230a:	b921      	cbnz	r1, 8012316 <_realloc_r+0x16>
 801230c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012310:	4611      	mov	r1, r2
 8012312:	f7fd bbc9 	b.w	800faa8 <_malloc_r>
 8012316:	b92a      	cbnz	r2, 8012324 <_realloc_r+0x24>
 8012318:	f7fd fb5a 	bl	800f9d0 <_free_r>
 801231c:	4625      	mov	r5, r4
 801231e:	4628      	mov	r0, r5
 8012320:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012324:	f000 f9fc 	bl	8012720 <_malloc_usable_size_r>
 8012328:	4284      	cmp	r4, r0
 801232a:	4607      	mov	r7, r0
 801232c:	d802      	bhi.n	8012334 <_realloc_r+0x34>
 801232e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012332:	d812      	bhi.n	801235a <_realloc_r+0x5a>
 8012334:	4621      	mov	r1, r4
 8012336:	4640      	mov	r0, r8
 8012338:	f7fd fbb6 	bl	800faa8 <_malloc_r>
 801233c:	4605      	mov	r5, r0
 801233e:	2800      	cmp	r0, #0
 8012340:	d0ed      	beq.n	801231e <_realloc_r+0x1e>
 8012342:	42bc      	cmp	r4, r7
 8012344:	4622      	mov	r2, r4
 8012346:	4631      	mov	r1, r6
 8012348:	bf28      	it	cs
 801234a:	463a      	movcs	r2, r7
 801234c:	f7fd fb2a 	bl	800f9a4 <memcpy>
 8012350:	4631      	mov	r1, r6
 8012352:	4640      	mov	r0, r8
 8012354:	f7fd fb3c 	bl	800f9d0 <_free_r>
 8012358:	e7e1      	b.n	801231e <_realloc_r+0x1e>
 801235a:	4635      	mov	r5, r6
 801235c:	e7df      	b.n	801231e <_realloc_r+0x1e>

0801235e <__ssputs_r>:
 801235e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012362:	688e      	ldr	r6, [r1, #8]
 8012364:	429e      	cmp	r6, r3
 8012366:	4682      	mov	sl, r0
 8012368:	460c      	mov	r4, r1
 801236a:	4690      	mov	r8, r2
 801236c:	461f      	mov	r7, r3
 801236e:	d838      	bhi.n	80123e2 <__ssputs_r+0x84>
 8012370:	898a      	ldrh	r2, [r1, #12]
 8012372:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8012376:	d032      	beq.n	80123de <__ssputs_r+0x80>
 8012378:	6825      	ldr	r5, [r4, #0]
 801237a:	6909      	ldr	r1, [r1, #16]
 801237c:	eba5 0901 	sub.w	r9, r5, r1
 8012380:	6965      	ldr	r5, [r4, #20]
 8012382:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012386:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801238a:	3301      	adds	r3, #1
 801238c:	444b      	add	r3, r9
 801238e:	106d      	asrs	r5, r5, #1
 8012390:	429d      	cmp	r5, r3
 8012392:	bf38      	it	cc
 8012394:	461d      	movcc	r5, r3
 8012396:	0553      	lsls	r3, r2, #21
 8012398:	d531      	bpl.n	80123fe <__ssputs_r+0xa0>
 801239a:	4629      	mov	r1, r5
 801239c:	f7fd fb84 	bl	800faa8 <_malloc_r>
 80123a0:	4606      	mov	r6, r0
 80123a2:	b950      	cbnz	r0, 80123ba <__ssputs_r+0x5c>
 80123a4:	230c      	movs	r3, #12
 80123a6:	f8ca 3000 	str.w	r3, [sl]
 80123aa:	89a3      	ldrh	r3, [r4, #12]
 80123ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80123b0:	81a3      	strh	r3, [r4, #12]
 80123b2:	f04f 30ff 	mov.w	r0, #4294967295
 80123b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80123ba:	6921      	ldr	r1, [r4, #16]
 80123bc:	464a      	mov	r2, r9
 80123be:	f7fd faf1 	bl	800f9a4 <memcpy>
 80123c2:	89a3      	ldrh	r3, [r4, #12]
 80123c4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80123c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80123cc:	81a3      	strh	r3, [r4, #12]
 80123ce:	6126      	str	r6, [r4, #16]
 80123d0:	6165      	str	r5, [r4, #20]
 80123d2:	444e      	add	r6, r9
 80123d4:	eba5 0509 	sub.w	r5, r5, r9
 80123d8:	6026      	str	r6, [r4, #0]
 80123da:	60a5      	str	r5, [r4, #8]
 80123dc:	463e      	mov	r6, r7
 80123de:	42be      	cmp	r6, r7
 80123e0:	d900      	bls.n	80123e4 <__ssputs_r+0x86>
 80123e2:	463e      	mov	r6, r7
 80123e4:	6820      	ldr	r0, [r4, #0]
 80123e6:	4632      	mov	r2, r6
 80123e8:	4641      	mov	r1, r8
 80123ea:	f7ff fbc9 	bl	8011b80 <memmove>
 80123ee:	68a3      	ldr	r3, [r4, #8]
 80123f0:	1b9b      	subs	r3, r3, r6
 80123f2:	60a3      	str	r3, [r4, #8]
 80123f4:	6823      	ldr	r3, [r4, #0]
 80123f6:	4433      	add	r3, r6
 80123f8:	6023      	str	r3, [r4, #0]
 80123fa:	2000      	movs	r0, #0
 80123fc:	e7db      	b.n	80123b6 <__ssputs_r+0x58>
 80123fe:	462a      	mov	r2, r5
 8012400:	f7ff ff7e 	bl	8012300 <_realloc_r>
 8012404:	4606      	mov	r6, r0
 8012406:	2800      	cmp	r0, #0
 8012408:	d1e1      	bne.n	80123ce <__ssputs_r+0x70>
 801240a:	6921      	ldr	r1, [r4, #16]
 801240c:	4650      	mov	r0, sl
 801240e:	f7fd fadf 	bl	800f9d0 <_free_r>
 8012412:	e7c7      	b.n	80123a4 <__ssputs_r+0x46>

08012414 <_svfiprintf_r>:
 8012414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012418:	4698      	mov	r8, r3
 801241a:	898b      	ldrh	r3, [r1, #12]
 801241c:	061b      	lsls	r3, r3, #24
 801241e:	b09d      	sub	sp, #116	; 0x74
 8012420:	4607      	mov	r7, r0
 8012422:	460d      	mov	r5, r1
 8012424:	4614      	mov	r4, r2
 8012426:	d50e      	bpl.n	8012446 <_svfiprintf_r+0x32>
 8012428:	690b      	ldr	r3, [r1, #16]
 801242a:	b963      	cbnz	r3, 8012446 <_svfiprintf_r+0x32>
 801242c:	2140      	movs	r1, #64	; 0x40
 801242e:	f7fd fb3b 	bl	800faa8 <_malloc_r>
 8012432:	6028      	str	r0, [r5, #0]
 8012434:	6128      	str	r0, [r5, #16]
 8012436:	b920      	cbnz	r0, 8012442 <_svfiprintf_r+0x2e>
 8012438:	230c      	movs	r3, #12
 801243a:	603b      	str	r3, [r7, #0]
 801243c:	f04f 30ff 	mov.w	r0, #4294967295
 8012440:	e0d1      	b.n	80125e6 <_svfiprintf_r+0x1d2>
 8012442:	2340      	movs	r3, #64	; 0x40
 8012444:	616b      	str	r3, [r5, #20]
 8012446:	2300      	movs	r3, #0
 8012448:	9309      	str	r3, [sp, #36]	; 0x24
 801244a:	2320      	movs	r3, #32
 801244c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012450:	f8cd 800c 	str.w	r8, [sp, #12]
 8012454:	2330      	movs	r3, #48	; 0x30
 8012456:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8012600 <_svfiprintf_r+0x1ec>
 801245a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801245e:	f04f 0901 	mov.w	r9, #1
 8012462:	4623      	mov	r3, r4
 8012464:	469a      	mov	sl, r3
 8012466:	f813 2b01 	ldrb.w	r2, [r3], #1
 801246a:	b10a      	cbz	r2, 8012470 <_svfiprintf_r+0x5c>
 801246c:	2a25      	cmp	r2, #37	; 0x25
 801246e:	d1f9      	bne.n	8012464 <_svfiprintf_r+0x50>
 8012470:	ebba 0b04 	subs.w	fp, sl, r4
 8012474:	d00b      	beq.n	801248e <_svfiprintf_r+0x7a>
 8012476:	465b      	mov	r3, fp
 8012478:	4622      	mov	r2, r4
 801247a:	4629      	mov	r1, r5
 801247c:	4638      	mov	r0, r7
 801247e:	f7ff ff6e 	bl	801235e <__ssputs_r>
 8012482:	3001      	adds	r0, #1
 8012484:	f000 80aa 	beq.w	80125dc <_svfiprintf_r+0x1c8>
 8012488:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801248a:	445a      	add	r2, fp
 801248c:	9209      	str	r2, [sp, #36]	; 0x24
 801248e:	f89a 3000 	ldrb.w	r3, [sl]
 8012492:	2b00      	cmp	r3, #0
 8012494:	f000 80a2 	beq.w	80125dc <_svfiprintf_r+0x1c8>
 8012498:	2300      	movs	r3, #0
 801249a:	f04f 32ff 	mov.w	r2, #4294967295
 801249e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80124a2:	f10a 0a01 	add.w	sl, sl, #1
 80124a6:	9304      	str	r3, [sp, #16]
 80124a8:	9307      	str	r3, [sp, #28]
 80124aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80124ae:	931a      	str	r3, [sp, #104]	; 0x68
 80124b0:	4654      	mov	r4, sl
 80124b2:	2205      	movs	r2, #5
 80124b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80124b8:	4851      	ldr	r0, [pc, #324]	; (8012600 <_svfiprintf_r+0x1ec>)
 80124ba:	f7ed fea1 	bl	8000200 <memchr>
 80124be:	9a04      	ldr	r2, [sp, #16]
 80124c0:	b9d8      	cbnz	r0, 80124fa <_svfiprintf_r+0xe6>
 80124c2:	06d0      	lsls	r0, r2, #27
 80124c4:	bf44      	itt	mi
 80124c6:	2320      	movmi	r3, #32
 80124c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80124cc:	0711      	lsls	r1, r2, #28
 80124ce:	bf44      	itt	mi
 80124d0:	232b      	movmi	r3, #43	; 0x2b
 80124d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80124d6:	f89a 3000 	ldrb.w	r3, [sl]
 80124da:	2b2a      	cmp	r3, #42	; 0x2a
 80124dc:	d015      	beq.n	801250a <_svfiprintf_r+0xf6>
 80124de:	9a07      	ldr	r2, [sp, #28]
 80124e0:	4654      	mov	r4, sl
 80124e2:	2000      	movs	r0, #0
 80124e4:	f04f 0c0a 	mov.w	ip, #10
 80124e8:	4621      	mov	r1, r4
 80124ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80124ee:	3b30      	subs	r3, #48	; 0x30
 80124f0:	2b09      	cmp	r3, #9
 80124f2:	d94e      	bls.n	8012592 <_svfiprintf_r+0x17e>
 80124f4:	b1b0      	cbz	r0, 8012524 <_svfiprintf_r+0x110>
 80124f6:	9207      	str	r2, [sp, #28]
 80124f8:	e014      	b.n	8012524 <_svfiprintf_r+0x110>
 80124fa:	eba0 0308 	sub.w	r3, r0, r8
 80124fe:	fa09 f303 	lsl.w	r3, r9, r3
 8012502:	4313      	orrs	r3, r2
 8012504:	9304      	str	r3, [sp, #16]
 8012506:	46a2      	mov	sl, r4
 8012508:	e7d2      	b.n	80124b0 <_svfiprintf_r+0x9c>
 801250a:	9b03      	ldr	r3, [sp, #12]
 801250c:	1d19      	adds	r1, r3, #4
 801250e:	681b      	ldr	r3, [r3, #0]
 8012510:	9103      	str	r1, [sp, #12]
 8012512:	2b00      	cmp	r3, #0
 8012514:	bfbb      	ittet	lt
 8012516:	425b      	neglt	r3, r3
 8012518:	f042 0202 	orrlt.w	r2, r2, #2
 801251c:	9307      	strge	r3, [sp, #28]
 801251e:	9307      	strlt	r3, [sp, #28]
 8012520:	bfb8      	it	lt
 8012522:	9204      	strlt	r2, [sp, #16]
 8012524:	7823      	ldrb	r3, [r4, #0]
 8012526:	2b2e      	cmp	r3, #46	; 0x2e
 8012528:	d10c      	bne.n	8012544 <_svfiprintf_r+0x130>
 801252a:	7863      	ldrb	r3, [r4, #1]
 801252c:	2b2a      	cmp	r3, #42	; 0x2a
 801252e:	d135      	bne.n	801259c <_svfiprintf_r+0x188>
 8012530:	9b03      	ldr	r3, [sp, #12]
 8012532:	1d1a      	adds	r2, r3, #4
 8012534:	681b      	ldr	r3, [r3, #0]
 8012536:	9203      	str	r2, [sp, #12]
 8012538:	2b00      	cmp	r3, #0
 801253a:	bfb8      	it	lt
 801253c:	f04f 33ff 	movlt.w	r3, #4294967295
 8012540:	3402      	adds	r4, #2
 8012542:	9305      	str	r3, [sp, #20]
 8012544:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8012610 <_svfiprintf_r+0x1fc>
 8012548:	7821      	ldrb	r1, [r4, #0]
 801254a:	2203      	movs	r2, #3
 801254c:	4650      	mov	r0, sl
 801254e:	f7ed fe57 	bl	8000200 <memchr>
 8012552:	b140      	cbz	r0, 8012566 <_svfiprintf_r+0x152>
 8012554:	2340      	movs	r3, #64	; 0x40
 8012556:	eba0 000a 	sub.w	r0, r0, sl
 801255a:	fa03 f000 	lsl.w	r0, r3, r0
 801255e:	9b04      	ldr	r3, [sp, #16]
 8012560:	4303      	orrs	r3, r0
 8012562:	3401      	adds	r4, #1
 8012564:	9304      	str	r3, [sp, #16]
 8012566:	f814 1b01 	ldrb.w	r1, [r4], #1
 801256a:	4826      	ldr	r0, [pc, #152]	; (8012604 <_svfiprintf_r+0x1f0>)
 801256c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012570:	2206      	movs	r2, #6
 8012572:	f7ed fe45 	bl	8000200 <memchr>
 8012576:	2800      	cmp	r0, #0
 8012578:	d038      	beq.n	80125ec <_svfiprintf_r+0x1d8>
 801257a:	4b23      	ldr	r3, [pc, #140]	; (8012608 <_svfiprintf_r+0x1f4>)
 801257c:	bb1b      	cbnz	r3, 80125c6 <_svfiprintf_r+0x1b2>
 801257e:	9b03      	ldr	r3, [sp, #12]
 8012580:	3307      	adds	r3, #7
 8012582:	f023 0307 	bic.w	r3, r3, #7
 8012586:	3308      	adds	r3, #8
 8012588:	9303      	str	r3, [sp, #12]
 801258a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801258c:	4433      	add	r3, r6
 801258e:	9309      	str	r3, [sp, #36]	; 0x24
 8012590:	e767      	b.n	8012462 <_svfiprintf_r+0x4e>
 8012592:	fb0c 3202 	mla	r2, ip, r2, r3
 8012596:	460c      	mov	r4, r1
 8012598:	2001      	movs	r0, #1
 801259a:	e7a5      	b.n	80124e8 <_svfiprintf_r+0xd4>
 801259c:	2300      	movs	r3, #0
 801259e:	3401      	adds	r4, #1
 80125a0:	9305      	str	r3, [sp, #20]
 80125a2:	4619      	mov	r1, r3
 80125a4:	f04f 0c0a 	mov.w	ip, #10
 80125a8:	4620      	mov	r0, r4
 80125aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80125ae:	3a30      	subs	r2, #48	; 0x30
 80125b0:	2a09      	cmp	r2, #9
 80125b2:	d903      	bls.n	80125bc <_svfiprintf_r+0x1a8>
 80125b4:	2b00      	cmp	r3, #0
 80125b6:	d0c5      	beq.n	8012544 <_svfiprintf_r+0x130>
 80125b8:	9105      	str	r1, [sp, #20]
 80125ba:	e7c3      	b.n	8012544 <_svfiprintf_r+0x130>
 80125bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80125c0:	4604      	mov	r4, r0
 80125c2:	2301      	movs	r3, #1
 80125c4:	e7f0      	b.n	80125a8 <_svfiprintf_r+0x194>
 80125c6:	ab03      	add	r3, sp, #12
 80125c8:	9300      	str	r3, [sp, #0]
 80125ca:	462a      	mov	r2, r5
 80125cc:	4b0f      	ldr	r3, [pc, #60]	; (801260c <_svfiprintf_r+0x1f8>)
 80125ce:	a904      	add	r1, sp, #16
 80125d0:	4638      	mov	r0, r7
 80125d2:	f7fd fcd7 	bl	800ff84 <_printf_float>
 80125d6:	1c42      	adds	r2, r0, #1
 80125d8:	4606      	mov	r6, r0
 80125da:	d1d6      	bne.n	801258a <_svfiprintf_r+0x176>
 80125dc:	89ab      	ldrh	r3, [r5, #12]
 80125de:	065b      	lsls	r3, r3, #25
 80125e0:	f53f af2c 	bmi.w	801243c <_svfiprintf_r+0x28>
 80125e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80125e6:	b01d      	add	sp, #116	; 0x74
 80125e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125ec:	ab03      	add	r3, sp, #12
 80125ee:	9300      	str	r3, [sp, #0]
 80125f0:	462a      	mov	r2, r5
 80125f2:	4b06      	ldr	r3, [pc, #24]	; (801260c <_svfiprintf_r+0x1f8>)
 80125f4:	a904      	add	r1, sp, #16
 80125f6:	4638      	mov	r0, r7
 80125f8:	f7fd ff68 	bl	80104cc <_printf_i>
 80125fc:	e7eb      	b.n	80125d6 <_svfiprintf_r+0x1c2>
 80125fe:	bf00      	nop
 8012600:	0802e57c 	.word	0x0802e57c
 8012604:	0802e586 	.word	0x0802e586
 8012608:	0800ff85 	.word	0x0800ff85
 801260c:	0801235f 	.word	0x0801235f
 8012610:	0802e582 	.word	0x0802e582

08012614 <_read_r>:
 8012614:	b538      	push	{r3, r4, r5, lr}
 8012616:	4d07      	ldr	r5, [pc, #28]	; (8012634 <_read_r+0x20>)
 8012618:	4604      	mov	r4, r0
 801261a:	4608      	mov	r0, r1
 801261c:	4611      	mov	r1, r2
 801261e:	2200      	movs	r2, #0
 8012620:	602a      	str	r2, [r5, #0]
 8012622:	461a      	mov	r2, r3
 8012624:	f7f2 fad2 	bl	8004bcc <_read>
 8012628:	1c43      	adds	r3, r0, #1
 801262a:	d102      	bne.n	8012632 <_read_r+0x1e>
 801262c:	682b      	ldr	r3, [r5, #0]
 801262e:	b103      	cbz	r3, 8012632 <_read_r+0x1e>
 8012630:	6023      	str	r3, [r4, #0]
 8012632:	bd38      	pop	{r3, r4, r5, pc}
 8012634:	20005c58 	.word	0x20005c58

08012638 <_raise_r>:
 8012638:	291f      	cmp	r1, #31
 801263a:	b538      	push	{r3, r4, r5, lr}
 801263c:	4604      	mov	r4, r0
 801263e:	460d      	mov	r5, r1
 8012640:	d904      	bls.n	801264c <_raise_r+0x14>
 8012642:	2316      	movs	r3, #22
 8012644:	6003      	str	r3, [r0, #0]
 8012646:	f04f 30ff 	mov.w	r0, #4294967295
 801264a:	bd38      	pop	{r3, r4, r5, pc}
 801264c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801264e:	b112      	cbz	r2, 8012656 <_raise_r+0x1e>
 8012650:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012654:	b94b      	cbnz	r3, 801266a <_raise_r+0x32>
 8012656:	4620      	mov	r0, r4
 8012658:	f000 f830 	bl	80126bc <_getpid_r>
 801265c:	462a      	mov	r2, r5
 801265e:	4601      	mov	r1, r0
 8012660:	4620      	mov	r0, r4
 8012662:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012666:	f000 b817 	b.w	8012698 <_kill_r>
 801266a:	2b01      	cmp	r3, #1
 801266c:	d00a      	beq.n	8012684 <_raise_r+0x4c>
 801266e:	1c59      	adds	r1, r3, #1
 8012670:	d103      	bne.n	801267a <_raise_r+0x42>
 8012672:	2316      	movs	r3, #22
 8012674:	6003      	str	r3, [r0, #0]
 8012676:	2001      	movs	r0, #1
 8012678:	e7e7      	b.n	801264a <_raise_r+0x12>
 801267a:	2400      	movs	r4, #0
 801267c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8012680:	4628      	mov	r0, r5
 8012682:	4798      	blx	r3
 8012684:	2000      	movs	r0, #0
 8012686:	e7e0      	b.n	801264a <_raise_r+0x12>

08012688 <raise>:
 8012688:	4b02      	ldr	r3, [pc, #8]	; (8012694 <raise+0xc>)
 801268a:	4601      	mov	r1, r0
 801268c:	6818      	ldr	r0, [r3, #0]
 801268e:	f7ff bfd3 	b.w	8012638 <_raise_r>
 8012692:	bf00      	nop
 8012694:	200000f8 	.word	0x200000f8

08012698 <_kill_r>:
 8012698:	b538      	push	{r3, r4, r5, lr}
 801269a:	4d07      	ldr	r5, [pc, #28]	; (80126b8 <_kill_r+0x20>)
 801269c:	2300      	movs	r3, #0
 801269e:	4604      	mov	r4, r0
 80126a0:	4608      	mov	r0, r1
 80126a2:	4611      	mov	r1, r2
 80126a4:	602b      	str	r3, [r5, #0]
 80126a6:	f7f2 fa77 	bl	8004b98 <_kill>
 80126aa:	1c43      	adds	r3, r0, #1
 80126ac:	d102      	bne.n	80126b4 <_kill_r+0x1c>
 80126ae:	682b      	ldr	r3, [r5, #0]
 80126b0:	b103      	cbz	r3, 80126b4 <_kill_r+0x1c>
 80126b2:	6023      	str	r3, [r4, #0]
 80126b4:	bd38      	pop	{r3, r4, r5, pc}
 80126b6:	bf00      	nop
 80126b8:	20005c58 	.word	0x20005c58

080126bc <_getpid_r>:
 80126bc:	f7f2 ba64 	b.w	8004b88 <_getpid>

080126c0 <__ascii_wctomb>:
 80126c0:	b149      	cbz	r1, 80126d6 <__ascii_wctomb+0x16>
 80126c2:	2aff      	cmp	r2, #255	; 0xff
 80126c4:	bf85      	ittet	hi
 80126c6:	238a      	movhi	r3, #138	; 0x8a
 80126c8:	6003      	strhi	r3, [r0, #0]
 80126ca:	700a      	strbls	r2, [r1, #0]
 80126cc:	f04f 30ff 	movhi.w	r0, #4294967295
 80126d0:	bf98      	it	ls
 80126d2:	2001      	movls	r0, #1
 80126d4:	4770      	bx	lr
 80126d6:	4608      	mov	r0, r1
 80126d8:	4770      	bx	lr
	...

080126dc <_fstat_r>:
 80126dc:	b538      	push	{r3, r4, r5, lr}
 80126de:	4d07      	ldr	r5, [pc, #28]	; (80126fc <_fstat_r+0x20>)
 80126e0:	2300      	movs	r3, #0
 80126e2:	4604      	mov	r4, r0
 80126e4:	4608      	mov	r0, r1
 80126e6:	4611      	mov	r1, r2
 80126e8:	602b      	str	r3, [r5, #0]
 80126ea:	f7f2 fab4 	bl	8004c56 <_fstat>
 80126ee:	1c43      	adds	r3, r0, #1
 80126f0:	d102      	bne.n	80126f8 <_fstat_r+0x1c>
 80126f2:	682b      	ldr	r3, [r5, #0]
 80126f4:	b103      	cbz	r3, 80126f8 <_fstat_r+0x1c>
 80126f6:	6023      	str	r3, [r4, #0]
 80126f8:	bd38      	pop	{r3, r4, r5, pc}
 80126fa:	bf00      	nop
 80126fc:	20005c58 	.word	0x20005c58

08012700 <_isatty_r>:
 8012700:	b538      	push	{r3, r4, r5, lr}
 8012702:	4d06      	ldr	r5, [pc, #24]	; (801271c <_isatty_r+0x1c>)
 8012704:	2300      	movs	r3, #0
 8012706:	4604      	mov	r4, r0
 8012708:	4608      	mov	r0, r1
 801270a:	602b      	str	r3, [r5, #0]
 801270c:	f7f2 fab3 	bl	8004c76 <_isatty>
 8012710:	1c43      	adds	r3, r0, #1
 8012712:	d102      	bne.n	801271a <_isatty_r+0x1a>
 8012714:	682b      	ldr	r3, [r5, #0]
 8012716:	b103      	cbz	r3, 801271a <_isatty_r+0x1a>
 8012718:	6023      	str	r3, [r4, #0]
 801271a:	bd38      	pop	{r3, r4, r5, pc}
 801271c:	20005c58 	.word	0x20005c58

08012720 <_malloc_usable_size_r>:
 8012720:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012724:	1f18      	subs	r0, r3, #4
 8012726:	2b00      	cmp	r3, #0
 8012728:	bfbc      	itt	lt
 801272a:	580b      	ldrlt	r3, [r1, r0]
 801272c:	18c0      	addlt	r0, r0, r3
 801272e:	4770      	bx	lr

08012730 <pow>:
 8012730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012732:	ed2d 8b02 	vpush	{d8}
 8012736:	eeb0 8a40 	vmov.f32	s16, s0
 801273a:	eef0 8a60 	vmov.f32	s17, s1
 801273e:	ec55 4b11 	vmov	r4, r5, d1
 8012742:	f000 f891 	bl	8012868 <__ieee754_pow>
 8012746:	4622      	mov	r2, r4
 8012748:	462b      	mov	r3, r5
 801274a:	4620      	mov	r0, r4
 801274c:	4629      	mov	r1, r5
 801274e:	ec57 6b10 	vmov	r6, r7, d0
 8012752:	f7ee f9fb 	bl	8000b4c <__aeabi_dcmpun>
 8012756:	2800      	cmp	r0, #0
 8012758:	d13b      	bne.n	80127d2 <pow+0xa2>
 801275a:	ec51 0b18 	vmov	r0, r1, d8
 801275e:	2200      	movs	r2, #0
 8012760:	2300      	movs	r3, #0
 8012762:	f7ee f9c1 	bl	8000ae8 <__aeabi_dcmpeq>
 8012766:	b1b8      	cbz	r0, 8012798 <pow+0x68>
 8012768:	2200      	movs	r2, #0
 801276a:	2300      	movs	r3, #0
 801276c:	4620      	mov	r0, r4
 801276e:	4629      	mov	r1, r5
 8012770:	f7ee f9ba 	bl	8000ae8 <__aeabi_dcmpeq>
 8012774:	2800      	cmp	r0, #0
 8012776:	d146      	bne.n	8012806 <pow+0xd6>
 8012778:	ec45 4b10 	vmov	d0, r4, r5
 801277c:	f000 fe8d 	bl	801349a <finite>
 8012780:	b338      	cbz	r0, 80127d2 <pow+0xa2>
 8012782:	2200      	movs	r2, #0
 8012784:	2300      	movs	r3, #0
 8012786:	4620      	mov	r0, r4
 8012788:	4629      	mov	r1, r5
 801278a:	f7ee f9b7 	bl	8000afc <__aeabi_dcmplt>
 801278e:	b300      	cbz	r0, 80127d2 <pow+0xa2>
 8012790:	f7fd f8bc 	bl	800f90c <__errno>
 8012794:	2322      	movs	r3, #34	; 0x22
 8012796:	e01b      	b.n	80127d0 <pow+0xa0>
 8012798:	ec47 6b10 	vmov	d0, r6, r7
 801279c:	f000 fe7d 	bl	801349a <finite>
 80127a0:	b9e0      	cbnz	r0, 80127dc <pow+0xac>
 80127a2:	eeb0 0a48 	vmov.f32	s0, s16
 80127a6:	eef0 0a68 	vmov.f32	s1, s17
 80127aa:	f000 fe76 	bl	801349a <finite>
 80127ae:	b1a8      	cbz	r0, 80127dc <pow+0xac>
 80127b0:	ec45 4b10 	vmov	d0, r4, r5
 80127b4:	f000 fe71 	bl	801349a <finite>
 80127b8:	b180      	cbz	r0, 80127dc <pow+0xac>
 80127ba:	4632      	mov	r2, r6
 80127bc:	463b      	mov	r3, r7
 80127be:	4630      	mov	r0, r6
 80127c0:	4639      	mov	r1, r7
 80127c2:	f7ee f9c3 	bl	8000b4c <__aeabi_dcmpun>
 80127c6:	2800      	cmp	r0, #0
 80127c8:	d0e2      	beq.n	8012790 <pow+0x60>
 80127ca:	f7fd f89f 	bl	800f90c <__errno>
 80127ce:	2321      	movs	r3, #33	; 0x21
 80127d0:	6003      	str	r3, [r0, #0]
 80127d2:	ecbd 8b02 	vpop	{d8}
 80127d6:	ec47 6b10 	vmov	d0, r6, r7
 80127da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80127dc:	2200      	movs	r2, #0
 80127de:	2300      	movs	r3, #0
 80127e0:	4630      	mov	r0, r6
 80127e2:	4639      	mov	r1, r7
 80127e4:	f7ee f980 	bl	8000ae8 <__aeabi_dcmpeq>
 80127e8:	2800      	cmp	r0, #0
 80127ea:	d0f2      	beq.n	80127d2 <pow+0xa2>
 80127ec:	eeb0 0a48 	vmov.f32	s0, s16
 80127f0:	eef0 0a68 	vmov.f32	s1, s17
 80127f4:	f000 fe51 	bl	801349a <finite>
 80127f8:	2800      	cmp	r0, #0
 80127fa:	d0ea      	beq.n	80127d2 <pow+0xa2>
 80127fc:	ec45 4b10 	vmov	d0, r4, r5
 8012800:	f000 fe4b 	bl	801349a <finite>
 8012804:	e7c3      	b.n	801278e <pow+0x5e>
 8012806:	4f01      	ldr	r7, [pc, #4]	; (801280c <pow+0xdc>)
 8012808:	2600      	movs	r6, #0
 801280a:	e7e2      	b.n	80127d2 <pow+0xa2>
 801280c:	3ff00000 	.word	0x3ff00000

08012810 <sqrt>:
 8012810:	b538      	push	{r3, r4, r5, lr}
 8012812:	ed2d 8b02 	vpush	{d8}
 8012816:	ec55 4b10 	vmov	r4, r5, d0
 801281a:	f000 fd53 	bl	80132c4 <__ieee754_sqrt>
 801281e:	4622      	mov	r2, r4
 8012820:	462b      	mov	r3, r5
 8012822:	4620      	mov	r0, r4
 8012824:	4629      	mov	r1, r5
 8012826:	eeb0 8a40 	vmov.f32	s16, s0
 801282a:	eef0 8a60 	vmov.f32	s17, s1
 801282e:	f7ee f98d 	bl	8000b4c <__aeabi_dcmpun>
 8012832:	b990      	cbnz	r0, 801285a <sqrt+0x4a>
 8012834:	2200      	movs	r2, #0
 8012836:	2300      	movs	r3, #0
 8012838:	4620      	mov	r0, r4
 801283a:	4629      	mov	r1, r5
 801283c:	f7ee f95e 	bl	8000afc <__aeabi_dcmplt>
 8012840:	b158      	cbz	r0, 801285a <sqrt+0x4a>
 8012842:	f7fd f863 	bl	800f90c <__errno>
 8012846:	2321      	movs	r3, #33	; 0x21
 8012848:	6003      	str	r3, [r0, #0]
 801284a:	2200      	movs	r2, #0
 801284c:	2300      	movs	r3, #0
 801284e:	4610      	mov	r0, r2
 8012850:	4619      	mov	r1, r3
 8012852:	f7ee f80b 	bl	800086c <__aeabi_ddiv>
 8012856:	ec41 0b18 	vmov	d8, r0, r1
 801285a:	eeb0 0a48 	vmov.f32	s0, s16
 801285e:	eef0 0a68 	vmov.f32	s1, s17
 8012862:	ecbd 8b02 	vpop	{d8}
 8012866:	bd38      	pop	{r3, r4, r5, pc}

08012868 <__ieee754_pow>:
 8012868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801286c:	ed2d 8b06 	vpush	{d8-d10}
 8012870:	b089      	sub	sp, #36	; 0x24
 8012872:	ed8d 1b00 	vstr	d1, [sp]
 8012876:	e9dd 2900 	ldrd	r2, r9, [sp]
 801287a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 801287e:	ea58 0102 	orrs.w	r1, r8, r2
 8012882:	ec57 6b10 	vmov	r6, r7, d0
 8012886:	d115      	bne.n	80128b4 <__ieee754_pow+0x4c>
 8012888:	19b3      	adds	r3, r6, r6
 801288a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 801288e:	4152      	adcs	r2, r2
 8012890:	4299      	cmp	r1, r3
 8012892:	4b89      	ldr	r3, [pc, #548]	; (8012ab8 <__ieee754_pow+0x250>)
 8012894:	4193      	sbcs	r3, r2
 8012896:	f080 84d2 	bcs.w	801323e <__ieee754_pow+0x9d6>
 801289a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801289e:	4630      	mov	r0, r6
 80128a0:	4639      	mov	r1, r7
 80128a2:	f7ed fd03 	bl	80002ac <__adddf3>
 80128a6:	ec41 0b10 	vmov	d0, r0, r1
 80128aa:	b009      	add	sp, #36	; 0x24
 80128ac:	ecbd 8b06 	vpop	{d8-d10}
 80128b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80128b4:	4b81      	ldr	r3, [pc, #516]	; (8012abc <__ieee754_pow+0x254>)
 80128b6:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80128ba:	429c      	cmp	r4, r3
 80128bc:	ee10 aa10 	vmov	sl, s0
 80128c0:	463d      	mov	r5, r7
 80128c2:	dc06      	bgt.n	80128d2 <__ieee754_pow+0x6a>
 80128c4:	d101      	bne.n	80128ca <__ieee754_pow+0x62>
 80128c6:	2e00      	cmp	r6, #0
 80128c8:	d1e7      	bne.n	801289a <__ieee754_pow+0x32>
 80128ca:	4598      	cmp	r8, r3
 80128cc:	dc01      	bgt.n	80128d2 <__ieee754_pow+0x6a>
 80128ce:	d10f      	bne.n	80128f0 <__ieee754_pow+0x88>
 80128d0:	b172      	cbz	r2, 80128f0 <__ieee754_pow+0x88>
 80128d2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80128d6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80128da:	ea55 050a 	orrs.w	r5, r5, sl
 80128de:	d1dc      	bne.n	801289a <__ieee754_pow+0x32>
 80128e0:	e9dd 3200 	ldrd	r3, r2, [sp]
 80128e4:	18db      	adds	r3, r3, r3
 80128e6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80128ea:	4152      	adcs	r2, r2
 80128ec:	429d      	cmp	r5, r3
 80128ee:	e7d0      	b.n	8012892 <__ieee754_pow+0x2a>
 80128f0:	2d00      	cmp	r5, #0
 80128f2:	da3b      	bge.n	801296c <__ieee754_pow+0x104>
 80128f4:	4b72      	ldr	r3, [pc, #456]	; (8012ac0 <__ieee754_pow+0x258>)
 80128f6:	4598      	cmp	r8, r3
 80128f8:	dc51      	bgt.n	801299e <__ieee754_pow+0x136>
 80128fa:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80128fe:	4598      	cmp	r8, r3
 8012900:	f340 84ac 	ble.w	801325c <__ieee754_pow+0x9f4>
 8012904:	ea4f 5328 	mov.w	r3, r8, asr #20
 8012908:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801290c:	2b14      	cmp	r3, #20
 801290e:	dd0f      	ble.n	8012930 <__ieee754_pow+0xc8>
 8012910:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8012914:	fa22 f103 	lsr.w	r1, r2, r3
 8012918:	fa01 f303 	lsl.w	r3, r1, r3
 801291c:	4293      	cmp	r3, r2
 801291e:	f040 849d 	bne.w	801325c <__ieee754_pow+0x9f4>
 8012922:	f001 0101 	and.w	r1, r1, #1
 8012926:	f1c1 0302 	rsb	r3, r1, #2
 801292a:	9304      	str	r3, [sp, #16]
 801292c:	b182      	cbz	r2, 8012950 <__ieee754_pow+0xe8>
 801292e:	e05f      	b.n	80129f0 <__ieee754_pow+0x188>
 8012930:	2a00      	cmp	r2, #0
 8012932:	d15b      	bne.n	80129ec <__ieee754_pow+0x184>
 8012934:	f1c3 0314 	rsb	r3, r3, #20
 8012938:	fa48 f103 	asr.w	r1, r8, r3
 801293c:	fa01 f303 	lsl.w	r3, r1, r3
 8012940:	4543      	cmp	r3, r8
 8012942:	f040 8488 	bne.w	8013256 <__ieee754_pow+0x9ee>
 8012946:	f001 0101 	and.w	r1, r1, #1
 801294a:	f1c1 0302 	rsb	r3, r1, #2
 801294e:	9304      	str	r3, [sp, #16]
 8012950:	4b5c      	ldr	r3, [pc, #368]	; (8012ac4 <__ieee754_pow+0x25c>)
 8012952:	4598      	cmp	r8, r3
 8012954:	d132      	bne.n	80129bc <__ieee754_pow+0x154>
 8012956:	f1b9 0f00 	cmp.w	r9, #0
 801295a:	f280 8478 	bge.w	801324e <__ieee754_pow+0x9e6>
 801295e:	4959      	ldr	r1, [pc, #356]	; (8012ac4 <__ieee754_pow+0x25c>)
 8012960:	4632      	mov	r2, r6
 8012962:	463b      	mov	r3, r7
 8012964:	2000      	movs	r0, #0
 8012966:	f7ed ff81 	bl	800086c <__aeabi_ddiv>
 801296a:	e79c      	b.n	80128a6 <__ieee754_pow+0x3e>
 801296c:	2300      	movs	r3, #0
 801296e:	9304      	str	r3, [sp, #16]
 8012970:	2a00      	cmp	r2, #0
 8012972:	d13d      	bne.n	80129f0 <__ieee754_pow+0x188>
 8012974:	4b51      	ldr	r3, [pc, #324]	; (8012abc <__ieee754_pow+0x254>)
 8012976:	4598      	cmp	r8, r3
 8012978:	d1ea      	bne.n	8012950 <__ieee754_pow+0xe8>
 801297a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801297e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8012982:	ea53 030a 	orrs.w	r3, r3, sl
 8012986:	f000 845a 	beq.w	801323e <__ieee754_pow+0x9d6>
 801298a:	4b4f      	ldr	r3, [pc, #316]	; (8012ac8 <__ieee754_pow+0x260>)
 801298c:	429c      	cmp	r4, r3
 801298e:	dd08      	ble.n	80129a2 <__ieee754_pow+0x13a>
 8012990:	f1b9 0f00 	cmp.w	r9, #0
 8012994:	f2c0 8457 	blt.w	8013246 <__ieee754_pow+0x9de>
 8012998:	e9dd 0100 	ldrd	r0, r1, [sp]
 801299c:	e783      	b.n	80128a6 <__ieee754_pow+0x3e>
 801299e:	2302      	movs	r3, #2
 80129a0:	e7e5      	b.n	801296e <__ieee754_pow+0x106>
 80129a2:	f1b9 0f00 	cmp.w	r9, #0
 80129a6:	f04f 0000 	mov.w	r0, #0
 80129aa:	f04f 0100 	mov.w	r1, #0
 80129ae:	f6bf af7a 	bge.w	80128a6 <__ieee754_pow+0x3e>
 80129b2:	e9dd 0300 	ldrd	r0, r3, [sp]
 80129b6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80129ba:	e774      	b.n	80128a6 <__ieee754_pow+0x3e>
 80129bc:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80129c0:	d106      	bne.n	80129d0 <__ieee754_pow+0x168>
 80129c2:	4632      	mov	r2, r6
 80129c4:	463b      	mov	r3, r7
 80129c6:	4630      	mov	r0, r6
 80129c8:	4639      	mov	r1, r7
 80129ca:	f7ed fe25 	bl	8000618 <__aeabi_dmul>
 80129ce:	e76a      	b.n	80128a6 <__ieee754_pow+0x3e>
 80129d0:	4b3e      	ldr	r3, [pc, #248]	; (8012acc <__ieee754_pow+0x264>)
 80129d2:	4599      	cmp	r9, r3
 80129d4:	d10c      	bne.n	80129f0 <__ieee754_pow+0x188>
 80129d6:	2d00      	cmp	r5, #0
 80129d8:	db0a      	blt.n	80129f0 <__ieee754_pow+0x188>
 80129da:	ec47 6b10 	vmov	d0, r6, r7
 80129de:	b009      	add	sp, #36	; 0x24
 80129e0:	ecbd 8b06 	vpop	{d8-d10}
 80129e4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80129e8:	f000 bc6c 	b.w	80132c4 <__ieee754_sqrt>
 80129ec:	2300      	movs	r3, #0
 80129ee:	9304      	str	r3, [sp, #16]
 80129f0:	ec47 6b10 	vmov	d0, r6, r7
 80129f4:	f000 fd48 	bl	8013488 <fabs>
 80129f8:	ec51 0b10 	vmov	r0, r1, d0
 80129fc:	f1ba 0f00 	cmp.w	sl, #0
 8012a00:	d129      	bne.n	8012a56 <__ieee754_pow+0x1ee>
 8012a02:	b124      	cbz	r4, 8012a0e <__ieee754_pow+0x1a6>
 8012a04:	4b2f      	ldr	r3, [pc, #188]	; (8012ac4 <__ieee754_pow+0x25c>)
 8012a06:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8012a0a:	429a      	cmp	r2, r3
 8012a0c:	d123      	bne.n	8012a56 <__ieee754_pow+0x1ee>
 8012a0e:	f1b9 0f00 	cmp.w	r9, #0
 8012a12:	da05      	bge.n	8012a20 <__ieee754_pow+0x1b8>
 8012a14:	4602      	mov	r2, r0
 8012a16:	460b      	mov	r3, r1
 8012a18:	2000      	movs	r0, #0
 8012a1a:	492a      	ldr	r1, [pc, #168]	; (8012ac4 <__ieee754_pow+0x25c>)
 8012a1c:	f7ed ff26 	bl	800086c <__aeabi_ddiv>
 8012a20:	2d00      	cmp	r5, #0
 8012a22:	f6bf af40 	bge.w	80128a6 <__ieee754_pow+0x3e>
 8012a26:	9b04      	ldr	r3, [sp, #16]
 8012a28:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8012a2c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8012a30:	4323      	orrs	r3, r4
 8012a32:	d108      	bne.n	8012a46 <__ieee754_pow+0x1de>
 8012a34:	4602      	mov	r2, r0
 8012a36:	460b      	mov	r3, r1
 8012a38:	4610      	mov	r0, r2
 8012a3a:	4619      	mov	r1, r3
 8012a3c:	f7ed fc34 	bl	80002a8 <__aeabi_dsub>
 8012a40:	4602      	mov	r2, r0
 8012a42:	460b      	mov	r3, r1
 8012a44:	e78f      	b.n	8012966 <__ieee754_pow+0xfe>
 8012a46:	9b04      	ldr	r3, [sp, #16]
 8012a48:	2b01      	cmp	r3, #1
 8012a4a:	f47f af2c 	bne.w	80128a6 <__ieee754_pow+0x3e>
 8012a4e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012a52:	4619      	mov	r1, r3
 8012a54:	e727      	b.n	80128a6 <__ieee754_pow+0x3e>
 8012a56:	0feb      	lsrs	r3, r5, #31
 8012a58:	3b01      	subs	r3, #1
 8012a5a:	9306      	str	r3, [sp, #24]
 8012a5c:	9a06      	ldr	r2, [sp, #24]
 8012a5e:	9b04      	ldr	r3, [sp, #16]
 8012a60:	4313      	orrs	r3, r2
 8012a62:	d102      	bne.n	8012a6a <__ieee754_pow+0x202>
 8012a64:	4632      	mov	r2, r6
 8012a66:	463b      	mov	r3, r7
 8012a68:	e7e6      	b.n	8012a38 <__ieee754_pow+0x1d0>
 8012a6a:	4b19      	ldr	r3, [pc, #100]	; (8012ad0 <__ieee754_pow+0x268>)
 8012a6c:	4598      	cmp	r8, r3
 8012a6e:	f340 80fb 	ble.w	8012c68 <__ieee754_pow+0x400>
 8012a72:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8012a76:	4598      	cmp	r8, r3
 8012a78:	4b13      	ldr	r3, [pc, #76]	; (8012ac8 <__ieee754_pow+0x260>)
 8012a7a:	dd0c      	ble.n	8012a96 <__ieee754_pow+0x22e>
 8012a7c:	429c      	cmp	r4, r3
 8012a7e:	dc0f      	bgt.n	8012aa0 <__ieee754_pow+0x238>
 8012a80:	f1b9 0f00 	cmp.w	r9, #0
 8012a84:	da0f      	bge.n	8012aa6 <__ieee754_pow+0x23e>
 8012a86:	2000      	movs	r0, #0
 8012a88:	b009      	add	sp, #36	; 0x24
 8012a8a:	ecbd 8b06 	vpop	{d8-d10}
 8012a8e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a92:	f000 bcf0 	b.w	8013476 <__math_oflow>
 8012a96:	429c      	cmp	r4, r3
 8012a98:	dbf2      	blt.n	8012a80 <__ieee754_pow+0x218>
 8012a9a:	4b0a      	ldr	r3, [pc, #40]	; (8012ac4 <__ieee754_pow+0x25c>)
 8012a9c:	429c      	cmp	r4, r3
 8012a9e:	dd19      	ble.n	8012ad4 <__ieee754_pow+0x26c>
 8012aa0:	f1b9 0f00 	cmp.w	r9, #0
 8012aa4:	dcef      	bgt.n	8012a86 <__ieee754_pow+0x21e>
 8012aa6:	2000      	movs	r0, #0
 8012aa8:	b009      	add	sp, #36	; 0x24
 8012aaa:	ecbd 8b06 	vpop	{d8-d10}
 8012aae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ab2:	f000 bcd7 	b.w	8013464 <__math_uflow>
 8012ab6:	bf00      	nop
 8012ab8:	fff00000 	.word	0xfff00000
 8012abc:	7ff00000 	.word	0x7ff00000
 8012ac0:	433fffff 	.word	0x433fffff
 8012ac4:	3ff00000 	.word	0x3ff00000
 8012ac8:	3fefffff 	.word	0x3fefffff
 8012acc:	3fe00000 	.word	0x3fe00000
 8012ad0:	41e00000 	.word	0x41e00000
 8012ad4:	4b60      	ldr	r3, [pc, #384]	; (8012c58 <__ieee754_pow+0x3f0>)
 8012ad6:	2200      	movs	r2, #0
 8012ad8:	f7ed fbe6 	bl	80002a8 <__aeabi_dsub>
 8012adc:	a354      	add	r3, pc, #336	; (adr r3, 8012c30 <__ieee754_pow+0x3c8>)
 8012ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ae2:	4604      	mov	r4, r0
 8012ae4:	460d      	mov	r5, r1
 8012ae6:	f7ed fd97 	bl	8000618 <__aeabi_dmul>
 8012aea:	a353      	add	r3, pc, #332	; (adr r3, 8012c38 <__ieee754_pow+0x3d0>)
 8012aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012af0:	4606      	mov	r6, r0
 8012af2:	460f      	mov	r7, r1
 8012af4:	4620      	mov	r0, r4
 8012af6:	4629      	mov	r1, r5
 8012af8:	f7ed fd8e 	bl	8000618 <__aeabi_dmul>
 8012afc:	4b57      	ldr	r3, [pc, #348]	; (8012c5c <__ieee754_pow+0x3f4>)
 8012afe:	4682      	mov	sl, r0
 8012b00:	468b      	mov	fp, r1
 8012b02:	2200      	movs	r2, #0
 8012b04:	4620      	mov	r0, r4
 8012b06:	4629      	mov	r1, r5
 8012b08:	f7ed fd86 	bl	8000618 <__aeabi_dmul>
 8012b0c:	4602      	mov	r2, r0
 8012b0e:	460b      	mov	r3, r1
 8012b10:	a14b      	add	r1, pc, #300	; (adr r1, 8012c40 <__ieee754_pow+0x3d8>)
 8012b12:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012b16:	f7ed fbc7 	bl	80002a8 <__aeabi_dsub>
 8012b1a:	4622      	mov	r2, r4
 8012b1c:	462b      	mov	r3, r5
 8012b1e:	f7ed fd7b 	bl	8000618 <__aeabi_dmul>
 8012b22:	4602      	mov	r2, r0
 8012b24:	460b      	mov	r3, r1
 8012b26:	2000      	movs	r0, #0
 8012b28:	494d      	ldr	r1, [pc, #308]	; (8012c60 <__ieee754_pow+0x3f8>)
 8012b2a:	f7ed fbbd 	bl	80002a8 <__aeabi_dsub>
 8012b2e:	4622      	mov	r2, r4
 8012b30:	4680      	mov	r8, r0
 8012b32:	4689      	mov	r9, r1
 8012b34:	462b      	mov	r3, r5
 8012b36:	4620      	mov	r0, r4
 8012b38:	4629      	mov	r1, r5
 8012b3a:	f7ed fd6d 	bl	8000618 <__aeabi_dmul>
 8012b3e:	4602      	mov	r2, r0
 8012b40:	460b      	mov	r3, r1
 8012b42:	4640      	mov	r0, r8
 8012b44:	4649      	mov	r1, r9
 8012b46:	f7ed fd67 	bl	8000618 <__aeabi_dmul>
 8012b4a:	a33f      	add	r3, pc, #252	; (adr r3, 8012c48 <__ieee754_pow+0x3e0>)
 8012b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b50:	f7ed fd62 	bl	8000618 <__aeabi_dmul>
 8012b54:	4602      	mov	r2, r0
 8012b56:	460b      	mov	r3, r1
 8012b58:	4650      	mov	r0, sl
 8012b5a:	4659      	mov	r1, fp
 8012b5c:	f7ed fba4 	bl	80002a8 <__aeabi_dsub>
 8012b60:	4602      	mov	r2, r0
 8012b62:	460b      	mov	r3, r1
 8012b64:	4680      	mov	r8, r0
 8012b66:	4689      	mov	r9, r1
 8012b68:	4630      	mov	r0, r6
 8012b6a:	4639      	mov	r1, r7
 8012b6c:	f7ed fb9e 	bl	80002ac <__adddf3>
 8012b70:	2000      	movs	r0, #0
 8012b72:	4632      	mov	r2, r6
 8012b74:	463b      	mov	r3, r7
 8012b76:	4604      	mov	r4, r0
 8012b78:	460d      	mov	r5, r1
 8012b7a:	f7ed fb95 	bl	80002a8 <__aeabi_dsub>
 8012b7e:	4602      	mov	r2, r0
 8012b80:	460b      	mov	r3, r1
 8012b82:	4640      	mov	r0, r8
 8012b84:	4649      	mov	r1, r9
 8012b86:	f7ed fb8f 	bl	80002a8 <__aeabi_dsub>
 8012b8a:	9b04      	ldr	r3, [sp, #16]
 8012b8c:	9a06      	ldr	r2, [sp, #24]
 8012b8e:	3b01      	subs	r3, #1
 8012b90:	4313      	orrs	r3, r2
 8012b92:	4682      	mov	sl, r0
 8012b94:	468b      	mov	fp, r1
 8012b96:	f040 81e7 	bne.w	8012f68 <__ieee754_pow+0x700>
 8012b9a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8012c50 <__ieee754_pow+0x3e8>
 8012b9e:	eeb0 8a47 	vmov.f32	s16, s14
 8012ba2:	eef0 8a67 	vmov.f32	s17, s15
 8012ba6:	e9dd 6700 	ldrd	r6, r7, [sp]
 8012baa:	2600      	movs	r6, #0
 8012bac:	4632      	mov	r2, r6
 8012bae:	463b      	mov	r3, r7
 8012bb0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012bb4:	f7ed fb78 	bl	80002a8 <__aeabi_dsub>
 8012bb8:	4622      	mov	r2, r4
 8012bba:	462b      	mov	r3, r5
 8012bbc:	f7ed fd2c 	bl	8000618 <__aeabi_dmul>
 8012bc0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012bc4:	4680      	mov	r8, r0
 8012bc6:	4689      	mov	r9, r1
 8012bc8:	4650      	mov	r0, sl
 8012bca:	4659      	mov	r1, fp
 8012bcc:	f7ed fd24 	bl	8000618 <__aeabi_dmul>
 8012bd0:	4602      	mov	r2, r0
 8012bd2:	460b      	mov	r3, r1
 8012bd4:	4640      	mov	r0, r8
 8012bd6:	4649      	mov	r1, r9
 8012bd8:	f7ed fb68 	bl	80002ac <__adddf3>
 8012bdc:	4632      	mov	r2, r6
 8012bde:	463b      	mov	r3, r7
 8012be0:	4680      	mov	r8, r0
 8012be2:	4689      	mov	r9, r1
 8012be4:	4620      	mov	r0, r4
 8012be6:	4629      	mov	r1, r5
 8012be8:	f7ed fd16 	bl	8000618 <__aeabi_dmul>
 8012bec:	460b      	mov	r3, r1
 8012bee:	4604      	mov	r4, r0
 8012bf0:	460d      	mov	r5, r1
 8012bf2:	4602      	mov	r2, r0
 8012bf4:	4649      	mov	r1, r9
 8012bf6:	4640      	mov	r0, r8
 8012bf8:	f7ed fb58 	bl	80002ac <__adddf3>
 8012bfc:	4b19      	ldr	r3, [pc, #100]	; (8012c64 <__ieee754_pow+0x3fc>)
 8012bfe:	4299      	cmp	r1, r3
 8012c00:	ec45 4b19 	vmov	d9, r4, r5
 8012c04:	4606      	mov	r6, r0
 8012c06:	460f      	mov	r7, r1
 8012c08:	468b      	mov	fp, r1
 8012c0a:	f340 82f1 	ble.w	80131f0 <__ieee754_pow+0x988>
 8012c0e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8012c12:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8012c16:	4303      	orrs	r3, r0
 8012c18:	f000 81e4 	beq.w	8012fe4 <__ieee754_pow+0x77c>
 8012c1c:	ec51 0b18 	vmov	r0, r1, d8
 8012c20:	2200      	movs	r2, #0
 8012c22:	2300      	movs	r3, #0
 8012c24:	f7ed ff6a 	bl	8000afc <__aeabi_dcmplt>
 8012c28:	3800      	subs	r0, #0
 8012c2a:	bf18      	it	ne
 8012c2c:	2001      	movne	r0, #1
 8012c2e:	e72b      	b.n	8012a88 <__ieee754_pow+0x220>
 8012c30:	60000000 	.word	0x60000000
 8012c34:	3ff71547 	.word	0x3ff71547
 8012c38:	f85ddf44 	.word	0xf85ddf44
 8012c3c:	3e54ae0b 	.word	0x3e54ae0b
 8012c40:	55555555 	.word	0x55555555
 8012c44:	3fd55555 	.word	0x3fd55555
 8012c48:	652b82fe 	.word	0x652b82fe
 8012c4c:	3ff71547 	.word	0x3ff71547
 8012c50:	00000000 	.word	0x00000000
 8012c54:	bff00000 	.word	0xbff00000
 8012c58:	3ff00000 	.word	0x3ff00000
 8012c5c:	3fd00000 	.word	0x3fd00000
 8012c60:	3fe00000 	.word	0x3fe00000
 8012c64:	408fffff 	.word	0x408fffff
 8012c68:	4bd5      	ldr	r3, [pc, #852]	; (8012fc0 <__ieee754_pow+0x758>)
 8012c6a:	402b      	ands	r3, r5
 8012c6c:	2200      	movs	r2, #0
 8012c6e:	b92b      	cbnz	r3, 8012c7c <__ieee754_pow+0x414>
 8012c70:	4bd4      	ldr	r3, [pc, #848]	; (8012fc4 <__ieee754_pow+0x75c>)
 8012c72:	f7ed fcd1 	bl	8000618 <__aeabi_dmul>
 8012c76:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8012c7a:	460c      	mov	r4, r1
 8012c7c:	1523      	asrs	r3, r4, #20
 8012c7e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8012c82:	4413      	add	r3, r2
 8012c84:	9305      	str	r3, [sp, #20]
 8012c86:	4bd0      	ldr	r3, [pc, #832]	; (8012fc8 <__ieee754_pow+0x760>)
 8012c88:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8012c8c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8012c90:	429c      	cmp	r4, r3
 8012c92:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8012c96:	dd08      	ble.n	8012caa <__ieee754_pow+0x442>
 8012c98:	4bcc      	ldr	r3, [pc, #816]	; (8012fcc <__ieee754_pow+0x764>)
 8012c9a:	429c      	cmp	r4, r3
 8012c9c:	f340 8162 	ble.w	8012f64 <__ieee754_pow+0x6fc>
 8012ca0:	9b05      	ldr	r3, [sp, #20]
 8012ca2:	3301      	adds	r3, #1
 8012ca4:	9305      	str	r3, [sp, #20]
 8012ca6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8012caa:	2400      	movs	r4, #0
 8012cac:	00e3      	lsls	r3, r4, #3
 8012cae:	9307      	str	r3, [sp, #28]
 8012cb0:	4bc7      	ldr	r3, [pc, #796]	; (8012fd0 <__ieee754_pow+0x768>)
 8012cb2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012cb6:	ed93 7b00 	vldr	d7, [r3]
 8012cba:	4629      	mov	r1, r5
 8012cbc:	ec53 2b17 	vmov	r2, r3, d7
 8012cc0:	eeb0 9a47 	vmov.f32	s18, s14
 8012cc4:	eef0 9a67 	vmov.f32	s19, s15
 8012cc8:	4682      	mov	sl, r0
 8012cca:	f7ed faed 	bl	80002a8 <__aeabi_dsub>
 8012cce:	4652      	mov	r2, sl
 8012cd0:	4606      	mov	r6, r0
 8012cd2:	460f      	mov	r7, r1
 8012cd4:	462b      	mov	r3, r5
 8012cd6:	ec51 0b19 	vmov	r0, r1, d9
 8012cda:	f7ed fae7 	bl	80002ac <__adddf3>
 8012cde:	4602      	mov	r2, r0
 8012ce0:	460b      	mov	r3, r1
 8012ce2:	2000      	movs	r0, #0
 8012ce4:	49bb      	ldr	r1, [pc, #748]	; (8012fd4 <__ieee754_pow+0x76c>)
 8012ce6:	f7ed fdc1 	bl	800086c <__aeabi_ddiv>
 8012cea:	ec41 0b1a 	vmov	d10, r0, r1
 8012cee:	4602      	mov	r2, r0
 8012cf0:	460b      	mov	r3, r1
 8012cf2:	4630      	mov	r0, r6
 8012cf4:	4639      	mov	r1, r7
 8012cf6:	f7ed fc8f 	bl	8000618 <__aeabi_dmul>
 8012cfa:	2300      	movs	r3, #0
 8012cfc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012d00:	9302      	str	r3, [sp, #8]
 8012d02:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8012d06:	46ab      	mov	fp, r5
 8012d08:	106d      	asrs	r5, r5, #1
 8012d0a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8012d0e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8012d12:	ec41 0b18 	vmov	d8, r0, r1
 8012d16:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8012d1a:	2200      	movs	r2, #0
 8012d1c:	4640      	mov	r0, r8
 8012d1e:	4649      	mov	r1, r9
 8012d20:	4614      	mov	r4, r2
 8012d22:	461d      	mov	r5, r3
 8012d24:	f7ed fc78 	bl	8000618 <__aeabi_dmul>
 8012d28:	4602      	mov	r2, r0
 8012d2a:	460b      	mov	r3, r1
 8012d2c:	4630      	mov	r0, r6
 8012d2e:	4639      	mov	r1, r7
 8012d30:	f7ed faba 	bl	80002a8 <__aeabi_dsub>
 8012d34:	ec53 2b19 	vmov	r2, r3, d9
 8012d38:	4606      	mov	r6, r0
 8012d3a:	460f      	mov	r7, r1
 8012d3c:	4620      	mov	r0, r4
 8012d3e:	4629      	mov	r1, r5
 8012d40:	f7ed fab2 	bl	80002a8 <__aeabi_dsub>
 8012d44:	4602      	mov	r2, r0
 8012d46:	460b      	mov	r3, r1
 8012d48:	4650      	mov	r0, sl
 8012d4a:	4659      	mov	r1, fp
 8012d4c:	f7ed faac 	bl	80002a8 <__aeabi_dsub>
 8012d50:	4642      	mov	r2, r8
 8012d52:	464b      	mov	r3, r9
 8012d54:	f7ed fc60 	bl	8000618 <__aeabi_dmul>
 8012d58:	4602      	mov	r2, r0
 8012d5a:	460b      	mov	r3, r1
 8012d5c:	4630      	mov	r0, r6
 8012d5e:	4639      	mov	r1, r7
 8012d60:	f7ed faa2 	bl	80002a8 <__aeabi_dsub>
 8012d64:	ec53 2b1a 	vmov	r2, r3, d10
 8012d68:	f7ed fc56 	bl	8000618 <__aeabi_dmul>
 8012d6c:	ec53 2b18 	vmov	r2, r3, d8
 8012d70:	ec41 0b19 	vmov	d9, r0, r1
 8012d74:	ec51 0b18 	vmov	r0, r1, d8
 8012d78:	f7ed fc4e 	bl	8000618 <__aeabi_dmul>
 8012d7c:	a37c      	add	r3, pc, #496	; (adr r3, 8012f70 <__ieee754_pow+0x708>)
 8012d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d82:	4604      	mov	r4, r0
 8012d84:	460d      	mov	r5, r1
 8012d86:	f7ed fc47 	bl	8000618 <__aeabi_dmul>
 8012d8a:	a37b      	add	r3, pc, #492	; (adr r3, 8012f78 <__ieee754_pow+0x710>)
 8012d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d90:	f7ed fa8c 	bl	80002ac <__adddf3>
 8012d94:	4622      	mov	r2, r4
 8012d96:	462b      	mov	r3, r5
 8012d98:	f7ed fc3e 	bl	8000618 <__aeabi_dmul>
 8012d9c:	a378      	add	r3, pc, #480	; (adr r3, 8012f80 <__ieee754_pow+0x718>)
 8012d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012da2:	f7ed fa83 	bl	80002ac <__adddf3>
 8012da6:	4622      	mov	r2, r4
 8012da8:	462b      	mov	r3, r5
 8012daa:	f7ed fc35 	bl	8000618 <__aeabi_dmul>
 8012dae:	a376      	add	r3, pc, #472	; (adr r3, 8012f88 <__ieee754_pow+0x720>)
 8012db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012db4:	f7ed fa7a 	bl	80002ac <__adddf3>
 8012db8:	4622      	mov	r2, r4
 8012dba:	462b      	mov	r3, r5
 8012dbc:	f7ed fc2c 	bl	8000618 <__aeabi_dmul>
 8012dc0:	a373      	add	r3, pc, #460	; (adr r3, 8012f90 <__ieee754_pow+0x728>)
 8012dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012dc6:	f7ed fa71 	bl	80002ac <__adddf3>
 8012dca:	4622      	mov	r2, r4
 8012dcc:	462b      	mov	r3, r5
 8012dce:	f7ed fc23 	bl	8000618 <__aeabi_dmul>
 8012dd2:	a371      	add	r3, pc, #452	; (adr r3, 8012f98 <__ieee754_pow+0x730>)
 8012dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012dd8:	f7ed fa68 	bl	80002ac <__adddf3>
 8012ddc:	4622      	mov	r2, r4
 8012dde:	4606      	mov	r6, r0
 8012de0:	460f      	mov	r7, r1
 8012de2:	462b      	mov	r3, r5
 8012de4:	4620      	mov	r0, r4
 8012de6:	4629      	mov	r1, r5
 8012de8:	f7ed fc16 	bl	8000618 <__aeabi_dmul>
 8012dec:	4602      	mov	r2, r0
 8012dee:	460b      	mov	r3, r1
 8012df0:	4630      	mov	r0, r6
 8012df2:	4639      	mov	r1, r7
 8012df4:	f7ed fc10 	bl	8000618 <__aeabi_dmul>
 8012df8:	4642      	mov	r2, r8
 8012dfa:	4604      	mov	r4, r0
 8012dfc:	460d      	mov	r5, r1
 8012dfe:	464b      	mov	r3, r9
 8012e00:	ec51 0b18 	vmov	r0, r1, d8
 8012e04:	f7ed fa52 	bl	80002ac <__adddf3>
 8012e08:	ec53 2b19 	vmov	r2, r3, d9
 8012e0c:	f7ed fc04 	bl	8000618 <__aeabi_dmul>
 8012e10:	4622      	mov	r2, r4
 8012e12:	462b      	mov	r3, r5
 8012e14:	f7ed fa4a 	bl	80002ac <__adddf3>
 8012e18:	4642      	mov	r2, r8
 8012e1a:	4682      	mov	sl, r0
 8012e1c:	468b      	mov	fp, r1
 8012e1e:	464b      	mov	r3, r9
 8012e20:	4640      	mov	r0, r8
 8012e22:	4649      	mov	r1, r9
 8012e24:	f7ed fbf8 	bl	8000618 <__aeabi_dmul>
 8012e28:	4b6b      	ldr	r3, [pc, #428]	; (8012fd8 <__ieee754_pow+0x770>)
 8012e2a:	2200      	movs	r2, #0
 8012e2c:	4606      	mov	r6, r0
 8012e2e:	460f      	mov	r7, r1
 8012e30:	f7ed fa3c 	bl	80002ac <__adddf3>
 8012e34:	4652      	mov	r2, sl
 8012e36:	465b      	mov	r3, fp
 8012e38:	f7ed fa38 	bl	80002ac <__adddf3>
 8012e3c:	2000      	movs	r0, #0
 8012e3e:	4604      	mov	r4, r0
 8012e40:	460d      	mov	r5, r1
 8012e42:	4602      	mov	r2, r0
 8012e44:	460b      	mov	r3, r1
 8012e46:	4640      	mov	r0, r8
 8012e48:	4649      	mov	r1, r9
 8012e4a:	f7ed fbe5 	bl	8000618 <__aeabi_dmul>
 8012e4e:	4b62      	ldr	r3, [pc, #392]	; (8012fd8 <__ieee754_pow+0x770>)
 8012e50:	4680      	mov	r8, r0
 8012e52:	4689      	mov	r9, r1
 8012e54:	2200      	movs	r2, #0
 8012e56:	4620      	mov	r0, r4
 8012e58:	4629      	mov	r1, r5
 8012e5a:	f7ed fa25 	bl	80002a8 <__aeabi_dsub>
 8012e5e:	4632      	mov	r2, r6
 8012e60:	463b      	mov	r3, r7
 8012e62:	f7ed fa21 	bl	80002a8 <__aeabi_dsub>
 8012e66:	4602      	mov	r2, r0
 8012e68:	460b      	mov	r3, r1
 8012e6a:	4650      	mov	r0, sl
 8012e6c:	4659      	mov	r1, fp
 8012e6e:	f7ed fa1b 	bl	80002a8 <__aeabi_dsub>
 8012e72:	ec53 2b18 	vmov	r2, r3, d8
 8012e76:	f7ed fbcf 	bl	8000618 <__aeabi_dmul>
 8012e7a:	4622      	mov	r2, r4
 8012e7c:	4606      	mov	r6, r0
 8012e7e:	460f      	mov	r7, r1
 8012e80:	462b      	mov	r3, r5
 8012e82:	ec51 0b19 	vmov	r0, r1, d9
 8012e86:	f7ed fbc7 	bl	8000618 <__aeabi_dmul>
 8012e8a:	4602      	mov	r2, r0
 8012e8c:	460b      	mov	r3, r1
 8012e8e:	4630      	mov	r0, r6
 8012e90:	4639      	mov	r1, r7
 8012e92:	f7ed fa0b 	bl	80002ac <__adddf3>
 8012e96:	4606      	mov	r6, r0
 8012e98:	460f      	mov	r7, r1
 8012e9a:	4602      	mov	r2, r0
 8012e9c:	460b      	mov	r3, r1
 8012e9e:	4640      	mov	r0, r8
 8012ea0:	4649      	mov	r1, r9
 8012ea2:	f7ed fa03 	bl	80002ac <__adddf3>
 8012ea6:	a33e      	add	r3, pc, #248	; (adr r3, 8012fa0 <__ieee754_pow+0x738>)
 8012ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012eac:	2000      	movs	r0, #0
 8012eae:	4604      	mov	r4, r0
 8012eb0:	460d      	mov	r5, r1
 8012eb2:	f7ed fbb1 	bl	8000618 <__aeabi_dmul>
 8012eb6:	4642      	mov	r2, r8
 8012eb8:	ec41 0b18 	vmov	d8, r0, r1
 8012ebc:	464b      	mov	r3, r9
 8012ebe:	4620      	mov	r0, r4
 8012ec0:	4629      	mov	r1, r5
 8012ec2:	f7ed f9f1 	bl	80002a8 <__aeabi_dsub>
 8012ec6:	4602      	mov	r2, r0
 8012ec8:	460b      	mov	r3, r1
 8012eca:	4630      	mov	r0, r6
 8012ecc:	4639      	mov	r1, r7
 8012ece:	f7ed f9eb 	bl	80002a8 <__aeabi_dsub>
 8012ed2:	a335      	add	r3, pc, #212	; (adr r3, 8012fa8 <__ieee754_pow+0x740>)
 8012ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ed8:	f7ed fb9e 	bl	8000618 <__aeabi_dmul>
 8012edc:	a334      	add	r3, pc, #208	; (adr r3, 8012fb0 <__ieee754_pow+0x748>)
 8012ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ee2:	4606      	mov	r6, r0
 8012ee4:	460f      	mov	r7, r1
 8012ee6:	4620      	mov	r0, r4
 8012ee8:	4629      	mov	r1, r5
 8012eea:	f7ed fb95 	bl	8000618 <__aeabi_dmul>
 8012eee:	4602      	mov	r2, r0
 8012ef0:	460b      	mov	r3, r1
 8012ef2:	4630      	mov	r0, r6
 8012ef4:	4639      	mov	r1, r7
 8012ef6:	f7ed f9d9 	bl	80002ac <__adddf3>
 8012efa:	9a07      	ldr	r2, [sp, #28]
 8012efc:	4b37      	ldr	r3, [pc, #220]	; (8012fdc <__ieee754_pow+0x774>)
 8012efe:	4413      	add	r3, r2
 8012f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f04:	f7ed f9d2 	bl	80002ac <__adddf3>
 8012f08:	4682      	mov	sl, r0
 8012f0a:	9805      	ldr	r0, [sp, #20]
 8012f0c:	468b      	mov	fp, r1
 8012f0e:	f7ed fb19 	bl	8000544 <__aeabi_i2d>
 8012f12:	9a07      	ldr	r2, [sp, #28]
 8012f14:	4b32      	ldr	r3, [pc, #200]	; (8012fe0 <__ieee754_pow+0x778>)
 8012f16:	4413      	add	r3, r2
 8012f18:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012f1c:	4606      	mov	r6, r0
 8012f1e:	460f      	mov	r7, r1
 8012f20:	4652      	mov	r2, sl
 8012f22:	465b      	mov	r3, fp
 8012f24:	ec51 0b18 	vmov	r0, r1, d8
 8012f28:	f7ed f9c0 	bl	80002ac <__adddf3>
 8012f2c:	4642      	mov	r2, r8
 8012f2e:	464b      	mov	r3, r9
 8012f30:	f7ed f9bc 	bl	80002ac <__adddf3>
 8012f34:	4632      	mov	r2, r6
 8012f36:	463b      	mov	r3, r7
 8012f38:	f7ed f9b8 	bl	80002ac <__adddf3>
 8012f3c:	2000      	movs	r0, #0
 8012f3e:	4632      	mov	r2, r6
 8012f40:	463b      	mov	r3, r7
 8012f42:	4604      	mov	r4, r0
 8012f44:	460d      	mov	r5, r1
 8012f46:	f7ed f9af 	bl	80002a8 <__aeabi_dsub>
 8012f4a:	4642      	mov	r2, r8
 8012f4c:	464b      	mov	r3, r9
 8012f4e:	f7ed f9ab 	bl	80002a8 <__aeabi_dsub>
 8012f52:	ec53 2b18 	vmov	r2, r3, d8
 8012f56:	f7ed f9a7 	bl	80002a8 <__aeabi_dsub>
 8012f5a:	4602      	mov	r2, r0
 8012f5c:	460b      	mov	r3, r1
 8012f5e:	4650      	mov	r0, sl
 8012f60:	4659      	mov	r1, fp
 8012f62:	e610      	b.n	8012b86 <__ieee754_pow+0x31e>
 8012f64:	2401      	movs	r4, #1
 8012f66:	e6a1      	b.n	8012cac <__ieee754_pow+0x444>
 8012f68:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8012fb8 <__ieee754_pow+0x750>
 8012f6c:	e617      	b.n	8012b9e <__ieee754_pow+0x336>
 8012f6e:	bf00      	nop
 8012f70:	4a454eef 	.word	0x4a454eef
 8012f74:	3fca7e28 	.word	0x3fca7e28
 8012f78:	93c9db65 	.word	0x93c9db65
 8012f7c:	3fcd864a 	.word	0x3fcd864a
 8012f80:	a91d4101 	.word	0xa91d4101
 8012f84:	3fd17460 	.word	0x3fd17460
 8012f88:	518f264d 	.word	0x518f264d
 8012f8c:	3fd55555 	.word	0x3fd55555
 8012f90:	db6fabff 	.word	0xdb6fabff
 8012f94:	3fdb6db6 	.word	0x3fdb6db6
 8012f98:	33333303 	.word	0x33333303
 8012f9c:	3fe33333 	.word	0x3fe33333
 8012fa0:	e0000000 	.word	0xe0000000
 8012fa4:	3feec709 	.word	0x3feec709
 8012fa8:	dc3a03fd 	.word	0xdc3a03fd
 8012fac:	3feec709 	.word	0x3feec709
 8012fb0:	145b01f5 	.word	0x145b01f5
 8012fb4:	be3e2fe0 	.word	0xbe3e2fe0
 8012fb8:	00000000 	.word	0x00000000
 8012fbc:	3ff00000 	.word	0x3ff00000
 8012fc0:	7ff00000 	.word	0x7ff00000
 8012fc4:	43400000 	.word	0x43400000
 8012fc8:	0003988e 	.word	0x0003988e
 8012fcc:	000bb679 	.word	0x000bb679
 8012fd0:	0802e920 	.word	0x0802e920
 8012fd4:	3ff00000 	.word	0x3ff00000
 8012fd8:	40080000 	.word	0x40080000
 8012fdc:	0802e940 	.word	0x0802e940
 8012fe0:	0802e930 	.word	0x0802e930
 8012fe4:	a3b5      	add	r3, pc, #724	; (adr r3, 80132bc <__ieee754_pow+0xa54>)
 8012fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fea:	4640      	mov	r0, r8
 8012fec:	4649      	mov	r1, r9
 8012fee:	f7ed f95d 	bl	80002ac <__adddf3>
 8012ff2:	4622      	mov	r2, r4
 8012ff4:	ec41 0b1a 	vmov	d10, r0, r1
 8012ff8:	462b      	mov	r3, r5
 8012ffa:	4630      	mov	r0, r6
 8012ffc:	4639      	mov	r1, r7
 8012ffe:	f7ed f953 	bl	80002a8 <__aeabi_dsub>
 8013002:	4602      	mov	r2, r0
 8013004:	460b      	mov	r3, r1
 8013006:	ec51 0b1a 	vmov	r0, r1, d10
 801300a:	f7ed fd95 	bl	8000b38 <__aeabi_dcmpgt>
 801300e:	2800      	cmp	r0, #0
 8013010:	f47f ae04 	bne.w	8012c1c <__ieee754_pow+0x3b4>
 8013014:	4aa4      	ldr	r2, [pc, #656]	; (80132a8 <__ieee754_pow+0xa40>)
 8013016:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801301a:	4293      	cmp	r3, r2
 801301c:	f340 8108 	ble.w	8013230 <__ieee754_pow+0x9c8>
 8013020:	151b      	asrs	r3, r3, #20
 8013022:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8013026:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 801302a:	fa4a f303 	asr.w	r3, sl, r3
 801302e:	445b      	add	r3, fp
 8013030:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8013034:	4e9d      	ldr	r6, [pc, #628]	; (80132ac <__ieee754_pow+0xa44>)
 8013036:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801303a:	4116      	asrs	r6, r2
 801303c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8013040:	2000      	movs	r0, #0
 8013042:	ea23 0106 	bic.w	r1, r3, r6
 8013046:	f1c2 0214 	rsb	r2, r2, #20
 801304a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801304e:	fa4a fa02 	asr.w	sl, sl, r2
 8013052:	f1bb 0f00 	cmp.w	fp, #0
 8013056:	4602      	mov	r2, r0
 8013058:	460b      	mov	r3, r1
 801305a:	4620      	mov	r0, r4
 801305c:	4629      	mov	r1, r5
 801305e:	bfb8      	it	lt
 8013060:	f1ca 0a00 	rsblt	sl, sl, #0
 8013064:	f7ed f920 	bl	80002a8 <__aeabi_dsub>
 8013068:	ec41 0b19 	vmov	d9, r0, r1
 801306c:	4642      	mov	r2, r8
 801306e:	464b      	mov	r3, r9
 8013070:	ec51 0b19 	vmov	r0, r1, d9
 8013074:	f7ed f91a 	bl	80002ac <__adddf3>
 8013078:	a37b      	add	r3, pc, #492	; (adr r3, 8013268 <__ieee754_pow+0xa00>)
 801307a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801307e:	2000      	movs	r0, #0
 8013080:	4604      	mov	r4, r0
 8013082:	460d      	mov	r5, r1
 8013084:	f7ed fac8 	bl	8000618 <__aeabi_dmul>
 8013088:	ec53 2b19 	vmov	r2, r3, d9
 801308c:	4606      	mov	r6, r0
 801308e:	460f      	mov	r7, r1
 8013090:	4620      	mov	r0, r4
 8013092:	4629      	mov	r1, r5
 8013094:	f7ed f908 	bl	80002a8 <__aeabi_dsub>
 8013098:	4602      	mov	r2, r0
 801309a:	460b      	mov	r3, r1
 801309c:	4640      	mov	r0, r8
 801309e:	4649      	mov	r1, r9
 80130a0:	f7ed f902 	bl	80002a8 <__aeabi_dsub>
 80130a4:	a372      	add	r3, pc, #456	; (adr r3, 8013270 <__ieee754_pow+0xa08>)
 80130a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130aa:	f7ed fab5 	bl	8000618 <__aeabi_dmul>
 80130ae:	a372      	add	r3, pc, #456	; (adr r3, 8013278 <__ieee754_pow+0xa10>)
 80130b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130b4:	4680      	mov	r8, r0
 80130b6:	4689      	mov	r9, r1
 80130b8:	4620      	mov	r0, r4
 80130ba:	4629      	mov	r1, r5
 80130bc:	f7ed faac 	bl	8000618 <__aeabi_dmul>
 80130c0:	4602      	mov	r2, r0
 80130c2:	460b      	mov	r3, r1
 80130c4:	4640      	mov	r0, r8
 80130c6:	4649      	mov	r1, r9
 80130c8:	f7ed f8f0 	bl	80002ac <__adddf3>
 80130cc:	4604      	mov	r4, r0
 80130ce:	460d      	mov	r5, r1
 80130d0:	4602      	mov	r2, r0
 80130d2:	460b      	mov	r3, r1
 80130d4:	4630      	mov	r0, r6
 80130d6:	4639      	mov	r1, r7
 80130d8:	f7ed f8e8 	bl	80002ac <__adddf3>
 80130dc:	4632      	mov	r2, r6
 80130de:	463b      	mov	r3, r7
 80130e0:	4680      	mov	r8, r0
 80130e2:	4689      	mov	r9, r1
 80130e4:	f7ed f8e0 	bl	80002a8 <__aeabi_dsub>
 80130e8:	4602      	mov	r2, r0
 80130ea:	460b      	mov	r3, r1
 80130ec:	4620      	mov	r0, r4
 80130ee:	4629      	mov	r1, r5
 80130f0:	f7ed f8da 	bl	80002a8 <__aeabi_dsub>
 80130f4:	4642      	mov	r2, r8
 80130f6:	4606      	mov	r6, r0
 80130f8:	460f      	mov	r7, r1
 80130fa:	464b      	mov	r3, r9
 80130fc:	4640      	mov	r0, r8
 80130fe:	4649      	mov	r1, r9
 8013100:	f7ed fa8a 	bl	8000618 <__aeabi_dmul>
 8013104:	a35e      	add	r3, pc, #376	; (adr r3, 8013280 <__ieee754_pow+0xa18>)
 8013106:	e9d3 2300 	ldrd	r2, r3, [r3]
 801310a:	4604      	mov	r4, r0
 801310c:	460d      	mov	r5, r1
 801310e:	f7ed fa83 	bl	8000618 <__aeabi_dmul>
 8013112:	a35d      	add	r3, pc, #372	; (adr r3, 8013288 <__ieee754_pow+0xa20>)
 8013114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013118:	f7ed f8c6 	bl	80002a8 <__aeabi_dsub>
 801311c:	4622      	mov	r2, r4
 801311e:	462b      	mov	r3, r5
 8013120:	f7ed fa7a 	bl	8000618 <__aeabi_dmul>
 8013124:	a35a      	add	r3, pc, #360	; (adr r3, 8013290 <__ieee754_pow+0xa28>)
 8013126:	e9d3 2300 	ldrd	r2, r3, [r3]
 801312a:	f7ed f8bf 	bl	80002ac <__adddf3>
 801312e:	4622      	mov	r2, r4
 8013130:	462b      	mov	r3, r5
 8013132:	f7ed fa71 	bl	8000618 <__aeabi_dmul>
 8013136:	a358      	add	r3, pc, #352	; (adr r3, 8013298 <__ieee754_pow+0xa30>)
 8013138:	e9d3 2300 	ldrd	r2, r3, [r3]
 801313c:	f7ed f8b4 	bl	80002a8 <__aeabi_dsub>
 8013140:	4622      	mov	r2, r4
 8013142:	462b      	mov	r3, r5
 8013144:	f7ed fa68 	bl	8000618 <__aeabi_dmul>
 8013148:	a355      	add	r3, pc, #340	; (adr r3, 80132a0 <__ieee754_pow+0xa38>)
 801314a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801314e:	f7ed f8ad 	bl	80002ac <__adddf3>
 8013152:	4622      	mov	r2, r4
 8013154:	462b      	mov	r3, r5
 8013156:	f7ed fa5f 	bl	8000618 <__aeabi_dmul>
 801315a:	4602      	mov	r2, r0
 801315c:	460b      	mov	r3, r1
 801315e:	4640      	mov	r0, r8
 8013160:	4649      	mov	r1, r9
 8013162:	f7ed f8a1 	bl	80002a8 <__aeabi_dsub>
 8013166:	4604      	mov	r4, r0
 8013168:	460d      	mov	r5, r1
 801316a:	4602      	mov	r2, r0
 801316c:	460b      	mov	r3, r1
 801316e:	4640      	mov	r0, r8
 8013170:	4649      	mov	r1, r9
 8013172:	f7ed fa51 	bl	8000618 <__aeabi_dmul>
 8013176:	2200      	movs	r2, #0
 8013178:	ec41 0b19 	vmov	d9, r0, r1
 801317c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8013180:	4620      	mov	r0, r4
 8013182:	4629      	mov	r1, r5
 8013184:	f7ed f890 	bl	80002a8 <__aeabi_dsub>
 8013188:	4602      	mov	r2, r0
 801318a:	460b      	mov	r3, r1
 801318c:	ec51 0b19 	vmov	r0, r1, d9
 8013190:	f7ed fb6c 	bl	800086c <__aeabi_ddiv>
 8013194:	4632      	mov	r2, r6
 8013196:	4604      	mov	r4, r0
 8013198:	460d      	mov	r5, r1
 801319a:	463b      	mov	r3, r7
 801319c:	4640      	mov	r0, r8
 801319e:	4649      	mov	r1, r9
 80131a0:	f7ed fa3a 	bl	8000618 <__aeabi_dmul>
 80131a4:	4632      	mov	r2, r6
 80131a6:	463b      	mov	r3, r7
 80131a8:	f7ed f880 	bl	80002ac <__adddf3>
 80131ac:	4602      	mov	r2, r0
 80131ae:	460b      	mov	r3, r1
 80131b0:	4620      	mov	r0, r4
 80131b2:	4629      	mov	r1, r5
 80131b4:	f7ed f878 	bl	80002a8 <__aeabi_dsub>
 80131b8:	4642      	mov	r2, r8
 80131ba:	464b      	mov	r3, r9
 80131bc:	f7ed f874 	bl	80002a8 <__aeabi_dsub>
 80131c0:	460b      	mov	r3, r1
 80131c2:	4602      	mov	r2, r0
 80131c4:	493a      	ldr	r1, [pc, #232]	; (80132b0 <__ieee754_pow+0xa48>)
 80131c6:	2000      	movs	r0, #0
 80131c8:	f7ed f86e 	bl	80002a8 <__aeabi_dsub>
 80131cc:	ec41 0b10 	vmov	d0, r0, r1
 80131d0:	ee10 3a90 	vmov	r3, s1
 80131d4:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80131d8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80131dc:	da2b      	bge.n	8013236 <__ieee754_pow+0x9ce>
 80131de:	4650      	mov	r0, sl
 80131e0:	f000 f966 	bl	80134b0 <scalbn>
 80131e4:	ec51 0b10 	vmov	r0, r1, d0
 80131e8:	ec53 2b18 	vmov	r2, r3, d8
 80131ec:	f7ff bbed 	b.w	80129ca <__ieee754_pow+0x162>
 80131f0:	4b30      	ldr	r3, [pc, #192]	; (80132b4 <__ieee754_pow+0xa4c>)
 80131f2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80131f6:	429e      	cmp	r6, r3
 80131f8:	f77f af0c 	ble.w	8013014 <__ieee754_pow+0x7ac>
 80131fc:	4b2e      	ldr	r3, [pc, #184]	; (80132b8 <__ieee754_pow+0xa50>)
 80131fe:	440b      	add	r3, r1
 8013200:	4303      	orrs	r3, r0
 8013202:	d009      	beq.n	8013218 <__ieee754_pow+0x9b0>
 8013204:	ec51 0b18 	vmov	r0, r1, d8
 8013208:	2200      	movs	r2, #0
 801320a:	2300      	movs	r3, #0
 801320c:	f7ed fc76 	bl	8000afc <__aeabi_dcmplt>
 8013210:	3800      	subs	r0, #0
 8013212:	bf18      	it	ne
 8013214:	2001      	movne	r0, #1
 8013216:	e447      	b.n	8012aa8 <__ieee754_pow+0x240>
 8013218:	4622      	mov	r2, r4
 801321a:	462b      	mov	r3, r5
 801321c:	f7ed f844 	bl	80002a8 <__aeabi_dsub>
 8013220:	4642      	mov	r2, r8
 8013222:	464b      	mov	r3, r9
 8013224:	f7ed fc7e 	bl	8000b24 <__aeabi_dcmpge>
 8013228:	2800      	cmp	r0, #0
 801322a:	f43f aef3 	beq.w	8013014 <__ieee754_pow+0x7ac>
 801322e:	e7e9      	b.n	8013204 <__ieee754_pow+0x99c>
 8013230:	f04f 0a00 	mov.w	sl, #0
 8013234:	e71a      	b.n	801306c <__ieee754_pow+0x804>
 8013236:	ec51 0b10 	vmov	r0, r1, d0
 801323a:	4619      	mov	r1, r3
 801323c:	e7d4      	b.n	80131e8 <__ieee754_pow+0x980>
 801323e:	491c      	ldr	r1, [pc, #112]	; (80132b0 <__ieee754_pow+0xa48>)
 8013240:	2000      	movs	r0, #0
 8013242:	f7ff bb30 	b.w	80128a6 <__ieee754_pow+0x3e>
 8013246:	2000      	movs	r0, #0
 8013248:	2100      	movs	r1, #0
 801324a:	f7ff bb2c 	b.w	80128a6 <__ieee754_pow+0x3e>
 801324e:	4630      	mov	r0, r6
 8013250:	4639      	mov	r1, r7
 8013252:	f7ff bb28 	b.w	80128a6 <__ieee754_pow+0x3e>
 8013256:	9204      	str	r2, [sp, #16]
 8013258:	f7ff bb7a 	b.w	8012950 <__ieee754_pow+0xe8>
 801325c:	2300      	movs	r3, #0
 801325e:	f7ff bb64 	b.w	801292a <__ieee754_pow+0xc2>
 8013262:	bf00      	nop
 8013264:	f3af 8000 	nop.w
 8013268:	00000000 	.word	0x00000000
 801326c:	3fe62e43 	.word	0x3fe62e43
 8013270:	fefa39ef 	.word	0xfefa39ef
 8013274:	3fe62e42 	.word	0x3fe62e42
 8013278:	0ca86c39 	.word	0x0ca86c39
 801327c:	be205c61 	.word	0xbe205c61
 8013280:	72bea4d0 	.word	0x72bea4d0
 8013284:	3e663769 	.word	0x3e663769
 8013288:	c5d26bf1 	.word	0xc5d26bf1
 801328c:	3ebbbd41 	.word	0x3ebbbd41
 8013290:	af25de2c 	.word	0xaf25de2c
 8013294:	3f11566a 	.word	0x3f11566a
 8013298:	16bebd93 	.word	0x16bebd93
 801329c:	3f66c16c 	.word	0x3f66c16c
 80132a0:	5555553e 	.word	0x5555553e
 80132a4:	3fc55555 	.word	0x3fc55555
 80132a8:	3fe00000 	.word	0x3fe00000
 80132ac:	000fffff 	.word	0x000fffff
 80132b0:	3ff00000 	.word	0x3ff00000
 80132b4:	4090cbff 	.word	0x4090cbff
 80132b8:	3f6f3400 	.word	0x3f6f3400
 80132bc:	652b82fe 	.word	0x652b82fe
 80132c0:	3c971547 	.word	0x3c971547

080132c4 <__ieee754_sqrt>:
 80132c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80132c8:	ec55 4b10 	vmov	r4, r5, d0
 80132cc:	4e55      	ldr	r6, [pc, #340]	; (8013424 <__ieee754_sqrt+0x160>)
 80132ce:	43ae      	bics	r6, r5
 80132d0:	ee10 0a10 	vmov	r0, s0
 80132d4:	ee10 3a10 	vmov	r3, s0
 80132d8:	462a      	mov	r2, r5
 80132da:	4629      	mov	r1, r5
 80132dc:	d110      	bne.n	8013300 <__ieee754_sqrt+0x3c>
 80132de:	ee10 2a10 	vmov	r2, s0
 80132e2:	462b      	mov	r3, r5
 80132e4:	f7ed f998 	bl	8000618 <__aeabi_dmul>
 80132e8:	4602      	mov	r2, r0
 80132ea:	460b      	mov	r3, r1
 80132ec:	4620      	mov	r0, r4
 80132ee:	4629      	mov	r1, r5
 80132f0:	f7ec ffdc 	bl	80002ac <__adddf3>
 80132f4:	4604      	mov	r4, r0
 80132f6:	460d      	mov	r5, r1
 80132f8:	ec45 4b10 	vmov	d0, r4, r5
 80132fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013300:	2d00      	cmp	r5, #0
 8013302:	dc10      	bgt.n	8013326 <__ieee754_sqrt+0x62>
 8013304:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8013308:	4330      	orrs	r0, r6
 801330a:	d0f5      	beq.n	80132f8 <__ieee754_sqrt+0x34>
 801330c:	b15d      	cbz	r5, 8013326 <__ieee754_sqrt+0x62>
 801330e:	ee10 2a10 	vmov	r2, s0
 8013312:	462b      	mov	r3, r5
 8013314:	ee10 0a10 	vmov	r0, s0
 8013318:	f7ec ffc6 	bl	80002a8 <__aeabi_dsub>
 801331c:	4602      	mov	r2, r0
 801331e:	460b      	mov	r3, r1
 8013320:	f7ed faa4 	bl	800086c <__aeabi_ddiv>
 8013324:	e7e6      	b.n	80132f4 <__ieee754_sqrt+0x30>
 8013326:	1512      	asrs	r2, r2, #20
 8013328:	d074      	beq.n	8013414 <__ieee754_sqrt+0x150>
 801332a:	07d4      	lsls	r4, r2, #31
 801332c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8013330:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8013334:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8013338:	bf5e      	ittt	pl
 801333a:	0fda      	lsrpl	r2, r3, #31
 801333c:	005b      	lslpl	r3, r3, #1
 801333e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8013342:	2400      	movs	r4, #0
 8013344:	0fda      	lsrs	r2, r3, #31
 8013346:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 801334a:	107f      	asrs	r7, r7, #1
 801334c:	005b      	lsls	r3, r3, #1
 801334e:	2516      	movs	r5, #22
 8013350:	4620      	mov	r0, r4
 8013352:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8013356:	1886      	adds	r6, r0, r2
 8013358:	428e      	cmp	r6, r1
 801335a:	bfde      	ittt	le
 801335c:	1b89      	suble	r1, r1, r6
 801335e:	18b0      	addle	r0, r6, r2
 8013360:	18a4      	addle	r4, r4, r2
 8013362:	0049      	lsls	r1, r1, #1
 8013364:	3d01      	subs	r5, #1
 8013366:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 801336a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 801336e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8013372:	d1f0      	bne.n	8013356 <__ieee754_sqrt+0x92>
 8013374:	462a      	mov	r2, r5
 8013376:	f04f 0e20 	mov.w	lr, #32
 801337a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 801337e:	4281      	cmp	r1, r0
 8013380:	eb06 0c05 	add.w	ip, r6, r5
 8013384:	dc02      	bgt.n	801338c <__ieee754_sqrt+0xc8>
 8013386:	d113      	bne.n	80133b0 <__ieee754_sqrt+0xec>
 8013388:	459c      	cmp	ip, r3
 801338a:	d811      	bhi.n	80133b0 <__ieee754_sqrt+0xec>
 801338c:	f1bc 0f00 	cmp.w	ip, #0
 8013390:	eb0c 0506 	add.w	r5, ip, r6
 8013394:	da43      	bge.n	801341e <__ieee754_sqrt+0x15a>
 8013396:	2d00      	cmp	r5, #0
 8013398:	db41      	blt.n	801341e <__ieee754_sqrt+0x15a>
 801339a:	f100 0801 	add.w	r8, r0, #1
 801339e:	1a09      	subs	r1, r1, r0
 80133a0:	459c      	cmp	ip, r3
 80133a2:	bf88      	it	hi
 80133a4:	f101 31ff 	addhi.w	r1, r1, #4294967295
 80133a8:	eba3 030c 	sub.w	r3, r3, ip
 80133ac:	4432      	add	r2, r6
 80133ae:	4640      	mov	r0, r8
 80133b0:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 80133b4:	f1be 0e01 	subs.w	lr, lr, #1
 80133b8:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 80133bc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80133c0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80133c4:	d1db      	bne.n	801337e <__ieee754_sqrt+0xba>
 80133c6:	430b      	orrs	r3, r1
 80133c8:	d006      	beq.n	80133d8 <__ieee754_sqrt+0x114>
 80133ca:	1c50      	adds	r0, r2, #1
 80133cc:	bf13      	iteet	ne
 80133ce:	3201      	addne	r2, #1
 80133d0:	3401      	addeq	r4, #1
 80133d2:	4672      	moveq	r2, lr
 80133d4:	f022 0201 	bicne.w	r2, r2, #1
 80133d8:	1063      	asrs	r3, r4, #1
 80133da:	0852      	lsrs	r2, r2, #1
 80133dc:	07e1      	lsls	r1, r4, #31
 80133de:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80133e2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80133e6:	bf48      	it	mi
 80133e8:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80133ec:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80133f0:	4614      	mov	r4, r2
 80133f2:	e781      	b.n	80132f8 <__ieee754_sqrt+0x34>
 80133f4:	0ad9      	lsrs	r1, r3, #11
 80133f6:	3815      	subs	r0, #21
 80133f8:	055b      	lsls	r3, r3, #21
 80133fa:	2900      	cmp	r1, #0
 80133fc:	d0fa      	beq.n	80133f4 <__ieee754_sqrt+0x130>
 80133fe:	02cd      	lsls	r5, r1, #11
 8013400:	d50a      	bpl.n	8013418 <__ieee754_sqrt+0x154>
 8013402:	f1c2 0420 	rsb	r4, r2, #32
 8013406:	fa23 f404 	lsr.w	r4, r3, r4
 801340a:	1e55      	subs	r5, r2, #1
 801340c:	4093      	lsls	r3, r2
 801340e:	4321      	orrs	r1, r4
 8013410:	1b42      	subs	r2, r0, r5
 8013412:	e78a      	b.n	801332a <__ieee754_sqrt+0x66>
 8013414:	4610      	mov	r0, r2
 8013416:	e7f0      	b.n	80133fa <__ieee754_sqrt+0x136>
 8013418:	0049      	lsls	r1, r1, #1
 801341a:	3201      	adds	r2, #1
 801341c:	e7ef      	b.n	80133fe <__ieee754_sqrt+0x13a>
 801341e:	4680      	mov	r8, r0
 8013420:	e7bd      	b.n	801339e <__ieee754_sqrt+0xda>
 8013422:	bf00      	nop
 8013424:	7ff00000 	.word	0x7ff00000

08013428 <with_errno>:
 8013428:	b570      	push	{r4, r5, r6, lr}
 801342a:	4604      	mov	r4, r0
 801342c:	460d      	mov	r5, r1
 801342e:	4616      	mov	r6, r2
 8013430:	f7fc fa6c 	bl	800f90c <__errno>
 8013434:	4629      	mov	r1, r5
 8013436:	6006      	str	r6, [r0, #0]
 8013438:	4620      	mov	r0, r4
 801343a:	bd70      	pop	{r4, r5, r6, pc}

0801343c <xflow>:
 801343c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801343e:	4614      	mov	r4, r2
 8013440:	461d      	mov	r5, r3
 8013442:	b108      	cbz	r0, 8013448 <xflow+0xc>
 8013444:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8013448:	e9cd 2300 	strd	r2, r3, [sp]
 801344c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013450:	4620      	mov	r0, r4
 8013452:	4629      	mov	r1, r5
 8013454:	f7ed f8e0 	bl	8000618 <__aeabi_dmul>
 8013458:	2222      	movs	r2, #34	; 0x22
 801345a:	b003      	add	sp, #12
 801345c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013460:	f7ff bfe2 	b.w	8013428 <with_errno>

08013464 <__math_uflow>:
 8013464:	b508      	push	{r3, lr}
 8013466:	2200      	movs	r2, #0
 8013468:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 801346c:	f7ff ffe6 	bl	801343c <xflow>
 8013470:	ec41 0b10 	vmov	d0, r0, r1
 8013474:	bd08      	pop	{r3, pc}

08013476 <__math_oflow>:
 8013476:	b508      	push	{r3, lr}
 8013478:	2200      	movs	r2, #0
 801347a:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 801347e:	f7ff ffdd 	bl	801343c <xflow>
 8013482:	ec41 0b10 	vmov	d0, r0, r1
 8013486:	bd08      	pop	{r3, pc}

08013488 <fabs>:
 8013488:	ec51 0b10 	vmov	r0, r1, d0
 801348c:	ee10 2a10 	vmov	r2, s0
 8013490:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013494:	ec43 2b10 	vmov	d0, r2, r3
 8013498:	4770      	bx	lr

0801349a <finite>:
 801349a:	b082      	sub	sp, #8
 801349c:	ed8d 0b00 	vstr	d0, [sp]
 80134a0:	9801      	ldr	r0, [sp, #4]
 80134a2:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80134a6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80134aa:	0fc0      	lsrs	r0, r0, #31
 80134ac:	b002      	add	sp, #8
 80134ae:	4770      	bx	lr

080134b0 <scalbn>:
 80134b0:	b570      	push	{r4, r5, r6, lr}
 80134b2:	ec55 4b10 	vmov	r4, r5, d0
 80134b6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80134ba:	4606      	mov	r6, r0
 80134bc:	462b      	mov	r3, r5
 80134be:	b99a      	cbnz	r2, 80134e8 <scalbn+0x38>
 80134c0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80134c4:	4323      	orrs	r3, r4
 80134c6:	d036      	beq.n	8013536 <scalbn+0x86>
 80134c8:	4b39      	ldr	r3, [pc, #228]	; (80135b0 <scalbn+0x100>)
 80134ca:	4629      	mov	r1, r5
 80134cc:	ee10 0a10 	vmov	r0, s0
 80134d0:	2200      	movs	r2, #0
 80134d2:	f7ed f8a1 	bl	8000618 <__aeabi_dmul>
 80134d6:	4b37      	ldr	r3, [pc, #220]	; (80135b4 <scalbn+0x104>)
 80134d8:	429e      	cmp	r6, r3
 80134da:	4604      	mov	r4, r0
 80134dc:	460d      	mov	r5, r1
 80134de:	da10      	bge.n	8013502 <scalbn+0x52>
 80134e0:	a32b      	add	r3, pc, #172	; (adr r3, 8013590 <scalbn+0xe0>)
 80134e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134e6:	e03a      	b.n	801355e <scalbn+0xae>
 80134e8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80134ec:	428a      	cmp	r2, r1
 80134ee:	d10c      	bne.n	801350a <scalbn+0x5a>
 80134f0:	ee10 2a10 	vmov	r2, s0
 80134f4:	4620      	mov	r0, r4
 80134f6:	4629      	mov	r1, r5
 80134f8:	f7ec fed8 	bl	80002ac <__adddf3>
 80134fc:	4604      	mov	r4, r0
 80134fe:	460d      	mov	r5, r1
 8013500:	e019      	b.n	8013536 <scalbn+0x86>
 8013502:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8013506:	460b      	mov	r3, r1
 8013508:	3a36      	subs	r2, #54	; 0x36
 801350a:	4432      	add	r2, r6
 801350c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8013510:	428a      	cmp	r2, r1
 8013512:	dd08      	ble.n	8013526 <scalbn+0x76>
 8013514:	2d00      	cmp	r5, #0
 8013516:	a120      	add	r1, pc, #128	; (adr r1, 8013598 <scalbn+0xe8>)
 8013518:	e9d1 0100 	ldrd	r0, r1, [r1]
 801351c:	da1c      	bge.n	8013558 <scalbn+0xa8>
 801351e:	a120      	add	r1, pc, #128	; (adr r1, 80135a0 <scalbn+0xf0>)
 8013520:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013524:	e018      	b.n	8013558 <scalbn+0xa8>
 8013526:	2a00      	cmp	r2, #0
 8013528:	dd08      	ble.n	801353c <scalbn+0x8c>
 801352a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801352e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013532:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013536:	ec45 4b10 	vmov	d0, r4, r5
 801353a:	bd70      	pop	{r4, r5, r6, pc}
 801353c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8013540:	da19      	bge.n	8013576 <scalbn+0xc6>
 8013542:	f24c 3350 	movw	r3, #50000	; 0xc350
 8013546:	429e      	cmp	r6, r3
 8013548:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 801354c:	dd0a      	ble.n	8013564 <scalbn+0xb4>
 801354e:	a112      	add	r1, pc, #72	; (adr r1, 8013598 <scalbn+0xe8>)
 8013550:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013554:	2b00      	cmp	r3, #0
 8013556:	d1e2      	bne.n	801351e <scalbn+0x6e>
 8013558:	a30f      	add	r3, pc, #60	; (adr r3, 8013598 <scalbn+0xe8>)
 801355a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801355e:	f7ed f85b 	bl	8000618 <__aeabi_dmul>
 8013562:	e7cb      	b.n	80134fc <scalbn+0x4c>
 8013564:	a10a      	add	r1, pc, #40	; (adr r1, 8013590 <scalbn+0xe0>)
 8013566:	e9d1 0100 	ldrd	r0, r1, [r1]
 801356a:	2b00      	cmp	r3, #0
 801356c:	d0b8      	beq.n	80134e0 <scalbn+0x30>
 801356e:	a10e      	add	r1, pc, #56	; (adr r1, 80135a8 <scalbn+0xf8>)
 8013570:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013574:	e7b4      	b.n	80134e0 <scalbn+0x30>
 8013576:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801357a:	3236      	adds	r2, #54	; 0x36
 801357c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013580:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8013584:	4620      	mov	r0, r4
 8013586:	4b0c      	ldr	r3, [pc, #48]	; (80135b8 <scalbn+0x108>)
 8013588:	2200      	movs	r2, #0
 801358a:	e7e8      	b.n	801355e <scalbn+0xae>
 801358c:	f3af 8000 	nop.w
 8013590:	c2f8f359 	.word	0xc2f8f359
 8013594:	01a56e1f 	.word	0x01a56e1f
 8013598:	8800759c 	.word	0x8800759c
 801359c:	7e37e43c 	.word	0x7e37e43c
 80135a0:	8800759c 	.word	0x8800759c
 80135a4:	fe37e43c 	.word	0xfe37e43c
 80135a8:	c2f8f359 	.word	0xc2f8f359
 80135ac:	81a56e1f 	.word	0x81a56e1f
 80135b0:	43500000 	.word	0x43500000
 80135b4:	ffff3cb0 	.word	0xffff3cb0
 80135b8:	3c900000 	.word	0x3c900000

080135bc <_init>:
 80135bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80135be:	bf00      	nop
 80135c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80135c2:	bc08      	pop	{r3}
 80135c4:	469e      	mov	lr, r3
 80135c6:	4770      	bx	lr

080135c8 <_fini>:
 80135c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80135ca:	bf00      	nop
 80135cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80135ce:	bc08      	pop	{r3}
 80135d0:	469e      	mov	lr, r3
 80135d2:	4770      	bx	lr
