Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto d46453b4c6c947e59068d40ed108e862 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RAM_TB_behav xil_defaultlib.RAM_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioural of entity xil_defaultlib.lab2mem [lab2mem_default]
Compiling architecture behavior of entity xil_defaultlib.ram_tb
Built simulation snapshot RAM_TB_behav
