{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709684543921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709684543922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 18:22:23 2024 " "Processing started: Tue Mar 05 18:22:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709684543922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1709684543922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_8bit -c alu_8bit --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_8bit -c alu_8bit --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1709684543922 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1709684544199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1709684544200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitextractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitextractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitExtractor " "Found entity 1: DigitExtractor" {  } { { "DigitExtractor.sv" "" { Text "C:/Users/nicva/8_bits/DigitExtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709684551464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709684551464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8bit " "Found entity 1: adder_8bit" {  } { { "adder_8bit.sv" "" { Text "C:/Users/nicva/8_bits/adder_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709684551465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709684551465 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu_8bit.sv(29) " "Verilog HDL information at alu_8bit.sv(29): always construct contains both blocking and non-blocking assignments" {  } { { "alu_8bit.sv" "" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709684551466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_8bit " "Found entity 1: alu_8bit" {  } { { "alu_8bit.sv" "" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709684551466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709684551466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_8bit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_8bit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_8bit_tb " "Found entity 1: alu_8bit_tb" {  } { { "alu_8bit_tb.sv" "" { Text "C:/Users/nicva/8_bits/alu_8bit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709684551466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709684551466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_8bit " "Found entity 1: and_8bit" {  } { { "and_8bit.sv" "" { Text "C:/Users/nicva/8_bits/and_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709684551467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709684551467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider_8bit " "Found entity 1: divider_8bit" {  } { { "divider_8bit.sv" "" { Text "C:/Users/nicva/8_bits/divider_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709684551468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709684551468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_8bit " "Found entity 1: multiplier_8bit" {  } { { "multiplier_8bit.sv" "" { Text "C:/Users/nicva/8_bits/multiplier_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709684551469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709684551469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_8bit " "Found entity 1: or_8bit" {  } { { "or_8bit.sv" "" { Text "C:/Users/nicva/8_bits/or_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709684551470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709684551470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentoutput.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentoutput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segmentOutput " "Found entity 1: segmentOutput" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/8_bits/segmentOutput.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709684551471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709684551471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft_8bit " "Found entity 1: shiftLeft_8bit" {  } { { "shiftLeft_8bit.sv" "" { Text "C:/Users/nicva/8_bits/shiftLeft_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709684551472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709684551472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRight_8bit " "Found entity 1: shiftRight_8bit" {  } { { "shiftRight_8bit.sv" "" { Text "C:/Users/nicva/8_bits/shiftRight_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709684551473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709684551473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_8bit " "Found entity 1: subtractor_8bit" {  } { { "subtractor_8bit.sv" "" { Text "C:/Users/nicva/8_bits/subtractor_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709684551475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709684551475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_8bit " "Found entity 1: xor_8bit" {  } { { "xor_8bit.sv" "" { Text "C:/Users/nicva/8_bits/xor_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709684551477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709684551477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_CFlag alu_8bit.sv(14) " "Verilog HDL Implicit Net warning at alu_8bit.sv(14): created implicit net for \"add_CFlag\"" {  } { { "alu_8bit.sv" "" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709684551477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_VFlag alu_8bit.sv(14) " "Verilog HDL Implicit Net warning at alu_8bit.sv(14): created implicit net for \"add_VFlag\"" {  } { { "alu_8bit.sv" "" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709684551477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_ZFlag alu_8bit.sv(14) " "Verilog HDL Implicit Net warning at alu_8bit.sv(14): created implicit net for \"add_ZFlag\"" {  } { { "alu_8bit.sv" "" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709684551477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_CFlag alu_8bit.sv(15) " "Verilog HDL Implicit Net warning at alu_8bit.sv(15): created implicit net for \"sub_CFlag\"" {  } { { "alu_8bit.sv" "" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709684551477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_VFlag alu_8bit.sv(15) " "Verilog HDL Implicit Net warning at alu_8bit.sv(15): created implicit net for \"sub_VFlag\"" {  } { { "alu_8bit.sv" "" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709684551477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_ZFlag alu_8bit.sv(15) " "Verilog HDL Implicit Net warning at alu_8bit.sv(15): created implicit net for \"sub_ZFlag\"" {  } { { "alu_8bit.sv" "" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709684551477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_NFlag alu_8bit.sv(15) " "Verilog HDL Implicit Net warning at alu_8bit.sv(15): created implicit net for \"sub_NFlag\"" {  } { { "alu_8bit.sv" "" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709684551477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mul_VFlag alu_8bit.sv(16) " "Verilog HDL Implicit Net warning at alu_8bit.sv(16): created implicit net for \"mul_VFlag\"" {  } { { "alu_8bit.sv" "" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709684551477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mul_ZFlag alu_8bit.sv(16) " "Verilog HDL Implicit Net warning at alu_8bit.sv(16): created implicit net for \"mul_ZFlag\"" {  } { { "alu_8bit.sv" "" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709684551477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "div_VFlag alu_8bit.sv(17) " "Verilog HDL Implicit Net warning at alu_8bit.sv(17): created implicit net for \"div_VFlag\"" {  } { { "alu_8bit.sv" "" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709684551477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "div_ZFlag alu_8bit.sv(17) " "Verilog HDL Implicit Net warning at alu_8bit.sv(17): created implicit net for \"div_ZFlag\"" {  } { { "alu_8bit.sv" "" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709684551477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and_ZFlag alu_8bit.sv(18) " "Verilog HDL Implicit Net warning at alu_8bit.sv(18): created implicit net for \"and_ZFlag\"" {  } { { "alu_8bit.sv" "" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709684551477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_ZFlag alu_8bit.sv(19) " "Verilog HDL Implicit Net warning at alu_8bit.sv(19): created implicit net for \"or_ZFlag\"" {  } { { "alu_8bit.sv" "" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709684551477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xor_ZFlag alu_8bit.sv(20) " "Verilog HDL Implicit Net warning at alu_8bit.sv(20): created implicit net for \"xor_ZFlag\"" {  } { { "alu_8bit.sv" "" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709684551477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_ZFlag alu_8bit.sv(21) " "Verilog HDL Implicit Net warning at alu_8bit.sv(21): created implicit net for \"left_ZFlag\"" {  } { { "alu_8bit.sv" "" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709684551477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_CFlag alu_8bit.sv(21) " "Verilog HDL Implicit Net warning at alu_8bit.sv(21): created implicit net for \"left_CFlag\"" {  } { { "alu_8bit.sv" "" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709684551477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_ZFlag alu_8bit.sv(22) " "Verilog HDL Implicit Net warning at alu_8bit.sv(22): created implicit net for \"right_ZFlag\"" {  } { { "alu_8bit.sv" "" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709684551477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_CFlag alu_8bit.sv(22) " "Verilog HDL Implicit Net warning at alu_8bit.sv(22): created implicit net for \"right_CFlag\"" {  } { { "alu_8bit.sv" "" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709684551477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit_1 alu_8bit.sv(24) " "Verilog HDL Implicit Net warning at alu_8bit.sv(24): created implicit net for \"digit_1\"" {  } { { "alu_8bit.sv" "" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709684551478 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit_2 alu_8bit.sv(24) " "Verilog HDL Implicit Net warning at alu_8bit.sv(24): created implicit net for \"digit_2\"" {  } { { "alu_8bit.sv" "" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709684551478 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1 alu_8bit.sv(25) " "Verilog HDL Implicit Net warning at alu_8bit.sv(25): created implicit net for \"s1\"" {  } { { "alu_8bit.sv" "" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709684551478 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s2 alu_8bit.sv(26) " "Verilog HDL Implicit Net warning at alu_8bit.sv(26): created implicit net for \"s2\"" {  } { { "alu_8bit.sv" "" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709684551478 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_8bit " "Elaborating entity \"alu_8bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1709684551496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_8bit adder_8bit:adder " "Elaborating entity \"adder_8bit\" for hierarchy \"adder_8bit:adder\"" {  } { { "alu_8bit.sv" "adder" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709684551498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_8bit subtractor_8bit:subtractor " "Elaborating entity \"subtractor_8bit\" for hierarchy \"subtractor_8bit:subtractor\"" {  } { { "alu_8bit.sv" "subtractor" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709684551498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_8bit multiplier_8bit:multiplier " "Elaborating entity \"multiplier_8bit\" for hierarchy \"multiplier_8bit:multiplier\"" {  } { { "alu_8bit.sv" "multiplier" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709684551499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_8bit divider_8bit:divider " "Elaborating entity \"divider_8bit\" for hierarchy \"divider_8bit:divider\"" {  } { { "alu_8bit.sv" "divider" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709684551500 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "quotient divider_8bit.sv(4) " "Output port \"quotient\" at divider_8bit.sv(4) has no driver" {  } { { "divider_8bit.sv" "" { Text "C:/Users/nicva/8_bits/divider_8bit.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1709684551500 "|alu_8bit|divider_8bit:divider"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "overflow divider_8bit.sv(5) " "Output port \"overflow\" at divider_8bit.sv(5) has no driver" {  } { { "divider_8bit.sv" "" { Text "C:/Users/nicva/8_bits/divider_8bit.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1709684551500 "|alu_8bit|divider_8bit:divider"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "zero divider_8bit.sv(8) " "Output port \"zero\" at divider_8bit.sv(8) has no driver" {  } { { "divider_8bit.sv" "" { Text "C:/Users/nicva/8_bits/divider_8bit.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1709684551500 "|alu_8bit|divider_8bit:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_8bit and_8bit:andd " "Elaborating entity \"and_8bit\" for hierarchy \"and_8bit:andd\"" {  } { { "alu_8bit.sv" "andd" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709684551500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_8bit or_8bit:orr " "Elaborating entity \"or_8bit\" for hierarchy \"or_8bit:orr\"" {  } { { "alu_8bit.sv" "orr" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709684551501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_8bit xor_8bit:xorr " "Elaborating entity \"xor_8bit\" for hierarchy \"xor_8bit:xorr\"" {  } { { "alu_8bit.sv" "xorr" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709684551501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft_8bit shiftLeft_8bit:left " "Elaborating entity \"shiftLeft_8bit\" for hierarchy \"shiftLeft_8bit:left\"" {  } { { "alu_8bit.sv" "left" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709684551502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRight_8bit shiftRight_8bit:right " "Elaborating entity \"shiftRight_8bit\" for hierarchy \"shiftRight_8bit:right\"" {  } { { "alu_8bit.sv" "right" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709684551503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitExtractor DigitExtractor:extractor " "Elaborating entity \"DigitExtractor\" for hierarchy \"DigitExtractor:extractor\"" {  } { { "alu_8bit.sv" "extractor" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709684551503 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "DigitExtractor.sv(14) " "Verilog HDL Case Statement warning at DigitExtractor.sv(14): can't check case statement for completeness because the case expression has too many possible states" {  } { { "DigitExtractor.sv" "" { Text "C:/Users/nicva/8_bits/DigitExtractor.sv" 14 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1709684551504 "|alu_8bit|DigitExtractor:extractor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentOutput segmentOutput:segment1 " "Elaborating entity \"segmentOutput\" for hierarchy \"segmentOutput:segment1\"" {  } { { "alu_8bit.sv" "segment1" { Text "C:/Users/nicva/8_bits/alu_8bit.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709684551505 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "segmentOutput.sv(10) " "Verilog HDL Case Statement warning at segmentOutput.sv(10): incomplete case statement has no default case item" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/8_bits/segmentOutput.sv" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1709684551505 "|alu_8bit|segmentOutput:segment1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segments1 segmentOutput.sv(8) " "Verilog HDL Always Construct warning at segmentOutput.sv(8): inferring latch(es) for variable \"segments1\", which holds its previous value in one or more paths through the always construct" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/8_bits/segmentOutput.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709684551505 "|alu_8bit|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[0\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[0\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/8_bits/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709684551505 "|alu_8bit|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[1\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[1\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/8_bits/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709684551505 "|alu_8bit|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[2\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[2\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/8_bits/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709684551505 "|alu_8bit|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[3\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[3\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/8_bits/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709684551506 "|alu_8bit|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[4\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[4\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/8_bits/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709684551506 "|alu_8bit|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[5\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[5\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/8_bits/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709684551506 "|alu_8bit|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[6\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[6\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/8_bits/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709684551506 "|alu_8bit|segmentOutput:segment1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1709684551546 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nicva/8_bits/output_files/alu_8bit.map.smsg " "Generated suppressed messages file C:/Users/nicva/8_bits/output_files/alu_8bit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1709684551574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709684551585 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 18:22:31 2024 " "Processing ended: Tue Mar 05 18:22:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709684551585 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709684551585 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709684551585 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1709684551585 ""}
