// Seed: 2233246847
module module_0 (
    output logic id_0
);
  assign id_0 = 1'h0;
  reg id_1;
  always id_1 <= 1;
endmodule
`default_nettype wire `timescale 1ps / 1 ps `default_nettype id_1 `timescale 1 ps / 1 ps
