

================================================================
== Vivado HLS Report for 'fft_stage81'
================================================================
* Date:           Thu Jul 13 07:37:24 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_stages.proj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.635 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      546|      554| 5.460 us | 5.540 us |  546|  554|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- butterfly_loop  |      545|      553| 545 ~ 553 |          -|          -|     1|    no    |
        | + dft_loop       |      512|      512|          2|          1|          1|   512|    yes   |
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 9 [1/1] (0.75ns)   --->   "br label %0" [fft_stages.cpp:47]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 8.61>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_V = phi i14 [ 0, %ap_fixed_base.exit852 ], [ %a_V, %butterfly_loop_end ]"   --->   Operation 10 'phi' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i = phi i1 [ false, %ap_fixed_base.exit852 ], [ true, %butterfly_loop_end ]"   --->   Operation 11 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 12 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %i, label %2, label %butterfly_loop_begin" [fft_stages.cpp:47]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln891 = sext i14 %tmp_V to i22" [fft_stages.cpp:49]   --->   Operation 14 'sext' 'sext_ln891' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.86ns)   --->   "%icmp_ln885 = icmp eq i14 %tmp_V, 0" [fft_stages.cpp:48]   --->   Operation 15 'icmp' 'icmp_ln885' <Predicate = (!i)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_s = call i22 @llvm.part.select.i22(i22 %sext_ln891, i32 21, i32 0) nounwind" [fft_stages.cpp:48]   --->   Operation 16 'partselect' 'p_Result_s' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_159 = call i32 @_ssdm_op_BitConcatenate.i32.i10.i22(i10 -1, i22 %p_Result_s)" [fft_stages.cpp:48]   --->   Operation 17 'bitconcatenate' 'p_Result_159' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.28ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_159, i1 true) nounwind" [fft_stages.cpp:48]   --->   Operation 18 'cttz' 'l' <Predicate = (!i)> <Delay = 1.28> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.20ns)   --->   "%sub_ln894 = sub nsw i32 22, %l" [fft_stages.cpp:48]   --->   Operation 19 'sub' 'sub_ln894' <Predicate = (!i)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i22" [fft_stages.cpp:48]   --->   Operation 20 'trunc' 'trunc_ln894' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.20ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [fft_stages.cpp:48]   --->   Operation 21 'add' 'lsb_index' <Predicate = (!i)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [fft_stages.cpp:48]   --->   Operation 22 'partselect' 'tmp' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.09ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp, 0" [fft_stages.cpp:48]   --->   Operation 23 'icmp' 'icmp_ln897' <Predicate = (!i)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i5" [fft_stages.cpp:48]   --->   Operation 24 'trunc' 'trunc_ln897' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.87ns)   --->   "%sub_ln897 = sub i5 12, %trunc_ln897" [fft_stages.cpp:48]   --->   Operation 25 'sub' 'sub_ln897' <Predicate = (!i)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%zext_ln897 = zext i5 %sub_ln897 to i22" [fft_stages.cpp:48]   --->   Operation 26 'zext' 'zext_ln897' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%lshr_ln897 = lshr i22 -1, %zext_ln897" [fft_stages.cpp:48]   --->   Operation 27 'lshr' 'lshr_ln897' <Predicate = (!i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%p_Result_152 = and i22 %sext_ln891, %lshr_ln897" [fft_stages.cpp:48]   --->   Operation 28 'and' 'p_Result_152' <Predicate = (!i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.95ns) (out node of the LUT)   --->   "%icmp_ln897_1 = icmp ne i22 %p_Result_152, 0" [fft_stages.cpp:48]   --->   Operation 29 'icmp' 'icmp_ln897_1' <Predicate = (!i)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_1" [fft_stages.cpp:48]   --->   Operation 30 'and' 'a' <Predicate = (!i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [fft_stages.cpp:48]   --->   Operation 31 'bitselect' 'tmp_74' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_74, true" [fft_stages.cpp:48]   --->   Operation 32 'xor' 'xor_ln899' <Predicate = (!i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.08ns)   --->   "%add_ln899 = add i22 -53, %trunc_ln894" [fft_stages.cpp:48]   --->   Operation 33 'add' 'add_ln899' <Predicate = (!i)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_153 = call i1 @_ssdm_op_BitSelect.i1.i22.i22(i22 %sext_ln891, i22 %add_ln899)" [fft_stages.cpp:48]   --->   Operation 34 'bitselect' 'p_Result_153' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_153, %xor_ln899" [fft_stages.cpp:48]   --->   Operation 35 'and' 'and_ln899' <Predicate = (!i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [fft_stages.cpp:48]   --->   Operation 36 'or' 'or_ln899' <Predicate = (!i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [fft_stages.cpp:48]   --->   Operation 37 'bitconcatenate' 'or_ln' <Predicate = (!i)> <Delay = 0.33>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%m = zext i22 %sext_ln891 to i64" [fft_stages.cpp:48]   --->   Operation 38 'zext' 'm' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%zext_ln907_10 = zext i22 %sext_ln891 to i32" [fft_stages.cpp:48]   --->   Operation 39 'zext' 'zext_ln907_10' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.11ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [fft_stages.cpp:48]   --->   Operation 40 'icmp' 'icmp_ln908' <Predicate = (!i)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.20ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [fft_stages.cpp:48]   --->   Operation 41 'add' 'add_ln908' <Predicate = (!i)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_10, %add_ln908" [fft_stages.cpp:48]   --->   Operation 42 'lshr' 'lshr_ln908' <Predicate = (!i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [fft_stages.cpp:48]   --->   Operation 43 'zext' 'zext_ln908' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.20ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [fft_stages.cpp:48]   --->   Operation 44 'sub' 'sub_ln908' <Predicate = (!i)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%zext_ln908_1 = zext i32 %sub_ln908 to i64" [fft_stages.cpp:48]   --->   Operation 45 'zext' 'zext_ln908_1' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_1" [fft_stages.cpp:48]   --->   Operation 46 'shl' 'shl_ln908' <Predicate = (!i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%m_47 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [fft_stages.cpp:48]   --->   Operation 47 'select' 'm_47' <Predicate = (!i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [fft_stages.cpp:48]   --->   Operation 48 'zext' 'zext_ln911' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_48 = add i64 %zext_ln911, %m_47" [fft_stages.cpp:48]   --->   Operation 49 'add' 'm_48' <Predicate = (!i)> <Delay = 1.47> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_48, i32 1, i32 63)" [fft_stages.cpp:48]   --->   Operation 50 'partselect' 'm_s' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%m_51 = zext i63 %m_s to i64" [fft_stages.cpp:48]   --->   Operation 51 'zext' 'm_51' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_48, i32 54)" [fft_stages.cpp:48]   --->   Operation 52 'bitselect' 'tmp_75' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.45ns)   --->   "%select_ln915 = select i1 %tmp_75, i11 1023, i11 1022" [fft_stages.cpp:48]   --->   Operation 53 'select' 'select_ln915' <Predicate = (!i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [fft_stages.cpp:48]   --->   Operation 54 'trunc' 'trunc_ln893' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 11, %trunc_ln893" [fft_stages.cpp:48]   --->   Operation 55 'sub' 'sub_ln915' <Predicate = (!i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [fft_stages.cpp:48]   --->   Operation 56 'add' 'add_ln915' <Predicate = (!i)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_12 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %add_ln915)" [fft_stages.cpp:48]   --->   Operation 57 'bitconcatenate' 'tmp_12' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_160 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_51, i12 %tmp_12, i32 52, i32 63)" [fft_stages.cpp:48]   --->   Operation 58 'partset' 'p_Result_160' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_160 to double" [fft_stages.cpp:48]   --->   Operation 59 'bitcast' 'bitcast_ln729' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.49ns)   --->   "%select_ln885 = select i1 %icmp_ln885, double 0.000000e+00, double %bitcast_ln729" [fft_stages.cpp:48]   --->   Operation 60 'select' 'select_ln885' <Predicate = (!i)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.98ns)   --->   "%a_V = add i14 -6434, %tmp_V" [fft_stages.cpp:50]   --->   Operation 61 'add' 'a_V' <Predicate = (!i)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "ret void" [fft_stages.cpp:63]   --->   Operation 62 'ret' <Predicate = (i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.50>
ST_3 : Operation 63 [2/2] (3.50ns)   --->   "%v_assign = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->fft_stages.cpp:48]   --->   Operation 63 'call' 'v_assign' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 64 [2/2] (3.50ns)   --->   "%v_assign_s = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->fft_stages.cpp:49]   --->   Operation 64 'call' 'v_assign_s' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.87>
ST_4 : Operation 65 [1/2] (7.87ns)   --->   "%v_assign = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->fft_stages.cpp:48]   --->   Operation 65 'call' 'v_assign' <Predicate = true> <Delay = 7.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 66 [1/2] (7.87ns)   --->   "%v_assign_s = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->fft_stages.cpp:49]   --->   Operation 66 'call' 'v_assign_s' <Predicate = true> <Delay = 7.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.68>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind" [fft_stages.cpp:47]   --->   Operation 67 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3)" [fft_stages.cpp:47]   --->   Operation 68 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %v_assign to i64" [fft_stages.cpp:48]   --->   Operation 69 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [fft_stages.cpp:48]   --->   Operation 70 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_161 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [fft_stages.cpp:48]   --->   Operation 71 'bitselect' 'p_Result_161' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [fft_stages.cpp:48]   --->   Operation 72 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln461_1 = zext i11 %exp_tmp_V to i12" [fft_stages.cpp:48]   --->   Operation 73 'zext' 'zext_ln461_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [fft_stages.cpp:48]   --->   Operation 74 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_13 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [fft_stages.cpp:48]   --->   Operation 75 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_162 = zext i53 %tmp_13 to i54" [fft_stages.cpp:48]   --->   Operation 76 'zext' 'p_Result_162' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.31ns)   --->   "%man_V_46 = sub i54 0, %p_Result_162" [fft_stages.cpp:48]   --->   Operation 77 'sub' 'man_V_46' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.41ns)   --->   "%man_V_47 = select i1 %p_Result_161, i54 %man_V_46, i54 %p_Result_162" [fft_stages.cpp:48]   --->   Operation 78 'select' 'man_V_47' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (1.46ns)   --->   "%icmp_ln571_1 = icmp eq i63 %trunc_ln556, 0" [fft_stages.cpp:48]   --->   Operation 79 'icmp' 'icmp_ln571_1' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.96ns)   --->   "%F2 = sub i12 1075, %zext_ln461_1" [fft_stages.cpp:48]   --->   Operation 80 'sub' 'F2' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.86ns)   --->   "%icmp_ln581_1 = icmp sgt i12 %F2, 11" [fft_stages.cpp:48]   --->   Operation 81 'icmp' 'icmp_ln581_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.96ns)   --->   "%add_ln581_1 = add i12 -11, %F2" [fft_stages.cpp:48]   --->   Operation 82 'add' 'add_ln581_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.96ns)   --->   "%sub_ln581_1 = sub i12 11, %F2" [fft_stages.cpp:48]   --->   Operation 83 'sub' 'sub_ln581_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.43ns)   --->   "%sh_amt = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1" [fft_stages.cpp:48]   --->   Operation 84 'select' 'sh_amt' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [fft_stages.cpp:48]   --->   Operation 85 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581_28 = sext i12 %sh_amt to i22" [fft_stages.cpp:48]   --->   Operation 86 'sext' 'sext_ln581_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.86ns)   --->   "%icmp_ln582_1 = icmp eq i12 %F2, 11" [fft_stages.cpp:48]   --->   Operation 87 'icmp' 'icmp_ln582_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_47 to i22" [fft_stages.cpp:48]   --->   Operation 88 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.86ns)   --->   "%icmp_ln585_1 = icmp ult i12 %sh_amt, 54" [fft_stages.cpp:48]   --->   Operation 89 'icmp' 'icmp_ln585_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.86ns)   --->   "%icmp_ln603_1 = icmp ult i12 %sh_amt, 22" [fft_stages.cpp:48]   --->   Operation 90 'icmp' 'icmp_ln603_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586_1 = zext i32 %sext_ln581 to i54" [fft_stages.cpp:48]   --->   Operation 91 'zext' 'zext_ln586_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586_1 = ashr i54 %man_V_47, %zext_ln586_1" [fft_stages.cpp:48]   --->   Operation 92 'ashr' 'ashr_ln586_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586_1 to i22" [fft_stages.cpp:48]   --->   Operation 93 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_64)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [fft_stages.cpp:48]   --->   Operation 94 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_64)   --->   "%select_ln588 = select i1 %tmp_77, i22 -1, i22 0" [fft_stages.cpp:48]   --->   Operation 95 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604_1 = shl i22 %trunc_ln583, %sext_ln581_28" [fft_stages.cpp:48]   --->   Operation 96 'shl' 'shl_ln604_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_47)   --->   "%xor_ln571 = xor i1 %icmp_ln571_1, true" [fft_stages.cpp:48]   --->   Operation 97 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_47)   --->   "%and_ln582 = and i1 %icmp_ln582_1, %xor_ln571" [fft_stages.cpp:48]   --->   Operation 98 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.33ns)   --->   "%or_ln582 = or i1 %icmp_ln571_1, %icmp_ln582_1" [fft_stages.cpp:48]   --->   Operation 99 'or' 'or_ln582' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [fft_stages.cpp:48]   --->   Operation 100 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581_1, %xor_ln582" [fft_stages.cpp:48]   --->   Operation 101 'and' 'and_ln581' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585_1, true" [fft_stages.cpp:48]   --->   Operation 102 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [fft_stages.cpp:48]   --->   Operation 103 'and' 'and_ln585' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_28 = and i1 %and_ln581, %icmp_ln585_1" [fft_stages.cpp:48]   --->   Operation 104 'and' 'and_ln585_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581_1" [fft_stages.cpp:48]   --->   Operation 105 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [fft_stages.cpp:48]   --->   Operation 106 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603_1, %xor_ln581" [fft_stages.cpp:48]   --->   Operation 107 'and' 'and_ln603' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i22 %shl_ln604_1, i22 %trunc_ln586" [fft_stages.cpp:48]   --->   Operation 108 'select' 'select_ln603' <Predicate = true> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_28" [fft_stages.cpp:48]   --->   Operation 109 'or' 'or_ln603' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln603_64 = select i1 %and_ln585, i22 %select_ln588, i22 %trunc_ln583" [fft_stages.cpp:48]   --->   Operation 110 'select' 'select_ln603_64' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_47)   --->   "%or_ln603_46 = or i1 %and_ln585, %and_ln582" [fft_stages.cpp:48]   --->   Operation 111 'or' 'or_ln603_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node c_V)   --->   "%select_ln603_65 = select i1 %or_ln603, i22 %select_ln603, i22 %select_ln603_64" [fft_stages.cpp:48]   --->   Operation 112 'select' 'select_ln603_65' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_47 = or i1 %or_ln603, %or_ln603_46" [fft_stages.cpp:48]   --->   Operation 113 'or' 'or_ln603_47' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.43ns) (out node of the LUT)   --->   "%c_V = select i1 %or_ln603_47, i22 %select_ln603_65, i22 0" [fft_stages.cpp:48]   --->   Operation 114 'select' 'c_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%ireg_V_10 = bitcast double %v_assign_s to i64" [fft_stages.cpp:49]   --->   Operation 115 'bitcast' 'ireg_V_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln556_10 = trunc i64 %ireg_V_10 to i63" [fft_stages.cpp:49]   --->   Operation 116 'trunc' 'trunc_ln556_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_163 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_10, i32 63)" [fft_stages.cpp:49]   --->   Operation 117 'bitselect' 'p_Result_163' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%exp_tmp_V_10 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_10, i32 52, i32 62)" [fft_stages.cpp:49]   --->   Operation 118 'partselect' 'exp_tmp_V_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V_10 to i12" [fft_stages.cpp:49]   --->   Operation 119 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln565_10 = trunc i64 %ireg_V_10 to i52" [fft_stages.cpp:49]   --->   Operation 120 'trunc' 'trunc_ln565_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_14 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_10)" [fft_stages.cpp:49]   --->   Operation 121 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_164 = zext i53 %tmp_14 to i54" [fft_stages.cpp:49]   --->   Operation 122 'zext' 'p_Result_164' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (1.31ns)   --->   "%man_V_49 = sub i54 0, %p_Result_164" [fft_stages.cpp:49]   --->   Operation 123 'sub' 'man_V_49' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.41ns)   --->   "%man_V_50 = select i1 %p_Result_163, i54 %man_V_49, i54 %p_Result_164" [fft_stages.cpp:49]   --->   Operation 124 'select' 'man_V_50' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (1.46ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556_10, 0" [fft_stages.cpp:49]   --->   Operation 125 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.96ns)   --->   "%F2_10 = sub i12 1075, %zext_ln461" [fft_stages.cpp:49]   --->   Operation 126 'sub' 'F2_10' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.86ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2_10, 11" [fft_stages.cpp:49]   --->   Operation 127 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.96ns)   --->   "%add_ln581 = add i12 -11, %F2_10" [fft_stages.cpp:49]   --->   Operation 128 'add' 'add_ln581' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.96ns)   --->   "%sub_ln581 = sub i12 11, %F2_10" [fft_stages.cpp:49]   --->   Operation 129 'sub' 'sub_ln581' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.43ns)   --->   "%sh_amt_10 = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [fft_stages.cpp:49]   --->   Operation 130 'select' 'sh_amt_10' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_67)   --->   "%sext_ln581_29 = sext i12 %sh_amt_10 to i32" [fft_stages.cpp:49]   --->   Operation 131 'sext' 'sext_ln581_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_67)   --->   "%sext_ln581_30 = sext i12 %sh_amt_10 to i22" [fft_stages.cpp:49]   --->   Operation 132 'sext' 'sext_ln581_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.86ns)   --->   "%icmp_ln582 = icmp eq i12 %F2_10, 11" [fft_stages.cpp:49]   --->   Operation 133 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln583_10 = trunc i54 %man_V_50 to i22" [fft_stages.cpp:49]   --->   Operation 134 'trunc' 'trunc_ln583_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.86ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt_10, 54" [fft_stages.cpp:49]   --->   Operation 135 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.86ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt_10, 22" [fft_stages.cpp:49]   --->   Operation 136 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_67)   --->   "%zext_ln586 = zext i32 %sext_ln581_29 to i54" [fft_stages.cpp:49]   --->   Operation 137 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_67)   --->   "%ashr_ln586 = ashr i54 %man_V_50, %zext_ln586" [fft_stages.cpp:49]   --->   Operation 138 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_67)   --->   "%trunc_ln586_10 = trunc i54 %ashr_ln586 to i22" [fft_stages.cpp:49]   --->   Operation 139 'trunc' 'trunc_ln586_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_68)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_10, i32 63)" [fft_stages.cpp:49]   --->   Operation 140 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_68)   --->   "%select_ln588_10 = select i1 %tmp_79, i22 -1, i22 0" [fft_stages.cpp:49]   --->   Operation 141 'select' 'select_ln588_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_67)   --->   "%shl_ln604 = shl i22 %trunc_ln583_10, %sext_ln581_30" [fft_stages.cpp:49]   --->   Operation 142 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_50)   --->   "%xor_ln571_10 = xor i1 %icmp_ln571, true" [fft_stages.cpp:49]   --->   Operation 143 'xor' 'xor_ln571_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_50)   --->   "%and_ln582_10 = and i1 %icmp_ln582, %xor_ln571_10" [fft_stages.cpp:49]   --->   Operation 144 'and' 'and_ln582_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.33ns)   --->   "%or_ln582_10 = or i1 %icmp_ln571, %icmp_ln582" [fft_stages.cpp:49]   --->   Operation 145 'or' 'or_ln582_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_10)   --->   "%xor_ln582_10 = xor i1 %or_ln582_10, true" [fft_stages.cpp:49]   --->   Operation 146 'xor' 'xor_ln582_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581_10 = and i1 %icmp_ln581, %xor_ln582_10" [fft_stages.cpp:49]   --->   Operation 147 'and' 'and_ln581_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln585_29)   --->   "%xor_ln585_10 = xor i1 %icmp_ln585, true" [fft_stages.cpp:49]   --->   Operation 148 'xor' 'xor_ln585_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln585_29 = and i1 %and_ln581_10, %xor_ln585_10" [fft_stages.cpp:49]   --->   Operation 149 'and' 'and_ln585_29' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_48)   --->   "%and_ln585_30 = and i1 %and_ln581_10, %icmp_ln585" [fft_stages.cpp:49]   --->   Operation 150 'and' 'and_ln585_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_10)   --->   "%or_ln581_10 = or i1 %or_ln582_10, %icmp_ln581" [fft_stages.cpp:49]   --->   Operation 151 'or' 'or_ln581_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_10)   --->   "%xor_ln581_10 = xor i1 %or_ln581_10, true" [fft_stages.cpp:49]   --->   Operation 152 'xor' 'xor_ln581_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln603_10 = and i1 %icmp_ln603, %xor_ln581_10" [fft_stages.cpp:49]   --->   Operation 153 'and' 'and_ln603_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln603_67 = select i1 %and_ln603_10, i22 %shl_ln604, i22 %trunc_ln586_10" [fft_stages.cpp:49]   --->   Operation 154 'select' 'select_ln603_67' <Predicate = true> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_48 = or i1 %and_ln603_10, %and_ln585_30" [fft_stages.cpp:49]   --->   Operation 155 'or' 'or_ln603_48' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln603_68 = select i1 %and_ln585_29, i22 %select_ln588_10, i22 %trunc_ln583_10" [fft_stages.cpp:49]   --->   Operation 156 'select' 'select_ln603_68' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_50)   --->   "%or_ln603_49 = or i1 %and_ln585_29, %and_ln582_10" [fft_stages.cpp:49]   --->   Operation 157 'or' 'or_ln603_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node s_V)   --->   "%select_ln603_69 = select i1 %or_ln603_48, i22 %select_ln603_67, i22 %select_ln603_68" [fft_stages.cpp:49]   --->   Operation 158 'select' 'select_ln603_69' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_50 = or i1 %or_ln603_48, %or_ln603_49" [fft_stages.cpp:49]   --->   Operation 159 'or' 'or_ln603_50' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.43ns) (out node of the LUT)   --->   "%s_V = select i1 %or_ln603_50, i22 %select_ln603_69, i22 0" [fft_stages.cpp:49]   --->   Operation 160 'select' 's_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i22 %c_V to i33" [fft_stages.cpp:55]   --->   Operation 161 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i22 %s_V to i33" [fft_stages.cpp:55]   --->   Operation 162 'sext' 'sext_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.75ns)   --->   "br label %1" [fft_stages.cpp:53]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.75>

State 6 <SV = 5> <Delay = 1.35>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 0, %butterfly_loop_begin ], [ %i_12, %dft_loop ]"   --->   Operation 164 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i11 %i_0 to i10" [fft_stages.cpp:53]   --->   Operation 165 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %i_0, i32 10)" [fft_stages.cpp:53]   --->   Operation 166 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %tmp_80, label %butterfly_loop_end, label %dft_loop" [fft_stages.cpp:53]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%i_lower = or i10 %trunc_ln53, 1" [fft_stages.cpp:54]   --->   Operation 168 'or' 'i_lower' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i10 %i_lower to i64" [fft_stages.cpp:55]   --->   Operation 169 'zext' 'zext_ln55' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%X_R_V_addr = getelementptr [1024 x i22]* %X_R_V, i64 0, i64 %zext_ln55" [fft_stages.cpp:55]   --->   Operation 170 'getelementptr' 'X_R_V_addr' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_6 : Operation 171 [2/2] (1.35ns)   --->   "%X_R_V_load = load i22* %X_R_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 171 'load' 'X_R_V_load' <Predicate = (!tmp_80)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%X_I_V_addr = getelementptr [1024 x i22]* %X_I_V, i64 0, i64 %zext_ln55" [fft_stages.cpp:55]   --->   Operation 172 'getelementptr' 'X_I_V_addr' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_6 : Operation 173 [2/2] (1.35ns)   --->   "%X_I_V_load = load i22* %X_I_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 173 'load' 'X_I_V_load' <Predicate = (!tmp_80)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i11 %i_0 to i64" [fft_stages.cpp:57]   --->   Operation 174 'zext' 'zext_ln57' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%X_R_V_addr_10 = getelementptr [1024 x i22]* %X_R_V, i64 0, i64 %zext_ln57" [fft_stages.cpp:57]   --->   Operation 175 'getelementptr' 'X_R_V_addr_10' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_6 : Operation 176 [2/2] (1.35ns)   --->   "%p_Val2_127 = load i22* %X_R_V_addr_10, align 4" [fft_stages.cpp:57]   --->   Operation 176 'load' 'p_Val2_127' <Predicate = (!tmp_80)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%X_I_V_addr_10 = getelementptr [1024 x i22]* %X_I_V, i64 0, i64 %zext_ln57" [fft_stages.cpp:58]   --->   Operation 177 'getelementptr' 'X_I_V_addr_10' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_6 : Operation 178 [2/2] (1.35ns)   --->   "%p_Val2_129 = load i22* %X_I_V_addr_10, align 4" [fft_stages.cpp:58]   --->   Operation 178 'load' 'p_Val2_129' <Predicate = (!tmp_80)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_6 : Operation 179 [1/1] (0.94ns)   --->   "%i_12 = add i11 %i_0, 2" [fft_stages.cpp:53]   --->   Operation 179 'add' 'i_12' <Predicate = (!tmp_80)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.23>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind" [fft_stages.cpp:53]   --->   Operation 180 'specloopname' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4)" [fft_stages.cpp:53]   --->   Operation 181 'specregionbegin' 'tmp_15' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 512, i32 512, i32 512, [1 x i8]* @p_str1) nounwind" [fft_stages.cpp:54]   --->   Operation 182 'speclooptripcount' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [fft_stages.cpp:54]   --->   Operation 183 'specpipeline' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 184 [1/2] (1.35ns)   --->   "%X_R_V_load = load i22* %X_R_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 184 'load' 'X_R_V_load' <Predicate = (!tmp_80)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i22 %X_R_V_load to i33" [fft_stages.cpp:55]   --->   Operation 185 'sext' 'sext_ln1118_29' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 186 [1/2] (1.35ns)   --->   "%X_I_V_load = load i22* %X_I_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 186 'load' 'X_I_V_load' <Predicate = (!tmp_80)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i22 %X_I_V_load to i33" [fft_stages.cpp:55]   --->   Operation 187 'sext' 'sext_ln1118_30' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (3.24ns)   --->   "%mul_ln700 = mul i33 %sext_ln1118_29, %sext_ln1118" [fft_stages.cpp:55]   --->   Operation 188 'mul' 'mul_ln700' <Predicate = (!tmp_80)> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [1/1] (3.24ns)   --->   "%mul_ln1193 = mul i33 %sext_ln1118_30, %sext_ln1118_28" [fft_stages.cpp:55]   --->   Operation 189 'mul' 'mul_ln1193' <Predicate = (!tmp_80)> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (1.20ns)   --->   "%ret_V = sub i33 %mul_ln700, %mul_ln1193" [fft_stages.cpp:55]   --->   Operation 190 'sub' 'ret_V' <Predicate = (!tmp_80)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%temp_R_V = call i22 @_ssdm_op_PartSelect.i22.i33.i32.i32(i33 %ret_V, i32 11, i32 32)" [fft_stages.cpp:55]   --->   Operation 191 'partselect' 'temp_R_V' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (3.24ns)   --->   "%mul_ln700_10 = mul i33 %sext_ln1118, %sext_ln1118_30" [fft_stages.cpp:56]   --->   Operation 192 'mul' 'mul_ln700_10' <Predicate = (!tmp_80)> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (3.24ns)   --->   "%mul_ln1192 = mul i33 %sext_ln1118_29, %sext_ln1118_28" [fft_stages.cpp:56]   --->   Operation 193 'mul' 'mul_ln1192' <Predicate = (!tmp_80)> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [1/1] (1.20ns)   --->   "%ret_V_22 = add i33 %mul_ln700_10, %mul_ln1192" [fft_stages.cpp:56]   --->   Operation 194 'add' 'ret_V_22' <Predicate = (!tmp_80)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%temp_I_V = call i22 @_ssdm_op_PartSelect.i22.i33.i32.i32(i33 %ret_V_22, i32 11, i32 32)" [fft_stages.cpp:56]   --->   Operation 195 'partselect' 'temp_I_V' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 196 [1/2] (1.35ns)   --->   "%p_Val2_127 = load i22* %X_R_V_addr_10, align 4" [fft_stages.cpp:57]   --->   Operation 196 'load' 'p_Val2_127' <Predicate = (!tmp_80)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_7 : Operation 197 [1/1] (1.08ns)   --->   "%sub_ln703 = sub i22 %p_Val2_127, %temp_R_V" [fft_stages.cpp:57]   --->   Operation 197 'sub' 'sub_ln703' <Predicate = (!tmp_80)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%Out_R_V_addr11 = getelementptr [1024 x i22]* %Out_R_V, i64 0, i64 %zext_ln55" [fft_stages.cpp:57]   --->   Operation 198 'getelementptr' 'Out_R_V_addr11' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (1.35ns)   --->   "store i22 %sub_ln703, i22* %Out_R_V_addr11, align 4" [fft_stages.cpp:57]   --->   Operation 199 'store' <Predicate = (!tmp_80)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_7 : Operation 200 [1/2] (1.35ns)   --->   "%p_Val2_129 = load i22* %X_I_V_addr_10, align 4" [fft_stages.cpp:58]   --->   Operation 200 'load' 'p_Val2_129' <Predicate = (!tmp_80)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_7 : Operation 201 [1/1] (1.08ns)   --->   "%sub_ln703_1 = sub i22 %p_Val2_129, %temp_I_V" [fft_stages.cpp:58]   --->   Operation 201 'sub' 'sub_ln703_1' <Predicate = (!tmp_80)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%Out_I_V_addr16 = getelementptr [1024 x i22]* %Out_I_V, i64 0, i64 %zext_ln55" [fft_stages.cpp:58]   --->   Operation 202 'getelementptr' 'Out_I_V_addr16' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (1.35ns)   --->   "store i22 %sub_ln703_1, i22* %Out_I_V_addr16, align 4" [fft_stages.cpp:58]   --->   Operation 203 'store' <Predicate = (!tmp_80)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_7 : Operation 204 [1/1] (1.08ns)   --->   "%add_ln703 = add i22 %temp_R_V, %p_Val2_127" [fft_stages.cpp:59]   --->   Operation 204 'add' 'add_ln703' <Predicate = (!tmp_80)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%Out_R_V_addr = getelementptr [1024 x i22]* %Out_R_V, i64 0, i64 %zext_ln57" [fft_stages.cpp:59]   --->   Operation 205 'getelementptr' 'Out_R_V_addr' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (1.35ns)   --->   "store i22 %add_ln703, i22* %Out_R_V_addr, align 4" [fft_stages.cpp:59]   --->   Operation 206 'store' <Predicate = (!tmp_80)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_7 : Operation 207 [1/1] (1.08ns)   --->   "%add_ln703_1 = add i22 %temp_I_V, %p_Val2_129" [fft_stages.cpp:60]   --->   Operation 207 'add' 'add_ln703_1' <Predicate = (!tmp_80)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%Out_I_V_addr = getelementptr [1024 x i22]* %Out_I_V, i64 0, i64 %zext_ln57" [fft_stages.cpp:60]   --->   Operation 208 'getelementptr' 'Out_I_V_addr' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (1.35ns)   --->   "store i22 %add_ln703_1, i22* %Out_I_V_addr, align 4" [fft_stages.cpp:60]   --->   Operation 209 'store' <Predicate = (!tmp_80)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_15)" [fft_stages.cpp:61]   --->   Operation 210 'specregionend' 'empty' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "br label %1" [fft_stages.cpp:53]   --->   Operation 211 'br' <Predicate = (!tmp_80)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp_s)" [fft_stages.cpp:62]   --->   Operation 212 'specregionend' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "br label %0" [fft_stages.cpp:47]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('a.V') with incoming values : ('a.V', fft_stages.cpp:50) [19]  (0.755 ns)

 <State 2>: 8.62ns
The critical path consists of the following:
	'phi' operation ('a.V') with incoming values : ('a.V', fft_stages.cpp:50) [19]  (0 ns)
	'cttz' operation ('l', fft_stages.cpp:48) [30]  (1.29 ns)
	'sub' operation ('sub_ln894', fft_stages.cpp:48) [31]  (1.2 ns)
	'add' operation ('lsb_index', fft_stages.cpp:48) [33]  (1.2 ns)
	'icmp' operation ('icmp_ln897', fft_stages.cpp:48) [35]  (1.1 ns)
	'and' operation ('a', fft_stages.cpp:48) [42]  (0 ns)
	'or' operation ('or_ln899', fft_stages.cpp:48) [48]  (0 ns)
	'add' operation ('m', fft_stages.cpp:48) [61]  (1.47 ns)
	'select' operation ('select_ln915', fft_stages.cpp:48) [65]  (0.451 ns)
	'add' operation ('add_ln915', fft_stages.cpp:48) [68]  (1.07 ns)
	'select' operation ('x', fft_stages.cpp:48) [72]  (0.499 ns)
	blocking operation 0.331 ns on control path)

 <State 3>: 3.51ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->fft_stages.cpp:48) to 'sin_or_cos<double>' [73]  (3.51 ns)

 <State 4>: 7.88ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->fft_stages.cpp:48) to 'sin_or_cos<double>' [73]  (7.88 ns)

 <State 5>: 5.68ns
The critical path consists of the following:
	'sub' operation ('F2', fft_stages.cpp:48) [85]  (0.962 ns)
	'sub' operation ('sub_ln581_1', fft_stages.cpp:48) [88]  (0.962 ns)
	'select' operation ('sh_amt', fft_stages.cpp:48) [89]  (0.431 ns)
	'icmp' operation ('icmp_ln603_1', fft_stages.cpp:48) [95]  (0.861 ns)
	'and' operation ('and_ln603', fft_stages.cpp:48) [112]  (0.331 ns)
	'select' operation ('select_ln603', fft_stages.cpp:48) [113]  (1.7 ns)
	'select' operation ('select_ln603_65', fft_stages.cpp:48) [117]  (0 ns)
	'select' operation ('c.V', fft_stages.cpp:48) [119]  (0.437 ns)

 <State 6>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fft_stages.cpp:53) [172]  (0 ns)
	'or' operation ('i_lower', fft_stages.cpp:54) [181]  (0 ns)
	'getelementptr' operation ('X_R_V_addr', fft_stages.cpp:55) [183]  (0 ns)
	'load' operation ('X_R_V_load', fft_stages.cpp:55) on array 'X_R_V' [184]  (1.35 ns)

 <State 7>: 8.24ns
The critical path consists of the following:
	'load' operation ('X_R_V_load', fft_stages.cpp:55) on array 'X_R_V' [184]  (1.35 ns)
	'mul' operation ('mul_ln700', fft_stages.cpp:55) [189]  (3.24 ns)
	'sub' operation ('ret.V', fft_stages.cpp:55) [191]  (1.21 ns)
	'sub' operation ('sub_ln703', fft_stages.cpp:57) [200]  (1.09 ns)
	'store' operation ('store_ln57', fft_stages.cpp:57) of variable 'sub_ln703', fft_stages.cpp:57 on array 'Out_R_V' [202]  (1.35 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
