Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Oct 19 22:56:17 2025
| Host         : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -file reports/16_6_timing_fx.rpt
| Design       : waiz_benchmark
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 258 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 81 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.037        0.000                      0                64212        0.037        0.000                      0                64212        2.100        0.000                       0                 60451  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.037        0.000                      0                64212        0.037        0.000                      0                64212        2.100        0.000                       0                 60451  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 denselayer3/output_data_reg[7][7]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer4/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[4].sa/data_out_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.310ns (15.910%)  route 1.638ns (84.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 8.838 - 5.000 ) 
    Source Clock Delay      (SCD):    4.316ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.681     0.681 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.933     2.614    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=60450, routed)       1.609     4.316    denselayer3/clk_IBUF_BUFG
    SLICE_X24Y300        FDCE                                         r  denselayer3/output_data_reg[7][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y300        FDCE (Prop_fdce_C_Q)         0.259     4.575 r  denselayer3/output_data_reg[7][7]/Q
                         net (fo=18, routed)          0.876     5.451    relulayer3/data_out_reg_13[7]
    SLICE_X24Y303        LUT2 (Prop_lut2_I0_O)        0.051     5.502 r  relulayer3/data_out_reg_i_8__14/O
                         net (fo=9, routed)           0.762     6.265    denselayer4/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[4].sa/dense4_input_data[24][7]
    DSP48_X0Y119         DSP48E1                                      r  denselayer4/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[4].sa/data_out_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    AU32                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.574     5.574 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814     7.388    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=60450, routed)       1.367     8.838    denselayer4/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[4].sa/clk_IBUF_BUFG
    DSP48_X0Y119         DSP48E1                                      r  denselayer4/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[4].sa/data_out_reg/CLK
                         clock pessimism              0.249     9.087    
                         clock uncertainty           -0.035     9.051    
    DSP48_X0Y119         DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -2.750     6.301    denselayer4/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[4].sa/data_out_reg
  -------------------------------------------------------------------
                         required time                          6.301    
                         arrival time                          -6.265    
  -------------------------------------------------------------------
                         slack                                  0.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 denselayer3/output_data_reg[26][7]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer4/INPUT_SIZE_rows[26].OUTPUT_SIZE_cols[1].sa/data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.283ns (69.615%)  route 0.124ns (30.385%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.187     0.187 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.880     1.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.093 r  clk_IBUF_BUFG_inst/O
                         net (fo=60450, routed)       0.559     1.652    denselayer3/clk_IBUF_BUFG
    SLICE_X60Y299        FDCE                                         r  denselayer3/output_data_reg[26][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y299        FDCE (Prop_fdce_C_Q)         0.118     1.770 r  denselayer3/output_data_reg[26][7]/Q
                         net (fo=25, routed)          0.123     1.893    denselayer3/INPUT_SIZE_rows[26].OUTPUT_SIZE_cols[1].sa/Q[7]
    SLICE_X61Y299        LUT3 (Prop_lut3_I0_O)        0.028     1.921 r  denselayer3/INPUT_SIZE_rows[26].OUTPUT_SIZE_cols[1].sa/data_out[12]_i_17__460/O
                         net (fo=1, routed)           0.000     1.921    denselayer3/INPUT_SIZE_rows[26].OUTPUT_SIZE_cols[1].sa/data_out[12]_i_17__460_n_0
    SLICE_X61Y299        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.006 r  denselayer3/INPUT_SIZE_rows[26].OUTPUT_SIZE_cols[1].sa/data_out_reg[12]_i_2__593/CO[3]
                         net (fo=1, routed)           0.001     2.007    denselayer3/INPUT_SIZE_rows[26].OUTPUT_SIZE_cols[1].sa/data_out_reg[12]_i_2__593_n_0
    SLICE_X61Y300        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.059 r  denselayer3/INPUT_SIZE_rows[26].OUTPUT_SIZE_cols[1].sa/data_out_reg[12]_i_1__602/O[2]
                         net (fo=1, routed)           0.000     2.059    denselayer4/INPUT_SIZE_rows[26].OUTPUT_SIZE_cols[1].sa/data_out_reg[25]_0[1]
    SLICE_X61Y300        FDRE                                         r  denselayer4/INPUT_SIZE_rows[26].OUTPUT_SIZE_cols[1].sa/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.354     0.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.950     1.304    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.334 r  clk_IBUF_BUFG_inst/O
                         net (fo=60450, routed)       0.866     2.200    denselayer4/INPUT_SIZE_rows[26].OUTPUT_SIZE_cols[1].sa/clk_IBUF_BUFG
    SLICE_X61Y300        FDRE                                         r  denselayer4/INPUT_SIZE_rows[26].OUTPUT_SIZE_cols[1].sa/data_out_reg[11]/C
                         clock pessimism             -0.249     1.951    
    SLICE_X61Y300        FDRE (Hold_fdre_C_D)         0.071     2.022    denselayer4/INPUT_SIZE_rows[26].OUTPUT_SIZE_cols[1].sa/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.538         5.000       3.462      DSP48_X1Y46     denselayer1/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[19].sa/data_out_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.500       2.100      SLICE_X189Y101  denselayer1/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[30].sa/data_out_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X107Y120  denselayer2/INPUT_SIZE_rows[35].OUTPUT_SIZE_cols[2].sa/data_out_reg[10]/C



