/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [24:0] _02_;
  wire [7:0] _03_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [19:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [7:0] celloutsig_0_34z;
  wire [4:0] celloutsig_0_35z;
  wire [20:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [8:0] celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [7:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_55z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [16:0] celloutsig_0_7z;
  wire celloutsig_0_89z;
  wire [10:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_90z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [22:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_59z = celloutsig_0_30z ? celloutsig_0_12z : celloutsig_0_34z[3];
  assign celloutsig_1_3z = celloutsig_1_2z ? in_data[178] : celloutsig_1_2z;
  assign celloutsig_1_13z = celloutsig_1_3z ? celloutsig_1_11z : celloutsig_1_9z;
  assign celloutsig_0_3z = celloutsig_0_2z ? celloutsig_0_2z : in_data[74];
  assign celloutsig_0_10z = ~(in_data[24] & celloutsig_0_8z[1]);
  assign celloutsig_1_9z = ~(celloutsig_1_4z[3] & celloutsig_1_7z);
  assign celloutsig_0_20z = ~(celloutsig_0_7z[2] & celloutsig_0_10z);
  assign celloutsig_0_26z = ~(celloutsig_0_5z & celloutsig_0_0z[2]);
  assign celloutsig_0_31z = ~(celloutsig_0_28z | celloutsig_0_10z);
  assign celloutsig_1_1z = ~(in_data[112] | in_data[122]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z | celloutsig_1_1z);
  assign celloutsig_1_19z = ~(celloutsig_1_8z | celloutsig_1_15z);
  assign celloutsig_1_15z = ~((celloutsig_1_7z | celloutsig_1_13z) & celloutsig_1_12z[20]);
  assign celloutsig_0_12z = ~((celloutsig_0_9z | celloutsig_0_7z[13]) & celloutsig_0_2z);
  assign celloutsig_0_19z = ~((celloutsig_0_8z[9] | _00_) & _01_);
  assign celloutsig_0_5z = celloutsig_0_4z[3] | ~(celloutsig_0_0z[0]);
  assign celloutsig_1_11z = celloutsig_1_5z[4] | ~(celloutsig_1_3z);
  assign celloutsig_0_11z = celloutsig_0_5z | ~(celloutsig_0_10z);
  assign celloutsig_0_28z = celloutsig_0_12z | ~(celloutsig_0_0z[1]);
  assign celloutsig_0_39z = celloutsig_0_14z | celloutsig_0_5z;
  assign celloutsig_1_17z = celloutsig_1_8z | celloutsig_1_4z[0];
  assign celloutsig_0_25z = celloutsig_0_24z[1] | celloutsig_0_11z;
  assign celloutsig_0_30z = celloutsig_0_0z[1] ^ celloutsig_0_20z;
  assign celloutsig_0_48z = celloutsig_0_30z ^ celloutsig_0_39z;
  assign celloutsig_1_8z = celloutsig_1_7z ^ in_data[141];
  assign celloutsig_0_14z = celloutsig_0_8z[2] ^ celloutsig_0_0z[2];
  assign celloutsig_0_2z = in_data[18] ^ celloutsig_0_0z[1];
  reg [24:0] _31_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _31_ <= 25'h0000000;
    else _31_ <= in_data[59:35];
  assign { _02_[24:10], _00_, _02_[8:0] } = _31_;
  reg [7:0] _32_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _32_ <= 8'h00;
    else _32_ <= { _02_[14:10], _00_, _02_[8:7] };
  assign { _01_, _03_[6:0] } = _32_;
  assign celloutsig_0_22z = { celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_0z } & { _02_[14:10], _00_ };
  assign celloutsig_0_27z = { celloutsig_0_1z, celloutsig_0_21z } & { celloutsig_0_15z[15], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_5z };
  assign celloutsig_0_32z = celloutsig_0_4z[7:1] >= { celloutsig_0_22z[2], celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_26z, celloutsig_0_20z };
  assign celloutsig_0_33z = { celloutsig_0_7z[6:2], celloutsig_0_32z, celloutsig_0_31z } >= { celloutsig_0_7z[11:6], celloutsig_0_30z };
  assign celloutsig_0_41z = { _02_[17:10], _00_, _02_[8:4], celloutsig_0_32z, celloutsig_0_27z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_1z } >= { celloutsig_0_22z[3:2], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_31z };
  assign celloutsig_0_49z = { celloutsig_0_8z[4:3], celloutsig_0_35z, celloutsig_0_41z, celloutsig_0_1z, celloutsig_0_32z, celloutsig_0_16z } >= celloutsig_0_7z[11:1];
  assign celloutsig_1_18z = { in_data[174:172], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_0z } >= { celloutsig_1_5z[3:1], celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_1_7z = { celloutsig_1_6z[5:3], celloutsig_1_1z } > { celloutsig_1_4z[3:2], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_9z = { in_data[52:47], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z } < { celloutsig_0_4z[6:1], celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[156:153] < in_data[123:120];
  assign celloutsig_1_10z = { in_data[101], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_9z } < { celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_90z = { celloutsig_0_38z[7:2], celloutsig_0_24z } % { 1'h1, celloutsig_0_10z, celloutsig_0_27z };
  assign celloutsig_1_5z = { in_data[124:123], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z } % { 1'h1, in_data[185:182], celloutsig_1_0z };
  assign celloutsig_0_15z = in_data[78:59] % { 1'h1, in_data[18:0] };
  assign celloutsig_0_0z = in_data[44:42] % { 1'h1, in_data[42:41] };
  assign celloutsig_0_34z = { celloutsig_0_4z[7:1], celloutsig_0_33z } % { 1'h1, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_25z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_23z };
  assign celloutsig_0_38z = { celloutsig_0_34z[7:1], celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_34z, celloutsig_0_3z, celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_14z } % { 1'h1, _03_[5:4], celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_34z, celloutsig_0_26z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_24z };
  assign celloutsig_1_4z = { in_data[163:161], celloutsig_1_0z } % { 1'h1, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_4z = celloutsig_0_2z ? { in_data[30:28], celloutsig_0_0z, celloutsig_0_1z, 1'h1 } : { in_data[88:82], celloutsig_0_1z };
  assign celloutsig_0_55z = celloutsig_0_49z ? { celloutsig_0_22z[4:0], celloutsig_0_39z } : { celloutsig_0_4z[4:1], celloutsig_0_47z, celloutsig_0_48z };
  assign celloutsig_1_6z = celloutsig_1_4z[3] ? celloutsig_1_5z : in_data[148:143];
  assign celloutsig_0_35z = ~ celloutsig_0_4z[5:1];
  assign celloutsig_0_8z = ~ { in_data[54:45], celloutsig_0_5z };
  assign celloutsig_0_24z = ~ celloutsig_0_0z;
  assign celloutsig_0_89z = ~^ { celloutsig_0_59z, celloutsig_0_55z, celloutsig_0_11z };
  assign celloutsig_0_1z = ~^ celloutsig_0_0z;
  assign celloutsig_0_23z = ~^ in_data[18:3];
  assign celloutsig_0_7z = { in_data[95:93], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z } << { in_data[23:16], celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_21z = { _03_[5:1], celloutsig_0_19z } << celloutsig_0_7z[13:8];
  assign celloutsig_0_47z = ~((celloutsig_0_11z & celloutsig_0_44z[4]) | celloutsig_0_25z);
  assign celloutsig_0_6z = ~((celloutsig_0_3z & celloutsig_0_5z) | celloutsig_0_3z);
  assign celloutsig_0_16z = ~((celloutsig_0_3z & in_data[50]) | celloutsig_0_12z);
  assign celloutsig_0_18z = ~((celloutsig_0_6z & _02_[17]) | celloutsig_0_5z);
  assign { celloutsig_0_44z[1], celloutsig_0_44z[2], celloutsig_0_44z[8:3] } = ~ { celloutsig_0_31z, celloutsig_0_19z, in_data[63:58] };
  assign { celloutsig_1_12z[21], celloutsig_1_12z[22], celloutsig_1_12z[15:10], celloutsig_1_12z[20:17], celloutsig_1_12z[6], celloutsig_1_12z[16] } = ~ { celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z };
  assign _02_[9] = _00_;
  assign _03_[7] = _01_;
  assign celloutsig_0_44z[0] = celloutsig_0_44z[1];
  assign { celloutsig_1_12z[9:7], celloutsig_1_12z[5:0] } = { celloutsig_1_12z[16], celloutsig_1_12z[16], celloutsig_1_12z[21], celloutsig_1_12z[6], celloutsig_1_12z[20:17], celloutsig_1_12z[22] };
  assign { out_data[128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z, celloutsig_0_90z };
endmodule
