24-Hour Benchmark Methodology (LMUL = 2)

This benchmark evaluates the LMUL=2 RVV SGEMM micro-kernel (16Ã—8 FP32) under long, sustained execution to obtain stable and statistically reliable performance metrics.

ðŸ”¹ What runs for 24 hours?
The benchmark repeatedly executes a fixed set of representative matrix sizes in a loop called a cycle.
Each cycle runs the same test cases once, then the next cycle starts immediately.

Total runtime target: ~24 hours
Total completed cycles: recorded in the benchmark log

Each cycle includes:
Square matrix (4096Â³)
FLOP-equivalent matrix (4096Ã—4096Ã—1024)
Rectangular matrix (1024Ã—4096Ã—4096)
Scaling tests (K, N variants)
This repetition ensures results are not biased by transient system effects such as warm-up behavior, cache state, or OS noise.

ðŸ”¹ How performance is measured

For each test case in every cycle:
Execution time is measured using a monotonic high-resolution timer

GFLOPS is computed as:
GFLOPS = (2 Ã— M Ã— N Ã— K) / execution_time
Results are logged per cycle (GFLOPS + execution time)
After the 24-hour run:
All cycles are aggregated
Average GFLOPS and average execution time are computed across cycles
Variability is checked to confirm performance stability

ðŸ”¹ Why 24 hours?
This is especially important for RISC-V RVV kernels, where vector length, LMUL selection, and memory pressure interact over time.
Long-duration benchmarking ensures the reported performance reflects steady-state behavior, not short-term fluctuations.


| Category          | Matrix Size    | Avg GFLOPS | Avg Time (s) | Consolidated Score (%) | Performance Characterization                                    |
| ----------------- | -------------- | ---------: | -----------: | ---------------------: | --------------------------------------------------------------- |
| Square            | 4096Â³          |      11.83 |        11.62 |               **96.9** | Strong compute-bound behavior; LMUL=2 improves peak utilization |
| FLOP-Equivalent   | 4096Ã—4096Ã—1024 |      10.48 |         3.28 |               **83.5** | Lower B reuse; higher memory pressure reduces overall score     |
| Rectangular       | 4096Ã—1024Ã—4096 |      11.45 |         3.00 |               **96.3** | Excellent memory access pattern; near-ideal balance             |
| Tall-Skinny       | 32768Ã—64Ã—4096  |  **11.96** |     **1.44** |       **100.0 (Best)** | Best case overall; maximum vector reuse and cache efficiency    |
| Short-Wide        | 64Ã—32768Ã—4096  |      10.88 |         1.58 |               **88.4** | Bandwidth pressure on B panels limits performance               |
| K-Scaling (Large) | K = 16384      |      11.20 |        49.78 |               **82.6** | Reduction-heavy; long runtime penalizes consolidated score      |
| M-Scaling (Large) | M = 16384      |      11.31 |        48.60 |               **83.6** | Stable performance; good tile reuse                             |
| N-Scaling (Large) | N = 16384      |      11.34 |        48.48 |               **84.0** | Column-major layout favors kernel; best among scaling cases     |



| Aspect                    | LMUL=1                  | LMUL=2                  |
| ------------------------- | ----------------------- | ----------------------- |
| **Bytes loaded (M=16)**   | 64 bytes (2 Ã— 32 bytes) | 64 bytes (1 Ã— 64 bytes) |
| **Load instructions**     | 2 instructions          | 1 instruction           |
| **Vector width per load** | 256 bits (VLEN)         | 512 bits (2Ã—VLEN)       |

| Aspect                        | LMUL=1 | LMUL=2 |
| ----------------------------- | ------ | ------ |
| **Total bytes loaded from A** | Same   | Same   |
| **Total bytes loaded from B** | Same   | Same   |
| **Total bytes loaded from C** | Same   | Same   |
| **Total bytes stored to C**   | Same   | Same   |


| Aspect               | LMUL=2 Kernel (16Ã—8)            | Reason / Meaning                       |
| -------------------- | ------------------------------- | -------------------------------------- |
| Kernel shape         | **16 Ã— 8**                      | Computes 16 rows Ã— 8 columns per block |
| LMUL                 | **2**                           | Uses 2Ã— vector registers per vector    |
| Vector type          | `vfloat32m2_t`                  | Wider vectors than LMUL=1              |
| Vector length (main) | VL = 16                         | One vector covers all 16 rows          |
| Accumulators         | 8 vector accumulators           | One per output column                  |
| M handling           | 16 â†’ 8 â†’ 4 â†’ 2 â†’ 1              | Full tail support                      |
| N handling           | 8 â†’ 4 â†’ 2 â†’ 1                   | Full tail support                      |
| Arithmetic           | FMA (`vfmacc`)                  | High compute intensity                 |
| Memory pattern       | Reuse A vectors, scalar B       | Cache-friendly                         |
| Role                 | **Optimized variant of LMUL=1** | Tests benefit of larger LMUL           |

LMUL=2 keeps the same 16Ã—8 computation shape as the baseline but uses wider vector registers to increase instruction-level parallelism
