<stg><name>SEIDEL2D</name>


<trans_list>

<trans id="95" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="24" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %m = alloca i32 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %iters_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %iters

]]></Node>
<StgValue><ssdm name="iters_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="512" op_0_bw="64">
<![CDATA[
entry:11 %in_stream_m62_to_m2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_stream_m62_to_m2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="512" op_0_bw="64">
<![CDATA[
entry:14 %in_stream_2_to_62 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_stream_2_to_62"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
entry:17 %empty_81 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i513P0A, i513 %stream_in_s, i32 1

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
entry:19 %empty_83 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i513P0A, i513 %stream_out, i32 1

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %empty_84 = mul i32 %iters_read, i32 131

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22 %store_ln74 = store i32 0, i32 %m

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %empty_84 = mul i32 %iters_read, i32 131

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln45 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln45"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %stream_in_s, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="513">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i513 %stream_in_s

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %stream_in_peek, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="513">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i513 %stream_in_peek

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %stream_out, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="513">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i513 %stream_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %iters

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %iters, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
entry:12 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @in_stream_m62_to_m2_str, i32 1, void @p_str, void @p_str, i32 62, i32 62, i512 %in_stream_m62_to_m2, i512 %in_stream_m62_to_m2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %in_stream_m62_to_m2, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
entry:15 %empty_80 = specchannel i32 @_ssdm_op_SpecChannel, void @in_stream_2_to_62_str, i32 1, void @p_str, void @p_str, i32 62, i32 62, i512 %in_stream_2_to_62, i512 %in_stream_2_to_62

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %in_stream_2_to_62, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
entry:18 %empty_82 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i513P0A, i513 %stream_in_peek, i32 1

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21 %add = add i32 %empty_84, i32 189

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
entry:23 %br_ln74 = br void %VITIS_LOOP_78_2

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_78_2:0 %m_1 = load i32 %m

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_78_2:1 %icmp_ln74 = icmp_eq  i32 %m_1, i32 %iters_read

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_78_2:2 %m_2 = add i32 %m_1, i32 1

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_2:3 %br_ln74 = br i1 %icmp_ln74, void %VITIS_LOOP_78_2.split, void %for.end170.loopexit

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="513" op_0_bw="513" op_1_bw="513" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:1 %stream_in_s_read = read i513 @_ssdm_op_Read.ap_fifo.volatile.i513P0A, i513 %stream_in_s

]]></Node>
<StgValue><ssdm name="stream_in_s_read"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="512" op_0_bw="513">
<![CDATA[
VITIS_LOOP_78_2.split:14 %trunc_ln85_1 = trunc i513 %stream_in_s_read

]]></Node>
<StgValue><ssdm name="trunc_ln85_1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:33 %store_ln74 = store i32 %m_2, i32 %m

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0">
<![CDATA[
for.end170.loopexit:0 %ret_ln157 = ret

]]></Node>
<StgValue><ssdm name="ret_ln157"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="513" op_0_bw="513" op_1_bw="513" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:2 %stream_in_s_read_1 = read i513 @_ssdm_op_Read.ap_fifo.volatile.i513P0A, i513 %stream_in_s

]]></Node>
<StgValue><ssdm name="stream_in_s_read_1"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="512" op_0_bw="513">
<![CDATA[
VITIS_LOOP_78_2.split:13 %in_block_m64 = trunc i513 %stream_in_s_read_1

]]></Node>
<StgValue><ssdm name="in_block_m64"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="60" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="513" op_0_bw="513" op_1_bw="513" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:3 %stream_in_s_read_2 = read i513 @_ssdm_op_Read.ap_fifo.volatile.i513P0A, i513 %stream_in_s

]]></Node>
<StgValue><ssdm name="stream_in_s_read_2"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="512" op_0_bw="513">
<![CDATA[
VITIS_LOOP_78_2.split:15 %trunc_ln85_2 = trunc i513 %stream_in_s_read_2

]]></Node>
<StgValue><ssdm name="trunc_ln85_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:4 %empty_85 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="512" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:5 %call_ln0 = call void @SEIDEL2D_Pipeline_VITIS_LOOP_78_2, i513 %stream_in_s, i512 %in_stream_m62_to_m2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="64" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="512" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:5 %call_ln0 = call void @SEIDEL2D_Pipeline_VITIS_LOOP_78_2, i513 %stream_in_s, i512 %in_stream_m62_to_m2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="65" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:6 %empty_86 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="513" op_0_bw="513" op_1_bw="513" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:7 %stream_in_s_read_3 = read i513 @_ssdm_op_Read.ap_fifo.volatile.i513P0A, i513 %stream_in_s

]]></Node>
<StgValue><ssdm name="stream_in_s_read_3"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="512" op_0_bw="513">
<![CDATA[
VITIS_LOOP_78_2.split:16 %trunc_ln85_3 = trunc i513 %stream_in_s_read_3

]]></Node>
<StgValue><ssdm name="trunc_ln85_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="68" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="513" op_0_bw="513" op_1_bw="513" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:8 %stream_in_s_read_4 = read i513 @_ssdm_op_Read.ap_fifo.volatile.i513P0A, i513 %stream_in_s

]]></Node>
<StgValue><ssdm name="stream_in_s_read_4"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="512" op_0_bw="513">
<![CDATA[
VITIS_LOOP_78_2.split:17 %in_block_0 = trunc i513 %stream_in_s_read_4

]]></Node>
<StgValue><ssdm name="in_block_0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="70" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="513" op_0_bw="513" op_1_bw="513" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:9 %stream_in_s_read_5 = read i513 @_ssdm_op_Read.ap_fifo.volatile.i513P0A, i513 %stream_in_s

]]></Node>
<StgValue><ssdm name="stream_in_s_read_5"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="512" op_0_bw="513">
<![CDATA[
VITIS_LOOP_78_2.split:18 %trunc_ln85_5 = trunc i513 %stream_in_s_read_5

]]></Node>
<StgValue><ssdm name="trunc_ln85_5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="72" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:10 %empty_87 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="512" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:11 %call_ln0 = call void @SEIDEL2D_Pipeline_VITIS_LOOP_84_3, i513 %stream_in_s, i512 %in_stream_2_to_62

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="74" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="512" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:11 %call_ln0 = call void @SEIDEL2D_Pipeline_VITIS_LOOP_84_3, i513 %stream_in_s, i512 %in_stream_2_to_62

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="75" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:12 %empty_88 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="76" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="513" op_0_bw="513" op_1_bw="513" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:19 %stream_in_s_read_6 = read i513 @_ssdm_op_Read.ap_fifo.volatile.i513P0A, i513 %stream_in_s

]]></Node>
<StgValue><ssdm name="stream_in_s_read_6"/></StgValue>
</operation>

<operation id="77" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="512" op_0_bw="513">
<![CDATA[
VITIS_LOOP_78_2.split:20 %trunc_ln85_6 = trunc i513 %stream_in_s_read_6

]]></Node>
<StgValue><ssdm name="trunc_ln85_6"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="78" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="513" op_0_bw="513" op_1_bw="513" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:21 %stream_in_s_read_7 = read i513 @_ssdm_op_Read.ap_fifo.volatile.i513P0A, i513 %stream_in_s

]]></Node>
<StgValue><ssdm name="stream_in_s_read_7"/></StgValue>
</operation>

<operation id="79" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="512" op_0_bw="513">
<![CDATA[
VITIS_LOOP_78_2.split:22 %trunc_ln85_7 = trunc i513 %stream_in_s_read_7

]]></Node>
<StgValue><ssdm name="trunc_ln85_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="80" st_id="16" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="513" op_0_bw="513" op_1_bw="513" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:23 %stream_in_s_read_8 = read i513 @_ssdm_op_Read.ap_fifo.volatile.i513P0A, i513 %stream_in_s

]]></Node>
<StgValue><ssdm name="stream_in_s_read_8"/></StgValue>
</operation>

<operation id="81" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="512" op_0_bw="513">
<![CDATA[
VITIS_LOOP_78_2.split:24 %trunc_ln85_8 = trunc i513 %stream_in_s_read_8

]]></Node>
<StgValue><ssdm name="trunc_ln85_8"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="82" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:25 %empty_89 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="83" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="512" op_6_bw="512" op_7_bw="512" op_8_bw="512" op_9_bw="512" op_10_bw="32" op_11_bw="513" op_12_bw="512" op_13_bw="512" op_14_bw="513" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:26 %call_ln85 = call void @SEIDEL2D_Pipeline_MAJOR_LOOP, i512 %trunc_ln85_8, i512 %trunc_ln85_2, i512 %trunc_ln85_5, i512 %trunc_ln85_7, i512 %trunc_ln85_6, i512 %trunc_ln85_3, i512 %trunc_ln85_1, i512 %in_block_0, i512 %in_block_m64, i32 %add, i513 %stream_out, i512 %in_stream_m62_to_m2, i512 %in_stream_2_to_62, i513 %stream_in_s

]]></Node>
<StgValue><ssdm name="call_ln85"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="84" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="512" op_6_bw="512" op_7_bw="512" op_8_bw="512" op_9_bw="512" op_10_bw="32" op_11_bw="513" op_12_bw="512" op_13_bw="512" op_14_bw="513" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:26 %call_ln85 = call void @SEIDEL2D_Pipeline_MAJOR_LOOP, i512 %trunc_ln85_8, i512 %trunc_ln85_2, i512 %trunc_ln85_5, i512 %trunc_ln85_7, i512 %trunc_ln85_6, i512 %trunc_ln85_3, i512 %trunc_ln85_1, i512 %in_block_0, i512 %in_block_m64, i32 %add, i513 %stream_out, i512 %in_stream_m62_to_m2, i512 %in_stream_2_to_62, i513 %stream_in_s

]]></Node>
<StgValue><ssdm name="call_ln85"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="85" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:27 %empty_90 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="86" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:28 %empty_91 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="87" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:29 %call_ln0 = call void @SEIDEL2D_Pipeline_VITIS_LOOP_145_4, i512 %in_stream_m62_to_m2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="88" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:29 %call_ln0 = call void @SEIDEL2D_Pipeline_VITIS_LOOP_145_4, i512 %in_stream_m62_to_m2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="89" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:30 %empty_92 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="90" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:31 %empty_93 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="91" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:32 %call_ln0 = call void @SEIDEL2D_Pipeline_VITIS_LOOP_151_5, i512 %in_stream_2_to_62

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="92" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:0 %specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln74"/></StgValue>
</operation>

<operation id="93" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:32 %call_ln0 = call void @SEIDEL2D_Pipeline_VITIS_LOOP_151_5, i512 %in_stream_2_to_62

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="94" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_78_2.split:34 %br_ln74 = br void %VITIS_LOOP_78_2

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
