{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512723881660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512723881661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 11:04:41 2017 " "Processing started: Fri Dec 08 11:04:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512723881661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512723881661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor_4004 -c 4004_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor_4004 -c 4004_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512723881661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1512723882404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_register.v 1 1 " "Found 1 design units, including 1 entities, in source file temp_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Temp_Register " "Found entity 1: Temp_Register" {  } { { "Temp_Register.v" "" { Text "D:/Quartus_Labs/4004/Temp_Register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512723882486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512723882486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register_and_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_register_and_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Register_and_Decoder " "Found entity 1: Instruction_Register_and_Decoder" {  } { { "Instruction_Register_and_Decoder.v" "" { Text "D:/Quartus_Labs/4004/Instruction_Register_and_Decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512723882494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512723882494 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Index_Register.v(63) " "Verilog HDL warning at Index_Register.v(63): extended using \"x\" or \"z\"" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512723882500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "index_register.v 1 1 " "Found 1 design units, including 1 entities, in source file index_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Index_Register " "Found entity 1: Index_Register" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512723882500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512723882500 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Data_Bus_Buffer.v(50) " "Verilog HDL warning at Data_Bus_Buffer.v(50): extended using \"x\" or \"z\"" {  } { { "Data_Bus_Buffer.v" "" { Text "D:/Quartus_Labs/4004/Data_Bus_Buffer.v" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512723882506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_bus_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file data_bus_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Bus_Buffer " "Found entity 1: Data_Bus_Buffer" {  } { { "Data_Bus_Buffer.v" "" { Text "D:/Quartus_Labs/4004/Data_Bus_Buffer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512723882506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512723882506 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(13) " "Verilog HDL warning at Control_Unit.v(13): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "D:/Quartus_Labs/4004/Control_Unit.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512723882514 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(18) " "Verilog HDL warning at Control_Unit.v(18): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "D:/Quartus_Labs/4004/Control_Unit.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512723882514 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Control_Unit.v(15) " "Verilog HDL information at Control_Unit.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "Control_Unit.v" "" { Text "D:/Quartus_Labs/4004/Control_Unit.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1512723882515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "D:/Quartus_Labs/4004/Control_Unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512723882515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512723882515 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(15) " "Verilog HDL warning at ALU.v(15): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "D:/Quartus_Labs/4004/ALU.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512723882521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Quartus_Labs/4004/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512723882521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512723882521 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Accumulator.v(48) " "Verilog HDL warning at Accumulator.v(48): extended using \"x\" or \"z\"" {  } { { "Accumulator.v" "" { Text "D:/Quartus_Labs/4004/Accumulator.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512723882526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "Accumulator.v" "" { Text "D:/Quartus_Labs/4004/Accumulator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512723882527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512723882527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_4004.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_4004.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_4004 " "Found entity 1: processor_4004" {  } { { "processor_4004.v" "" { Text "D:/Quartus_Labs/4004/processor_4004.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512723882532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512723882532 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_4004 " "Elaborating entity \"processor_4004\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512723882748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:Control_Unit_1 " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:Control_Unit_1\"" {  } { { "processor_4004.v" "Control_Unit_1" { Text "D:/Quartus_Labs/4004/processor_4004.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512723882753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Bus_Buffer Data_Bus_Buffer:Data_Bus_Buffer_1 " "Elaborating entity \"Data_Bus_Buffer\" for hierarchy \"Data_Bus_Buffer:Data_Bus_Buffer_1\"" {  } { { "processor_4004.v" "Data_Bus_Buffer_1" { Text "D:/Quartus_Labs/4004/processor_4004.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512723882757 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "buffer Data_Bus_Buffer.v(46) " "Verilog HDL Always Construct warning at Data_Bus_Buffer.v(46): variable \"buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Data_Bus_Buffer.v" "" { Text "D:/Quartus_Labs/4004/Data_Bus_Buffer.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1512723882758 "|processor_4004|Data_Bus_Buffer:Data_Bus_Buffer_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "trigger Data_Bus_Buffer.v(48) " "Verilog HDL Always Construct warning at Data_Bus_Buffer.v(48): variable \"trigger\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Data_Bus_Buffer.v" "" { Text "D:/Quartus_Labs/4004/Data_Bus_Buffer.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1512723882758 "|processor_4004|Data_Bus_Buffer:Data_Bus_Buffer_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "trigger Data_Bus_Buffer.v(44) " "Verilog HDL Always Construct warning at Data_Bus_Buffer.v(44): inferring latch(es) for variable \"trigger\", which holds its previous value in one or more paths through the always construct" {  } { { "Data_Bus_Buffer.v" "" { Text "D:/Quartus_Labs/4004/Data_Bus_Buffer.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512723882758 "|processor_4004|Data_Bus_Buffer:Data_Bus_Buffer_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigger\[0\] Data_Bus_Buffer.v(44) " "Inferred latch for \"trigger\[0\]\" at Data_Bus_Buffer.v(44)" {  } { { "Data_Bus_Buffer.v" "" { Text "D:/Quartus_Labs/4004/Data_Bus_Buffer.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882758 "|processor_4004|Data_Bus_Buffer:Data_Bus_Buffer_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigger\[1\] Data_Bus_Buffer.v(44) " "Inferred latch for \"trigger\[1\]\" at Data_Bus_Buffer.v(44)" {  } { { "Data_Bus_Buffer.v" "" { Text "D:/Quartus_Labs/4004/Data_Bus_Buffer.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882759 "|processor_4004|Data_Bus_Buffer:Data_Bus_Buffer_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigger\[2\] Data_Bus_Buffer.v(44) " "Inferred latch for \"trigger\[2\]\" at Data_Bus_Buffer.v(44)" {  } { { "Data_Bus_Buffer.v" "" { Text "D:/Quartus_Labs/4004/Data_Bus_Buffer.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882759 "|processor_4004|Data_Bus_Buffer:Data_Bus_Buffer_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigger\[3\] Data_Bus_Buffer.v(44) " "Inferred latch for \"trigger\[3\]\" at Data_Bus_Buffer.v(44)" {  } { { "Data_Bus_Buffer.v" "" { Text "D:/Quartus_Labs/4004/Data_Bus_Buffer.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882759 "|processor_4004|Data_Bus_Buffer:Data_Bus_Buffer_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_1\"" {  } { { "processor_4004.v" "ALU_1" { Text "D:/Quartus_Labs/4004/processor_4004.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512723882761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator Accumulator:Accumulator_1 " "Elaborating entity \"Accumulator\" for hierarchy \"Accumulator:Accumulator_1\"" {  } { { "processor_4004.v" "Accumulator_1" { Text "D:/Quartus_Labs/4004/processor_4004.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512723882764 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R Accumulator.v(13) " "Verilog HDL Always Construct warning at Accumulator.v(13): inferring latch(es) for variable \"R\", which holds its previous value in one or more paths through the always construct" {  } { { "Accumulator.v" "" { Text "D:/Quartus_Labs/4004/Accumulator.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512723882766 "|processor_4004|Accumulator:Accumulator_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R Accumulator.v(44) " "Verilog HDL Always Construct warning at Accumulator.v(44): variable \"R\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Accumulator.v" "" { Text "D:/Quartus_Labs/4004/Accumulator.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1512723882766 "|processor_4004|Accumulator:Accumulator_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "trigger Accumulator.v(46) " "Verilog HDL Always Construct warning at Accumulator.v(46): variable \"trigger\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Accumulator.v" "" { Text "D:/Quartus_Labs/4004/Accumulator.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1512723882766 "|processor_4004|Accumulator:Accumulator_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "trigger Accumulator.v(42) " "Verilog HDL Always Construct warning at Accumulator.v(42): inferring latch(es) for variable \"trigger\", which holds its previous value in one or more paths through the always construct" {  } { { "Accumulator.v" "" { Text "D:/Quartus_Labs/4004/Accumulator.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512723882766 "|processor_4004|Accumulator:Accumulator_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigger\[0\] Accumulator.v(42) " "Inferred latch for \"trigger\[0\]\" at Accumulator.v(42)" {  } { { "Accumulator.v" "" { Text "D:/Quartus_Labs/4004/Accumulator.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882766 "|processor_4004|Accumulator:Accumulator_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigger\[1\] Accumulator.v(42) " "Inferred latch for \"trigger\[1\]\" at Accumulator.v(42)" {  } { { "Accumulator.v" "" { Text "D:/Quartus_Labs/4004/Accumulator.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882766 "|processor_4004|Accumulator:Accumulator_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigger\[2\] Accumulator.v(42) " "Inferred latch for \"trigger\[2\]\" at Accumulator.v(42)" {  } { { "Accumulator.v" "" { Text "D:/Quartus_Labs/4004/Accumulator.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882766 "|processor_4004|Accumulator:Accumulator_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigger\[3\] Accumulator.v(42) " "Inferred latch for \"trigger\[3\]\" at Accumulator.v(42)" {  } { { "Accumulator.v" "" { Text "D:/Quartus_Labs/4004/Accumulator.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882766 "|processor_4004|Accumulator:Accumulator_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] Accumulator.v(13) " "Inferred latch for \"R\[0\]\" at Accumulator.v(13)" {  } { { "Accumulator.v" "" { Text "D:/Quartus_Labs/4004/Accumulator.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882766 "|processor_4004|Accumulator:Accumulator_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] Accumulator.v(13) " "Inferred latch for \"R\[1\]\" at Accumulator.v(13)" {  } { { "Accumulator.v" "" { Text "D:/Quartus_Labs/4004/Accumulator.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882767 "|processor_4004|Accumulator:Accumulator_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] Accumulator.v(13) " "Inferred latch for \"R\[2\]\" at Accumulator.v(13)" {  } { { "Accumulator.v" "" { Text "D:/Quartus_Labs/4004/Accumulator.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882767 "|processor_4004|Accumulator:Accumulator_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] Accumulator.v(13) " "Inferred latch for \"R\[3\]\" at Accumulator.v(13)" {  } { { "Accumulator.v" "" { Text "D:/Quartus_Labs/4004/Accumulator.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882767 "|processor_4004|Accumulator:Accumulator_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temp_Register Temp_Register:Temp_Register_1 " "Elaborating entity \"Temp_Register\" for hierarchy \"Temp_Register:Temp_Register_1\"" {  } { { "processor_4004.v" "Temp_Register_1" { Text "D:/Quartus_Labs/4004/processor_4004.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512723882769 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R Temp_Register.v(10) " "Verilog HDL Always Construct warning at Temp_Register.v(10): inferring latch(es) for variable \"R\", which holds its previous value in one or more paths through the always construct" {  } { { "Temp_Register.v" "" { Text "D:/Quartus_Labs/4004/Temp_Register.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512723882771 "|processor_4004|Temp_Register:Temp_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] Temp_Register.v(10) " "Inferred latch for \"R\[0\]\" at Temp_Register.v(10)" {  } { { "Temp_Register.v" "" { Text "D:/Quartus_Labs/4004/Temp_Register.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882771 "|processor_4004|Temp_Register:Temp_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] Temp_Register.v(10) " "Inferred latch for \"R\[1\]\" at Temp_Register.v(10)" {  } { { "Temp_Register.v" "" { Text "D:/Quartus_Labs/4004/Temp_Register.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882771 "|processor_4004|Temp_Register:Temp_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] Temp_Register.v(10) " "Inferred latch for \"R\[2\]\" at Temp_Register.v(10)" {  } { { "Temp_Register.v" "" { Text "D:/Quartus_Labs/4004/Temp_Register.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882771 "|processor_4004|Temp_Register:Temp_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] Temp_Register.v(10) " "Inferred latch for \"R\[3\]\" at Temp_Register.v(10)" {  } { { "Temp_Register.v" "" { Text "D:/Quartus_Labs/4004/Temp_Register.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882772 "|processor_4004|Temp_Register:Temp_Register_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Index_Register Index_Register:Index_Register_1 " "Elaborating entity \"Index_Register\" for hierarchy \"Index_Register:Index_Register_1\"" {  } { { "processor_4004.v" "Index_Register_1" { Text "D:/Quartus_Labs/4004/processor_4004.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512723882775 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_IO Index_Register.v(13) " "Verilog HDL Always Construct warning at Index_Register.v(13): inferring latch(es) for variable \"reg_IO\", which holds its previous value in one or more paths through the always construct" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512723882777 "|processor_4004|Index_Register:Index_Register_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WE_out Index_Register.v(13) " "Verilog HDL Always Construct warning at Index_Register.v(13): inferring latch(es) for variable \"WE_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512723882777 "|processor_4004|Index_Register:Index_Register_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "trigger Index_Register.v(58) " "Verilog HDL Always Construct warning at Index_Register.v(58): inferring latch(es) for variable \"trigger\", which holds its previous value in one or more paths through the always construct" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512723882777 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigger\[0\] Index_Register.v(58) " "Inferred latch for \"trigger\[0\]\" at Index_Register.v(58)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882777 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigger\[1\] Index_Register.v(58) " "Inferred latch for \"trigger\[1\]\" at Index_Register.v(58)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882777 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigger\[2\] Index_Register.v(58) " "Inferred latch for \"trigger\[2\]\" at Index_Register.v(58)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882777 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigger\[3\] Index_Register.v(58) " "Inferred latch for \"trigger\[3\]\" at Index_Register.v(58)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882777 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WE_out Index_Register.v(13) " "Inferred latch for \"WE_out\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882777 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_IO Index_Register.v(13) " "Inferred latch for \"reg_IO\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882777 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[0\] Index_Register.v(13) " "Inferred latch for \"mem\[15\]\[0\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882777 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[1\] Index_Register.v(13) " "Inferred latch for \"mem\[15\]\[1\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882777 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[2\] Index_Register.v(13) " "Inferred latch for \"mem\[15\]\[2\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882778 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[3\] Index_Register.v(13) " "Inferred latch for \"mem\[15\]\[3\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882778 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[0\] Index_Register.v(13) " "Inferred latch for \"mem\[14\]\[0\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882778 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[1\] Index_Register.v(13) " "Inferred latch for \"mem\[14\]\[1\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882778 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[2\] Index_Register.v(13) " "Inferred latch for \"mem\[14\]\[2\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882778 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[3\] Index_Register.v(13) " "Inferred latch for \"mem\[14\]\[3\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882778 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[0\] Index_Register.v(13) " "Inferred latch for \"mem\[13\]\[0\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882778 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[1\] Index_Register.v(13) " "Inferred latch for \"mem\[13\]\[1\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882778 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[2\] Index_Register.v(13) " "Inferred latch for \"mem\[13\]\[2\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882778 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[3\] Index_Register.v(13) " "Inferred latch for \"mem\[13\]\[3\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882778 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[0\] Index_Register.v(13) " "Inferred latch for \"mem\[12\]\[0\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882778 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[1\] Index_Register.v(13) " "Inferred latch for \"mem\[12\]\[1\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882778 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[2\] Index_Register.v(13) " "Inferred latch for \"mem\[12\]\[2\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882778 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[3\] Index_Register.v(13) " "Inferred latch for \"mem\[12\]\[3\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882778 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[0\] Index_Register.v(13) " "Inferred latch for \"mem\[11\]\[0\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882779 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[1\] Index_Register.v(13) " "Inferred latch for \"mem\[11\]\[1\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882779 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[2\] Index_Register.v(13) " "Inferred latch for \"mem\[11\]\[2\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882779 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[3\] Index_Register.v(13) " "Inferred latch for \"mem\[11\]\[3\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882779 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[0\] Index_Register.v(13) " "Inferred latch for \"mem\[10\]\[0\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882779 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[1\] Index_Register.v(13) " "Inferred latch for \"mem\[10\]\[1\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882779 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[2\] Index_Register.v(13) " "Inferred latch for \"mem\[10\]\[2\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882779 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[3\] Index_Register.v(13) " "Inferred latch for \"mem\[10\]\[3\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882779 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[0\] Index_Register.v(13) " "Inferred latch for \"mem\[9\]\[0\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882779 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[1\] Index_Register.v(13) " "Inferred latch for \"mem\[9\]\[1\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882779 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[2\] Index_Register.v(13) " "Inferred latch for \"mem\[9\]\[2\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882779 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[3\] Index_Register.v(13) " "Inferred latch for \"mem\[9\]\[3\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882779 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[0\] Index_Register.v(13) " "Inferred latch for \"mem\[8\]\[0\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882780 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[1\] Index_Register.v(13) " "Inferred latch for \"mem\[8\]\[1\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882780 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[2\] Index_Register.v(13) " "Inferred latch for \"mem\[8\]\[2\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882780 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[3\] Index_Register.v(13) " "Inferred latch for \"mem\[8\]\[3\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882780 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[0\] Index_Register.v(13) " "Inferred latch for \"mem\[7\]\[0\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882780 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[1\] Index_Register.v(13) " "Inferred latch for \"mem\[7\]\[1\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882780 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[2\] Index_Register.v(13) " "Inferred latch for \"mem\[7\]\[2\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882780 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[3\] Index_Register.v(13) " "Inferred latch for \"mem\[7\]\[3\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882780 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[0\] Index_Register.v(13) " "Inferred latch for \"mem\[6\]\[0\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882780 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[1\] Index_Register.v(13) " "Inferred latch for \"mem\[6\]\[1\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882780 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[2\] Index_Register.v(13) " "Inferred latch for \"mem\[6\]\[2\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882780 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[3\] Index_Register.v(13) " "Inferred latch for \"mem\[6\]\[3\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882780 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[0\] Index_Register.v(13) " "Inferred latch for \"mem\[5\]\[0\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882780 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[1\] Index_Register.v(13) " "Inferred latch for \"mem\[5\]\[1\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882781 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[2\] Index_Register.v(13) " "Inferred latch for \"mem\[5\]\[2\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882781 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[3\] Index_Register.v(13) " "Inferred latch for \"mem\[5\]\[3\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882781 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[0\] Index_Register.v(13) " "Inferred latch for \"mem\[4\]\[0\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882781 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[1\] Index_Register.v(13) " "Inferred latch for \"mem\[4\]\[1\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882781 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[2\] Index_Register.v(13) " "Inferred latch for \"mem\[4\]\[2\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882781 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[3\] Index_Register.v(13) " "Inferred latch for \"mem\[4\]\[3\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882781 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[0\] Index_Register.v(13) " "Inferred latch for \"mem\[3\]\[0\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882781 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[1\] Index_Register.v(13) " "Inferred latch for \"mem\[3\]\[1\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882781 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[2\] Index_Register.v(13) " "Inferred latch for \"mem\[3\]\[2\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882781 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[3\] Index_Register.v(13) " "Inferred latch for \"mem\[3\]\[3\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882781 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[0\] Index_Register.v(13) " "Inferred latch for \"mem\[2\]\[0\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882781 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[1\] Index_Register.v(13) " "Inferred latch for \"mem\[2\]\[1\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882781 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[2\] Index_Register.v(13) " "Inferred latch for \"mem\[2\]\[2\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882782 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[3\] Index_Register.v(13) " "Inferred latch for \"mem\[2\]\[3\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882782 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[0\] Index_Register.v(13) " "Inferred latch for \"mem\[1\]\[0\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882782 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[1\] Index_Register.v(13) " "Inferred latch for \"mem\[1\]\[1\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882782 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[2\] Index_Register.v(13) " "Inferred latch for \"mem\[1\]\[2\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882782 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[3\] Index_Register.v(13) " "Inferred latch for \"mem\[1\]\[3\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882782 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[0\] Index_Register.v(13) " "Inferred latch for \"mem\[0\]\[0\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882782 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[1\] Index_Register.v(13) " "Inferred latch for \"mem\[0\]\[1\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882782 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[2\] Index_Register.v(13) " "Inferred latch for \"mem\[0\]\[2\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882782 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[3\] Index_Register.v(13) " "Inferred latch for \"mem\[0\]\[3\]\" at Index_Register.v(13)" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512723882782 "|processor_4004|Index_Register:Index_Register_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Register_and_Decoder Instruction_Register_and_Decoder:Instruction_Register_and_Decoder_1 " "Elaborating entity \"Instruction_Register_and_Decoder\" for hierarchy \"Instruction_Register_and_Decoder:Instruction_Register_and_Decoder_1\"" {  } { { "processor_4004.v" "Instruction_Register_and_Decoder_1" { Text "D:/Quartus_Labs/4004/processor_4004.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512723882786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mm14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mm14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mm14 " "Found entity 1: altsyncram_mm14" {  } { { "db/altsyncram_mm14.tdf" "" { Text "D:/Quartus_Labs/4004/db/altsyncram_mm14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512723884494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512723884494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "D:/Quartus_Labs/4004/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512723884732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512723884732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "D:/Quartus_Labs/4004/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512723884875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512723884875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8ai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8ai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8ai " "Found entity 1: cntr_8ai" {  } { { "db/cntr_8ai.tdf" "" { Text "D:/Quartus_Labs/4004/db/cntr_8ai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512723885051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512723885051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "D:/Quartus_Labs/4004/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512723885193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512723885193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "D:/Quartus_Labs/4004/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512723885337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512723885337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "D:/Quartus_Labs/4004/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512723885445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512723885445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "D:/Quartus_Labs/4004/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512723885585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512723885585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "D:/Quartus_Labs/4004/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512723885690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512723885690 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512723885803 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Unit:Control_Unit_1\|data_bus\[0\] Temp_Register:Temp_Register_1\|R\[0\] " "Converted the fan-out from the tri-state buffer \"Control_Unit:Control_Unit_1\|data_bus\[0\]\" to the node \"Temp_Register:Temp_Register_1\|R\[0\]\" into an OR gate" {  } { { "Control_Unit.v" "" { Text "D:/Quartus_Labs/4004/Control_Unit.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1512723886827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Unit:Control_Unit_1\|data_bus\[1\] Temp_Register:Temp_Register_1\|R\[1\] " "Converted the fan-out from the tri-state buffer \"Control_Unit:Control_Unit_1\|data_bus\[1\]\" to the node \"Temp_Register:Temp_Register_1\|R\[1\]\" into an OR gate" {  } { { "Control_Unit.v" "" { Text "D:/Quartus_Labs/4004/Control_Unit.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1512723886827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Unit:Control_Unit_1\|data_bus\[2\] Temp_Register:Temp_Register_1\|R\[2\] " "Converted the fan-out from the tri-state buffer \"Control_Unit:Control_Unit_1\|data_bus\[2\]\" to the node \"Temp_Register:Temp_Register_1\|R\[2\]\" into an OR gate" {  } { { "Control_Unit.v" "" { Text "D:/Quartus_Labs/4004/Control_Unit.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1512723886827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Control_Unit:Control_Unit_1\|data_bus\[3\] Temp_Register:Temp_Register_1\|R\[3\] " "Converted the fan-out from the tri-state buffer \"Control_Unit:Control_Unit_1\|data_bus\[3\]\" to the node \"Temp_Register:Temp_Register_1\|R\[3\]\" into an OR gate" {  } { { "Control_Unit.v" "" { Text "D:/Quartus_Labs/4004/Control_Unit.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1512723886827 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1512723886827 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Index_Register:Index_Register_1\|WE_out Index_Register:Index_Register_1\|reg_IO " "Duplicate LATCH primitive \"Index_Register:Index_Register_1\|WE_out\" merged with LATCH primitive \"Index_Register:Index_Register_1\|reg_IO\"" {  } { { "Index_Register.v" "" { Text "D:/Quartus_Labs/4004/Index_Register.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512723886830 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1512723886830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Accumulator:Accumulator_1\|R\[3\] " "Latch Accumulator:Accumulator_1\|R\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:Control_Unit_1\|accumulator_enable\[1\] " "Ports D and ENA on the latch are fed by the same signal Control_Unit:Control_Unit_1\|accumulator_enable\[1\]" {  } { { "Control_Unit.v" "" { Text "D:/Quartus_Labs/4004/Control_Unit.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512723886831 ""}  } { { "Accumulator.v" "" { Text "D:/Quartus_Labs/4004/Accumulator.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512723886831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Accumulator:Accumulator_1\|R\[2\] " "Latch Accumulator:Accumulator_1\|R\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:Control_Unit_1\|accumulator_enable\[1\] " "Ports D and ENA on the latch are fed by the same signal Control_Unit:Control_Unit_1\|accumulator_enable\[1\]" {  } { { "Control_Unit.v" "" { Text "D:/Quartus_Labs/4004/Control_Unit.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512723886831 ""}  } { { "Accumulator.v" "" { Text "D:/Quartus_Labs/4004/Accumulator.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512723886831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Accumulator:Accumulator_1\|R\[1\] " "Latch Accumulator:Accumulator_1\|R\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:Control_Unit_1\|accumulator_enable\[1\] " "Ports D and ENA on the latch are fed by the same signal Control_Unit:Control_Unit_1\|accumulator_enable\[1\]" {  } { { "Control_Unit.v" "" { Text "D:/Quartus_Labs/4004/Control_Unit.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512723886832 ""}  } { { "Accumulator.v" "" { Text "D:/Quartus_Labs/4004/Accumulator.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512723886832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Accumulator:Accumulator_1\|R\[0\] " "Latch Accumulator:Accumulator_1\|R\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control_Unit:Control_Unit_1\|accumulator_enable\[1\] " "Ports D and ENA on the latch are fed by the same signal Control_Unit:Control_Unit_1\|accumulator_enable\[1\]" {  } { { "Control_Unit.v" "" { Text "D:/Quartus_Labs/4004/Control_Unit.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512723886832 ""}  } { { "Accumulator.v" "" { Text "D:/Quartus_Labs/4004/Accumulator.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512723886832 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Control_Unit.v" "" { Text "D:/Quartus_Labs/4004/Control_Unit.v" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1512723886835 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1512723886835 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Control_Unit:Control_Unit_1\|instruction_register_WE Low " "Register Control_Unit:Control_Unit_1\|instruction_register_WE will power up to Low" {  } { { "Control_Unit.v" "" { Text "D:/Quartus_Labs/4004/Control_Unit.v" 5 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1512723886906 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1512723886906 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus_Labs/4004/output_files/4004_1.map.smsg " "Generated suppressed messages file D:/Quartus_Labs/4004/output_files/4004_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1512723887115 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 9 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 9 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1512723887765 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512723887787 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512723887787 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "948 " "Implemented 948 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512723888105 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512723888105 ""} { "Info" "ICUT_CUT_TM_LCELLS" "927 " "Implemented 927 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512723888105 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1512723888105 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512723888105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "606 " "Peak virtual memory: 606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512723888259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 11:04:48 2017 " "Processing ended: Fri Dec 08 11:04:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512723888259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512723888259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512723888259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512723888259 ""}
