{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700634517798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700634517798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 00:28:37 2023 " "Processing started: Wed Nov 22 00:28:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700634517798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1700634517798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Filtro-de-imagenes -c Filtro-de-imagenes " "Command: quartus_sta Filtro-de-imagenes -c Filtro-de-imagenes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1700634517799 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1700634517897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1700634518477 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1700634518477 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700634518513 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700634518513 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1700634518978 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Filtro-de-imagenes.sdc " "Synopsys Design Constraints File file not found: 'Filtro-de-imagenes.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1700634519028 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1700634519029 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_top:vgat\|pll:vgapll\|toggle vga_top:vgat\|pll:vgapll\|toggle " "create_clock -period 1.000 -name vga_top:vgat\|pll:vgapll\|toggle vga_top:vgat\|pll:vgapll\|toggle" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700634519040 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700634519040 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name topRam:topR\|hhclock:hhclock\|divider topRam:topR\|hhclock:hhclock\|divider " "create_clock -period 1.000 -name topRam:topR\|hhclock:hhclock\|divider topRam:topR\|hhclock:hhclock\|divider" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700634519040 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name btn\[0\] btn\[0\] " "create_clock -period 1.000 -name btn\[0\] btn\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700634519040 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700634519040 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: topR\|escribir\|enable~0  from: dataf  to: combout " "Cell: topR\|escribir\|enable~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700634519053 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700634519053 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1700634519058 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700634519062 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1700634519064 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1700634519071 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700634519174 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700634519174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.155 " "Worst-case setup slack is -5.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634519176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634519176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.155          -11769.451 topRam:topR\|hhclock:hhclock\|divider  " "   -5.155          -11769.451 topRam:topR\|hhclock:hhclock\|divider " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634519176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.106              -7.797 btn\[0\]  " "   -4.106              -7.797 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634519176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.731              -6.968 clk  " "   -3.731              -6.968 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634519176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.558             -81.992 vga_top:vgat\|pll:vgapll\|toggle  " "   -3.558             -81.992 vga_top:vgat\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634519176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700634519176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.441 " "Worst-case hold slack is 0.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634519186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634519186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 topRam:topR\|hhclock:hhclock\|divider  " "    0.441               0.000 topRam:topR\|hhclock:hhclock\|divider " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634519186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.649               0.000 vga_top:vgat\|pll:vgapll\|toggle  " "    0.649               0.000 vga_top:vgat\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634519186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.528               0.000 btn\[0\]  " "    1.528               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634519186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.686               0.000 clk  " "    1.686               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634519186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700634519186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700634519192 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700634519195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634519200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634519200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -25725.274 topRam:topR\|hhclock:hhclock\|divider  " "   -2.174          -25725.274 topRam:topR\|hhclock:hhclock\|divider " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634519200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.474              -1.704 clk  " "   -0.474              -1.704 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634519200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.611 vga_top:vgat\|pll:vgapll\|toggle  " "   -0.394             -12.611 vga_top:vgat\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634519200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.126              -0.443 btn\[0\]  " "   -0.126              -0.443 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634519200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700634519200 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700634519272 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1700634519301 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1700634520959 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: topR\|escribir\|enable~0  from: dataf  to: combout " "Cell: topR\|escribir\|enable~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700634521098 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700634521098 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700634521101 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700634521128 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700634521128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.016 " "Worst-case setup slack is -5.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634521129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634521129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.016          -11264.454 topRam:topR\|hhclock:hhclock\|divider  " "   -5.016          -11264.454 topRam:topR\|hhclock:hhclock\|divider " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634521129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.076              -7.711 btn\[0\]  " "   -4.076              -7.711 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634521129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.567             -83.173 vga_top:vgat\|pll:vgapll\|toggle  " "   -3.567             -83.173 vga_top:vgat\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634521129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.566              -6.586 clk  " "   -3.566              -6.586 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634521129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700634521129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634521140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634521140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 topRam:topR\|hhclock:hhclock\|divider  " "    0.454               0.000 topRam:topR\|hhclock:hhclock\|divider " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634521140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.602               0.000 vga_top:vgat\|pll:vgapll\|toggle  " "    0.602               0.000 vga_top:vgat\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634521140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.419               0.000 btn\[0\]  " "    1.419               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634521140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.512               0.000 clk  " "    1.512               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634521140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700634521140 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700634521143 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700634521148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634521151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634521151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -25711.331 topRam:topR\|hhclock:hhclock\|divider  " "   -2.174          -25711.331 topRam:topR\|hhclock:hhclock\|divider " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634521151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.492              -1.738 clk  " "   -0.492              -1.738 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634521151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.576 vga_top:vgat\|pll:vgapll\|toggle  " "   -0.394             -12.576 vga_top:vgat\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634521151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.122              -0.365 btn\[0\]  " "   -0.122              -0.365 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634521151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700634521151 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1700634521220 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1700634521360 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1700634522924 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: topR\|escribir\|enable~0  from: dataf  to: combout " "Cell: topR\|escribir\|enable~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700634523062 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700634523062 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700634523065 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700634523073 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700634523073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.269 " "Worst-case setup slack is -3.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.269           -6542.832 topRam:topR\|hhclock:hhclock\|divider  " "   -3.269           -6542.832 topRam:topR\|hhclock:hhclock\|divider " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.849              -5.148 clk  " "   -2.849              -5.148 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.324              -4.412 btn\[0\]  " "   -2.324              -4.412 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.536             -35.186 vga_top:vgat\|pll:vgapll\|toggle  " "   -1.536             -35.186 vga_top:vgat\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700634523074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.164 " "Worst-case hold slack is 0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 topRam:topR\|hhclock:hhclock\|divider  " "    0.164               0.000 topRam:topR\|hhclock:hhclock\|divider " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 vga_top:vgat\|pll:vgapll\|toggle  " "    0.299               0.000 vga_top:vgat\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.810               0.000 btn\[0\]  " "    0.810               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.332               0.000 clk  " "    1.332               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700634523083 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700634523088 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700634523091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -25637.728 topRam:topR\|hhclock:hhclock\|divider  " "   -2.174          -25637.728 topRam:topR\|hhclock:hhclock\|divider " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.466              -1.117 clk  " "   -0.466              -1.117 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.310              -1.537 btn\[0\]  " "   -0.310              -1.537 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 vga_top:vgat\|pll:vgapll\|toggle  " "    0.084               0.000 vga_top:vgat\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700634523097 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700634523167 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: topR\|escribir\|enable~0  from: dataf  to: combout " "Cell: topR\|escribir\|enable~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700634523368 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700634523368 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700634523371 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700634523379 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700634523379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.058 " "Worst-case setup slack is -3.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.058           -5758.978 topRam:topR\|hhclock:hhclock\|divider  " "   -3.058           -5758.978 topRam:topR\|hhclock:hhclock\|divider " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.400              -4.300 clk  " "   -2.400              -4.300 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.990              -3.759 btn\[0\]  " "   -1.990              -3.759 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -32.475 vga_top:vgat\|pll:vgapll\|toggle  " "   -1.403             -32.475 vga_top:vgat\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700634523380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.150 " "Worst-case hold slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 topRam:topR\|hhclock:hhclock\|divider  " "    0.150               0.000 topRam:topR\|hhclock:hhclock\|divider " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 vga_top:vgat\|pll:vgapll\|toggle  " "    0.262               0.000 vga_top:vgat\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.687               0.000 btn\[0\]  " "    0.687               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.960               0.000 clk  " "    0.960               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700634523390 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700634523396 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700634523399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -25580.544 topRam:topR\|hhclock:hhclock\|divider  " "   -2.174          -25580.544 topRam:topR\|hhclock:hhclock\|divider " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.468              -1.157 clk  " "   -0.468              -1.157 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.268              -1.347 btn\[0\]  " "   -0.268              -1.347 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 vga_top:vgat\|pll:vgapll\|toggle  " "    0.095               0.000 vga_top:vgat\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700634523404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700634523404 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700634525121 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700634525136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5232 " "Peak virtual memory: 5232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700634525207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 00:28:45 2023 " "Processing ended: Wed Nov 22 00:28:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700634525207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700634525207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700634525207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1700634525207 ""}
