{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655091647814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655091647815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 06:40:47 2022 " "Processing started: Mon Jun 13 06:40:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655091647815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655091647815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIBO_CALCULATOR -c FIBO_CALCULATOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIBO_CALCULATOR -c FIBO_CALCULATOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655091647815 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1655091648244 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux C:/Users/somaa/Downloads/MM_lab6/MM_lab6/modelsim/mux/mux.v " "Entity \"mux\" obtained from \"C:/Users/somaa/Downloads/MM_lab6/MM_lab6/modelsim/mux/mux.v\" instead of from Quartus II megafunction library" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/modelsim/mux/mux.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/modelsim/mux/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1655091648290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/somaa/downloads/mm_lab6/mm_lab6/modelsim/mux/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/somaa/downloads/mm_lab6/mm_lab6/modelsim/mux/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/modelsim/mux/mux.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/modelsim/mux/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655091648291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655091648291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/somaa/downloads/mm_lab6/mm_lab6/decoder/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/somaa/downloads/mm_lab6/mm_lab6/decoder/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Decoder/decoder.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Decoder/decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655091648297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655091648297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/somaa/downloads/mm_lab6/mm_lab6/datapath/fibo_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/somaa/downloads/mm_lab6/mm_lab6/datapath/fibo_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIBO_DATAPATH " "Found entity 1: FIBO_DATAPATH" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655091648303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655091648303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/somaa/downloads/mm_lab6/mm_lab6/d flipflop/dflip.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/somaa/downloads/mm_lab6/mm_lab6/d flipflop/dflip.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dflip " "Found entity 1: Dflip" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/D flipflop/Dflip.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/D flipflop/Dflip.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655091648309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655091648309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/somaa/downloads/mm_lab6/mm_lab6/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/somaa/downloads/mm_lab6/mm_lab6/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655091648315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655091648315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/somaa/downloads/mm_lab6/mm_lab6/4 to 1 mux/mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/somaa/downloads/mm_lab6/mm_lab6/4 to 1 mux/mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/4 to 1 mux/mux4to1.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/4 to 1 mux/mux4to1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655091648321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655091648321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logic labs/lab 7/verilog/fsm_deco/fsm_deco.v 1 1 " "Found 1 design units, including 1 entities, in source file /logic labs/lab 7/verilog/fsm_deco/fsm_deco.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_DECO " "Found entity 1: FSM_DECO" {  } { { "../FSM_DECO/FSM_DECO.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM_DECO/FSM_DECO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655091648326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655091648326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logic labs/lab 7/verilog/fsm/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /logic labs/lab 7/verilog/fsm/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../FSM/FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655091648332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655091648332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk FIBO_FSM.v(5) " "Verilog HDL Declaration information at FIBO_FSM.v(5): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "../FIBO_FSM/FIBO_FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_FSM/FIBO_FSM.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1655091648337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logic labs/lab 7/verilog/fibo_fsm/fibo_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /logic labs/lab 7/verilog/fibo_fsm/fibo_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIBO_FSM " "Found entity 1: FIBO_FSM" {  } { { "../FIBO_FSM/FIBO_FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_FSM/FIBO_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655091648337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655091648337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk FIBO_CALCULATOR.v(6) " "Verilog HDL Declaration information at FIBO_CALCULATOR.v(6): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1655091648417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibo_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file fibo_calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIBO_CALCULATOR " "Found entity 1: FIBO_CALCULATOR" {  } { { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655091648418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655091648418 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_addr1 FIBO_DATAPATH.v(31) " "Verilog HDL Implicit Net warning at FIBO_DATAPATH.v(31): created implicit net for \"r_addr1\"" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655091648418 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_addr2 FIBO_DATAPATH.v(32) " "Verilog HDL Implicit Net warning at FIBO_DATAPATH.v(32): created implicit net for \"r_addr2\"" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655091648418 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIBO_CALCULATOR " "Elaborating entity \"FIBO_CALCULATOR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1655091648518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIBO_FSM FIBO_FSM:F1 " "Elaborating entity \"FIBO_FSM\" for hierarchy \"FIBO_FSM:F1\"" {  } { { "FIBO_CALCULATOR.v" "F1" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655091648520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FIBO_FSM:F1\|FSM:F1 " "Elaborating entity \"FSM\" for hierarchy \"FIBO_FSM:F1\|FSM:F1\"" {  } { { "../FIBO_FSM/FIBO_FSM.v" "F1" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_FSM/FIBO_FSM.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655091648522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_DECO FIBO_FSM:F1\|FSM_DECO:F2 " "Elaborating entity \"FSM_DECO\" for hierarchy \"FIBO_FSM:F1\|FSM_DECO:F2\"" {  } { { "../FIBO_FSM/FIBO_FSM.v" "F2" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_FSM/FIBO_FSM.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655091648525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIBO_DATAPATH FIBO_DATAPATH:D1 " "Elaborating entity \"FIBO_DATAPATH\" for hierarchy \"FIBO_DATAPATH:D1\"" {  } { { "FIBO_CALCULATOR.v" "D1" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655091648527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder FIBO_DATAPATH:D1\|decoder:F1 " "Elaborating entity \"decoder\" for hierarchy \"FIBO_DATAPATH:D1\|decoder:F1\"" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" "F1" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655091648585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux FIBO_DATAPATH:D1\|mux:F2 " "Elaborating entity \"mux\" for hierarchy \"FIBO_DATAPATH:D1\|mux:F2\"" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" "F2" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655091648587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dflip FIBO_DATAPATH:D1\|Dflip:F7 " "Elaborating entity \"Dflip\" for hierarchy \"FIBO_DATAPATH:D1\|Dflip:F7\"" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" "F7" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655091648593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 FIBO_DATAPATH:D1\|mux4to1:F11 " "Elaborating entity \"mux4to1\" for hierarchy \"FIBO_DATAPATH:D1\|mux4to1:F11\"" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" "F11" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655091648598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU FIBO_DATAPATH:D1\|ALU:F13 " "Elaborating entity \"ALU\" for hierarchy \"FIBO_DATAPATH:D1\|ALU:F13\"" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" "F13" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/Datapath/FIBO_DATAPATH.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655091648601 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALU.v(14) " "Verilog HDL assignment warning at ALU.v(14): truncated value with size 32 to match size of target (4)" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655091648601 "|FIBO_CALCULATOR|FIBO_DATAPATH:D1|ALU:F13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALU.v(16) " "Verilog HDL assignment warning at ALU.v(16): truncated value with size 32 to match size of target (4)" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655091648601 "|FIBO_CALCULATOR|FIBO_DATAPATH:D1|ALU:F13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D ALU.v(10) " "Verilog HDL Always Construct warning at ALU.v(10): inferring latch(es) for variable \"D\", which holds its previous value in one or more paths through the always construct" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1655091648602 "|FIBO_CALCULATOR|FIBO_DATAPATH:D1|ALU:F13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[0\] ALU.v(13) " "Inferred latch for \"D\[0\]\" at ALU.v(13)" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655091648602 "|FIBO_CALCULATOR|FIBO_DATAPATH:D1|ALU:F13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[1\] ALU.v(13) " "Inferred latch for \"D\[1\]\" at ALU.v(13)" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655091648602 "|FIBO_CALCULATOR|FIBO_DATAPATH:D1|ALU:F13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[2\] ALU.v(13) " "Inferred latch for \"D\[2\]\" at ALU.v(13)" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655091648602 "|FIBO_CALCULATOR|FIBO_DATAPATH:D1|ALU:F13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[3\] ALU.v(13) " "Inferred latch for \"D\[3\]\" at ALU.v(13)" {  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655091648602 "|FIBO_CALCULATOR|FIBO_DATAPATH:D1|ALU:F13"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero_flag " "Net \"zero_flag\" is missing source, defaulting to GND" {  } { { "FIBO_CALCULATOR.v" "zero_flag" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1655091648653 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1655091648653 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1655091649272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIBO_DATAPATH:D1\|ALU:F13\|D\[0\] " "Latch FIBO_DATAPATH:D1\|ALU:F13\|D\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIBO_FSM:F1\|FSM:F1\|WideOr1 " "Ports D and ENA on the latch are fed by the same signal FIBO_FSM:F1\|FSM:F1\|WideOr1" {  } { { "../FSM/FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM/FSM.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655091649287 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE FIBO_FSM:F1\|FSM:F1\|WideOr1 " "Ports ENA and PRE on the latch are fed by the same signal FIBO_FSM:F1\|FSM:F1\|WideOr1" {  } { { "../FSM/FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM/FSM.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655091649287 ""}  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655091649287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIBO_DATAPATH:D1\|ALU:F13\|D\[1\] " "Latch FIBO_DATAPATH:D1\|ALU:F13\|D\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIBO_FSM:F1\|FSM:F1\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal FIBO_FSM:F1\|FSM:F1\|WideOr0" {  } { { "../FSM/FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM/FSM.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655091649287 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FIBO_FSM:F1\|FSM:F1\|WideOr1 " "Ports ENA and CLR on the latch are fed by the same signal FIBO_FSM:F1\|FSM:F1\|WideOr1" {  } { { "../FSM/FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM/FSM.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655091649287 ""}  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655091649287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIBO_DATAPATH:D1\|ALU:F13\|D\[2\] " "Latch FIBO_DATAPATH:D1\|ALU:F13\|D\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIBO_FSM:F1\|FSM:F1\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal FIBO_FSM:F1\|FSM:F1\|WideOr0" {  } { { "../FSM/FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM/FSM.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655091649287 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FIBO_FSM:F1\|FSM:F1\|WideOr1 " "Ports ENA and CLR on the latch are fed by the same signal FIBO_FSM:F1\|FSM:F1\|WideOr1" {  } { { "../FSM/FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM/FSM.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655091649287 ""}  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655091649287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FIBO_DATAPATH:D1\|ALU:F13\|D\[3\] " "Latch FIBO_DATAPATH:D1\|ALU:F13\|D\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FIBO_FSM:F1\|FSM:F1\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal FIBO_FSM:F1\|FSM:F1\|WideOr2" {  } { { "../FSM/FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM/FSM.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655091649288 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FIBO_FSM:F1\|FSM:F1\|WideOr1 " "Ports ENA and CLR on the latch are fed by the same signal FIBO_FSM:F1\|FSM:F1\|WideOr1" {  } { { "../FSM/FSM.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FSM/FSM.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655091649288 ""}  } { { "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" "" { Text "C:/Users/somaa/Downloads/MM_lab6/MM_lab6/ALU/ALU.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655091649288 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DONE GND " "Pin \"DONE\" is stuck at GND" {  } { { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1655091649307 "|FIBO_CALCULATOR|DONE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1655091649307 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1655091649405 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1655091649534 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/output_files/FIBO_CALCULATOR.map.smsg " "Generated suppressed messages file E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/output_files/FIBO_CALCULATOR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1655091649624 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1655091650068 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655091650068 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COUNT\[0\] " "No output dependent on input pin \"COUNT\[0\]\"" {  } { { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655091650274 "|FIBO_CALCULATOR|COUNT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COUNT\[1\] " "No output dependent on input pin \"COUNT\[1\]\"" {  } { { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655091650274 "|FIBO_CALCULATOR|COUNT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COUNT\[2\] " "No output dependent on input pin \"COUNT\[2\]\"" {  } { { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655091650274 "|FIBO_CALCULATOR|COUNT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COUNT\[3\] " "No output dependent on input pin \"COUNT\[3\]\"" {  } { { "FIBO_CALCULATOR.v" "" { Text "E:/Logic Labs/Lab 7/Verilog/FIBO_CALCULATOR/FIBO_CALCULATOR.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655091650274 "|FIBO_CALCULATOR|COUNT[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1655091650274 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1655091650275 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1655091650275 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1655091650275 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1655091650275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655091650445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 06:40:50 2022 " "Processing ended: Mon Jun 13 06:40:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655091650445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655091650445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655091650445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655091650445 ""}
