<stg><name>convolution_func.2_Pipeline_VITIS_LOOP_81_3</name>


<trans_list>

<trans id="447" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_urem = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %i_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %tmp_35 = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %empty

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:4 %sum_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %sum

]]></Node>
<StgValue><ssdm name="sum_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %sext_ln90_14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_14

]]></Node>
<StgValue><ssdm name="sext_ln90_14_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %sext_ln90_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_13

]]></Node>
<StgValue><ssdm name="sext_ln90_13_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %sext_ln90_12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_12

]]></Node>
<StgValue><ssdm name="sext_ln90_12_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %sext_ln90_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_11

]]></Node>
<StgValue><ssdm name="sext_ln90_11_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %sext_ln90_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_2

]]></Node>
<StgValue><ssdm name="sext_ln90_2_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %sext_ln90_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_1

]]></Node>
<StgValue><ssdm name="sext_ln90_1_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %sext_ln90_17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_17

]]></Node>
<StgValue><ssdm name="sext_ln90_17_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:12 %sext_ln90_16_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_16

]]></Node>
<StgValue><ssdm name="sext_ln90_16_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:13 %sext_ln90_15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln90_15

]]></Node>
<StgValue><ssdm name="sext_ln90_15_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:14 %tmp_36 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty_41

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:15 %mul_ln90_11_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %mul_ln90_11

]]></Node>
<StgValue><ssdm name="mul_ln90_11_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:16 %mul_ln90_10_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %mul_ln90_10

]]></Node>
<StgValue><ssdm name="mul_ln90_10_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:17 %mul_ln90_9_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %mul_ln90_9

]]></Node>
<StgValue><ssdm name="mul_ln90_9_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="28" op_0_bw="16">
<![CDATA[
newFuncRoot:18 %sext_ln90_14_cast = sext i16 %sext_ln90_14_read

]]></Node>
<StgValue><ssdm name="sext_ln90_14_cast"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="28" op_0_bw="16">
<![CDATA[
newFuncRoot:19 %sext_ln90_13_cast = sext i16 %sext_ln90_13_read

]]></Node>
<StgValue><ssdm name="sext_ln90_13_cast"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="28" op_0_bw="16">
<![CDATA[
newFuncRoot:20 %sext_ln90_12_cast = sext i16 %sext_ln90_12_read

]]></Node>
<StgValue><ssdm name="sext_ln90_12_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="28" op_0_bw="16">
<![CDATA[
newFuncRoot:21 %sext_ln90_11_cast = sext i16 %sext_ln90_11_read

]]></Node>
<StgValue><ssdm name="sext_ln90_11_cast"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="28" op_0_bw="16">
<![CDATA[
newFuncRoot:22 %sext_ln90_2_cast = sext i16 %sext_ln90_2_read

]]></Node>
<StgValue><ssdm name="sext_ln90_2_cast"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="28" op_0_bw="16">
<![CDATA[
newFuncRoot:23 %sext_ln90_1_cast = sext i16 %sext_ln90_1_read

]]></Node>
<StgValue><ssdm name="sext_ln90_1_cast"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="28" op_0_bw="16">
<![CDATA[
newFuncRoot:24 %sext_ln90_17_cast = sext i16 %sext_ln90_17_read

]]></Node>
<StgValue><ssdm name="sext_ln90_17_cast"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="28" op_0_bw="16">
<![CDATA[
newFuncRoot:25 %sext_ln90_16_cast = sext i16 %sext_ln90_16_read

]]></Node>
<StgValue><ssdm name="sext_ln90_16_cast"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="28" op_0_bw="16">
<![CDATA[
newFuncRoot:26 %sext_ln90_15_cast = sext i16 %sext_ln90_15_read

]]></Node>
<StgValue><ssdm name="sext_ln90_15_cast"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="5">
<![CDATA[
newFuncRoot:27 %mul_ln90_11_cast = zext i5 %mul_ln90_11_read

]]></Node>
<StgValue><ssdm name="mul_ln90_11_cast"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="5">
<![CDATA[
newFuncRoot:28 %mul_ln90_10_cast = zext i5 %mul_ln90_10_read

]]></Node>
<StgValue><ssdm name="mul_ln90_10_cast"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="5">
<![CDATA[
newFuncRoot:29 %mul_ln90_9_cast = zext i5 %mul_ln90_9_read

]]></Node>
<StgValue><ssdm name="mul_ln90_9_cast"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:30 %store_ln81 = store i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:31 %store_ln0 = store i5 0, i5 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:32 %br_ln0 = br void %VITIS_LOOP_84_4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_84_4:0 %j_1 = load i5 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_84_4:1 %icmp_ln81 = icmp_eq  i5 %j_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_84_4:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_84_4:3 %add_ln89 = add i5 %j_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_84_4:4 %br_ln81 = br i1 %icmp_ln81, void %VITIS_LOOP_84_4.split, void %for.inc63.exitStub

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_84_4.split:0 %phi_urem_load = load i5 %phi_urem

]]></Node>
<StgValue><ssdm name="phi_urem_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_84_4.split:1 %add_ln81 = add i5 %phi_urem_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_84_4.split:2 %icmp_ln81_1 = icmp_eq  i5 %phi_urem_load, i5 2

]]></Node>
<StgValue><ssdm name="icmp_ln81_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
VITIS_LOOP_84_4.split:3 %select_ln81 = select i1 %icmp_ln81_1, i5 0, i5 %add_ln81

]]></Node>
<StgValue><ssdm name="select_ln81"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="5">
<![CDATA[
VITIS_LOOP_84_4.split:10 %trunc_ln81_1 = trunc i5 %phi_urem_load

]]></Node>
<StgValue><ssdm name="trunc_ln81_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_84_4.split:272 %store_ln81 = store i5 %add_ln89, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_84_4.split:273 %store_ln81 = store i5 %select_ln81, i5 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="5">
<![CDATA[
VITIS_LOOP_84_4.split:6 %trunc_ln81 = trunc i5 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln81"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="4">
<![CDATA[
VITIS_LOOP_84_4.split:7 %zext_ln81 = zext i4 %trunc_ln81

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_84_4.split:8 %mul_ln81 = mul i9 %zext_ln81, i9 22

]]></Node>
<StgValue><ssdm name="mul_ln81"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:9 %tmp_37 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln81, i32 6, i32 8

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="3">
<![CDATA[
VITIS_LOOP_84_4.split:11 %zext_ln90 = zext i3 %tmp_37

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:12 %add_ln90_1 = add i6 %mul_ln90_9_cast, i6 %zext_ln90

]]></Node>
<StgValue><ssdm name="add_ln90_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:13 %zext_ln90_1 = zext i6 %add_ln90_1

]]></Node>
<StgValue><ssdm name="zext_ln90_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:14 %input_buf_0_0_addr = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="input_buf_0_0_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:15 %add_ln90_2 = add i6 %mul_ln90_10_cast, i6 %zext_ln90

]]></Node>
<StgValue><ssdm name="add_ln90_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:16 %zext_ln90_2 = zext i6 %add_ln90_2

]]></Node>
<StgValue><ssdm name="zext_ln90_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:17 %input_buf_0_0_addr_1 = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_2

]]></Node>
<StgValue><ssdm name="input_buf_0_0_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:18 %add_ln90_3 = add i6 %mul_ln90_11_cast, i6 %zext_ln90

]]></Node>
<StgValue><ssdm name="add_ln90_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:19 %zext_ln90_3 = zext i6 %add_ln90_3

]]></Node>
<StgValue><ssdm name="zext_ln90_3"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:20 %input_buf_0_0_addr_4 = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_3

]]></Node>
<StgValue><ssdm name="input_buf_0_0_addr_4"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:21 %input_buf_0_1_addr = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="input_buf_0_1_addr"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:22 %input_buf_0_1_addr_1 = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_2

]]></Node>
<StgValue><ssdm name="input_buf_0_1_addr_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:23 %input_buf_0_1_addr_4 = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_3

]]></Node>
<StgValue><ssdm name="input_buf_0_1_addr_4"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:24 %input_buf_0_2_addr = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="input_buf_0_2_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:25 %input_buf_0_2_addr_1 = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_2

]]></Node>
<StgValue><ssdm name="input_buf_0_2_addr_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:26 %input_buf_0_2_addr_4 = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_3

]]></Node>
<StgValue><ssdm name="input_buf_0_2_addr_4"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:27 %input_buf_1_0_addr = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="input_buf_1_0_addr"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:28 %input_buf_1_0_addr_1 = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_2

]]></Node>
<StgValue><ssdm name="input_buf_1_0_addr_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:29 %input_buf_1_0_addr_4 = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_3

]]></Node>
<StgValue><ssdm name="input_buf_1_0_addr_4"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:30 %input_buf_1_1_addr = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="input_buf_1_1_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:31 %input_buf_1_1_addr_1 = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_2

]]></Node>
<StgValue><ssdm name="input_buf_1_1_addr_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:32 %input_buf_1_1_addr_4 = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_3

]]></Node>
<StgValue><ssdm name="input_buf_1_1_addr_4"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:33 %input_buf_1_2_addr = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="input_buf_1_2_addr"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:34 %input_buf_1_2_addr_1 = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_2

]]></Node>
<StgValue><ssdm name="input_buf_1_2_addr_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:35 %input_buf_1_2_addr_4 = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_3

]]></Node>
<StgValue><ssdm name="input_buf_1_2_addr_4"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:36 %input_buf_2_0_addr = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="input_buf_2_0_addr"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:37 %input_buf_2_0_addr_1 = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_2

]]></Node>
<StgValue><ssdm name="input_buf_2_0_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:38 %input_buf_2_0_addr_4 = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_3

]]></Node>
<StgValue><ssdm name="input_buf_2_0_addr_4"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:39 %input_buf_2_1_addr = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="input_buf_2_1_addr"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:40 %input_buf_2_1_addr_1 = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_2

]]></Node>
<StgValue><ssdm name="input_buf_2_1_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:41 %input_buf_2_1_addr_4 = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_3

]]></Node>
<StgValue><ssdm name="input_buf_2_1_addr_4"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:42 %input_buf_2_2_addr = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="input_buf_2_2_addr"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:43 %input_buf_2_2_addr_1 = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_2

]]></Node>
<StgValue><ssdm name="input_buf_2_2_addr_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:44 %input_buf_2_2_addr_4 = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_3

]]></Node>
<StgValue><ssdm name="input_buf_2_2_addr_4"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:45 %input_buf_0_0_load = load i6 %input_buf_0_0_addr

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:46 %input_buf_0_1_load = load i6 %input_buf_0_1_addr

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:47 %input_buf_0_2_load = load i6 %input_buf_0_2_addr

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:49 %input_buf_1_0_load = load i6 %input_buf_1_0_addr

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:50 %input_buf_1_1_load = load i6 %input_buf_1_1_addr

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:51 %input_buf_1_2_load = load i6 %input_buf_1_2_addr

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:53 %input_buf_2_0_load = load i6 %input_buf_2_0_addr

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:54 %input_buf_2_1_load = load i6 %input_buf_2_1_addr

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:55 %input_buf_2_2_load = load i6 %input_buf_2_2_addr

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="5">
<![CDATA[
VITIS_LOOP_84_4.split:59 %zext_ln90_4 = zext i5 %add_ln89

]]></Node>
<StgValue><ssdm name="zext_ln90_4"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_84_4.split:60 %mul_ln90_12 = mul i11 %zext_ln90_4, i11 43

]]></Node>
<StgValue><ssdm name="mul_ln90_12"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="4" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:61 %tmp_39 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln90_12, i32 7, i32 10

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_84_4.split:62 %zext_ln90_5 = zext i4 %tmp_39

]]></Node>
<StgValue><ssdm name="zext_ln90_5"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:63 %add_ln90_4 = add i6 %mul_ln90_9_cast, i6 %zext_ln90_5

]]></Node>
<StgValue><ssdm name="add_ln90_4"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:64 %zext_ln90_6 = zext i6 %add_ln90_4

]]></Node>
<StgValue><ssdm name="zext_ln90_6"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:65 %input_buf_0_0_addr_2 = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_6

]]></Node>
<StgValue><ssdm name="input_buf_0_0_addr_2"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:66 %add_ln90_12 = add i6 %mul_ln90_10_cast, i6 %zext_ln90_5

]]></Node>
<StgValue><ssdm name="add_ln90_12"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:67 %zext_ln90_7 = zext i6 %add_ln90_12

]]></Node>
<StgValue><ssdm name="zext_ln90_7"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:68 %input_buf_0_0_addr_5 = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_7

]]></Node>
<StgValue><ssdm name="input_buf_0_0_addr_5"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:69 %add_ln90_13 = add i6 %mul_ln90_11_cast, i6 %zext_ln90_5

]]></Node>
<StgValue><ssdm name="add_ln90_13"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:70 %zext_ln90_8 = zext i6 %add_ln90_13

]]></Node>
<StgValue><ssdm name="zext_ln90_8"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:71 %input_buf_0_0_addr_7 = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_8

]]></Node>
<StgValue><ssdm name="input_buf_0_0_addr_7"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:72 %input_buf_0_1_addr_2 = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_6

]]></Node>
<StgValue><ssdm name="input_buf_0_1_addr_2"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:73 %input_buf_0_1_addr_5 = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_7

]]></Node>
<StgValue><ssdm name="input_buf_0_1_addr_5"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:74 %input_buf_0_1_addr_7 = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_8

]]></Node>
<StgValue><ssdm name="input_buf_0_1_addr_7"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:75 %input_buf_0_2_addr_2 = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_6

]]></Node>
<StgValue><ssdm name="input_buf_0_2_addr_2"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:76 %input_buf_0_2_addr_5 = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_7

]]></Node>
<StgValue><ssdm name="input_buf_0_2_addr_5"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:77 %input_buf_0_2_addr_7 = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_8

]]></Node>
<StgValue><ssdm name="input_buf_0_2_addr_7"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:78 %input_buf_1_0_addr_2 = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_6

]]></Node>
<StgValue><ssdm name="input_buf_1_0_addr_2"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:79 %input_buf_1_0_addr_5 = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_7

]]></Node>
<StgValue><ssdm name="input_buf_1_0_addr_5"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:80 %input_buf_1_0_addr_7 = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_8

]]></Node>
<StgValue><ssdm name="input_buf_1_0_addr_7"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:81 %input_buf_1_1_addr_2 = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_6

]]></Node>
<StgValue><ssdm name="input_buf_1_1_addr_2"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:82 %input_buf_1_1_addr_5 = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_7

]]></Node>
<StgValue><ssdm name="input_buf_1_1_addr_5"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:83 %input_buf_1_1_addr_7 = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_8

]]></Node>
<StgValue><ssdm name="input_buf_1_1_addr_7"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:84 %input_buf_1_2_addr_2 = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_6

]]></Node>
<StgValue><ssdm name="input_buf_1_2_addr_2"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:85 %input_buf_1_2_addr_5 = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_7

]]></Node>
<StgValue><ssdm name="input_buf_1_2_addr_5"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:86 %input_buf_1_2_addr_7 = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_8

]]></Node>
<StgValue><ssdm name="input_buf_1_2_addr_7"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:87 %input_buf_2_0_addr_2 = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_6

]]></Node>
<StgValue><ssdm name="input_buf_2_0_addr_2"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:88 %input_buf_2_0_addr_5 = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_7

]]></Node>
<StgValue><ssdm name="input_buf_2_0_addr_5"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:89 %input_buf_2_0_addr_7 = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_8

]]></Node>
<StgValue><ssdm name="input_buf_2_0_addr_7"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:90 %input_buf_2_1_addr_2 = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_6

]]></Node>
<StgValue><ssdm name="input_buf_2_1_addr_2"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:91 %input_buf_2_1_addr_5 = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_7

]]></Node>
<StgValue><ssdm name="input_buf_2_1_addr_5"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:92 %input_buf_2_1_addr_7 = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_8

]]></Node>
<StgValue><ssdm name="input_buf_2_1_addr_7"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:93 %input_buf_2_2_addr_2 = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_6

]]></Node>
<StgValue><ssdm name="input_buf_2_2_addr_2"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:94 %input_buf_2_2_addr_5 = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_7

]]></Node>
<StgValue><ssdm name="input_buf_2_2_addr_5"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:95 %input_buf_2_2_addr_7 = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_8

]]></Node>
<StgValue><ssdm name="input_buf_2_2_addr_7"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:96 %input_buf_0_0_load_1 = load i6 %input_buf_0_0_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_1"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:97 %input_buf_0_1_load_1 = load i6 %input_buf_0_1_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_1"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:98 %input_buf_0_2_load_1 = load i6 %input_buf_0_2_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_1"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:100 %input_buf_1_0_load_1 = load i6 %input_buf_1_0_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_1"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:101 %input_buf_1_1_load_1 = load i6 %input_buf_1_1_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_1"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:102 %input_buf_1_2_load_1 = load i6 %input_buf_1_2_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_1"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:104 %input_buf_2_0_load_1 = load i6 %input_buf_2_0_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_1"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:105 %input_buf_2_1_load_1 = load i6 %input_buf_2_1_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_1"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:106 %input_buf_2_2_load_1 = load i6 %input_buf_2_2_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_1"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_84_4.split:110 %add_ln89_1 = add i5 %j_1, i5 2

]]></Node>
<StgValue><ssdm name="add_ln89_1"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="5">
<![CDATA[
VITIS_LOOP_84_4.split:111 %zext_ln90_9 = zext i5 %add_ln89_1

]]></Node>
<StgValue><ssdm name="zext_ln90_9"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_84_4.split:112 %mul_ln90_13 = mul i11 %zext_ln90_9, i11 43

]]></Node>
<StgValue><ssdm name="mul_ln90_13"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="4" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:113 %tmp_40 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln90_13, i32 7, i32 10

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_84_4.split:114 %zext_ln90_10 = zext i4 %tmp_40

]]></Node>
<StgValue><ssdm name="zext_ln90_10"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:115 %add_ln90_14 = add i6 %mul_ln90_9_cast, i6 %zext_ln90_10

]]></Node>
<StgValue><ssdm name="add_ln90_14"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:116 %zext_ln90_11 = zext i6 %add_ln90_14

]]></Node>
<StgValue><ssdm name="zext_ln90_11"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:117 %input_buf_0_0_addr_3 = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_11

]]></Node>
<StgValue><ssdm name="input_buf_0_0_addr_3"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:118 %add_ln90_15 = add i6 %mul_ln90_10_cast, i6 %zext_ln90_10

]]></Node>
<StgValue><ssdm name="add_ln90_15"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:119 %zext_ln90_12 = zext i6 %add_ln90_15

]]></Node>
<StgValue><ssdm name="zext_ln90_12"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:120 %input_buf_0_0_addr_6 = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_12

]]></Node>
<StgValue><ssdm name="input_buf_0_0_addr_6"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:121 %add_ln90_16 = add i6 %mul_ln90_11_cast, i6 %zext_ln90_10

]]></Node>
<StgValue><ssdm name="add_ln90_16"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:122 %zext_ln90_13 = zext i6 %add_ln90_16

]]></Node>
<StgValue><ssdm name="zext_ln90_13"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:123 %input_buf_0_0_addr_8 = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln90_13

]]></Node>
<StgValue><ssdm name="input_buf_0_0_addr_8"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:124 %input_buf_0_1_addr_3 = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_11

]]></Node>
<StgValue><ssdm name="input_buf_0_1_addr_3"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:125 %input_buf_0_1_addr_6 = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_12

]]></Node>
<StgValue><ssdm name="input_buf_0_1_addr_6"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:126 %input_buf_0_1_addr_8 = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln90_13

]]></Node>
<StgValue><ssdm name="input_buf_0_1_addr_8"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:127 %input_buf_0_2_addr_3 = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_11

]]></Node>
<StgValue><ssdm name="input_buf_0_2_addr_3"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:128 %input_buf_0_2_addr_6 = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_12

]]></Node>
<StgValue><ssdm name="input_buf_0_2_addr_6"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:129 %input_buf_0_2_addr_8 = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln90_13

]]></Node>
<StgValue><ssdm name="input_buf_0_2_addr_8"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:130 %input_buf_1_0_addr_3 = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_11

]]></Node>
<StgValue><ssdm name="input_buf_1_0_addr_3"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:131 %input_buf_1_0_addr_6 = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_12

]]></Node>
<StgValue><ssdm name="input_buf_1_0_addr_6"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:132 %input_buf_1_0_addr_8 = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln90_13

]]></Node>
<StgValue><ssdm name="input_buf_1_0_addr_8"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:133 %input_buf_1_1_addr_3 = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_11

]]></Node>
<StgValue><ssdm name="input_buf_1_1_addr_3"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:134 %input_buf_1_1_addr_6 = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_12

]]></Node>
<StgValue><ssdm name="input_buf_1_1_addr_6"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:135 %input_buf_1_1_addr_8 = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln90_13

]]></Node>
<StgValue><ssdm name="input_buf_1_1_addr_8"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:136 %input_buf_1_2_addr_3 = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_11

]]></Node>
<StgValue><ssdm name="input_buf_1_2_addr_3"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:137 %input_buf_1_2_addr_6 = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_12

]]></Node>
<StgValue><ssdm name="input_buf_1_2_addr_6"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:138 %input_buf_1_2_addr_8 = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln90_13

]]></Node>
<StgValue><ssdm name="input_buf_1_2_addr_8"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:139 %input_buf_2_0_addr_3 = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_11

]]></Node>
<StgValue><ssdm name="input_buf_2_0_addr_3"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:140 %input_buf_2_0_addr_6 = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_12

]]></Node>
<StgValue><ssdm name="input_buf_2_0_addr_6"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:141 %input_buf_2_0_addr_8 = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln90_13

]]></Node>
<StgValue><ssdm name="input_buf_2_0_addr_8"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:142 %input_buf_2_1_addr_3 = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_11

]]></Node>
<StgValue><ssdm name="input_buf_2_1_addr_3"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:143 %input_buf_2_1_addr_6 = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_12

]]></Node>
<StgValue><ssdm name="input_buf_2_1_addr_6"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:144 %input_buf_2_1_addr_8 = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln90_13

]]></Node>
<StgValue><ssdm name="input_buf_2_1_addr_8"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:145 %input_buf_2_2_addr_3 = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_11

]]></Node>
<StgValue><ssdm name="input_buf_2_2_addr_3"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:146 %input_buf_2_2_addr_6 = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_12

]]></Node>
<StgValue><ssdm name="input_buf_2_2_addr_6"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:147 %input_buf_2_2_addr_8 = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln90_13

]]></Node>
<StgValue><ssdm name="input_buf_2_2_addr_8"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:148 %input_buf_0_0_load_2 = load i6 %input_buf_0_0_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_2"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:149 %input_buf_0_1_load_2 = load i6 %input_buf_0_1_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_2"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:150 %input_buf_0_2_load_2 = load i6 %input_buf_0_2_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_2"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:152 %input_buf_1_0_load_2 = load i6 %input_buf_1_0_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_2"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:153 %input_buf_1_1_load_2 = load i6 %input_buf_1_1_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_2"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:154 %input_buf_1_2_load_2 = load i6 %input_buf_1_2_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_2"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:156 %input_buf_2_0_load_2 = load i6 %input_buf_2_0_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_2"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:157 %input_buf_2_1_load_2 = load i6 %input_buf_2_1_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_2"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:158 %input_buf_2_2_load_2 = load i6 %input_buf_2_2_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_2"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:162 %input_buf_0_0_load_3 = load i6 %input_buf_0_0_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_3"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:163 %input_buf_0_1_load_3 = load i6 %input_buf_0_1_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_3"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:164 %input_buf_0_2_load_3 = load i6 %input_buf_0_2_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_3"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:166 %input_buf_1_0_load_3 = load i6 %input_buf_1_0_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_3"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:167 %input_buf_1_1_load_3 = load i6 %input_buf_1_1_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_3"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:168 %input_buf_1_2_load_3 = load i6 %input_buf_1_2_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_3"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:170 %input_buf_2_0_load_3 = load i6 %input_buf_2_0_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_3"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:171 %input_buf_2_1_load_3 = load i6 %input_buf_2_1_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_3"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:172 %input_buf_2_2_load_3 = load i6 %input_buf_2_2_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_3"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:176 %input_buf_0_0_load_4 = load i6 %input_buf_0_0_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_4"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:177 %input_buf_0_1_load_4 = load i6 %input_buf_0_1_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_4"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:178 %input_buf_0_2_load_4 = load i6 %input_buf_0_2_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_4"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:180 %input_buf_1_0_load_4 = load i6 %input_buf_1_0_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_4"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:181 %input_buf_1_1_load_4 = load i6 %input_buf_1_1_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_4"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:182 %input_buf_1_2_load_4 = load i6 %input_buf_1_2_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_4"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:184 %input_buf_2_0_load_4 = load i6 %input_buf_2_0_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_4"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:185 %input_buf_2_1_load_4 = load i6 %input_buf_2_1_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_4"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:186 %input_buf_2_2_load_4 = load i6 %input_buf_2_2_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_4"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:190 %input_buf_0_0_load_5 = load i6 %input_buf_0_0_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_5"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:191 %input_buf_0_1_load_5 = load i6 %input_buf_0_1_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_5"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:192 %input_buf_0_2_load_5 = load i6 %input_buf_0_2_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_5"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:194 %input_buf_1_0_load_5 = load i6 %input_buf_1_0_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_5"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:195 %input_buf_1_1_load_5 = load i6 %input_buf_1_1_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_5"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:196 %input_buf_1_2_load_5 = load i6 %input_buf_1_2_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_5"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:198 %input_buf_2_0_load_5 = load i6 %input_buf_2_0_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_5"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:199 %input_buf_2_1_load_5 = load i6 %input_buf_2_1_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_5"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:200 %input_buf_2_2_load_5 = load i6 %input_buf_2_2_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_5"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:204 %input_buf_0_0_load_6 = load i6 %input_buf_0_0_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_6"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:205 %input_buf_0_1_load_6 = load i6 %input_buf_0_1_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_6"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:206 %input_buf_0_2_load_6 = load i6 %input_buf_0_2_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_6"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:208 %input_buf_1_0_load_6 = load i6 %input_buf_1_0_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_6"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:209 %input_buf_1_1_load_6 = load i6 %input_buf_1_1_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_6"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:210 %input_buf_1_2_load_6 = load i6 %input_buf_1_2_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_6"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:212 %input_buf_2_0_load_6 = load i6 %input_buf_2_0_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_6"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:213 %input_buf_2_1_load_6 = load i6 %input_buf_2_1_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_6"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:214 %input_buf_2_2_load_6 = load i6 %input_buf_2_2_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_6"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:218 %input_buf_0_0_load_7 = load i6 %input_buf_0_0_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_7"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:219 %input_buf_0_1_load_7 = load i6 %input_buf_0_1_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_7"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:220 %input_buf_0_2_load_7 = load i6 %input_buf_0_2_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_7"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:222 %input_buf_1_0_load_7 = load i6 %input_buf_1_0_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_7"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:223 %input_buf_1_1_load_7 = load i6 %input_buf_1_1_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_7"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:224 %input_buf_1_2_load_7 = load i6 %input_buf_1_2_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_7"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:226 %input_buf_2_0_load_7 = load i6 %input_buf_2_0_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_7"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:227 %input_buf_2_1_load_7 = load i6 %input_buf_2_1_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_7"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:228 %input_buf_2_2_load_7 = load i6 %input_buf_2_2_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_7"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:232 %input_buf_0_0_load_8 = load i6 %input_buf_0_0_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_8"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:233 %input_buf_0_1_load_8 = load i6 %input_buf_0_1_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_8"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:234 %input_buf_0_2_load_8 = load i6 %input_buf_0_2_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_8"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:236 %input_buf_1_0_load_8 = load i6 %input_buf_1_0_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_8"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:237 %input_buf_1_1_load_8 = load i6 %input_buf_1_1_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_8"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:238 %input_buf_1_2_load_8 = load i6 %input_buf_1_2_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_8"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:240 %input_buf_2_0_load_8 = load i6 %input_buf_2_0_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_8"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:241 %input_buf_2_1_load_8 = load i6 %input_buf_2_1_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_8"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:242 %input_buf_2_2_load_8 = load i6 %input_buf_2_2_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_8"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="251" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:45 %input_buf_0_0_load = load i6 %input_buf_0_0_addr

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:46 %input_buf_0_1_load = load i6 %input_buf_0_1_addr

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:47 %input_buf_0_2_load = load i6 %input_buf_0_2_addr

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:48 %tmp = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_0_0_load, i2 1, i16 %input_buf_0_1_load, i2 2, i16 %input_buf_0_2_load, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:49 %input_buf_1_0_load = load i6 %input_buf_1_0_addr

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:50 %input_buf_1_1_load = load i6 %input_buf_1_1_addr

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:51 %input_buf_1_2_load = load i6 %input_buf_1_2_addr

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:52 %tmp_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_1_0_load, i2 1, i16 %input_buf_1_1_load, i2 2, i16 %input_buf_1_2_load, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:53 %input_buf_2_0_load = load i6 %input_buf_2_0_addr

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:54 %input_buf_2_1_load = load i6 %input_buf_2_1_addr

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:55 %input_buf_2_2_load = load i6 %input_buf_2_2_addr

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:56 %tmp_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_2_0_load, i2 1, i16 %input_buf_2_1_load, i2 2, i16 %input_buf_2_2_load, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:57 %tmp_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp, i2 1, i16 %tmp_1, i2 2, i16 %tmp_2, i16 0, i2 %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:96 %input_buf_0_0_load_1 = load i6 %input_buf_0_0_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_1"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:97 %input_buf_0_1_load_1 = load i6 %input_buf_0_1_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_1"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:98 %input_buf_0_2_load_1 = load i6 %input_buf_0_2_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_1"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:99 %tmp_4 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_0_0_load_1, i2 0, i16 %input_buf_0_1_load_1, i2 1, i16 %input_buf_0_2_load_1, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:100 %input_buf_1_0_load_1 = load i6 %input_buf_1_0_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_1"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:101 %input_buf_1_1_load_1 = load i6 %input_buf_1_1_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_1"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:102 %input_buf_1_2_load_1 = load i6 %input_buf_1_2_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_1"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:103 %tmp_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_1_0_load_1, i2 0, i16 %input_buf_1_1_load_1, i2 1, i16 %input_buf_1_2_load_1, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:104 %input_buf_2_0_load_1 = load i6 %input_buf_2_0_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_1"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:105 %input_buf_2_1_load_1 = load i6 %input_buf_2_1_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_1"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:106 %input_buf_2_2_load_1 = load i6 %input_buf_2_2_addr_2

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_1"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:107 %tmp_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_2_0_load_1, i2 0, i16 %input_buf_2_1_load_1, i2 1, i16 %input_buf_2_2_load_1, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:108 %tmp_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp_4, i2 1, i16 %tmp_5, i2 2, i16 %tmp_6, i16 0, i2 %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:148 %input_buf_0_0_load_2 = load i6 %input_buf_0_0_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_2"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:149 %input_buf_0_1_load_2 = load i6 %input_buf_0_1_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_2"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:150 %input_buf_0_2_load_2 = load i6 %input_buf_0_2_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_2"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:151 %tmp_8 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_0_0_load_2, i2 2, i16 %input_buf_0_1_load_2, i2 0, i16 %input_buf_0_2_load_2, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:152 %input_buf_1_0_load_2 = load i6 %input_buf_1_0_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_2"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:153 %input_buf_1_1_load_2 = load i6 %input_buf_1_1_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_2"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:154 %input_buf_1_2_load_2 = load i6 %input_buf_1_2_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_2"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:155 %tmp_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_1_0_load_2, i2 2, i16 %input_buf_1_1_load_2, i2 0, i16 %input_buf_1_2_load_2, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:156 %input_buf_2_0_load_2 = load i6 %input_buf_2_0_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_2"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:157 %input_buf_2_1_load_2 = load i6 %input_buf_2_1_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_2"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:158 %input_buf_2_2_load_2 = load i6 %input_buf_2_2_addr_3

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_2"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:159 %tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_2_0_load_2, i2 2, i16 %input_buf_2_1_load_2, i2 0, i16 %input_buf_2_2_load_2, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:160 %tmp_10 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp_8, i2 1, i16 %tmp_9, i2 2, i16 %tmp_s, i16 0, i2 %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:162 %input_buf_0_0_load_3 = load i6 %input_buf_0_0_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_3"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:163 %input_buf_0_1_load_3 = load i6 %input_buf_0_1_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_3"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:164 %input_buf_0_2_load_3 = load i6 %input_buf_0_2_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_3"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:165 %tmp_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_0_0_load_3, i2 1, i16 %input_buf_0_1_load_3, i2 2, i16 %input_buf_0_2_load_3, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:166 %input_buf_1_0_load_3 = load i6 %input_buf_1_0_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_3"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:167 %input_buf_1_1_load_3 = load i6 %input_buf_1_1_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_3"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:168 %input_buf_1_2_load_3 = load i6 %input_buf_1_2_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_3"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:169 %tmp_12 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_1_0_load_3, i2 1, i16 %input_buf_1_1_load_3, i2 2, i16 %input_buf_1_2_load_3, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:170 %input_buf_2_0_load_3 = load i6 %input_buf_2_0_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_3"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:171 %input_buf_2_1_load_3 = load i6 %input_buf_2_1_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_3"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:172 %input_buf_2_2_load_3 = load i6 %input_buf_2_2_addr_1

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_3"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:173 %tmp_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_2_0_load_3, i2 1, i16 %input_buf_2_1_load_3, i2 2, i16 %input_buf_2_2_load_3, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:174 %tmp_14 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %tmp_11, i2 0, i16 %tmp_12, i2 1, i16 %tmp_13, i16 0, i2 %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_84_4.split:175 %sext_ln90_5 = sext i16 %tmp_14

]]></Node>
<StgValue><ssdm name="sext_ln90_5"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:176 %input_buf_0_0_load_4 = load i6 %input_buf_0_0_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_4"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:177 %input_buf_0_1_load_4 = load i6 %input_buf_0_1_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_4"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:178 %input_buf_0_2_load_4 = load i6 %input_buf_0_2_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_4"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:179 %tmp_15 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_0_0_load_4, i2 0, i16 %input_buf_0_1_load_4, i2 1, i16 %input_buf_0_2_load_4, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:180 %input_buf_1_0_load_4 = load i6 %input_buf_1_0_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_4"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:181 %input_buf_1_1_load_4 = load i6 %input_buf_1_1_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_4"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:182 %input_buf_1_2_load_4 = load i6 %input_buf_1_2_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_4"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:183 %tmp_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_1_0_load_4, i2 0, i16 %input_buf_1_1_load_4, i2 1, i16 %input_buf_1_2_load_4, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:184 %input_buf_2_0_load_4 = load i6 %input_buf_2_0_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_4"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:185 %input_buf_2_1_load_4 = load i6 %input_buf_2_1_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_4"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:186 %input_buf_2_2_load_4 = load i6 %input_buf_2_2_addr_5

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_4"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:187 %tmp_17 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_2_0_load_4, i2 0, i16 %input_buf_2_1_load_4, i2 1, i16 %input_buf_2_2_load_4, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:188 %tmp_18 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %tmp_15, i2 0, i16 %tmp_16, i2 1, i16 %tmp_17, i16 0, i2 %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:190 %input_buf_0_0_load_5 = load i6 %input_buf_0_0_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_5"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:191 %input_buf_0_1_load_5 = load i6 %input_buf_0_1_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_5"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:192 %input_buf_0_2_load_5 = load i6 %input_buf_0_2_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_5"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:193 %tmp_19 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_0_0_load_5, i2 2, i16 %input_buf_0_1_load_5, i2 0, i16 %input_buf_0_2_load_5, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:194 %input_buf_1_0_load_5 = load i6 %input_buf_1_0_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_5"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:195 %input_buf_1_1_load_5 = load i6 %input_buf_1_1_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_5"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:196 %input_buf_1_2_load_5 = load i6 %input_buf_1_2_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_5"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:197 %tmp_20 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_1_0_load_5, i2 2, i16 %input_buf_1_1_load_5, i2 0, i16 %input_buf_1_2_load_5, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:198 %input_buf_2_0_load_5 = load i6 %input_buf_2_0_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_5"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:199 %input_buf_2_1_load_5 = load i6 %input_buf_2_1_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_5"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:200 %input_buf_2_2_load_5 = load i6 %input_buf_2_2_addr_6

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_5"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:201 %tmp_21 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_2_0_load_5, i2 2, i16 %input_buf_2_1_load_5, i2 0, i16 %input_buf_2_2_load_5, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:202 %tmp_22 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %tmp_19, i2 0, i16 %tmp_20, i2 1, i16 %tmp_21, i16 0, i2 %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_84_4.split:203 %sext_ln90_7 = sext i16 %tmp_22

]]></Node>
<StgValue><ssdm name="sext_ln90_7"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:204 %input_buf_0_0_load_6 = load i6 %input_buf_0_0_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_6"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:205 %input_buf_0_1_load_6 = load i6 %input_buf_0_1_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_6"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:206 %input_buf_0_2_load_6 = load i6 %input_buf_0_2_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_6"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:207 %tmp_23 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_0_0_load_6, i2 1, i16 %input_buf_0_1_load_6, i2 2, i16 %input_buf_0_2_load_6, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:208 %input_buf_1_0_load_6 = load i6 %input_buf_1_0_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_6"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:209 %input_buf_1_1_load_6 = load i6 %input_buf_1_1_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_6"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:210 %input_buf_1_2_load_6 = load i6 %input_buf_1_2_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_6"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:211 %tmp_24 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_1_0_load_6, i2 1, i16 %input_buf_1_1_load_6, i2 2, i16 %input_buf_1_2_load_6, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:212 %input_buf_2_0_load_6 = load i6 %input_buf_2_0_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_6"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:213 %input_buf_2_1_load_6 = load i6 %input_buf_2_1_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_6"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:214 %input_buf_2_2_load_6 = load i6 %input_buf_2_2_addr_4

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_6"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:215 %tmp_25 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %input_buf_2_0_load_6, i2 1, i16 %input_buf_2_1_load_6, i2 2, i16 %input_buf_2_2_load_6, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:216 %tmp_26 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %tmp_23, i2 2, i16 %tmp_24, i2 0, i16 %tmp_25, i16 0, i2 %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:218 %input_buf_0_0_load_7 = load i6 %input_buf_0_0_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_7"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:219 %input_buf_0_1_load_7 = load i6 %input_buf_0_1_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_7"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:220 %input_buf_0_2_load_7 = load i6 %input_buf_0_2_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_7"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:221 %tmp_27 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_0_0_load_7, i2 0, i16 %input_buf_0_1_load_7, i2 1, i16 %input_buf_0_2_load_7, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:222 %input_buf_1_0_load_7 = load i6 %input_buf_1_0_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_7"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:223 %input_buf_1_1_load_7 = load i6 %input_buf_1_1_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_7"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:224 %input_buf_1_2_load_7 = load i6 %input_buf_1_2_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_7"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:225 %tmp_28 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_1_0_load_7, i2 0, i16 %input_buf_1_1_load_7, i2 1, i16 %input_buf_1_2_load_7, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:226 %input_buf_2_0_load_7 = load i6 %input_buf_2_0_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_7"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:227 %input_buf_2_1_load_7 = load i6 %input_buf_2_1_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_7"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:228 %input_buf_2_2_load_7 = load i6 %input_buf_2_2_addr_7

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_7"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:229 %tmp_29 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %input_buf_2_0_load_7, i2 0, i16 %input_buf_2_1_load_7, i2 1, i16 %input_buf_2_2_load_7, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:230 %tmp_30 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %tmp_27, i2 2, i16 %tmp_28, i2 0, i16 %tmp_29, i16 0, i2 %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:232 %input_buf_0_0_load_8 = load i6 %input_buf_0_0_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_0_0_load_8"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:233 %input_buf_0_1_load_8 = load i6 %input_buf_0_1_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_0_1_load_8"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:234 %input_buf_0_2_load_8 = load i6 %input_buf_0_2_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_0_2_load_8"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:235 %tmp_31 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_0_0_load_8, i2 2, i16 %input_buf_0_1_load_8, i2 0, i16 %input_buf_0_2_load_8, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="1"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:236 %input_buf_1_0_load_8 = load i6 %input_buf_1_0_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_1_0_load_8"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="-2"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:237 %input_buf_1_1_load_8 = load i6 %input_buf_1_1_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_1_1_load_8"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln81_1" val="0"/>
<literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:238 %input_buf_1_2_load_8 = load i6 %input_buf_1_2_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_1_2_load_8"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:239 %tmp_32 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_1_0_load_8, i2 2, i16 %input_buf_1_1_load_8, i2 0, i16 %input_buf_1_2_load_8, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:240 %input_buf_2_0_load_8 = load i6 %input_buf_2_0_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_2_0_load_8"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:241 %input_buf_2_1_load_8 = load i6 %input_buf_2_1_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_2_1_load_8"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="trunc_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="6">
<![CDATA[
VITIS_LOOP_84_4.split:242 %input_buf_2_2_load_8 = load i6 %input_buf_2_2_addr_8

]]></Node>
<StgValue><ssdm name="input_buf_2_2_load_8"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:243 %tmp_33 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %input_buf_2_0_load_8, i2 2, i16 %input_buf_2_1_load_8, i2 0, i16 %input_buf_2_2_load_8, i16 0, i2 %trunc_ln81_1

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
VITIS_LOOP_84_4.split:244 %tmp_34 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %tmp_31, i2 2, i16 %tmp_32, i2 0, i16 %tmp_33, i16 0, i2 %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_84_4.split:245 %sext_ln90_10 = sext i16 %tmp_34

]]></Node>
<StgValue><ssdm name="sext_ln90_10"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:248 %mul_ln90_2 = mul i28 %sext_ln90_10, i28 %sext_ln90_17_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_2"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:252 %mul_ln90_6 = mul i28 %sext_ln90_5, i28 %sext_ln90_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_6"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:254 %mul_ln90_8 = mul i28 %sext_ln90_7, i28 %sext_ln90_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_8"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_84_4.split:109 %sext_ln90_3 = sext i16 %tmp_7

]]></Node>
<StgValue><ssdm name="sext_ln90_3"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_84_4.split:217 %sext_ln90_8 = sext i16 %tmp_26

]]></Node>
<StgValue><ssdm name="sext_ln90_8"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:246 %mul_ln90 = mul i28 %sext_ln90_8, i28 %sext_ln90_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln90"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:248 %mul_ln90_2 = mul i28 %sext_ln90_10, i28 %sext_ln90_17_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_2"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:250 %mul_ln90_4 = mul i28 %sext_ln90_3, i28 %sext_ln90_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_4"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:252 %mul_ln90_6 = mul i28 %sext_ln90_5, i28 %sext_ln90_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_6"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:254 %mul_ln90_8 = mul i28 %sext_ln90_7, i28 %sext_ln90_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_8"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_84_4.split:58 %sext_ln90 = sext i16 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln90"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_84_4.split:161 %sext_ln90_4 = sext i16 %tmp_10

]]></Node>
<StgValue><ssdm name="sext_ln90_4"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_84_4.split:189 %sext_ln90_6 = sext i16 %tmp_18

]]></Node>
<StgValue><ssdm name="sext_ln90_6"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="28" op_0_bw="16">
<![CDATA[
VITIS_LOOP_84_4.split:231 %sext_ln90_9 = sext i16 %tmp_30

]]></Node>
<StgValue><ssdm name="sext_ln90_9"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:246 %mul_ln90 = mul i28 %sext_ln90_8, i28 %sext_ln90_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln90"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:247 %mul_ln90_1 = mul i28 %sext_ln90_9, i28 %sext_ln90_16_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_1"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:248 %mul_ln90_2 = mul i28 %sext_ln90_10, i28 %sext_ln90_17_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_2"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:249 %mul_ln90_3 = mul i28 %sext_ln90, i28 %sext_ln90_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_3"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:250 %mul_ln90_4 = mul i28 %sext_ln90_3, i28 %sext_ln90_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_4"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:251 %mul_ln90_5 = mul i28 %sext_ln90_4, i28 %sext_ln90_11_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_5"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:252 %mul_ln90_6 = mul i28 %sext_ln90_5, i28 %sext_ln90_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_6"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:253 %mul_ln90_7 = mul i28 %sext_ln90_6, i28 %sext_ln90_13_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_7"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:254 %mul_ln90_8 = mul i28 %sext_ln90_7, i28 %sext_ln90_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_8"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:256 %add_ln90_5 = add i28 %mul_ln90_5, i28 %mul_ln90_6

]]></Node>
<StgValue><ssdm name="add_ln90_5"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:259 %add_ln90_8 = add i28 %mul_ln90_7, i28 %mul_ln90_8

]]></Node>
<StgValue><ssdm name="add_ln90_8"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:260 %add_ln90_9 = add i28 %mul_ln90_1, i28 %mul_ln90_2

]]></Node>
<StgValue><ssdm name="add_ln90_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="397" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:246 %mul_ln90 = mul i28 %sext_ln90_8, i28 %sext_ln90_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln90"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:249 %mul_ln90_3 = mul i28 %sext_ln90, i28 %sext_ln90_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_3"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:250 %mul_ln90_4 = mul i28 %sext_ln90_3, i28 %sext_ln90_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_4"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:256 %add_ln90_5 = add i28 %mul_ln90_5, i28 %mul_ln90_6

]]></Node>
<StgValue><ssdm name="add_ln90_5"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:257 %add_ln90_6 = add i28 %add_ln90_5, i28 %mul_ln90_4

]]></Node>
<StgValue><ssdm name="add_ln90_6"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:259 %add_ln90_8 = add i28 %mul_ln90_7, i28 %mul_ln90_8

]]></Node>
<StgValue><ssdm name="add_ln90_8"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:260 %add_ln90_9 = add i28 %mul_ln90_1, i28 %mul_ln90_2

]]></Node>
<StgValue><ssdm name="add_ln90_9"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:261 %add_ln90_10 = add i28 %add_ln90_9, i28 %mul_ln90

]]></Node>
<StgValue><ssdm name="add_ln90_10"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="405" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:249 %mul_ln90_3 = mul i28 %sext_ln90, i28 %sext_ln90_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln90_3"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:255 %add_ln90 = add i28 %mul_ln90_3, i28 %sum_read

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:257 %add_ln90_6 = add i28 %add_ln90_5, i28 %mul_ln90_4

]]></Node>
<StgValue><ssdm name="add_ln90_6"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:261 %add_ln90_10 = add i28 %add_ln90_9, i28 %mul_ln90

]]></Node>
<StgValue><ssdm name="add_ln90_10"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:262 %add_ln90_11 = add i28 %add_ln90_10, i28 %add_ln90_8

]]></Node>
<StgValue><ssdm name="add_ln90_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="410" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:255 %add_ln90 = add i28 %mul_ln90_3, i28 %sum_read

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:258 %add_ln90_7 = add i28 %add_ln90_6, i28 %add_ln90

]]></Node>
<StgValue><ssdm name="add_ln90_7"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
VITIS_LOOP_84_4.split:263 %sum_1 = add i28 %add_ln90_11, i28 %add_ln90_7

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:264 %result = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sum_1, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="15" op_0_bw="15" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:265 %trunc_ln94_3 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %sum_1, i32 12, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln94_3"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_84_4.split:266 %icmp_ln95 = icmp_sgt  i16 %result, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0">
<![CDATA[
for.inc63.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="416" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_84_4.split:4 %specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln81"/></StgValue>
</operation>

<operation id="417" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_84_4.split:5 %specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="418" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
VITIS_LOOP_84_4.split:267 %select_ln95 = select i1 %icmp_ln95, i15 %trunc_ln94_3, i15 0

]]></Node>
<StgValue><ssdm name="select_ln95"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="4" op_3_bw="4">
<![CDATA[
VITIS_LOOP_84_4.split:268 %tmp_38 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i4.i4, i5 %tmp_35, i4 %i_read, i4 %trunc_ln81

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="13">
<![CDATA[
VITIS_LOOP_84_4.split:269 %zext_ln95 = zext i13 %tmp_38

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="13" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_84_4.split:270 %output_buf_addr = getelementptr i15 %output_buf, i32 0, i32 %zext_ln95

]]></Node>
<StgValue><ssdm name="output_buf_addr"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="15" op_1_bw="13">
<![CDATA[
VITIS_LOOP_84_4.split:271 %store_ln95 = store i15 %select_ln95, i13 %output_buf_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_84_4.split:274 %br_ln81 = br void %VITIS_LOOP_84_4

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="448" name="mul_ln90_9" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul_ln90_9"/></StgValue>
</port>
<port id="449" name="input_buf_0_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_buf_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="450" name="mul_ln90_10" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul_ln90_10"/></StgValue>
</port>
<port id="451" name="mul_ln90_11" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul_ln90_11"/></StgValue>
</port>
<port id="452" name="input_buf_0_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_buf_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="453" name="input_buf_0_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_buf_0_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="454" name="input_buf_1_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_buf_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="455" name="input_buf_1_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_buf_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="456" name="input_buf_1_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_buf_1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="457" name="input_buf_2_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_buf_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="458" name="input_buf_2_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_buf_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="459" name="input_buf_2_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_buf_2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="460" name="empty_41" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="empty_41"/></StgValue>
</port>
<port id="461" name="sext_ln90_15" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln90_15"/></StgValue>
</port>
<port id="462" name="sext_ln90_16" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln90_16"/></StgValue>
</port>
<port id="463" name="sext_ln90_17" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln90_17"/></StgValue>
</port>
<port id="464" name="sext_ln90_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln90_1"/></StgValue>
</port>
<port id="465" name="sext_ln90_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln90_2"/></StgValue>
</port>
<port id="466" name="sext_ln90_11" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln90_11"/></StgValue>
</port>
<port id="467" name="sext_ln90_12" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln90_12"/></StgValue>
</port>
<port id="468" name="sext_ln90_13" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln90_13"/></StgValue>
</port>
<port id="469" name="sext_ln90_14" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln90_14"/></StgValue>
</port>
<port id="470" name="sum" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sum"/></StgValue>
</port>
<port id="471" name="empty" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="empty"/></StgValue>
</port>
<port id="472" name="i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="i"/></StgValue>
</port>
<port id="473" name="output_buf" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="475" from="StgValue_474" to="phi_urem" fromId="474" toId="12">
</dataflow>
<dataflow id="476" from="StgValue_474" to="j" fromId="474" toId="13">
</dataflow>
<dataflow id="478" from="_ssdm_op_Read.ap_auto.i4" to="i_read" fromId="477" toId="14">
</dataflow>
<dataflow id="479" from="i" to="i_read" fromId="472" toId="14">
</dataflow>
<dataflow id="481" from="_ssdm_op_Read.ap_auto.i5" to="tmp_35" fromId="480" toId="15">
</dataflow>
<dataflow id="482" from="empty" to="tmp_35" fromId="471" toId="15">
</dataflow>
<dataflow id="484" from="_ssdm_op_Read.ap_auto.i28" to="sum_read" fromId="483" toId="16">
</dataflow>
<dataflow id="485" from="sum" to="sum_read" fromId="470" toId="16">
</dataflow>
<dataflow id="487" from="_ssdm_op_Read.ap_auto.i16" to="sext_ln90_14_read" fromId="486" toId="17">
</dataflow>
<dataflow id="488" from="sext_ln90_14" to="sext_ln90_14_read" fromId="469" toId="17">
</dataflow>
<dataflow id="489" from="_ssdm_op_Read.ap_auto.i16" to="sext_ln90_13_read" fromId="486" toId="18">
</dataflow>
<dataflow id="490" from="sext_ln90_13" to="sext_ln90_13_read" fromId="468" toId="18">
</dataflow>
<dataflow id="491" from="_ssdm_op_Read.ap_auto.i16" to="sext_ln90_12_read" fromId="486" toId="19">
</dataflow>
<dataflow id="492" from="sext_ln90_12" to="sext_ln90_12_read" fromId="467" toId="19">
</dataflow>
<dataflow id="493" from="_ssdm_op_Read.ap_auto.i16" to="sext_ln90_11_read" fromId="486" toId="20">
</dataflow>
<dataflow id="494" from="sext_ln90_11" to="sext_ln90_11_read" fromId="466" toId="20">
</dataflow>
<dataflow id="495" from="_ssdm_op_Read.ap_auto.i16" to="sext_ln90_2_read" fromId="486" toId="21">
</dataflow>
<dataflow id="496" from="sext_ln90_2" to="sext_ln90_2_read" fromId="465" toId="21">
</dataflow>
<dataflow id="497" from="_ssdm_op_Read.ap_auto.i16" to="sext_ln90_1_read" fromId="486" toId="22">
</dataflow>
<dataflow id="498" from="sext_ln90_1" to="sext_ln90_1_read" fromId="464" toId="22">
</dataflow>
<dataflow id="499" from="_ssdm_op_Read.ap_auto.i16" to="sext_ln90_17_read" fromId="486" toId="23">
</dataflow>
<dataflow id="500" from="sext_ln90_17" to="sext_ln90_17_read" fromId="463" toId="23">
</dataflow>
<dataflow id="501" from="_ssdm_op_Read.ap_auto.i16" to="sext_ln90_16_read" fromId="486" toId="24">
</dataflow>
<dataflow id="502" from="sext_ln90_16" to="sext_ln90_16_read" fromId="462" toId="24">
</dataflow>
<dataflow id="503" from="_ssdm_op_Read.ap_auto.i16" to="sext_ln90_15_read" fromId="486" toId="25">
</dataflow>
<dataflow id="504" from="sext_ln90_15" to="sext_ln90_15_read" fromId="461" toId="25">
</dataflow>
<dataflow id="506" from="_ssdm_op_Read.ap_auto.i2" to="tmp_36" fromId="505" toId="26">
</dataflow>
<dataflow id="507" from="empty_41" to="tmp_36" fromId="460" toId="26">
</dataflow>
<dataflow id="508" from="_ssdm_op_Read.ap_auto.i5" to="mul_ln90_11_read" fromId="480" toId="27">
</dataflow>
<dataflow id="509" from="mul_ln90_11" to="mul_ln90_11_read" fromId="451" toId="27">
</dataflow>
<dataflow id="510" from="_ssdm_op_Read.ap_auto.i5" to="mul_ln90_10_read" fromId="480" toId="28">
</dataflow>
<dataflow id="511" from="mul_ln90_10" to="mul_ln90_10_read" fromId="450" toId="28">
</dataflow>
<dataflow id="512" from="_ssdm_op_Read.ap_auto.i5" to="mul_ln90_9_read" fromId="480" toId="29">
</dataflow>
<dataflow id="513" from="mul_ln90_9" to="mul_ln90_9_read" fromId="448" toId="29">
</dataflow>
<dataflow id="514" from="sext_ln90_14_read" to="sext_ln90_14_cast" fromId="17" toId="30">
</dataflow>
<dataflow id="515" from="sext_ln90_13_read" to="sext_ln90_13_cast" fromId="18" toId="31">
</dataflow>
<dataflow id="516" from="sext_ln90_12_read" to="sext_ln90_12_cast" fromId="19" toId="32">
</dataflow>
<dataflow id="517" from="sext_ln90_11_read" to="sext_ln90_11_cast" fromId="20" toId="33">
</dataflow>
<dataflow id="518" from="sext_ln90_2_read" to="sext_ln90_2_cast" fromId="21" toId="34">
</dataflow>
<dataflow id="519" from="sext_ln90_1_read" to="sext_ln90_1_cast" fromId="22" toId="35">
</dataflow>
<dataflow id="520" from="sext_ln90_17_read" to="sext_ln90_17_cast" fromId="23" toId="36">
</dataflow>
<dataflow id="521" from="sext_ln90_16_read" to="sext_ln90_16_cast" fromId="24" toId="37">
</dataflow>
<dataflow id="522" from="sext_ln90_15_read" to="sext_ln90_15_cast" fromId="25" toId="38">
</dataflow>
<dataflow id="523" from="mul_ln90_11_read" to="mul_ln90_11_cast" fromId="27" toId="39">
</dataflow>
<dataflow id="524" from="mul_ln90_10_read" to="mul_ln90_10_cast" fromId="28" toId="40">
</dataflow>
<dataflow id="525" from="mul_ln90_9_read" to="mul_ln90_9_cast" fromId="29" toId="41">
</dataflow>
<dataflow id="527" from="StgValue_526" to="store_ln81" fromId="526" toId="42">
</dataflow>
<dataflow id="528" from="j" to="store_ln81" fromId="13" toId="42">
</dataflow>
<dataflow id="529" from="StgValue_526" to="store_ln0" fromId="526" toId="43">
</dataflow>
<dataflow id="530" from="phi_urem" to="store_ln0" fromId="12" toId="43">
</dataflow>
<dataflow id="531" from="j" to="j_1" fromId="13" toId="45">
</dataflow>
<dataflow id="532" from="j_1" to="icmp_ln81" fromId="45" toId="46">
</dataflow>
<dataflow id="534" from="StgValue_533" to="icmp_ln81" fromId="533" toId="46">
</dataflow>
<dataflow id="536" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="535" toId="47">
</dataflow>
<dataflow id="538" from="StgValue_537" to="speclooptripcount_ln0" fromId="537" toId="47">
</dataflow>
<dataflow id="539" from="StgValue_537" to="speclooptripcount_ln0" fromId="537" toId="47">
</dataflow>
<dataflow id="540" from="StgValue_537" to="speclooptripcount_ln0" fromId="537" toId="47">
</dataflow>
<dataflow id="541" from="j_1" to="add_ln89" fromId="45" toId="48">
</dataflow>
<dataflow id="543" from="StgValue_542" to="add_ln89" fromId="542" toId="48">
</dataflow>
<dataflow id="544" from="icmp_ln81" to="br_ln81" fromId="46" toId="49">
</dataflow>
<dataflow id="545" from="phi_urem" to="phi_urem_load" fromId="12" toId="50">
</dataflow>
<dataflow id="546" from="phi_urem_load" to="add_ln81" fromId="50" toId="51">
</dataflow>
<dataflow id="547" from="StgValue_542" to="add_ln81" fromId="542" toId="51">
</dataflow>
<dataflow id="548" from="phi_urem_load" to="icmp_ln81_1" fromId="50" toId="52">
</dataflow>
<dataflow id="550" from="StgValue_549" to="icmp_ln81_1" fromId="549" toId="52">
</dataflow>
<dataflow id="551" from="icmp_ln81_1" to="select_ln81" fromId="52" toId="53">
</dataflow>
<dataflow id="552" from="StgValue_526" to="select_ln81" fromId="526" toId="53">
</dataflow>
<dataflow id="553" from="add_ln81" to="select_ln81" fromId="51" toId="53">
</dataflow>
<dataflow id="554" from="phi_urem_load" to="trunc_ln81_1" fromId="50" toId="54">
</dataflow>
<dataflow id="555" from="add_ln89" to="store_ln81" fromId="48" toId="55">
</dataflow>
<dataflow id="556" from="j" to="store_ln81" fromId="13" toId="55">
</dataflow>
<dataflow id="557" from="select_ln81" to="store_ln81" fromId="53" toId="56">
</dataflow>
<dataflow id="558" from="phi_urem" to="store_ln81" fromId="12" toId="56">
</dataflow>
<dataflow id="559" from="j_1" to="trunc_ln81" fromId="45" toId="57">
</dataflow>
<dataflow id="560" from="trunc_ln81" to="zext_ln81" fromId="57" toId="58">
</dataflow>
<dataflow id="561" from="zext_ln81" to="mul_ln81" fromId="58" toId="59">
</dataflow>
<dataflow id="563" from="StgValue_562" to="mul_ln81" fromId="562" toId="59">
</dataflow>
<dataflow id="565" from="_ssdm_op_PartSelect.i3.i9.i32.i32" to="tmp_37" fromId="564" toId="60">
</dataflow>
<dataflow id="566" from="mul_ln81" to="tmp_37" fromId="59" toId="60">
</dataflow>
<dataflow id="568" from="StgValue_567" to="tmp_37" fromId="567" toId="60">
</dataflow>
<dataflow id="570" from="StgValue_569" to="tmp_37" fromId="569" toId="60">
</dataflow>
<dataflow id="571" from="tmp_37" to="zext_ln90" fromId="60" toId="61">
</dataflow>
<dataflow id="572" from="mul_ln90_9_cast" to="add_ln90_1" fromId="41" toId="62">
</dataflow>
<dataflow id="573" from="zext_ln90" to="add_ln90_1" fromId="61" toId="62">
</dataflow>
<dataflow id="574" from="add_ln90_1" to="zext_ln90_1" fromId="62" toId="63">
</dataflow>
<dataflow id="575" from="input_buf_0_0" to="input_buf_0_0_addr" fromId="449" toId="64">
</dataflow>
<dataflow id="577" from="StgValue_576" to="input_buf_0_0_addr" fromId="576" toId="64">
</dataflow>
<dataflow id="578" from="zext_ln90_1" to="input_buf_0_0_addr" fromId="63" toId="64">
</dataflow>
<dataflow id="579" from="mul_ln90_10_cast" to="add_ln90_2" fromId="40" toId="65">
</dataflow>
<dataflow id="580" from="zext_ln90" to="add_ln90_2" fromId="61" toId="65">
</dataflow>
<dataflow id="581" from="add_ln90_2" to="zext_ln90_2" fromId="65" toId="66">
</dataflow>
<dataflow id="582" from="input_buf_0_0" to="input_buf_0_0_addr_1" fromId="449" toId="67">
</dataflow>
<dataflow id="583" from="StgValue_576" to="input_buf_0_0_addr_1" fromId="576" toId="67">
</dataflow>
<dataflow id="584" from="zext_ln90_2" to="input_buf_0_0_addr_1" fromId="66" toId="67">
</dataflow>
<dataflow id="585" from="mul_ln90_11_cast" to="add_ln90_3" fromId="39" toId="68">
</dataflow>
<dataflow id="586" from="zext_ln90" to="add_ln90_3" fromId="61" toId="68">
</dataflow>
<dataflow id="587" from="add_ln90_3" to="zext_ln90_3" fromId="68" toId="69">
</dataflow>
<dataflow id="588" from="input_buf_0_0" to="input_buf_0_0_addr_4" fromId="449" toId="70">
</dataflow>
<dataflow id="589" from="StgValue_576" to="input_buf_0_0_addr_4" fromId="576" toId="70">
</dataflow>
<dataflow id="590" from="zext_ln90_3" to="input_buf_0_0_addr_4" fromId="69" toId="70">
</dataflow>
<dataflow id="591" from="input_buf_0_1" to="input_buf_0_1_addr" fromId="452" toId="71">
</dataflow>
<dataflow id="592" from="StgValue_576" to="input_buf_0_1_addr" fromId="576" toId="71">
</dataflow>
<dataflow id="593" from="zext_ln90_1" to="input_buf_0_1_addr" fromId="63" toId="71">
</dataflow>
<dataflow id="594" from="input_buf_0_1" to="input_buf_0_1_addr_1" fromId="452" toId="72">
</dataflow>
<dataflow id="595" from="StgValue_576" to="input_buf_0_1_addr_1" fromId="576" toId="72">
</dataflow>
<dataflow id="596" from="zext_ln90_2" to="input_buf_0_1_addr_1" fromId="66" toId="72">
</dataflow>
<dataflow id="597" from="input_buf_0_1" to="input_buf_0_1_addr_4" fromId="452" toId="73">
</dataflow>
<dataflow id="598" from="StgValue_576" to="input_buf_0_1_addr_4" fromId="576" toId="73">
</dataflow>
<dataflow id="599" from="zext_ln90_3" to="input_buf_0_1_addr_4" fromId="69" toId="73">
</dataflow>
<dataflow id="600" from="input_buf_0_2" to="input_buf_0_2_addr" fromId="453" toId="74">
</dataflow>
<dataflow id="601" from="StgValue_576" to="input_buf_0_2_addr" fromId="576" toId="74">
</dataflow>
<dataflow id="602" from="zext_ln90_1" to="input_buf_0_2_addr" fromId="63" toId="74">
</dataflow>
<dataflow id="603" from="input_buf_0_2" to="input_buf_0_2_addr_1" fromId="453" toId="75">
</dataflow>
<dataflow id="604" from="StgValue_576" to="input_buf_0_2_addr_1" fromId="576" toId="75">
</dataflow>
<dataflow id="605" from="zext_ln90_2" to="input_buf_0_2_addr_1" fromId="66" toId="75">
</dataflow>
<dataflow id="606" from="input_buf_0_2" to="input_buf_0_2_addr_4" fromId="453" toId="76">
</dataflow>
<dataflow id="607" from="StgValue_576" to="input_buf_0_2_addr_4" fromId="576" toId="76">
</dataflow>
<dataflow id="608" from="zext_ln90_3" to="input_buf_0_2_addr_4" fromId="69" toId="76">
</dataflow>
<dataflow id="609" from="input_buf_1_0" to="input_buf_1_0_addr" fromId="454" toId="77">
</dataflow>
<dataflow id="610" from="StgValue_576" to="input_buf_1_0_addr" fromId="576" toId="77">
</dataflow>
<dataflow id="611" from="zext_ln90_1" to="input_buf_1_0_addr" fromId="63" toId="77">
</dataflow>
<dataflow id="612" from="input_buf_1_0" to="input_buf_1_0_addr_1" fromId="454" toId="78">
</dataflow>
<dataflow id="613" from="StgValue_576" to="input_buf_1_0_addr_1" fromId="576" toId="78">
</dataflow>
<dataflow id="614" from="zext_ln90_2" to="input_buf_1_0_addr_1" fromId="66" toId="78">
</dataflow>
<dataflow id="615" from="input_buf_1_0" to="input_buf_1_0_addr_4" fromId="454" toId="79">
</dataflow>
<dataflow id="616" from="StgValue_576" to="input_buf_1_0_addr_4" fromId="576" toId="79">
</dataflow>
<dataflow id="617" from="zext_ln90_3" to="input_buf_1_0_addr_4" fromId="69" toId="79">
</dataflow>
<dataflow id="618" from="input_buf_1_1" to="input_buf_1_1_addr" fromId="455" toId="80">
</dataflow>
<dataflow id="619" from="StgValue_576" to="input_buf_1_1_addr" fromId="576" toId="80">
</dataflow>
<dataflow id="620" from="zext_ln90_1" to="input_buf_1_1_addr" fromId="63" toId="80">
</dataflow>
<dataflow id="621" from="input_buf_1_1" to="input_buf_1_1_addr_1" fromId="455" toId="81">
</dataflow>
<dataflow id="622" from="StgValue_576" to="input_buf_1_1_addr_1" fromId="576" toId="81">
</dataflow>
<dataflow id="623" from="zext_ln90_2" to="input_buf_1_1_addr_1" fromId="66" toId="81">
</dataflow>
<dataflow id="624" from="input_buf_1_1" to="input_buf_1_1_addr_4" fromId="455" toId="82">
</dataflow>
<dataflow id="625" from="StgValue_576" to="input_buf_1_1_addr_4" fromId="576" toId="82">
</dataflow>
<dataflow id="626" from="zext_ln90_3" to="input_buf_1_1_addr_4" fromId="69" toId="82">
</dataflow>
<dataflow id="627" from="input_buf_1_2" to="input_buf_1_2_addr" fromId="456" toId="83">
</dataflow>
<dataflow id="628" from="StgValue_576" to="input_buf_1_2_addr" fromId="576" toId="83">
</dataflow>
<dataflow id="629" from="zext_ln90_1" to="input_buf_1_2_addr" fromId="63" toId="83">
</dataflow>
<dataflow id="630" from="input_buf_1_2" to="input_buf_1_2_addr_1" fromId="456" toId="84">
</dataflow>
<dataflow id="631" from="StgValue_576" to="input_buf_1_2_addr_1" fromId="576" toId="84">
</dataflow>
<dataflow id="632" from="zext_ln90_2" to="input_buf_1_2_addr_1" fromId="66" toId="84">
</dataflow>
<dataflow id="633" from="input_buf_1_2" to="input_buf_1_2_addr_4" fromId="456" toId="85">
</dataflow>
<dataflow id="634" from="StgValue_576" to="input_buf_1_2_addr_4" fromId="576" toId="85">
</dataflow>
<dataflow id="635" from="zext_ln90_3" to="input_buf_1_2_addr_4" fromId="69" toId="85">
</dataflow>
<dataflow id="636" from="input_buf_2_0" to="input_buf_2_0_addr" fromId="457" toId="86">
</dataflow>
<dataflow id="637" from="StgValue_576" to="input_buf_2_0_addr" fromId="576" toId="86">
</dataflow>
<dataflow id="638" from="zext_ln90_1" to="input_buf_2_0_addr" fromId="63" toId="86">
</dataflow>
<dataflow id="639" from="input_buf_2_0" to="input_buf_2_0_addr_1" fromId="457" toId="87">
</dataflow>
<dataflow id="640" from="StgValue_576" to="input_buf_2_0_addr_1" fromId="576" toId="87">
</dataflow>
<dataflow id="641" from="zext_ln90_2" to="input_buf_2_0_addr_1" fromId="66" toId="87">
</dataflow>
<dataflow id="642" from="input_buf_2_0" to="input_buf_2_0_addr_4" fromId="457" toId="88">
</dataflow>
<dataflow id="643" from="StgValue_576" to="input_buf_2_0_addr_4" fromId="576" toId="88">
</dataflow>
<dataflow id="644" from="zext_ln90_3" to="input_buf_2_0_addr_4" fromId="69" toId="88">
</dataflow>
<dataflow id="645" from="input_buf_2_1" to="input_buf_2_1_addr" fromId="458" toId="89">
</dataflow>
<dataflow id="646" from="StgValue_576" to="input_buf_2_1_addr" fromId="576" toId="89">
</dataflow>
<dataflow id="647" from="zext_ln90_1" to="input_buf_2_1_addr" fromId="63" toId="89">
</dataflow>
<dataflow id="648" from="input_buf_2_1" to="input_buf_2_1_addr_1" fromId="458" toId="90">
</dataflow>
<dataflow id="649" from="StgValue_576" to="input_buf_2_1_addr_1" fromId="576" toId="90">
</dataflow>
<dataflow id="650" from="zext_ln90_2" to="input_buf_2_1_addr_1" fromId="66" toId="90">
</dataflow>
<dataflow id="651" from="input_buf_2_1" to="input_buf_2_1_addr_4" fromId="458" toId="91">
</dataflow>
<dataflow id="652" from="StgValue_576" to="input_buf_2_1_addr_4" fromId="576" toId="91">
</dataflow>
<dataflow id="653" from="zext_ln90_3" to="input_buf_2_1_addr_4" fromId="69" toId="91">
</dataflow>
<dataflow id="654" from="input_buf_2_2" to="input_buf_2_2_addr" fromId="459" toId="92">
</dataflow>
<dataflow id="655" from="StgValue_576" to="input_buf_2_2_addr" fromId="576" toId="92">
</dataflow>
<dataflow id="656" from="zext_ln90_1" to="input_buf_2_2_addr" fromId="63" toId="92">
</dataflow>
<dataflow id="657" from="input_buf_2_2" to="input_buf_2_2_addr_1" fromId="459" toId="93">
</dataflow>
<dataflow id="658" from="StgValue_576" to="input_buf_2_2_addr_1" fromId="576" toId="93">
</dataflow>
<dataflow id="659" from="zext_ln90_2" to="input_buf_2_2_addr_1" fromId="66" toId="93">
</dataflow>
<dataflow id="660" from="input_buf_2_2" to="input_buf_2_2_addr_4" fromId="459" toId="94">
</dataflow>
<dataflow id="661" from="StgValue_576" to="input_buf_2_2_addr_4" fromId="576" toId="94">
</dataflow>
<dataflow id="662" from="zext_ln90_3" to="input_buf_2_2_addr_4" fromId="69" toId="94">
</dataflow>
<dataflow id="663" from="input_buf_0_0_addr" to="input_buf_0_0_load" fromId="64" toId="95">
</dataflow>
<dataflow id="664" from="input_buf_0_1_addr" to="input_buf_0_1_load" fromId="71" toId="96">
</dataflow>
<dataflow id="665" from="input_buf_0_2_addr" to="input_buf_0_2_load" fromId="74" toId="97">
</dataflow>
<dataflow id="666" from="input_buf_1_0_addr" to="input_buf_1_0_load" fromId="77" toId="98">
</dataflow>
<dataflow id="667" from="input_buf_1_1_addr" to="input_buf_1_1_load" fromId="80" toId="99">
</dataflow>
<dataflow id="668" from="input_buf_1_2_addr" to="input_buf_1_2_load" fromId="83" toId="100">
</dataflow>
<dataflow id="669" from="input_buf_2_0_addr" to="input_buf_2_0_load" fromId="86" toId="101">
</dataflow>
<dataflow id="670" from="input_buf_2_1_addr" to="input_buf_2_1_load" fromId="89" toId="102">
</dataflow>
<dataflow id="671" from="input_buf_2_2_addr" to="input_buf_2_2_load" fromId="92" toId="103">
</dataflow>
<dataflow id="672" from="add_ln89" to="zext_ln90_4" fromId="48" toId="104">
</dataflow>
<dataflow id="673" from="zext_ln90_4" to="mul_ln90_12" fromId="104" toId="105">
</dataflow>
<dataflow id="675" from="StgValue_674" to="mul_ln90_12" fromId="674" toId="105">
</dataflow>
<dataflow id="677" from="_ssdm_op_PartSelect.i4.i11.i32.i32" to="tmp_39" fromId="676" toId="106">
</dataflow>
<dataflow id="678" from="mul_ln90_12" to="tmp_39" fromId="105" toId="106">
</dataflow>
<dataflow id="680" from="StgValue_679" to="tmp_39" fromId="679" toId="106">
</dataflow>
<dataflow id="682" from="StgValue_681" to="tmp_39" fromId="681" toId="106">
</dataflow>
<dataflow id="683" from="tmp_39" to="zext_ln90_5" fromId="106" toId="107">
</dataflow>
<dataflow id="684" from="mul_ln90_9_cast" to="add_ln90_4" fromId="41" toId="108">
</dataflow>
<dataflow id="685" from="zext_ln90_5" to="add_ln90_4" fromId="107" toId="108">
</dataflow>
<dataflow id="686" from="add_ln90_4" to="zext_ln90_6" fromId="108" toId="109">
</dataflow>
<dataflow id="687" from="input_buf_0_0" to="input_buf_0_0_addr_2" fromId="449" toId="110">
</dataflow>
<dataflow id="688" from="StgValue_576" to="input_buf_0_0_addr_2" fromId="576" toId="110">
</dataflow>
<dataflow id="689" from="zext_ln90_6" to="input_buf_0_0_addr_2" fromId="109" toId="110">
</dataflow>
<dataflow id="690" from="mul_ln90_10_cast" to="add_ln90_12" fromId="40" toId="111">
</dataflow>
<dataflow id="691" from="zext_ln90_5" to="add_ln90_12" fromId="107" toId="111">
</dataflow>
<dataflow id="692" from="add_ln90_12" to="zext_ln90_7" fromId="111" toId="112">
</dataflow>
<dataflow id="693" from="input_buf_0_0" to="input_buf_0_0_addr_5" fromId="449" toId="113">
</dataflow>
<dataflow id="694" from="StgValue_576" to="input_buf_0_0_addr_5" fromId="576" toId="113">
</dataflow>
<dataflow id="695" from="zext_ln90_7" to="input_buf_0_0_addr_5" fromId="112" toId="113">
</dataflow>
<dataflow id="696" from="mul_ln90_11_cast" to="add_ln90_13" fromId="39" toId="114">
</dataflow>
<dataflow id="697" from="zext_ln90_5" to="add_ln90_13" fromId="107" toId="114">
</dataflow>
<dataflow id="698" from="add_ln90_13" to="zext_ln90_8" fromId="114" toId="115">
</dataflow>
<dataflow id="699" from="input_buf_0_0" to="input_buf_0_0_addr_7" fromId="449" toId="116">
</dataflow>
<dataflow id="700" from="StgValue_576" to="input_buf_0_0_addr_7" fromId="576" toId="116">
</dataflow>
<dataflow id="701" from="zext_ln90_8" to="input_buf_0_0_addr_7" fromId="115" toId="116">
</dataflow>
<dataflow id="702" from="input_buf_0_1" to="input_buf_0_1_addr_2" fromId="452" toId="117">
</dataflow>
<dataflow id="703" from="StgValue_576" to="input_buf_0_1_addr_2" fromId="576" toId="117">
</dataflow>
<dataflow id="704" from="zext_ln90_6" to="input_buf_0_1_addr_2" fromId="109" toId="117">
</dataflow>
<dataflow id="705" from="input_buf_0_1" to="input_buf_0_1_addr_5" fromId="452" toId="118">
</dataflow>
<dataflow id="706" from="StgValue_576" to="input_buf_0_1_addr_5" fromId="576" toId="118">
</dataflow>
<dataflow id="707" from="zext_ln90_7" to="input_buf_0_1_addr_5" fromId="112" toId="118">
</dataflow>
<dataflow id="708" from="input_buf_0_1" to="input_buf_0_1_addr_7" fromId="452" toId="119">
</dataflow>
<dataflow id="709" from="StgValue_576" to="input_buf_0_1_addr_7" fromId="576" toId="119">
</dataflow>
<dataflow id="710" from="zext_ln90_8" to="input_buf_0_1_addr_7" fromId="115" toId="119">
</dataflow>
<dataflow id="711" from="input_buf_0_2" to="input_buf_0_2_addr_2" fromId="453" toId="120">
</dataflow>
<dataflow id="712" from="StgValue_576" to="input_buf_0_2_addr_2" fromId="576" toId="120">
</dataflow>
<dataflow id="713" from="zext_ln90_6" to="input_buf_0_2_addr_2" fromId="109" toId="120">
</dataflow>
<dataflow id="714" from="input_buf_0_2" to="input_buf_0_2_addr_5" fromId="453" toId="121">
</dataflow>
<dataflow id="715" from="StgValue_576" to="input_buf_0_2_addr_5" fromId="576" toId="121">
</dataflow>
<dataflow id="716" from="zext_ln90_7" to="input_buf_0_2_addr_5" fromId="112" toId="121">
</dataflow>
<dataflow id="717" from="input_buf_0_2" to="input_buf_0_2_addr_7" fromId="453" toId="122">
</dataflow>
<dataflow id="718" from="StgValue_576" to="input_buf_0_2_addr_7" fromId="576" toId="122">
</dataflow>
<dataflow id="719" from="zext_ln90_8" to="input_buf_0_2_addr_7" fromId="115" toId="122">
</dataflow>
<dataflow id="720" from="input_buf_1_0" to="input_buf_1_0_addr_2" fromId="454" toId="123">
</dataflow>
<dataflow id="721" from="StgValue_576" to="input_buf_1_0_addr_2" fromId="576" toId="123">
</dataflow>
<dataflow id="722" from="zext_ln90_6" to="input_buf_1_0_addr_2" fromId="109" toId="123">
</dataflow>
<dataflow id="723" from="input_buf_1_0" to="input_buf_1_0_addr_5" fromId="454" toId="124">
</dataflow>
<dataflow id="724" from="StgValue_576" to="input_buf_1_0_addr_5" fromId="576" toId="124">
</dataflow>
<dataflow id="725" from="zext_ln90_7" to="input_buf_1_0_addr_5" fromId="112" toId="124">
</dataflow>
<dataflow id="726" from="input_buf_1_0" to="input_buf_1_0_addr_7" fromId="454" toId="125">
</dataflow>
<dataflow id="727" from="StgValue_576" to="input_buf_1_0_addr_7" fromId="576" toId="125">
</dataflow>
<dataflow id="728" from="zext_ln90_8" to="input_buf_1_0_addr_7" fromId="115" toId="125">
</dataflow>
<dataflow id="729" from="input_buf_1_1" to="input_buf_1_1_addr_2" fromId="455" toId="126">
</dataflow>
<dataflow id="730" from="StgValue_576" to="input_buf_1_1_addr_2" fromId="576" toId="126">
</dataflow>
<dataflow id="731" from="zext_ln90_6" to="input_buf_1_1_addr_2" fromId="109" toId="126">
</dataflow>
<dataflow id="732" from="input_buf_1_1" to="input_buf_1_1_addr_5" fromId="455" toId="127">
</dataflow>
<dataflow id="733" from="StgValue_576" to="input_buf_1_1_addr_5" fromId="576" toId="127">
</dataflow>
<dataflow id="734" from="zext_ln90_7" to="input_buf_1_1_addr_5" fromId="112" toId="127">
</dataflow>
<dataflow id="735" from="input_buf_1_1" to="input_buf_1_1_addr_7" fromId="455" toId="128">
</dataflow>
<dataflow id="736" from="StgValue_576" to="input_buf_1_1_addr_7" fromId="576" toId="128">
</dataflow>
<dataflow id="737" from="zext_ln90_8" to="input_buf_1_1_addr_7" fromId="115" toId="128">
</dataflow>
<dataflow id="738" from="input_buf_1_2" to="input_buf_1_2_addr_2" fromId="456" toId="129">
</dataflow>
<dataflow id="739" from="StgValue_576" to="input_buf_1_2_addr_2" fromId="576" toId="129">
</dataflow>
<dataflow id="740" from="zext_ln90_6" to="input_buf_1_2_addr_2" fromId="109" toId="129">
</dataflow>
<dataflow id="741" from="input_buf_1_2" to="input_buf_1_2_addr_5" fromId="456" toId="130">
</dataflow>
<dataflow id="742" from="StgValue_576" to="input_buf_1_2_addr_5" fromId="576" toId="130">
</dataflow>
<dataflow id="743" from="zext_ln90_7" to="input_buf_1_2_addr_5" fromId="112" toId="130">
</dataflow>
<dataflow id="744" from="input_buf_1_2" to="input_buf_1_2_addr_7" fromId="456" toId="131">
</dataflow>
<dataflow id="745" from="StgValue_576" to="input_buf_1_2_addr_7" fromId="576" toId="131">
</dataflow>
<dataflow id="746" from="zext_ln90_8" to="input_buf_1_2_addr_7" fromId="115" toId="131">
</dataflow>
<dataflow id="747" from="input_buf_2_0" to="input_buf_2_0_addr_2" fromId="457" toId="132">
</dataflow>
<dataflow id="748" from="StgValue_576" to="input_buf_2_0_addr_2" fromId="576" toId="132">
</dataflow>
<dataflow id="749" from="zext_ln90_6" to="input_buf_2_0_addr_2" fromId="109" toId="132">
</dataflow>
<dataflow id="750" from="input_buf_2_0" to="input_buf_2_0_addr_5" fromId="457" toId="133">
</dataflow>
<dataflow id="751" from="StgValue_576" to="input_buf_2_0_addr_5" fromId="576" toId="133">
</dataflow>
<dataflow id="752" from="zext_ln90_7" to="input_buf_2_0_addr_5" fromId="112" toId="133">
</dataflow>
<dataflow id="753" from="input_buf_2_0" to="input_buf_2_0_addr_7" fromId="457" toId="134">
</dataflow>
<dataflow id="754" from="StgValue_576" to="input_buf_2_0_addr_7" fromId="576" toId="134">
</dataflow>
<dataflow id="755" from="zext_ln90_8" to="input_buf_2_0_addr_7" fromId="115" toId="134">
</dataflow>
<dataflow id="756" from="input_buf_2_1" to="input_buf_2_1_addr_2" fromId="458" toId="135">
</dataflow>
<dataflow id="757" from="StgValue_576" to="input_buf_2_1_addr_2" fromId="576" toId="135">
</dataflow>
<dataflow id="758" from="zext_ln90_6" to="input_buf_2_1_addr_2" fromId="109" toId="135">
</dataflow>
<dataflow id="759" from="input_buf_2_1" to="input_buf_2_1_addr_5" fromId="458" toId="136">
</dataflow>
<dataflow id="760" from="StgValue_576" to="input_buf_2_1_addr_5" fromId="576" toId="136">
</dataflow>
<dataflow id="761" from="zext_ln90_7" to="input_buf_2_1_addr_5" fromId="112" toId="136">
</dataflow>
<dataflow id="762" from="input_buf_2_1" to="input_buf_2_1_addr_7" fromId="458" toId="137">
</dataflow>
<dataflow id="763" from="StgValue_576" to="input_buf_2_1_addr_7" fromId="576" toId="137">
</dataflow>
<dataflow id="764" from="zext_ln90_8" to="input_buf_2_1_addr_7" fromId="115" toId="137">
</dataflow>
<dataflow id="765" from="input_buf_2_2" to="input_buf_2_2_addr_2" fromId="459" toId="138">
</dataflow>
<dataflow id="766" from="StgValue_576" to="input_buf_2_2_addr_2" fromId="576" toId="138">
</dataflow>
<dataflow id="767" from="zext_ln90_6" to="input_buf_2_2_addr_2" fromId="109" toId="138">
</dataflow>
<dataflow id="768" from="input_buf_2_2" to="input_buf_2_2_addr_5" fromId="459" toId="139">
</dataflow>
<dataflow id="769" from="StgValue_576" to="input_buf_2_2_addr_5" fromId="576" toId="139">
</dataflow>
<dataflow id="770" from="zext_ln90_7" to="input_buf_2_2_addr_5" fromId="112" toId="139">
</dataflow>
<dataflow id="771" from="input_buf_2_2" to="input_buf_2_2_addr_7" fromId="459" toId="140">
</dataflow>
<dataflow id="772" from="StgValue_576" to="input_buf_2_2_addr_7" fromId="576" toId="140">
</dataflow>
<dataflow id="773" from="zext_ln90_8" to="input_buf_2_2_addr_7" fromId="115" toId="140">
</dataflow>
<dataflow id="774" from="input_buf_0_0_addr_2" to="input_buf_0_0_load_1" fromId="110" toId="141">
</dataflow>
<dataflow id="775" from="input_buf_0_1_addr_2" to="input_buf_0_1_load_1" fromId="117" toId="142">
</dataflow>
<dataflow id="776" from="input_buf_0_2_addr_2" to="input_buf_0_2_load_1" fromId="120" toId="143">
</dataflow>
<dataflow id="777" from="input_buf_1_0_addr_2" to="input_buf_1_0_load_1" fromId="123" toId="144">
</dataflow>
<dataflow id="778" from="input_buf_1_1_addr_2" to="input_buf_1_1_load_1" fromId="126" toId="145">
</dataflow>
<dataflow id="779" from="input_buf_1_2_addr_2" to="input_buf_1_2_load_1" fromId="129" toId="146">
</dataflow>
<dataflow id="780" from="input_buf_2_0_addr_2" to="input_buf_2_0_load_1" fromId="132" toId="147">
</dataflow>
<dataflow id="781" from="input_buf_2_1_addr_2" to="input_buf_2_1_load_1" fromId="135" toId="148">
</dataflow>
<dataflow id="782" from="input_buf_2_2_addr_2" to="input_buf_2_2_load_1" fromId="138" toId="149">
</dataflow>
<dataflow id="783" from="j_1" to="add_ln89_1" fromId="45" toId="150">
</dataflow>
<dataflow id="784" from="StgValue_549" to="add_ln89_1" fromId="549" toId="150">
</dataflow>
<dataflow id="785" from="add_ln89_1" to="zext_ln90_9" fromId="150" toId="151">
</dataflow>
<dataflow id="786" from="zext_ln90_9" to="mul_ln90_13" fromId="151" toId="152">
</dataflow>
<dataflow id="787" from="StgValue_674" to="mul_ln90_13" fromId="674" toId="152">
</dataflow>
<dataflow id="788" from="_ssdm_op_PartSelect.i4.i11.i32.i32" to="tmp_40" fromId="676" toId="153">
</dataflow>
<dataflow id="789" from="mul_ln90_13" to="tmp_40" fromId="152" toId="153">
</dataflow>
<dataflow id="790" from="StgValue_679" to="tmp_40" fromId="679" toId="153">
</dataflow>
<dataflow id="791" from="StgValue_681" to="tmp_40" fromId="681" toId="153">
</dataflow>
<dataflow id="792" from="tmp_40" to="zext_ln90_10" fromId="153" toId="154">
</dataflow>
<dataflow id="793" from="mul_ln90_9_cast" to="add_ln90_14" fromId="41" toId="155">
</dataflow>
<dataflow id="794" from="zext_ln90_10" to="add_ln90_14" fromId="154" toId="155">
</dataflow>
<dataflow id="795" from="add_ln90_14" to="zext_ln90_11" fromId="155" toId="156">
</dataflow>
<dataflow id="796" from="input_buf_0_0" to="input_buf_0_0_addr_3" fromId="449" toId="157">
</dataflow>
<dataflow id="797" from="StgValue_576" to="input_buf_0_0_addr_3" fromId="576" toId="157">
</dataflow>
<dataflow id="798" from="zext_ln90_11" to="input_buf_0_0_addr_3" fromId="156" toId="157">
</dataflow>
<dataflow id="799" from="mul_ln90_10_cast" to="add_ln90_15" fromId="40" toId="158">
</dataflow>
<dataflow id="800" from="zext_ln90_10" to="add_ln90_15" fromId="154" toId="158">
</dataflow>
<dataflow id="801" from="add_ln90_15" to="zext_ln90_12" fromId="158" toId="159">
</dataflow>
<dataflow id="802" from="input_buf_0_0" to="input_buf_0_0_addr_6" fromId="449" toId="160">
</dataflow>
<dataflow id="803" from="StgValue_576" to="input_buf_0_0_addr_6" fromId="576" toId="160">
</dataflow>
<dataflow id="804" from="zext_ln90_12" to="input_buf_0_0_addr_6" fromId="159" toId="160">
</dataflow>
<dataflow id="805" from="mul_ln90_11_cast" to="add_ln90_16" fromId="39" toId="161">
</dataflow>
<dataflow id="806" from="zext_ln90_10" to="add_ln90_16" fromId="154" toId="161">
</dataflow>
<dataflow id="807" from="add_ln90_16" to="zext_ln90_13" fromId="161" toId="162">
</dataflow>
<dataflow id="808" from="input_buf_0_0" to="input_buf_0_0_addr_8" fromId="449" toId="163">
</dataflow>
<dataflow id="809" from="StgValue_576" to="input_buf_0_0_addr_8" fromId="576" toId="163">
</dataflow>
<dataflow id="810" from="zext_ln90_13" to="input_buf_0_0_addr_8" fromId="162" toId="163">
</dataflow>
<dataflow id="811" from="input_buf_0_1" to="input_buf_0_1_addr_3" fromId="452" toId="164">
</dataflow>
<dataflow id="812" from="StgValue_576" to="input_buf_0_1_addr_3" fromId="576" toId="164">
</dataflow>
<dataflow id="813" from="zext_ln90_11" to="input_buf_0_1_addr_3" fromId="156" toId="164">
</dataflow>
<dataflow id="814" from="input_buf_0_1" to="input_buf_0_1_addr_6" fromId="452" toId="165">
</dataflow>
<dataflow id="815" from="StgValue_576" to="input_buf_0_1_addr_6" fromId="576" toId="165">
</dataflow>
<dataflow id="816" from="zext_ln90_12" to="input_buf_0_1_addr_6" fromId="159" toId="165">
</dataflow>
<dataflow id="817" from="input_buf_0_1" to="input_buf_0_1_addr_8" fromId="452" toId="166">
</dataflow>
<dataflow id="818" from="StgValue_576" to="input_buf_0_1_addr_8" fromId="576" toId="166">
</dataflow>
<dataflow id="819" from="zext_ln90_13" to="input_buf_0_1_addr_8" fromId="162" toId="166">
</dataflow>
<dataflow id="820" from="input_buf_0_2" to="input_buf_0_2_addr_3" fromId="453" toId="167">
</dataflow>
<dataflow id="821" from="StgValue_576" to="input_buf_0_2_addr_3" fromId="576" toId="167">
</dataflow>
<dataflow id="822" from="zext_ln90_11" to="input_buf_0_2_addr_3" fromId="156" toId="167">
</dataflow>
<dataflow id="823" from="input_buf_0_2" to="input_buf_0_2_addr_6" fromId="453" toId="168">
</dataflow>
<dataflow id="824" from="StgValue_576" to="input_buf_0_2_addr_6" fromId="576" toId="168">
</dataflow>
<dataflow id="825" from="zext_ln90_12" to="input_buf_0_2_addr_6" fromId="159" toId="168">
</dataflow>
<dataflow id="826" from="input_buf_0_2" to="input_buf_0_2_addr_8" fromId="453" toId="169">
</dataflow>
<dataflow id="827" from="StgValue_576" to="input_buf_0_2_addr_8" fromId="576" toId="169">
</dataflow>
<dataflow id="828" from="zext_ln90_13" to="input_buf_0_2_addr_8" fromId="162" toId="169">
</dataflow>
<dataflow id="829" from="input_buf_1_0" to="input_buf_1_0_addr_3" fromId="454" toId="170">
</dataflow>
<dataflow id="830" from="StgValue_576" to="input_buf_1_0_addr_3" fromId="576" toId="170">
</dataflow>
<dataflow id="831" from="zext_ln90_11" to="input_buf_1_0_addr_3" fromId="156" toId="170">
</dataflow>
<dataflow id="832" from="input_buf_1_0" to="input_buf_1_0_addr_6" fromId="454" toId="171">
</dataflow>
<dataflow id="833" from="StgValue_576" to="input_buf_1_0_addr_6" fromId="576" toId="171">
</dataflow>
<dataflow id="834" from="zext_ln90_12" to="input_buf_1_0_addr_6" fromId="159" toId="171">
</dataflow>
<dataflow id="835" from="input_buf_1_0" to="input_buf_1_0_addr_8" fromId="454" toId="172">
</dataflow>
<dataflow id="836" from="StgValue_576" to="input_buf_1_0_addr_8" fromId="576" toId="172">
</dataflow>
<dataflow id="837" from="zext_ln90_13" to="input_buf_1_0_addr_8" fromId="162" toId="172">
</dataflow>
<dataflow id="838" from="input_buf_1_1" to="input_buf_1_1_addr_3" fromId="455" toId="173">
</dataflow>
<dataflow id="839" from="StgValue_576" to="input_buf_1_1_addr_3" fromId="576" toId="173">
</dataflow>
<dataflow id="840" from="zext_ln90_11" to="input_buf_1_1_addr_3" fromId="156" toId="173">
</dataflow>
<dataflow id="841" from="input_buf_1_1" to="input_buf_1_1_addr_6" fromId="455" toId="174">
</dataflow>
<dataflow id="842" from="StgValue_576" to="input_buf_1_1_addr_6" fromId="576" toId="174">
</dataflow>
<dataflow id="843" from="zext_ln90_12" to="input_buf_1_1_addr_6" fromId="159" toId="174">
</dataflow>
<dataflow id="844" from="input_buf_1_1" to="input_buf_1_1_addr_8" fromId="455" toId="175">
</dataflow>
<dataflow id="845" from="StgValue_576" to="input_buf_1_1_addr_8" fromId="576" toId="175">
</dataflow>
<dataflow id="846" from="zext_ln90_13" to="input_buf_1_1_addr_8" fromId="162" toId="175">
</dataflow>
<dataflow id="847" from="input_buf_1_2" to="input_buf_1_2_addr_3" fromId="456" toId="176">
</dataflow>
<dataflow id="848" from="StgValue_576" to="input_buf_1_2_addr_3" fromId="576" toId="176">
</dataflow>
<dataflow id="849" from="zext_ln90_11" to="input_buf_1_2_addr_3" fromId="156" toId="176">
</dataflow>
<dataflow id="850" from="input_buf_1_2" to="input_buf_1_2_addr_6" fromId="456" toId="177">
</dataflow>
<dataflow id="851" from="StgValue_576" to="input_buf_1_2_addr_6" fromId="576" toId="177">
</dataflow>
<dataflow id="852" from="zext_ln90_12" to="input_buf_1_2_addr_6" fromId="159" toId="177">
</dataflow>
<dataflow id="853" from="input_buf_1_2" to="input_buf_1_2_addr_8" fromId="456" toId="178">
</dataflow>
<dataflow id="854" from="StgValue_576" to="input_buf_1_2_addr_8" fromId="576" toId="178">
</dataflow>
<dataflow id="855" from="zext_ln90_13" to="input_buf_1_2_addr_8" fromId="162" toId="178">
</dataflow>
<dataflow id="856" from="input_buf_2_0" to="input_buf_2_0_addr_3" fromId="457" toId="179">
</dataflow>
<dataflow id="857" from="StgValue_576" to="input_buf_2_0_addr_3" fromId="576" toId="179">
</dataflow>
<dataflow id="858" from="zext_ln90_11" to="input_buf_2_0_addr_3" fromId="156" toId="179">
</dataflow>
<dataflow id="859" from="input_buf_2_0" to="input_buf_2_0_addr_6" fromId="457" toId="180">
</dataflow>
<dataflow id="860" from="StgValue_576" to="input_buf_2_0_addr_6" fromId="576" toId="180">
</dataflow>
<dataflow id="861" from="zext_ln90_12" to="input_buf_2_0_addr_6" fromId="159" toId="180">
</dataflow>
<dataflow id="862" from="input_buf_2_0" to="input_buf_2_0_addr_8" fromId="457" toId="181">
</dataflow>
<dataflow id="863" from="StgValue_576" to="input_buf_2_0_addr_8" fromId="576" toId="181">
</dataflow>
<dataflow id="864" from="zext_ln90_13" to="input_buf_2_0_addr_8" fromId="162" toId="181">
</dataflow>
<dataflow id="865" from="input_buf_2_1" to="input_buf_2_1_addr_3" fromId="458" toId="182">
</dataflow>
<dataflow id="866" from="StgValue_576" to="input_buf_2_1_addr_3" fromId="576" toId="182">
</dataflow>
<dataflow id="867" from="zext_ln90_11" to="input_buf_2_1_addr_3" fromId="156" toId="182">
</dataflow>
<dataflow id="868" from="input_buf_2_1" to="input_buf_2_1_addr_6" fromId="458" toId="183">
</dataflow>
<dataflow id="869" from="StgValue_576" to="input_buf_2_1_addr_6" fromId="576" toId="183">
</dataflow>
<dataflow id="870" from="zext_ln90_12" to="input_buf_2_1_addr_6" fromId="159" toId="183">
</dataflow>
<dataflow id="871" from="input_buf_2_1" to="input_buf_2_1_addr_8" fromId="458" toId="184">
</dataflow>
<dataflow id="872" from="StgValue_576" to="input_buf_2_1_addr_8" fromId="576" toId="184">
</dataflow>
<dataflow id="873" from="zext_ln90_13" to="input_buf_2_1_addr_8" fromId="162" toId="184">
</dataflow>
<dataflow id="874" from="input_buf_2_2" to="input_buf_2_2_addr_3" fromId="459" toId="185">
</dataflow>
<dataflow id="875" from="StgValue_576" to="input_buf_2_2_addr_3" fromId="576" toId="185">
</dataflow>
<dataflow id="876" from="zext_ln90_11" to="input_buf_2_2_addr_3" fromId="156" toId="185">
</dataflow>
<dataflow id="877" from="input_buf_2_2" to="input_buf_2_2_addr_6" fromId="459" toId="186">
</dataflow>
<dataflow id="878" from="StgValue_576" to="input_buf_2_2_addr_6" fromId="576" toId="186">
</dataflow>
<dataflow id="879" from="zext_ln90_12" to="input_buf_2_2_addr_6" fromId="159" toId="186">
</dataflow>
<dataflow id="880" from="input_buf_2_2" to="input_buf_2_2_addr_8" fromId="459" toId="187">
</dataflow>
<dataflow id="881" from="StgValue_576" to="input_buf_2_2_addr_8" fromId="576" toId="187">
</dataflow>
<dataflow id="882" from="zext_ln90_13" to="input_buf_2_2_addr_8" fromId="162" toId="187">
</dataflow>
<dataflow id="883" from="input_buf_0_0_addr_3" to="input_buf_0_0_load_2" fromId="157" toId="188">
</dataflow>
<dataflow id="884" from="input_buf_0_1_addr_3" to="input_buf_0_1_load_2" fromId="164" toId="189">
</dataflow>
<dataflow id="885" from="input_buf_0_2_addr_3" to="input_buf_0_2_load_2" fromId="167" toId="190">
</dataflow>
<dataflow id="886" from="input_buf_1_0_addr_3" to="input_buf_1_0_load_2" fromId="170" toId="191">
</dataflow>
<dataflow id="887" from="input_buf_1_1_addr_3" to="input_buf_1_1_load_2" fromId="173" toId="192">
</dataflow>
<dataflow id="888" from="input_buf_1_2_addr_3" to="input_buf_1_2_load_2" fromId="176" toId="193">
</dataflow>
<dataflow id="889" from="input_buf_2_0_addr_3" to="input_buf_2_0_load_2" fromId="179" toId="194">
</dataflow>
<dataflow id="890" from="input_buf_2_1_addr_3" to="input_buf_2_1_load_2" fromId="182" toId="195">
</dataflow>
<dataflow id="891" from="input_buf_2_2_addr_3" to="input_buf_2_2_load_2" fromId="185" toId="196">
</dataflow>
<dataflow id="892" from="input_buf_0_0_addr_1" to="input_buf_0_0_load_3" fromId="67" toId="197">
</dataflow>
<dataflow id="893" from="input_buf_0_1_addr_1" to="input_buf_0_1_load_3" fromId="72" toId="198">
</dataflow>
<dataflow id="894" from="input_buf_0_2_addr_1" to="input_buf_0_2_load_3" fromId="75" toId="199">
</dataflow>
<dataflow id="895" from="input_buf_1_0_addr_1" to="input_buf_1_0_load_3" fromId="78" toId="200">
</dataflow>
<dataflow id="896" from="input_buf_1_1_addr_1" to="input_buf_1_1_load_3" fromId="81" toId="201">
</dataflow>
<dataflow id="897" from="input_buf_1_2_addr_1" to="input_buf_1_2_load_3" fromId="84" toId="202">
</dataflow>
<dataflow id="898" from="input_buf_2_0_addr_1" to="input_buf_2_0_load_3" fromId="87" toId="203">
</dataflow>
<dataflow id="899" from="input_buf_2_1_addr_1" to="input_buf_2_1_load_3" fromId="90" toId="204">
</dataflow>
<dataflow id="900" from="input_buf_2_2_addr_1" to="input_buf_2_2_load_3" fromId="93" toId="205">
</dataflow>
<dataflow id="901" from="input_buf_0_0_addr_5" to="input_buf_0_0_load_4" fromId="113" toId="206">
</dataflow>
<dataflow id="902" from="input_buf_0_1_addr_5" to="input_buf_0_1_load_4" fromId="118" toId="207">
</dataflow>
<dataflow id="903" from="input_buf_0_2_addr_5" to="input_buf_0_2_load_4" fromId="121" toId="208">
</dataflow>
<dataflow id="904" from="input_buf_1_0_addr_5" to="input_buf_1_0_load_4" fromId="124" toId="209">
</dataflow>
<dataflow id="905" from="input_buf_1_1_addr_5" to="input_buf_1_1_load_4" fromId="127" toId="210">
</dataflow>
<dataflow id="906" from="input_buf_1_2_addr_5" to="input_buf_1_2_load_4" fromId="130" toId="211">
</dataflow>
<dataflow id="907" from="input_buf_2_0_addr_5" to="input_buf_2_0_load_4" fromId="133" toId="212">
</dataflow>
<dataflow id="908" from="input_buf_2_1_addr_5" to="input_buf_2_1_load_4" fromId="136" toId="213">
</dataflow>
<dataflow id="909" from="input_buf_2_2_addr_5" to="input_buf_2_2_load_4" fromId="139" toId="214">
</dataflow>
<dataflow id="910" from="input_buf_0_0_addr_6" to="input_buf_0_0_load_5" fromId="160" toId="215">
</dataflow>
<dataflow id="911" from="input_buf_0_1_addr_6" to="input_buf_0_1_load_5" fromId="165" toId="216">
</dataflow>
<dataflow id="912" from="input_buf_0_2_addr_6" to="input_buf_0_2_load_5" fromId="168" toId="217">
</dataflow>
<dataflow id="913" from="input_buf_1_0_addr_6" to="input_buf_1_0_load_5" fromId="171" toId="218">
</dataflow>
<dataflow id="914" from="input_buf_1_1_addr_6" to="input_buf_1_1_load_5" fromId="174" toId="219">
</dataflow>
<dataflow id="915" from="input_buf_1_2_addr_6" to="input_buf_1_2_load_5" fromId="177" toId="220">
</dataflow>
<dataflow id="916" from="input_buf_2_0_addr_6" to="input_buf_2_0_load_5" fromId="180" toId="221">
</dataflow>
<dataflow id="917" from="input_buf_2_1_addr_6" to="input_buf_2_1_load_5" fromId="183" toId="222">
</dataflow>
<dataflow id="918" from="input_buf_2_2_addr_6" to="input_buf_2_2_load_5" fromId="186" toId="223">
</dataflow>
<dataflow id="919" from="input_buf_0_0_addr_4" to="input_buf_0_0_load_6" fromId="70" toId="224">
</dataflow>
<dataflow id="920" from="input_buf_0_1_addr_4" to="input_buf_0_1_load_6" fromId="73" toId="225">
</dataflow>
<dataflow id="921" from="input_buf_0_2_addr_4" to="input_buf_0_2_load_6" fromId="76" toId="226">
</dataflow>
<dataflow id="922" from="input_buf_1_0_addr_4" to="input_buf_1_0_load_6" fromId="79" toId="227">
</dataflow>
<dataflow id="923" from="input_buf_1_1_addr_4" to="input_buf_1_1_load_6" fromId="82" toId="228">
</dataflow>
<dataflow id="924" from="input_buf_1_2_addr_4" to="input_buf_1_2_load_6" fromId="85" toId="229">
</dataflow>
<dataflow id="925" from="input_buf_2_0_addr_4" to="input_buf_2_0_load_6" fromId="88" toId="230">
</dataflow>
<dataflow id="926" from="input_buf_2_1_addr_4" to="input_buf_2_1_load_6" fromId="91" toId="231">
</dataflow>
<dataflow id="927" from="input_buf_2_2_addr_4" to="input_buf_2_2_load_6" fromId="94" toId="232">
</dataflow>
<dataflow id="928" from="input_buf_0_0_addr_7" to="input_buf_0_0_load_7" fromId="116" toId="233">
</dataflow>
<dataflow id="929" from="input_buf_0_1_addr_7" to="input_buf_0_1_load_7" fromId="119" toId="234">
</dataflow>
<dataflow id="930" from="input_buf_0_2_addr_7" to="input_buf_0_2_load_7" fromId="122" toId="235">
</dataflow>
<dataflow id="931" from="input_buf_1_0_addr_7" to="input_buf_1_0_load_7" fromId="125" toId="236">
</dataflow>
<dataflow id="932" from="input_buf_1_1_addr_7" to="input_buf_1_1_load_7" fromId="128" toId="237">
</dataflow>
<dataflow id="933" from="input_buf_1_2_addr_7" to="input_buf_1_2_load_7" fromId="131" toId="238">
</dataflow>
<dataflow id="934" from="input_buf_2_0_addr_7" to="input_buf_2_0_load_7" fromId="134" toId="239">
</dataflow>
<dataflow id="935" from="input_buf_2_1_addr_7" to="input_buf_2_1_load_7" fromId="137" toId="240">
</dataflow>
<dataflow id="936" from="input_buf_2_2_addr_7" to="input_buf_2_2_load_7" fromId="140" toId="241">
</dataflow>
<dataflow id="937" from="input_buf_0_0_addr_8" to="input_buf_0_0_load_8" fromId="163" toId="242">
</dataflow>
<dataflow id="938" from="input_buf_0_1_addr_8" to="input_buf_0_1_load_8" fromId="166" toId="243">
</dataflow>
<dataflow id="939" from="input_buf_0_2_addr_8" to="input_buf_0_2_load_8" fromId="169" toId="244">
</dataflow>
<dataflow id="940" from="input_buf_1_0_addr_8" to="input_buf_1_0_load_8" fromId="172" toId="245">
</dataflow>
<dataflow id="941" from="input_buf_1_1_addr_8" to="input_buf_1_1_load_8" fromId="175" toId="246">
</dataflow>
<dataflow id="942" from="input_buf_1_2_addr_8" to="input_buf_1_2_load_8" fromId="178" toId="247">
</dataflow>
<dataflow id="943" from="input_buf_2_0_addr_8" to="input_buf_2_0_load_8" fromId="181" toId="248">
</dataflow>
<dataflow id="944" from="input_buf_2_1_addr_8" to="input_buf_2_1_load_8" fromId="184" toId="249">
</dataflow>
<dataflow id="945" from="input_buf_2_2_addr_8" to="input_buf_2_2_load_8" fromId="187" toId="250">
</dataflow>
<dataflow id="946" from="input_buf_0_0_addr" to="input_buf_0_0_load" fromId="64" toId="251">
</dataflow>
<dataflow id="947" from="input_buf_0_1_addr" to="input_buf_0_1_load" fromId="71" toId="252">
</dataflow>
<dataflow id="948" from="input_buf_0_2_addr" to="input_buf_0_2_load" fromId="74" toId="253">
</dataflow>
<dataflow id="950" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp" fromId="949" toId="254">
</dataflow>
<dataflow id="952" from="StgValue_951" to="tmp" fromId="951" toId="254">
</dataflow>
<dataflow id="953" from="input_buf_0_0_load" to="tmp" fromId="251" toId="254">
</dataflow>
<dataflow id="955" from="StgValue_954" to="tmp" fromId="954" toId="254">
</dataflow>
<dataflow id="956" from="input_buf_0_1_load" to="tmp" fromId="252" toId="254">
</dataflow>
<dataflow id="958" from="StgValue_957" to="tmp" fromId="957" toId="254">
</dataflow>
<dataflow id="959" from="input_buf_0_2_load" to="tmp" fromId="253" toId="254">
</dataflow>
<dataflow id="961" from="StgValue_960" to="tmp" fromId="960" toId="254">
</dataflow>
<dataflow id="962" from="trunc_ln81_1" to="tmp" fromId="54" toId="254">
</dataflow>
<dataflow id="963" from="input_buf_1_0_addr" to="input_buf_1_0_load" fromId="77" toId="255">
</dataflow>
<dataflow id="964" from="input_buf_1_1_addr" to="input_buf_1_1_load" fromId="80" toId="256">
</dataflow>
<dataflow id="965" from="input_buf_1_2_addr" to="input_buf_1_2_load" fromId="83" toId="257">
</dataflow>
<dataflow id="966" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_1" fromId="949" toId="258">
</dataflow>
<dataflow id="967" from="StgValue_951" to="tmp_1" fromId="951" toId="258">
</dataflow>
<dataflow id="968" from="input_buf_1_0_load" to="tmp_1" fromId="255" toId="258">
</dataflow>
<dataflow id="969" from="StgValue_954" to="tmp_1" fromId="954" toId="258">
</dataflow>
<dataflow id="970" from="input_buf_1_1_load" to="tmp_1" fromId="256" toId="258">
</dataflow>
<dataflow id="971" from="StgValue_957" to="tmp_1" fromId="957" toId="258">
</dataflow>
<dataflow id="972" from="input_buf_1_2_load" to="tmp_1" fromId="257" toId="258">
</dataflow>
<dataflow id="973" from="StgValue_960" to="tmp_1" fromId="960" toId="258">
</dataflow>
<dataflow id="974" from="trunc_ln81_1" to="tmp_1" fromId="54" toId="258">
</dataflow>
<dataflow id="975" from="input_buf_2_0_addr" to="input_buf_2_0_load" fromId="86" toId="259">
</dataflow>
<dataflow id="976" from="input_buf_2_1_addr" to="input_buf_2_1_load" fromId="89" toId="260">
</dataflow>
<dataflow id="977" from="input_buf_2_2_addr" to="input_buf_2_2_load" fromId="92" toId="261">
</dataflow>
<dataflow id="978" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_2" fromId="949" toId="262">
</dataflow>
<dataflow id="979" from="StgValue_951" to="tmp_2" fromId="951" toId="262">
</dataflow>
<dataflow id="980" from="input_buf_2_0_load" to="tmp_2" fromId="259" toId="262">
</dataflow>
<dataflow id="981" from="StgValue_954" to="tmp_2" fromId="954" toId="262">
</dataflow>
<dataflow id="982" from="input_buf_2_1_load" to="tmp_2" fromId="260" toId="262">
</dataflow>
<dataflow id="983" from="StgValue_957" to="tmp_2" fromId="957" toId="262">
</dataflow>
<dataflow id="984" from="input_buf_2_2_load" to="tmp_2" fromId="261" toId="262">
</dataflow>
<dataflow id="985" from="StgValue_960" to="tmp_2" fromId="960" toId="262">
</dataflow>
<dataflow id="986" from="trunc_ln81_1" to="tmp_2" fromId="54" toId="262">
</dataflow>
<dataflow id="987" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_3" fromId="949" toId="263">
</dataflow>
<dataflow id="988" from="StgValue_951" to="tmp_3" fromId="951" toId="263">
</dataflow>
<dataflow id="989" from="tmp" to="tmp_3" fromId="254" toId="263">
</dataflow>
<dataflow id="990" from="StgValue_954" to="tmp_3" fromId="954" toId="263">
</dataflow>
<dataflow id="991" from="tmp_1" to="tmp_3" fromId="258" toId="263">
</dataflow>
<dataflow id="992" from="StgValue_957" to="tmp_3" fromId="957" toId="263">
</dataflow>
<dataflow id="993" from="tmp_2" to="tmp_3" fromId="262" toId="263">
</dataflow>
<dataflow id="994" from="StgValue_960" to="tmp_3" fromId="960" toId="263">
</dataflow>
<dataflow id="995" from="tmp_36" to="tmp_3" fromId="26" toId="263">
</dataflow>
<dataflow id="996" from="input_buf_0_0_addr_2" to="input_buf_0_0_load_1" fromId="110" toId="264">
</dataflow>
<dataflow id="997" from="input_buf_0_1_addr_2" to="input_buf_0_1_load_1" fromId="117" toId="265">
</dataflow>
<dataflow id="998" from="input_buf_0_2_addr_2" to="input_buf_0_2_load_1" fromId="120" toId="266">
</dataflow>
<dataflow id="999" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_4" fromId="949" toId="267">
</dataflow>
<dataflow id="1000" from="StgValue_957" to="tmp_4" fromId="957" toId="267">
</dataflow>
<dataflow id="1001" from="input_buf_0_0_load_1" to="tmp_4" fromId="264" toId="267">
</dataflow>
<dataflow id="1002" from="StgValue_951" to="tmp_4" fromId="951" toId="267">
</dataflow>
<dataflow id="1003" from="input_buf_0_1_load_1" to="tmp_4" fromId="265" toId="267">
</dataflow>
<dataflow id="1004" from="StgValue_954" to="tmp_4" fromId="954" toId="267">
</dataflow>
<dataflow id="1005" from="input_buf_0_2_load_1" to="tmp_4" fromId="266" toId="267">
</dataflow>
<dataflow id="1006" from="StgValue_960" to="tmp_4" fromId="960" toId="267">
</dataflow>
<dataflow id="1007" from="trunc_ln81_1" to="tmp_4" fromId="54" toId="267">
</dataflow>
<dataflow id="1008" from="input_buf_1_0_addr_2" to="input_buf_1_0_load_1" fromId="123" toId="268">
</dataflow>
<dataflow id="1009" from="input_buf_1_1_addr_2" to="input_buf_1_1_load_1" fromId="126" toId="269">
</dataflow>
<dataflow id="1010" from="input_buf_1_2_addr_2" to="input_buf_1_2_load_1" fromId="129" toId="270">
</dataflow>
<dataflow id="1011" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_5" fromId="949" toId="271">
</dataflow>
<dataflow id="1012" from="StgValue_957" to="tmp_5" fromId="957" toId="271">
</dataflow>
<dataflow id="1013" from="input_buf_1_0_load_1" to="tmp_5" fromId="268" toId="271">
</dataflow>
<dataflow id="1014" from="StgValue_951" to="tmp_5" fromId="951" toId="271">
</dataflow>
<dataflow id="1015" from="input_buf_1_1_load_1" to="tmp_5" fromId="269" toId="271">
</dataflow>
<dataflow id="1016" from="StgValue_954" to="tmp_5" fromId="954" toId="271">
</dataflow>
<dataflow id="1017" from="input_buf_1_2_load_1" to="tmp_5" fromId="270" toId="271">
</dataflow>
<dataflow id="1018" from="StgValue_960" to="tmp_5" fromId="960" toId="271">
</dataflow>
<dataflow id="1019" from="trunc_ln81_1" to="tmp_5" fromId="54" toId="271">
</dataflow>
<dataflow id="1020" from="input_buf_2_0_addr_2" to="input_buf_2_0_load_1" fromId="132" toId="272">
</dataflow>
<dataflow id="1021" from="input_buf_2_1_addr_2" to="input_buf_2_1_load_1" fromId="135" toId="273">
</dataflow>
<dataflow id="1022" from="input_buf_2_2_addr_2" to="input_buf_2_2_load_1" fromId="138" toId="274">
</dataflow>
<dataflow id="1023" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_6" fromId="949" toId="275">
</dataflow>
<dataflow id="1024" from="StgValue_957" to="tmp_6" fromId="957" toId="275">
</dataflow>
<dataflow id="1025" from="input_buf_2_0_load_1" to="tmp_6" fromId="272" toId="275">
</dataflow>
<dataflow id="1026" from="StgValue_951" to="tmp_6" fromId="951" toId="275">
</dataflow>
<dataflow id="1027" from="input_buf_2_1_load_1" to="tmp_6" fromId="273" toId="275">
</dataflow>
<dataflow id="1028" from="StgValue_954" to="tmp_6" fromId="954" toId="275">
</dataflow>
<dataflow id="1029" from="input_buf_2_2_load_1" to="tmp_6" fromId="274" toId="275">
</dataflow>
<dataflow id="1030" from="StgValue_960" to="tmp_6" fromId="960" toId="275">
</dataflow>
<dataflow id="1031" from="trunc_ln81_1" to="tmp_6" fromId="54" toId="275">
</dataflow>
<dataflow id="1032" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_7" fromId="949" toId="276">
</dataflow>
<dataflow id="1033" from="StgValue_951" to="tmp_7" fromId="951" toId="276">
</dataflow>
<dataflow id="1034" from="tmp_4" to="tmp_7" fromId="267" toId="276">
</dataflow>
<dataflow id="1035" from="StgValue_954" to="tmp_7" fromId="954" toId="276">
</dataflow>
<dataflow id="1036" from="tmp_5" to="tmp_7" fromId="271" toId="276">
</dataflow>
<dataflow id="1037" from="StgValue_957" to="tmp_7" fromId="957" toId="276">
</dataflow>
<dataflow id="1038" from="tmp_6" to="tmp_7" fromId="275" toId="276">
</dataflow>
<dataflow id="1039" from="StgValue_960" to="tmp_7" fromId="960" toId="276">
</dataflow>
<dataflow id="1040" from="tmp_36" to="tmp_7" fromId="26" toId="276">
</dataflow>
<dataflow id="1041" from="input_buf_0_0_addr_3" to="input_buf_0_0_load_2" fromId="157" toId="277">
</dataflow>
<dataflow id="1042" from="input_buf_0_1_addr_3" to="input_buf_0_1_load_2" fromId="164" toId="278">
</dataflow>
<dataflow id="1043" from="input_buf_0_2_addr_3" to="input_buf_0_2_load_2" fromId="167" toId="279">
</dataflow>
<dataflow id="1044" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_8" fromId="949" toId="280">
</dataflow>
<dataflow id="1045" from="StgValue_954" to="tmp_8" fromId="954" toId="280">
</dataflow>
<dataflow id="1046" from="input_buf_0_0_load_2" to="tmp_8" fromId="277" toId="280">
</dataflow>
<dataflow id="1047" from="StgValue_957" to="tmp_8" fromId="957" toId="280">
</dataflow>
<dataflow id="1048" from="input_buf_0_1_load_2" to="tmp_8" fromId="278" toId="280">
</dataflow>
<dataflow id="1049" from="StgValue_951" to="tmp_8" fromId="951" toId="280">
</dataflow>
<dataflow id="1050" from="input_buf_0_2_load_2" to="tmp_8" fromId="279" toId="280">
</dataflow>
<dataflow id="1051" from="StgValue_960" to="tmp_8" fromId="960" toId="280">
</dataflow>
<dataflow id="1052" from="trunc_ln81_1" to="tmp_8" fromId="54" toId="280">
</dataflow>
<dataflow id="1053" from="input_buf_1_0_addr_3" to="input_buf_1_0_load_2" fromId="170" toId="281">
</dataflow>
<dataflow id="1054" from="input_buf_1_1_addr_3" to="input_buf_1_1_load_2" fromId="173" toId="282">
</dataflow>
<dataflow id="1055" from="input_buf_1_2_addr_3" to="input_buf_1_2_load_2" fromId="176" toId="283">
</dataflow>
<dataflow id="1056" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_9" fromId="949" toId="284">
</dataflow>
<dataflow id="1057" from="StgValue_954" to="tmp_9" fromId="954" toId="284">
</dataflow>
<dataflow id="1058" from="input_buf_1_0_load_2" to="tmp_9" fromId="281" toId="284">
</dataflow>
<dataflow id="1059" from="StgValue_957" to="tmp_9" fromId="957" toId="284">
</dataflow>
<dataflow id="1060" from="input_buf_1_1_load_2" to="tmp_9" fromId="282" toId="284">
</dataflow>
<dataflow id="1061" from="StgValue_951" to="tmp_9" fromId="951" toId="284">
</dataflow>
<dataflow id="1062" from="input_buf_1_2_load_2" to="tmp_9" fromId="283" toId="284">
</dataflow>
<dataflow id="1063" from="StgValue_960" to="tmp_9" fromId="960" toId="284">
</dataflow>
<dataflow id="1064" from="trunc_ln81_1" to="tmp_9" fromId="54" toId="284">
</dataflow>
<dataflow id="1065" from="input_buf_2_0_addr_3" to="input_buf_2_0_load_2" fromId="179" toId="285">
</dataflow>
<dataflow id="1066" from="input_buf_2_1_addr_3" to="input_buf_2_1_load_2" fromId="182" toId="286">
</dataflow>
<dataflow id="1067" from="input_buf_2_2_addr_3" to="input_buf_2_2_load_2" fromId="185" toId="287">
</dataflow>
<dataflow id="1068" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_s" fromId="949" toId="288">
</dataflow>
<dataflow id="1069" from="StgValue_954" to="tmp_s" fromId="954" toId="288">
</dataflow>
<dataflow id="1070" from="input_buf_2_0_load_2" to="tmp_s" fromId="285" toId="288">
</dataflow>
<dataflow id="1071" from="StgValue_957" to="tmp_s" fromId="957" toId="288">
</dataflow>
<dataflow id="1072" from="input_buf_2_1_load_2" to="tmp_s" fromId="286" toId="288">
</dataflow>
<dataflow id="1073" from="StgValue_951" to="tmp_s" fromId="951" toId="288">
</dataflow>
<dataflow id="1074" from="input_buf_2_2_load_2" to="tmp_s" fromId="287" toId="288">
</dataflow>
<dataflow id="1075" from="StgValue_960" to="tmp_s" fromId="960" toId="288">
</dataflow>
<dataflow id="1076" from="trunc_ln81_1" to="tmp_s" fromId="54" toId="288">
</dataflow>
<dataflow id="1077" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_10" fromId="949" toId="289">
</dataflow>
<dataflow id="1078" from="StgValue_951" to="tmp_10" fromId="951" toId="289">
</dataflow>
<dataflow id="1079" from="tmp_8" to="tmp_10" fromId="280" toId="289">
</dataflow>
<dataflow id="1080" from="StgValue_954" to="tmp_10" fromId="954" toId="289">
</dataflow>
<dataflow id="1081" from="tmp_9" to="tmp_10" fromId="284" toId="289">
</dataflow>
<dataflow id="1082" from="StgValue_957" to="tmp_10" fromId="957" toId="289">
</dataflow>
<dataflow id="1083" from="tmp_s" to="tmp_10" fromId="288" toId="289">
</dataflow>
<dataflow id="1084" from="StgValue_960" to="tmp_10" fromId="960" toId="289">
</dataflow>
<dataflow id="1085" from="tmp_36" to="tmp_10" fromId="26" toId="289">
</dataflow>
<dataflow id="1086" from="input_buf_0_0_addr_1" to="input_buf_0_0_load_3" fromId="67" toId="290">
</dataflow>
<dataflow id="1087" from="input_buf_0_1_addr_1" to="input_buf_0_1_load_3" fromId="72" toId="291">
</dataflow>
<dataflow id="1088" from="input_buf_0_2_addr_1" to="input_buf_0_2_load_3" fromId="75" toId="292">
</dataflow>
<dataflow id="1089" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_11" fromId="949" toId="293">
</dataflow>
<dataflow id="1090" from="StgValue_951" to="tmp_11" fromId="951" toId="293">
</dataflow>
<dataflow id="1091" from="input_buf_0_0_load_3" to="tmp_11" fromId="290" toId="293">
</dataflow>
<dataflow id="1092" from="StgValue_954" to="tmp_11" fromId="954" toId="293">
</dataflow>
<dataflow id="1093" from="input_buf_0_1_load_3" to="tmp_11" fromId="291" toId="293">
</dataflow>
<dataflow id="1094" from="StgValue_957" to="tmp_11" fromId="957" toId="293">
</dataflow>
<dataflow id="1095" from="input_buf_0_2_load_3" to="tmp_11" fromId="292" toId="293">
</dataflow>
<dataflow id="1096" from="StgValue_960" to="tmp_11" fromId="960" toId="293">
</dataflow>
<dataflow id="1097" from="trunc_ln81_1" to="tmp_11" fromId="54" toId="293">
</dataflow>
<dataflow id="1098" from="input_buf_1_0_addr_1" to="input_buf_1_0_load_3" fromId="78" toId="294">
</dataflow>
<dataflow id="1099" from="input_buf_1_1_addr_1" to="input_buf_1_1_load_3" fromId="81" toId="295">
</dataflow>
<dataflow id="1100" from="input_buf_1_2_addr_1" to="input_buf_1_2_load_3" fromId="84" toId="296">
</dataflow>
<dataflow id="1101" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_12" fromId="949" toId="297">
</dataflow>
<dataflow id="1102" from="StgValue_951" to="tmp_12" fromId="951" toId="297">
</dataflow>
<dataflow id="1103" from="input_buf_1_0_load_3" to="tmp_12" fromId="294" toId="297">
</dataflow>
<dataflow id="1104" from="StgValue_954" to="tmp_12" fromId="954" toId="297">
</dataflow>
<dataflow id="1105" from="input_buf_1_1_load_3" to="tmp_12" fromId="295" toId="297">
</dataflow>
<dataflow id="1106" from="StgValue_957" to="tmp_12" fromId="957" toId="297">
</dataflow>
<dataflow id="1107" from="input_buf_1_2_load_3" to="tmp_12" fromId="296" toId="297">
</dataflow>
<dataflow id="1108" from="StgValue_960" to="tmp_12" fromId="960" toId="297">
</dataflow>
<dataflow id="1109" from="trunc_ln81_1" to="tmp_12" fromId="54" toId="297">
</dataflow>
<dataflow id="1110" from="input_buf_2_0_addr_1" to="input_buf_2_0_load_3" fromId="87" toId="298">
</dataflow>
<dataflow id="1111" from="input_buf_2_1_addr_1" to="input_buf_2_1_load_3" fromId="90" toId="299">
</dataflow>
<dataflow id="1112" from="input_buf_2_2_addr_1" to="input_buf_2_2_load_3" fromId="93" toId="300">
</dataflow>
<dataflow id="1113" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_13" fromId="949" toId="301">
</dataflow>
<dataflow id="1114" from="StgValue_951" to="tmp_13" fromId="951" toId="301">
</dataflow>
<dataflow id="1115" from="input_buf_2_0_load_3" to="tmp_13" fromId="298" toId="301">
</dataflow>
<dataflow id="1116" from="StgValue_954" to="tmp_13" fromId="954" toId="301">
</dataflow>
<dataflow id="1117" from="input_buf_2_1_load_3" to="tmp_13" fromId="299" toId="301">
</dataflow>
<dataflow id="1118" from="StgValue_957" to="tmp_13" fromId="957" toId="301">
</dataflow>
<dataflow id="1119" from="input_buf_2_2_load_3" to="tmp_13" fromId="300" toId="301">
</dataflow>
<dataflow id="1120" from="StgValue_960" to="tmp_13" fromId="960" toId="301">
</dataflow>
<dataflow id="1121" from="trunc_ln81_1" to="tmp_13" fromId="54" toId="301">
</dataflow>
<dataflow id="1122" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_14" fromId="949" toId="302">
</dataflow>
<dataflow id="1123" from="StgValue_957" to="tmp_14" fromId="957" toId="302">
</dataflow>
<dataflow id="1124" from="tmp_11" to="tmp_14" fromId="293" toId="302">
</dataflow>
<dataflow id="1125" from="StgValue_951" to="tmp_14" fromId="951" toId="302">
</dataflow>
<dataflow id="1126" from="tmp_12" to="tmp_14" fromId="297" toId="302">
</dataflow>
<dataflow id="1127" from="StgValue_954" to="tmp_14" fromId="954" toId="302">
</dataflow>
<dataflow id="1128" from="tmp_13" to="tmp_14" fromId="301" toId="302">
</dataflow>
<dataflow id="1129" from="StgValue_960" to="tmp_14" fromId="960" toId="302">
</dataflow>
<dataflow id="1130" from="tmp_36" to="tmp_14" fromId="26" toId="302">
</dataflow>
<dataflow id="1131" from="tmp_14" to="sext_ln90_5" fromId="302" toId="303">
</dataflow>
<dataflow id="1132" from="input_buf_0_0_addr_5" to="input_buf_0_0_load_4" fromId="113" toId="304">
</dataflow>
<dataflow id="1133" from="input_buf_0_1_addr_5" to="input_buf_0_1_load_4" fromId="118" toId="305">
</dataflow>
<dataflow id="1134" from="input_buf_0_2_addr_5" to="input_buf_0_2_load_4" fromId="121" toId="306">
</dataflow>
<dataflow id="1135" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_15" fromId="949" toId="307">
</dataflow>
<dataflow id="1136" from="StgValue_957" to="tmp_15" fromId="957" toId="307">
</dataflow>
<dataflow id="1137" from="input_buf_0_0_load_4" to="tmp_15" fromId="304" toId="307">
</dataflow>
<dataflow id="1138" from="StgValue_951" to="tmp_15" fromId="951" toId="307">
</dataflow>
<dataflow id="1139" from="input_buf_0_1_load_4" to="tmp_15" fromId="305" toId="307">
</dataflow>
<dataflow id="1140" from="StgValue_954" to="tmp_15" fromId="954" toId="307">
</dataflow>
<dataflow id="1141" from="input_buf_0_2_load_4" to="tmp_15" fromId="306" toId="307">
</dataflow>
<dataflow id="1142" from="StgValue_960" to="tmp_15" fromId="960" toId="307">
</dataflow>
<dataflow id="1143" from="trunc_ln81_1" to="tmp_15" fromId="54" toId="307">
</dataflow>
<dataflow id="1144" from="input_buf_1_0_addr_5" to="input_buf_1_0_load_4" fromId="124" toId="308">
</dataflow>
<dataflow id="1145" from="input_buf_1_1_addr_5" to="input_buf_1_1_load_4" fromId="127" toId="309">
</dataflow>
<dataflow id="1146" from="input_buf_1_2_addr_5" to="input_buf_1_2_load_4" fromId="130" toId="310">
</dataflow>
<dataflow id="1147" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_16" fromId="949" toId="311">
</dataflow>
<dataflow id="1148" from="StgValue_957" to="tmp_16" fromId="957" toId="311">
</dataflow>
<dataflow id="1149" from="input_buf_1_0_load_4" to="tmp_16" fromId="308" toId="311">
</dataflow>
<dataflow id="1150" from="StgValue_951" to="tmp_16" fromId="951" toId="311">
</dataflow>
<dataflow id="1151" from="input_buf_1_1_load_4" to="tmp_16" fromId="309" toId="311">
</dataflow>
<dataflow id="1152" from="StgValue_954" to="tmp_16" fromId="954" toId="311">
</dataflow>
<dataflow id="1153" from="input_buf_1_2_load_4" to="tmp_16" fromId="310" toId="311">
</dataflow>
<dataflow id="1154" from="StgValue_960" to="tmp_16" fromId="960" toId="311">
</dataflow>
<dataflow id="1155" from="trunc_ln81_1" to="tmp_16" fromId="54" toId="311">
</dataflow>
<dataflow id="1156" from="input_buf_2_0_addr_5" to="input_buf_2_0_load_4" fromId="133" toId="312">
</dataflow>
<dataflow id="1157" from="input_buf_2_1_addr_5" to="input_buf_2_1_load_4" fromId="136" toId="313">
</dataflow>
<dataflow id="1158" from="input_buf_2_2_addr_5" to="input_buf_2_2_load_4" fromId="139" toId="314">
</dataflow>
<dataflow id="1159" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_17" fromId="949" toId="315">
</dataflow>
<dataflow id="1160" from="StgValue_957" to="tmp_17" fromId="957" toId="315">
</dataflow>
<dataflow id="1161" from="input_buf_2_0_load_4" to="tmp_17" fromId="312" toId="315">
</dataflow>
<dataflow id="1162" from="StgValue_951" to="tmp_17" fromId="951" toId="315">
</dataflow>
<dataflow id="1163" from="input_buf_2_1_load_4" to="tmp_17" fromId="313" toId="315">
</dataflow>
<dataflow id="1164" from="StgValue_954" to="tmp_17" fromId="954" toId="315">
</dataflow>
<dataflow id="1165" from="input_buf_2_2_load_4" to="tmp_17" fromId="314" toId="315">
</dataflow>
<dataflow id="1166" from="StgValue_960" to="tmp_17" fromId="960" toId="315">
</dataflow>
<dataflow id="1167" from="trunc_ln81_1" to="tmp_17" fromId="54" toId="315">
</dataflow>
<dataflow id="1168" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_18" fromId="949" toId="316">
</dataflow>
<dataflow id="1169" from="StgValue_957" to="tmp_18" fromId="957" toId="316">
</dataflow>
<dataflow id="1170" from="tmp_15" to="tmp_18" fromId="307" toId="316">
</dataflow>
<dataflow id="1171" from="StgValue_951" to="tmp_18" fromId="951" toId="316">
</dataflow>
<dataflow id="1172" from="tmp_16" to="tmp_18" fromId="311" toId="316">
</dataflow>
<dataflow id="1173" from="StgValue_954" to="tmp_18" fromId="954" toId="316">
</dataflow>
<dataflow id="1174" from="tmp_17" to="tmp_18" fromId="315" toId="316">
</dataflow>
<dataflow id="1175" from="StgValue_960" to="tmp_18" fromId="960" toId="316">
</dataflow>
<dataflow id="1176" from="tmp_36" to="tmp_18" fromId="26" toId="316">
</dataflow>
<dataflow id="1177" from="input_buf_0_0_addr_6" to="input_buf_0_0_load_5" fromId="160" toId="317">
</dataflow>
<dataflow id="1178" from="input_buf_0_1_addr_6" to="input_buf_0_1_load_5" fromId="165" toId="318">
</dataflow>
<dataflow id="1179" from="input_buf_0_2_addr_6" to="input_buf_0_2_load_5" fromId="168" toId="319">
</dataflow>
<dataflow id="1180" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_19" fromId="949" toId="320">
</dataflow>
<dataflow id="1181" from="StgValue_954" to="tmp_19" fromId="954" toId="320">
</dataflow>
<dataflow id="1182" from="input_buf_0_0_load_5" to="tmp_19" fromId="317" toId="320">
</dataflow>
<dataflow id="1183" from="StgValue_957" to="tmp_19" fromId="957" toId="320">
</dataflow>
<dataflow id="1184" from="input_buf_0_1_load_5" to="tmp_19" fromId="318" toId="320">
</dataflow>
<dataflow id="1185" from="StgValue_951" to="tmp_19" fromId="951" toId="320">
</dataflow>
<dataflow id="1186" from="input_buf_0_2_load_5" to="tmp_19" fromId="319" toId="320">
</dataflow>
<dataflow id="1187" from="StgValue_960" to="tmp_19" fromId="960" toId="320">
</dataflow>
<dataflow id="1188" from="trunc_ln81_1" to="tmp_19" fromId="54" toId="320">
</dataflow>
<dataflow id="1189" from="input_buf_1_0_addr_6" to="input_buf_1_0_load_5" fromId="171" toId="321">
</dataflow>
<dataflow id="1190" from="input_buf_1_1_addr_6" to="input_buf_1_1_load_5" fromId="174" toId="322">
</dataflow>
<dataflow id="1191" from="input_buf_1_2_addr_6" to="input_buf_1_2_load_5" fromId="177" toId="323">
</dataflow>
<dataflow id="1192" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_20" fromId="949" toId="324">
</dataflow>
<dataflow id="1193" from="StgValue_954" to="tmp_20" fromId="954" toId="324">
</dataflow>
<dataflow id="1194" from="input_buf_1_0_load_5" to="tmp_20" fromId="321" toId="324">
</dataflow>
<dataflow id="1195" from="StgValue_957" to="tmp_20" fromId="957" toId="324">
</dataflow>
<dataflow id="1196" from="input_buf_1_1_load_5" to="tmp_20" fromId="322" toId="324">
</dataflow>
<dataflow id="1197" from="StgValue_951" to="tmp_20" fromId="951" toId="324">
</dataflow>
<dataflow id="1198" from="input_buf_1_2_load_5" to="tmp_20" fromId="323" toId="324">
</dataflow>
<dataflow id="1199" from="StgValue_960" to="tmp_20" fromId="960" toId="324">
</dataflow>
<dataflow id="1200" from="trunc_ln81_1" to="tmp_20" fromId="54" toId="324">
</dataflow>
<dataflow id="1201" from="input_buf_2_0_addr_6" to="input_buf_2_0_load_5" fromId="180" toId="325">
</dataflow>
<dataflow id="1202" from="input_buf_2_1_addr_6" to="input_buf_2_1_load_5" fromId="183" toId="326">
</dataflow>
<dataflow id="1203" from="input_buf_2_2_addr_6" to="input_buf_2_2_load_5" fromId="186" toId="327">
</dataflow>
<dataflow id="1204" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_21" fromId="949" toId="328">
</dataflow>
<dataflow id="1205" from="StgValue_954" to="tmp_21" fromId="954" toId="328">
</dataflow>
<dataflow id="1206" from="input_buf_2_0_load_5" to="tmp_21" fromId="325" toId="328">
</dataflow>
<dataflow id="1207" from="StgValue_957" to="tmp_21" fromId="957" toId="328">
</dataflow>
<dataflow id="1208" from="input_buf_2_1_load_5" to="tmp_21" fromId="326" toId="328">
</dataflow>
<dataflow id="1209" from="StgValue_951" to="tmp_21" fromId="951" toId="328">
</dataflow>
<dataflow id="1210" from="input_buf_2_2_load_5" to="tmp_21" fromId="327" toId="328">
</dataflow>
<dataflow id="1211" from="StgValue_960" to="tmp_21" fromId="960" toId="328">
</dataflow>
<dataflow id="1212" from="trunc_ln81_1" to="tmp_21" fromId="54" toId="328">
</dataflow>
<dataflow id="1213" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_22" fromId="949" toId="329">
</dataflow>
<dataflow id="1214" from="StgValue_957" to="tmp_22" fromId="957" toId="329">
</dataflow>
<dataflow id="1215" from="tmp_19" to="tmp_22" fromId="320" toId="329">
</dataflow>
<dataflow id="1216" from="StgValue_951" to="tmp_22" fromId="951" toId="329">
</dataflow>
<dataflow id="1217" from="tmp_20" to="tmp_22" fromId="324" toId="329">
</dataflow>
<dataflow id="1218" from="StgValue_954" to="tmp_22" fromId="954" toId="329">
</dataflow>
<dataflow id="1219" from="tmp_21" to="tmp_22" fromId="328" toId="329">
</dataflow>
<dataflow id="1220" from="StgValue_960" to="tmp_22" fromId="960" toId="329">
</dataflow>
<dataflow id="1221" from="tmp_36" to="tmp_22" fromId="26" toId="329">
</dataflow>
<dataflow id="1222" from="tmp_22" to="sext_ln90_7" fromId="329" toId="330">
</dataflow>
<dataflow id="1223" from="input_buf_0_0_addr_4" to="input_buf_0_0_load_6" fromId="70" toId="331">
</dataflow>
<dataflow id="1224" from="input_buf_0_1_addr_4" to="input_buf_0_1_load_6" fromId="73" toId="332">
</dataflow>
<dataflow id="1225" from="input_buf_0_2_addr_4" to="input_buf_0_2_load_6" fromId="76" toId="333">
</dataflow>
<dataflow id="1226" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_23" fromId="949" toId="334">
</dataflow>
<dataflow id="1227" from="StgValue_951" to="tmp_23" fromId="951" toId="334">
</dataflow>
<dataflow id="1228" from="input_buf_0_0_load_6" to="tmp_23" fromId="331" toId="334">
</dataflow>
<dataflow id="1229" from="StgValue_954" to="tmp_23" fromId="954" toId="334">
</dataflow>
<dataflow id="1230" from="input_buf_0_1_load_6" to="tmp_23" fromId="332" toId="334">
</dataflow>
<dataflow id="1231" from="StgValue_957" to="tmp_23" fromId="957" toId="334">
</dataflow>
<dataflow id="1232" from="input_buf_0_2_load_6" to="tmp_23" fromId="333" toId="334">
</dataflow>
<dataflow id="1233" from="StgValue_960" to="tmp_23" fromId="960" toId="334">
</dataflow>
<dataflow id="1234" from="trunc_ln81_1" to="tmp_23" fromId="54" toId="334">
</dataflow>
<dataflow id="1235" from="input_buf_1_0_addr_4" to="input_buf_1_0_load_6" fromId="79" toId="335">
</dataflow>
<dataflow id="1236" from="input_buf_1_1_addr_4" to="input_buf_1_1_load_6" fromId="82" toId="336">
</dataflow>
<dataflow id="1237" from="input_buf_1_2_addr_4" to="input_buf_1_2_load_6" fromId="85" toId="337">
</dataflow>
<dataflow id="1238" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_24" fromId="949" toId="338">
</dataflow>
<dataflow id="1239" from="StgValue_951" to="tmp_24" fromId="951" toId="338">
</dataflow>
<dataflow id="1240" from="input_buf_1_0_load_6" to="tmp_24" fromId="335" toId="338">
</dataflow>
<dataflow id="1241" from="StgValue_954" to="tmp_24" fromId="954" toId="338">
</dataflow>
<dataflow id="1242" from="input_buf_1_1_load_6" to="tmp_24" fromId="336" toId="338">
</dataflow>
<dataflow id="1243" from="StgValue_957" to="tmp_24" fromId="957" toId="338">
</dataflow>
<dataflow id="1244" from="input_buf_1_2_load_6" to="tmp_24" fromId="337" toId="338">
</dataflow>
<dataflow id="1245" from="StgValue_960" to="tmp_24" fromId="960" toId="338">
</dataflow>
<dataflow id="1246" from="trunc_ln81_1" to="tmp_24" fromId="54" toId="338">
</dataflow>
<dataflow id="1247" from="input_buf_2_0_addr_4" to="input_buf_2_0_load_6" fromId="88" toId="339">
</dataflow>
<dataflow id="1248" from="input_buf_2_1_addr_4" to="input_buf_2_1_load_6" fromId="91" toId="340">
</dataflow>
<dataflow id="1249" from="input_buf_2_2_addr_4" to="input_buf_2_2_load_6" fromId="94" toId="341">
</dataflow>
<dataflow id="1250" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_25" fromId="949" toId="342">
</dataflow>
<dataflow id="1251" from="StgValue_951" to="tmp_25" fromId="951" toId="342">
</dataflow>
<dataflow id="1252" from="input_buf_2_0_load_6" to="tmp_25" fromId="339" toId="342">
</dataflow>
<dataflow id="1253" from="StgValue_954" to="tmp_25" fromId="954" toId="342">
</dataflow>
<dataflow id="1254" from="input_buf_2_1_load_6" to="tmp_25" fromId="340" toId="342">
</dataflow>
<dataflow id="1255" from="StgValue_957" to="tmp_25" fromId="957" toId="342">
</dataflow>
<dataflow id="1256" from="input_buf_2_2_load_6" to="tmp_25" fromId="341" toId="342">
</dataflow>
<dataflow id="1257" from="StgValue_960" to="tmp_25" fromId="960" toId="342">
</dataflow>
<dataflow id="1258" from="trunc_ln81_1" to="tmp_25" fromId="54" toId="342">
</dataflow>
<dataflow id="1259" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_26" fromId="949" toId="343">
</dataflow>
<dataflow id="1260" from="StgValue_954" to="tmp_26" fromId="954" toId="343">
</dataflow>
<dataflow id="1261" from="tmp_23" to="tmp_26" fromId="334" toId="343">
</dataflow>
<dataflow id="1262" from="StgValue_957" to="tmp_26" fromId="957" toId="343">
</dataflow>
<dataflow id="1263" from="tmp_24" to="tmp_26" fromId="338" toId="343">
</dataflow>
<dataflow id="1264" from="StgValue_951" to="tmp_26" fromId="951" toId="343">
</dataflow>
<dataflow id="1265" from="tmp_25" to="tmp_26" fromId="342" toId="343">
</dataflow>
<dataflow id="1266" from="StgValue_960" to="tmp_26" fromId="960" toId="343">
</dataflow>
<dataflow id="1267" from="tmp_36" to="tmp_26" fromId="26" toId="343">
</dataflow>
<dataflow id="1268" from="input_buf_0_0_addr_7" to="input_buf_0_0_load_7" fromId="116" toId="344">
</dataflow>
<dataflow id="1269" from="input_buf_0_1_addr_7" to="input_buf_0_1_load_7" fromId="119" toId="345">
</dataflow>
<dataflow id="1270" from="input_buf_0_2_addr_7" to="input_buf_0_2_load_7" fromId="122" toId="346">
</dataflow>
<dataflow id="1271" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_27" fromId="949" toId="347">
</dataflow>
<dataflow id="1272" from="StgValue_957" to="tmp_27" fromId="957" toId="347">
</dataflow>
<dataflow id="1273" from="input_buf_0_0_load_7" to="tmp_27" fromId="344" toId="347">
</dataflow>
<dataflow id="1274" from="StgValue_951" to="tmp_27" fromId="951" toId="347">
</dataflow>
<dataflow id="1275" from="input_buf_0_1_load_7" to="tmp_27" fromId="345" toId="347">
</dataflow>
<dataflow id="1276" from="StgValue_954" to="tmp_27" fromId="954" toId="347">
</dataflow>
<dataflow id="1277" from="input_buf_0_2_load_7" to="tmp_27" fromId="346" toId="347">
</dataflow>
<dataflow id="1278" from="StgValue_960" to="tmp_27" fromId="960" toId="347">
</dataflow>
<dataflow id="1279" from="trunc_ln81_1" to="tmp_27" fromId="54" toId="347">
</dataflow>
<dataflow id="1280" from="input_buf_1_0_addr_7" to="input_buf_1_0_load_7" fromId="125" toId="348">
</dataflow>
<dataflow id="1281" from="input_buf_1_1_addr_7" to="input_buf_1_1_load_7" fromId="128" toId="349">
</dataflow>
<dataflow id="1282" from="input_buf_1_2_addr_7" to="input_buf_1_2_load_7" fromId="131" toId="350">
</dataflow>
<dataflow id="1283" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_28" fromId="949" toId="351">
</dataflow>
<dataflow id="1284" from="StgValue_957" to="tmp_28" fromId="957" toId="351">
</dataflow>
<dataflow id="1285" from="input_buf_1_0_load_7" to="tmp_28" fromId="348" toId="351">
</dataflow>
<dataflow id="1286" from="StgValue_951" to="tmp_28" fromId="951" toId="351">
</dataflow>
<dataflow id="1287" from="input_buf_1_1_load_7" to="tmp_28" fromId="349" toId="351">
</dataflow>
<dataflow id="1288" from="StgValue_954" to="tmp_28" fromId="954" toId="351">
</dataflow>
<dataflow id="1289" from="input_buf_1_2_load_7" to="tmp_28" fromId="350" toId="351">
</dataflow>
<dataflow id="1290" from="StgValue_960" to="tmp_28" fromId="960" toId="351">
</dataflow>
<dataflow id="1291" from="trunc_ln81_1" to="tmp_28" fromId="54" toId="351">
</dataflow>
<dataflow id="1292" from="input_buf_2_0_addr_7" to="input_buf_2_0_load_7" fromId="134" toId="352">
</dataflow>
<dataflow id="1293" from="input_buf_2_1_addr_7" to="input_buf_2_1_load_7" fromId="137" toId="353">
</dataflow>
<dataflow id="1294" from="input_buf_2_2_addr_7" to="input_buf_2_2_load_7" fromId="140" toId="354">
</dataflow>
<dataflow id="1295" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_29" fromId="949" toId="355">
</dataflow>
<dataflow id="1296" from="StgValue_957" to="tmp_29" fromId="957" toId="355">
</dataflow>
<dataflow id="1297" from="input_buf_2_0_load_7" to="tmp_29" fromId="352" toId="355">
</dataflow>
<dataflow id="1298" from="StgValue_951" to="tmp_29" fromId="951" toId="355">
</dataflow>
<dataflow id="1299" from="input_buf_2_1_load_7" to="tmp_29" fromId="353" toId="355">
</dataflow>
<dataflow id="1300" from="StgValue_954" to="tmp_29" fromId="954" toId="355">
</dataflow>
<dataflow id="1301" from="input_buf_2_2_load_7" to="tmp_29" fromId="354" toId="355">
</dataflow>
<dataflow id="1302" from="StgValue_960" to="tmp_29" fromId="960" toId="355">
</dataflow>
<dataflow id="1303" from="trunc_ln81_1" to="tmp_29" fromId="54" toId="355">
</dataflow>
<dataflow id="1304" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_30" fromId="949" toId="356">
</dataflow>
<dataflow id="1305" from="StgValue_954" to="tmp_30" fromId="954" toId="356">
</dataflow>
<dataflow id="1306" from="tmp_27" to="tmp_30" fromId="347" toId="356">
</dataflow>
<dataflow id="1307" from="StgValue_957" to="tmp_30" fromId="957" toId="356">
</dataflow>
<dataflow id="1308" from="tmp_28" to="tmp_30" fromId="351" toId="356">
</dataflow>
<dataflow id="1309" from="StgValue_951" to="tmp_30" fromId="951" toId="356">
</dataflow>
<dataflow id="1310" from="tmp_29" to="tmp_30" fromId="355" toId="356">
</dataflow>
<dataflow id="1311" from="StgValue_960" to="tmp_30" fromId="960" toId="356">
</dataflow>
<dataflow id="1312" from="tmp_36" to="tmp_30" fromId="26" toId="356">
</dataflow>
<dataflow id="1313" from="input_buf_0_0_addr_8" to="input_buf_0_0_load_8" fromId="163" toId="357">
</dataflow>
<dataflow id="1314" from="input_buf_0_1_addr_8" to="input_buf_0_1_load_8" fromId="166" toId="358">
</dataflow>
<dataflow id="1315" from="input_buf_0_2_addr_8" to="input_buf_0_2_load_8" fromId="169" toId="359">
</dataflow>
<dataflow id="1316" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_31" fromId="949" toId="360">
</dataflow>
<dataflow id="1317" from="StgValue_954" to="tmp_31" fromId="954" toId="360">
</dataflow>
<dataflow id="1318" from="input_buf_0_0_load_8" to="tmp_31" fromId="357" toId="360">
</dataflow>
<dataflow id="1319" from="StgValue_957" to="tmp_31" fromId="957" toId="360">
</dataflow>
<dataflow id="1320" from="input_buf_0_1_load_8" to="tmp_31" fromId="358" toId="360">
</dataflow>
<dataflow id="1321" from="StgValue_951" to="tmp_31" fromId="951" toId="360">
</dataflow>
<dataflow id="1322" from="input_buf_0_2_load_8" to="tmp_31" fromId="359" toId="360">
</dataflow>
<dataflow id="1323" from="StgValue_960" to="tmp_31" fromId="960" toId="360">
</dataflow>
<dataflow id="1324" from="trunc_ln81_1" to="tmp_31" fromId="54" toId="360">
</dataflow>
<dataflow id="1325" from="input_buf_1_0_addr_8" to="input_buf_1_0_load_8" fromId="172" toId="361">
</dataflow>
<dataflow id="1326" from="input_buf_1_1_addr_8" to="input_buf_1_1_load_8" fromId="175" toId="362">
</dataflow>
<dataflow id="1327" from="input_buf_1_2_addr_8" to="input_buf_1_2_load_8" fromId="178" toId="363">
</dataflow>
<dataflow id="1328" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_32" fromId="949" toId="364">
</dataflow>
<dataflow id="1329" from="StgValue_954" to="tmp_32" fromId="954" toId="364">
</dataflow>
<dataflow id="1330" from="input_buf_1_0_load_8" to="tmp_32" fromId="361" toId="364">
</dataflow>
<dataflow id="1331" from="StgValue_957" to="tmp_32" fromId="957" toId="364">
</dataflow>
<dataflow id="1332" from="input_buf_1_1_load_8" to="tmp_32" fromId="362" toId="364">
</dataflow>
<dataflow id="1333" from="StgValue_951" to="tmp_32" fromId="951" toId="364">
</dataflow>
<dataflow id="1334" from="input_buf_1_2_load_8" to="tmp_32" fromId="363" toId="364">
</dataflow>
<dataflow id="1335" from="StgValue_960" to="tmp_32" fromId="960" toId="364">
</dataflow>
<dataflow id="1336" from="trunc_ln81_1" to="tmp_32" fromId="54" toId="364">
</dataflow>
<dataflow id="1337" from="input_buf_2_0_addr_8" to="input_buf_2_0_load_8" fromId="181" toId="365">
</dataflow>
<dataflow id="1338" from="input_buf_2_1_addr_8" to="input_buf_2_1_load_8" fromId="184" toId="366">
</dataflow>
<dataflow id="1339" from="input_buf_2_2_addr_8" to="input_buf_2_2_load_8" fromId="187" toId="367">
</dataflow>
<dataflow id="1340" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_33" fromId="949" toId="368">
</dataflow>
<dataflow id="1341" from="StgValue_954" to="tmp_33" fromId="954" toId="368">
</dataflow>
<dataflow id="1342" from="input_buf_2_0_load_8" to="tmp_33" fromId="365" toId="368">
</dataflow>
<dataflow id="1343" from="StgValue_957" to="tmp_33" fromId="957" toId="368">
</dataflow>
<dataflow id="1344" from="input_buf_2_1_load_8" to="tmp_33" fromId="366" toId="368">
</dataflow>
<dataflow id="1345" from="StgValue_951" to="tmp_33" fromId="951" toId="368">
</dataflow>
<dataflow id="1346" from="input_buf_2_2_load_8" to="tmp_33" fromId="367" toId="368">
</dataflow>
<dataflow id="1347" from="StgValue_960" to="tmp_33" fromId="960" toId="368">
</dataflow>
<dataflow id="1348" from="trunc_ln81_1" to="tmp_33" fromId="54" toId="368">
</dataflow>
<dataflow id="1349" from="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2" to="tmp_34" fromId="949" toId="369">
</dataflow>
<dataflow id="1350" from="StgValue_954" to="tmp_34" fromId="954" toId="369">
</dataflow>
<dataflow id="1351" from="tmp_31" to="tmp_34" fromId="360" toId="369">
</dataflow>
<dataflow id="1352" from="StgValue_957" to="tmp_34" fromId="957" toId="369">
</dataflow>
<dataflow id="1353" from="tmp_32" to="tmp_34" fromId="364" toId="369">
</dataflow>
<dataflow id="1354" from="StgValue_951" to="tmp_34" fromId="951" toId="369">
</dataflow>
<dataflow id="1355" from="tmp_33" to="tmp_34" fromId="368" toId="369">
</dataflow>
<dataflow id="1356" from="StgValue_960" to="tmp_34" fromId="960" toId="369">
</dataflow>
<dataflow id="1357" from="tmp_36" to="tmp_34" fromId="26" toId="369">
</dataflow>
<dataflow id="1358" from="tmp_34" to="sext_ln90_10" fromId="369" toId="370">
</dataflow>
<dataflow id="1359" from="sext_ln90_10" to="mul_ln90_2" fromId="370" toId="371">
</dataflow>
<dataflow id="1360" from="sext_ln90_17_cast" to="mul_ln90_2" fromId="36" toId="371">
</dataflow>
<dataflow id="1361" from="sext_ln90_5" to="mul_ln90_6" fromId="303" toId="372">
</dataflow>
<dataflow id="1362" from="sext_ln90_12_cast" to="mul_ln90_6" fromId="32" toId="372">
</dataflow>
<dataflow id="1363" from="sext_ln90_7" to="mul_ln90_8" fromId="330" toId="373">
</dataflow>
<dataflow id="1364" from="sext_ln90_14_cast" to="mul_ln90_8" fromId="30" toId="373">
</dataflow>
<dataflow id="1365" from="tmp_7" to="sext_ln90_3" fromId="276" toId="374">
</dataflow>
<dataflow id="1366" from="tmp_26" to="sext_ln90_8" fromId="343" toId="375">
</dataflow>
<dataflow id="1367" from="sext_ln90_8" to="mul_ln90" fromId="375" toId="376">
</dataflow>
<dataflow id="1368" from="sext_ln90_15_cast" to="mul_ln90" fromId="38" toId="376">
</dataflow>
<dataflow id="1369" from="sext_ln90_10" to="mul_ln90_2" fromId="370" toId="377">
</dataflow>
<dataflow id="1370" from="sext_ln90_17_cast" to="mul_ln90_2" fromId="36" toId="377">
</dataflow>
<dataflow id="1371" from="sext_ln90_3" to="mul_ln90_4" fromId="374" toId="378">
</dataflow>
<dataflow id="1372" from="sext_ln90_2_cast" to="mul_ln90_4" fromId="34" toId="378">
</dataflow>
<dataflow id="1373" from="sext_ln90_5" to="mul_ln90_6" fromId="303" toId="379">
</dataflow>
<dataflow id="1374" from="sext_ln90_12_cast" to="mul_ln90_6" fromId="32" toId="379">
</dataflow>
<dataflow id="1375" from="sext_ln90_7" to="mul_ln90_8" fromId="330" toId="380">
</dataflow>
<dataflow id="1376" from="sext_ln90_14_cast" to="mul_ln90_8" fromId="30" toId="380">
</dataflow>
<dataflow id="1377" from="tmp_3" to="sext_ln90" fromId="263" toId="381">
</dataflow>
<dataflow id="1378" from="tmp_10" to="sext_ln90_4" fromId="289" toId="382">
</dataflow>
<dataflow id="1379" from="tmp_18" to="sext_ln90_6" fromId="316" toId="383">
</dataflow>
<dataflow id="1380" from="tmp_30" to="sext_ln90_9" fromId="356" toId="384">
</dataflow>
<dataflow id="1381" from="sext_ln90_8" to="mul_ln90" fromId="375" toId="385">
</dataflow>
<dataflow id="1382" from="sext_ln90_15_cast" to="mul_ln90" fromId="38" toId="385">
</dataflow>
<dataflow id="1383" from="sext_ln90_9" to="mul_ln90_1" fromId="384" toId="386">
</dataflow>
<dataflow id="1384" from="sext_ln90_16_cast" to="mul_ln90_1" fromId="37" toId="386">
</dataflow>
<dataflow id="1385" from="sext_ln90_10" to="mul_ln90_2" fromId="370" toId="387">
</dataflow>
<dataflow id="1386" from="sext_ln90_17_cast" to="mul_ln90_2" fromId="36" toId="387">
</dataflow>
<dataflow id="1387" from="sext_ln90" to="mul_ln90_3" fromId="381" toId="388">
</dataflow>
<dataflow id="1388" from="sext_ln90_1_cast" to="mul_ln90_3" fromId="35" toId="388">
</dataflow>
<dataflow id="1389" from="sext_ln90_3" to="mul_ln90_4" fromId="374" toId="389">
</dataflow>
<dataflow id="1390" from="sext_ln90_2_cast" to="mul_ln90_4" fromId="34" toId="389">
</dataflow>
<dataflow id="1391" from="sext_ln90_4" to="mul_ln90_5" fromId="382" toId="390">
</dataflow>
<dataflow id="1392" from="sext_ln90_11_cast" to="mul_ln90_5" fromId="33" toId="390">
</dataflow>
<dataflow id="1393" from="sext_ln90_5" to="mul_ln90_6" fromId="303" toId="391">
</dataflow>
<dataflow id="1394" from="sext_ln90_12_cast" to="mul_ln90_6" fromId="32" toId="391">
</dataflow>
<dataflow id="1395" from="sext_ln90_6" to="mul_ln90_7" fromId="383" toId="392">
</dataflow>
<dataflow id="1396" from="sext_ln90_13_cast" to="mul_ln90_7" fromId="31" toId="392">
</dataflow>
<dataflow id="1397" from="sext_ln90_7" to="mul_ln90_8" fromId="330" toId="393">
</dataflow>
<dataflow id="1398" from="sext_ln90_14_cast" to="mul_ln90_8" fromId="30" toId="393">
</dataflow>
<dataflow id="1399" from="mul_ln90_5" to="add_ln90_5" fromId="390" toId="394">
</dataflow>
<dataflow id="1400" from="mul_ln90_6" to="add_ln90_5" fromId="391" toId="394">
</dataflow>
<dataflow id="1401" from="mul_ln90_7" to="add_ln90_8" fromId="392" toId="395">
</dataflow>
<dataflow id="1402" from="mul_ln90_8" to="add_ln90_8" fromId="393" toId="395">
</dataflow>
<dataflow id="1403" from="mul_ln90_1" to="add_ln90_9" fromId="386" toId="396">
</dataflow>
<dataflow id="1404" from="mul_ln90_2" to="add_ln90_9" fromId="387" toId="396">
</dataflow>
<dataflow id="1405" from="sext_ln90_8" to="mul_ln90" fromId="375" toId="397">
</dataflow>
<dataflow id="1406" from="sext_ln90_15_cast" to="mul_ln90" fromId="38" toId="397">
</dataflow>
<dataflow id="1407" from="sext_ln90" to="mul_ln90_3" fromId="381" toId="398">
</dataflow>
<dataflow id="1408" from="sext_ln90_1_cast" to="mul_ln90_3" fromId="35" toId="398">
</dataflow>
<dataflow id="1409" from="sext_ln90_3" to="mul_ln90_4" fromId="374" toId="399">
</dataflow>
<dataflow id="1410" from="sext_ln90_2_cast" to="mul_ln90_4" fromId="34" toId="399">
</dataflow>
<dataflow id="1411" from="mul_ln90_5" to="add_ln90_5" fromId="390" toId="400">
</dataflow>
<dataflow id="1412" from="mul_ln90_6" to="add_ln90_5" fromId="391" toId="400">
</dataflow>
<dataflow id="1413" from="add_ln90_5" to="add_ln90_6" fromId="400" toId="401">
</dataflow>
<dataflow id="1414" from="mul_ln90_4" to="add_ln90_6" fromId="399" toId="401">
</dataflow>
<dataflow id="1415" from="mul_ln90_7" to="add_ln90_8" fromId="392" toId="402">
</dataflow>
<dataflow id="1416" from="mul_ln90_8" to="add_ln90_8" fromId="393" toId="402">
</dataflow>
<dataflow id="1417" from="mul_ln90_1" to="add_ln90_9" fromId="386" toId="403">
</dataflow>
<dataflow id="1418" from="mul_ln90_2" to="add_ln90_9" fromId="387" toId="403">
</dataflow>
<dataflow id="1419" from="add_ln90_9" to="add_ln90_10" fromId="403" toId="404">
</dataflow>
<dataflow id="1420" from="mul_ln90" to="add_ln90_10" fromId="397" toId="404">
</dataflow>
<dataflow id="1421" from="sext_ln90" to="mul_ln90_3" fromId="381" toId="405">
</dataflow>
<dataflow id="1422" from="sext_ln90_1_cast" to="mul_ln90_3" fromId="35" toId="405">
</dataflow>
<dataflow id="1423" from="mul_ln90_3" to="add_ln90" fromId="405" toId="406">
</dataflow>
<dataflow id="1424" from="sum_read" to="add_ln90" fromId="16" toId="406">
</dataflow>
<dataflow id="1425" from="add_ln90_5" to="add_ln90_6" fromId="400" toId="407">
</dataflow>
<dataflow id="1426" from="mul_ln90_4" to="add_ln90_6" fromId="399" toId="407">
</dataflow>
<dataflow id="1427" from="add_ln90_9" to="add_ln90_10" fromId="403" toId="408">
</dataflow>
<dataflow id="1428" from="mul_ln90" to="add_ln90_10" fromId="397" toId="408">
</dataflow>
<dataflow id="1429" from="add_ln90_10" to="add_ln90_11" fromId="408" toId="409">
</dataflow>
<dataflow id="1430" from="add_ln90_8" to="add_ln90_11" fromId="402" toId="409">
</dataflow>
<dataflow id="1431" from="mul_ln90_3" to="add_ln90" fromId="405" toId="410">
</dataflow>
<dataflow id="1432" from="sum_read" to="add_ln90" fromId="16" toId="410">
</dataflow>
<dataflow id="1433" from="add_ln90_6" to="add_ln90_7" fromId="407" toId="411">
</dataflow>
<dataflow id="1434" from="add_ln90" to="add_ln90_7" fromId="410" toId="411">
</dataflow>
<dataflow id="1435" from="add_ln90_11" to="sum_1" fromId="409" toId="412">
</dataflow>
<dataflow id="1436" from="add_ln90_7" to="sum_1" fromId="411" toId="412">
</dataflow>
<dataflow id="1438" from="_ssdm_op_PartSelect.i16.i28.i32.i32" to="result" fromId="1437" toId="413">
</dataflow>
<dataflow id="1439" from="sum_1" to="result" fromId="412" toId="413">
</dataflow>
<dataflow id="1441" from="StgValue_1440" to="result" fromId="1440" toId="413">
</dataflow>
<dataflow id="1443" from="StgValue_1442" to="result" fromId="1442" toId="413">
</dataflow>
<dataflow id="1445" from="_ssdm_op_PartSelect.i15.i28.i32.i32" to="trunc_ln94_3" fromId="1444" toId="414">
</dataflow>
<dataflow id="1446" from="sum_1" to="trunc_ln94_3" fromId="412" toId="414">
</dataflow>
<dataflow id="1447" from="StgValue_1440" to="trunc_ln94_3" fromId="1440" toId="414">
</dataflow>
<dataflow id="1449" from="StgValue_1448" to="trunc_ln94_3" fromId="1448" toId="414">
</dataflow>
<dataflow id="1450" from="result" to="icmp_ln95" fromId="413" toId="415">
</dataflow>
<dataflow id="1452" from="StgValue_1451" to="icmp_ln95" fromId="1451" toId="415">
</dataflow>
<dataflow id="1454" from="_ssdm_op_SpecPipeline" to="specpipeline_ln81" fromId="1453" toId="416">
</dataflow>
<dataflow id="1456" from="StgValue_1455" to="specpipeline_ln81" fromId="1455" toId="416">
</dataflow>
<dataflow id="1457" from="StgValue_576" to="specpipeline_ln81" fromId="576" toId="416">
</dataflow>
<dataflow id="1458" from="StgValue_576" to="specpipeline_ln81" fromId="576" toId="416">
</dataflow>
<dataflow id="1459" from="StgValue_576" to="specpipeline_ln81" fromId="576" toId="416">
</dataflow>
<dataflow id="1461" from="empty_13" to="specpipeline_ln81" fromId="1460" toId="416">
</dataflow>
<dataflow id="1463" from="_ssdm_op_SpecLoopName" to="specloopname_ln81" fromId="1462" toId="417">
</dataflow>
<dataflow id="1465" from="empty_3" to="specloopname_ln81" fromId="1464" toId="417">
</dataflow>
<dataflow id="1466" from="icmp_ln95" to="select_ln95" fromId="415" toId="418">
</dataflow>
<dataflow id="1467" from="trunc_ln94_3" to="select_ln95" fromId="414" toId="418">
</dataflow>
<dataflow id="1469" from="StgValue_1468" to="select_ln95" fromId="1468" toId="418">
</dataflow>
<dataflow id="1471" from="_ssdm_op_BitConcatenate.i13.i5.i4.i4" to="tmp_38" fromId="1470" toId="419">
</dataflow>
<dataflow id="1472" from="tmp_35" to="tmp_38" fromId="15" toId="419">
</dataflow>
<dataflow id="1473" from="i_read" to="tmp_38" fromId="14" toId="419">
</dataflow>
<dataflow id="1474" from="trunc_ln81" to="tmp_38" fromId="57" toId="419">
</dataflow>
<dataflow id="1475" from="tmp_38" to="zext_ln95" fromId="419" toId="420">
</dataflow>
<dataflow id="1476" from="output_buf" to="output_buf_addr" fromId="473" toId="421">
</dataflow>
<dataflow id="1477" from="StgValue_576" to="output_buf_addr" fromId="576" toId="421">
</dataflow>
<dataflow id="1478" from="zext_ln95" to="output_buf_addr" fromId="420" toId="421">
</dataflow>
<dataflow id="1479" from="select_ln95" to="store_ln95" fromId="418" toId="422">
</dataflow>
<dataflow id="1480" from="output_buf_addr" to="store_ln95" fromId="421" toId="422">
</dataflow>
<dataflow id="1481" from="icmp_ln81" to="StgValue_2" fromId="46" toId="2">
</dataflow>
<dataflow id="1482" from="tmp_36" to="StgValue_3" fromId="26" toId="3">
</dataflow>
<dataflow id="1483" from="trunc_ln81_1" to="StgValue_3" fromId="54" toId="3">
</dataflow>
<dataflow id="1484" from="tmp_36" to="StgValue_4" fromId="26" toId="4">
</dataflow>
<dataflow id="1485" from="trunc_ln81_1" to="StgValue_4" fromId="54" toId="4">
</dataflow>
<dataflow id="1486" from="icmp_ln81" to="StgValue_9" fromId="46" toId="9">
</dataflow>
</dataflows>


</stg>
