{:input (genetic.crossover/dumb-crossover 2043276610 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-names-remove-clause 1407173735 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , wire1_19, wire2_22, \\wire28_32_:missing , \\wire29_33_:missing_34 , wire30_22);\n  wire \\:missing_edge ;\n  wire wire10_22_26;\n  wire wire10_25;\n  wire wire11_12;\n  wire wire12_16;\n  wire \\wire15_:missing ;\n  wire wire18;\n  wire wire19_26;\n  output wire1_19;\n  wire wire1_19;\n  wire wire21_27;\n  wire wire24;\n  input \\wire28_32_:missing ;\n  wire \\wire28_32_:missing ;\n  input \\wire29_33_:missing_34 ;\n  wire \\wire29_33_:missing_34 ;\n  output wire2_22;\n  wire wire2_22;\n  output wire30_22;\n  wire wire30_22;\n  wire wire31_39_47;\n  wire wire31_46;\n  wire \\wire36_:missing ;\n  wire \\wire36_:missing_38_34 ;\n  wire \\wire36_:missing_38_40 ;\n  wire wire37_39_43;\n  wire wire38_39;\n  wire wire3_18_20_22;\n  wire wire41;\n  wire wire42;\n  wire wire46;\n  wire \\wire4_:missing_23_24 ;\n  wire wire5_13;\n  wire wire6_14;\n  wire wire6_15;\n  wire wire7_21;\n  wire \\wire8_:missing ;\n  wire wire9_11_13_14;\n  wire \\wire9_11_13_:missing ;\n  wire \\wire9_12_14_:missing ;\n  wire \\wire9_32_:missing_34 ;\n  wire wire9_35;\n  wire wire9_37;\n  wire \\wire9_42_:missing ;\n  wire wire9_43;\n  wire wire9_44;\n  wire \\wire9_:missing_45 ;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_17 ;\n  wire \\wire:missing_21 ;\n  wire \\wire:missing_22 ;\n  wire \\wire:missing_34 ;\n  wire \\wire:missing_35_48 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_47 ;\n  wire \\wire:missing_48 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire5_13;\n  assign wire6_14 = 4'h8 >> { \\wire9_12_14_:missing , wire9_11_13_14 };\n  assign \\wire15_:missing  = 4'h8 >> { wire6_15, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 2'hx >> \\wire4_:missing_23_24 ;\n  assign wire6_15 = 2'h1 >> wire6_14;\n  assign wire24 = 2'hx >> \\wire4_:missing_23_24 ;\n  assign wire31_46 = 2'h1 >> wire31_39_47;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire9_32_:missing_34 , \\wire28_32_:missing  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire29_33_:missing_34 , \\wire:missing_edge  };\n  assign \\wire:missing_34  = 4'h8 >> { \\wire29_33_:missing_34 , \\wire9_32_:missing_34  };\n  assign \\wire:missing_35_48  = 4'h8 >> { wire9_35, wire9_35 };\n  assign \\wire36_:missing  = 4'h4 >> { \\wire36_:missing_38_34 , \\wire36_:missing_38_40  };\n  assign \\wire:missing_edge  = 2'h1 >> wire7_21;\n  assign \\wire:missing_37  = 4'h6 >> { wire9_37, wire37_39_43 };\n  assign wire38_39 = 4'h8 >> { \\wire36_:missing_38_34 , \\wire36_:missing_38_40  };\n  assign wire31_39_47 = 4'h8 >> { wire37_39_43, wire38_39 };\n  assign wire41 = 2'hx >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire9_:missing_45 ;\n  assign \\wire8_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire9_11_13_14 = 2'h1 >> \\wire:missing_edge ;\n  assign wire10_25 = 2'h1 >> wire10_22_26;\n  assign wire11_12 = 4'h4 >> { \\wire9_11_13_:missing , wire9_11_13_14 };\n  assign wire12_16 = 4'h6 >> { \\wire9_12_14_:missing , wire11_12 };\n  assign wire5_13 = 4'h8 >> { \\wire9_11_13_:missing , wire9_11_13_14 };\n  assign wire3_18_20_22 = 1'h0;\n  assign \\wire4_:missing_23_24  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_48  = \\wire:missing_35_48 ;\n  assign \\wire:missing_47  = wire31_39_47;\n  assign wire46 = wire31_46;\n  assign \\wire:missing_edge  = wire9_44;\n  assign wire37_39_43 = wire9_43;\n  assign wire42 = \\wire9_42_:missing ;\n  assign \\wire36_:missing_38_40  = \\wire:missing_edge ;\n  assign wire21_27 = \\wire:missing_edge ;\n  assign wire19_26 = wire10_22_26;\n  assign \\wire:missing_edge  = wire10_25;\n  assign \\wire:missing_22  = wire3_18_20_22;\n  assign \\wire:missing_21  = wire21_27;\n  assign \\wire:missing_edge  = wire3_18_20_22;\n  assign wire1_19 = wire19_26;\n  assign wire18 = wire3_18_20_22;\n  assign \\wire:missing_17  = \\wire:missing_edge ;\n  assign \\wire:missing_16  = wire12_16;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/C885DC3E.v:3.1-106.10\" *)\nmodule postsynth(\\wire:missing_edge , wire1_19, wire2_22, \\wire28_32_:missing , \\wire29_33_:missing_34 , wire30_22);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C885DC3E.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C885DC3E.v:5.8-5.20\" *)\n  wire wire10_22_26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C885DC3E.v:6.8-6.17\" *)\n  wire wire10_25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C885DC3E.v:10.8-10.14\" *)\n  wire wire18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C885DC3E.v:11.8-11.17\" *)\n  wire wire19_26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C885DC3E.v:12.10-12.18\" *)\n  output wire1_19;\n  wire wire1_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C885DC3E.v:14.8-14.17\" *)\n  wire wire21_27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C885DC3E.v:15.8-15.14\" *)\n  wire wire24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C885DC3E.v:16.9-16.28\" *)\n  input \\wire28_32_:missing ;\n  wire \\wire28_32_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C885DC3E.v:18.9-18.31\" *)\n  input \\wire29_33_:missing_34 ;\n  wire \\wire29_33_:missing_34 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C885DC3E.v:20.10-20.18\" *)\n  output wire2_22;\n  wire wire2_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C885DC3E.v:22.10-22.19\" *)\n  output wire30_22;\n  wire wire30_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C885DC3E.v:28.8-28.30\" *)\n  wire \\wire36_:missing_38_40 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C885DC3E.v:31.8-31.22\" *)\n  wire wire3_18_20_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C885DC3E.v:32.8-32.14\" *)\n  wire wire41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C885DC3E.v:35.8-35.29\" *)\n  wire \\wire4_:missing_23_24 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C885DC3E.v:40.8-40.23\" *)\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C885DC3E.v:41.8-41.22\" *)\n  wire wire9_11_13_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C885DC3E.v:49.8-49.16\" *)\n  wire wire9_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C885DC3E.v:52.8-52.24\" *)\n  wire \\wire:missing_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C885DC3E.v:53.8-53.24\" *)\n  wire \\wire:missing_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C885DC3E.v:54.8-54.24\" *)\n  wire \\wire:missing_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C885DC3E.v:60.9-60.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_22_26 = 1'hx;\n  assign wire10_25 = 1'h0;\n  assign wire18 = 1'h0;\n  assign wire19_26 = 1'hx;\n  assign wire1_19 = 1'hx;\n  assign wire21_27 = 1'h0;\n  assign wire24 = 1'hx;\n  assign wire2_22 = 1'hx;\n  assign wire30_22 = 1'hx;\n  assign \\wire36_:missing_38_40  = 1'h0;\n  assign wire3_18_20_22 = 1'h0;\n  assign wire41 = 1'hx;\n  assign \\wire4_:missing_23_24  = 1'h1;\n  assign \\wire8_:missing  = 1'h1;\n  assign wire9_11_13_14 = 1'h1;\n  assign wire9_44 = 1'h0;\n  assign \\wire:missing_17  = 1'h0;\n  assign \\wire:missing_21  = 1'h0;\n  assign \\wire:missing_22  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  3:24:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a/src/top.v'.\nSBY  3:24:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a] Copy '/tmp/fuzzmount2DDF5D8C/C885DC3E.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a/src/C885DC3E.v'.\nSBY  3:24:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a] Copy '/tmp/fuzzmount2DDF5D8C/C885DC3E.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a/src/C885DC3E.post.v'.\nSBY  3:24:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a] engine_0: abc pdr\nSBY  3:24:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:24:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a] base: Warning: Wire presynth.\\wire30_22 is used but has no driver.\nSBY  3:24:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a] base: Warning: Wire presynth.\\wire2_22 is used but has no driver.\nSBY  3:24:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a] base: Warning: Wire presynth.\\wire1_19 is used but has no driver.\nSBY  3:24:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a] base: finished (returncode=0)\nSBY  3:24:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:24:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a] aig: Warning: Wire presynth.\\wire30_22 is used but has no driver.\nSBY  3:24:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a] aig: Warning: Wire presynth.\\wire2_22 is used but has no driver.\nSBY  3:24:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a] aig: Warning: Wire presynth.\\wire1_19 is used but has no driver.\nSBY  3:24:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a] aig: finished (returncode=0)\nSBY  3:24:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:24:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:24:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a] engine_0: Warning: The network has no constraints.\nSBY  3:24:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:24:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a] engine_0: finished (returncode=0)\nSBY  3:24:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a] engine_0: Status returned by engine: FAIL\nSBY  3:24:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  3:24:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:24:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:24:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a'.\nSBY  3:24:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpc9bgb04a] DONE (FAIL, rc=2)\n", :err ""}}}