


ARM Macro Assembler    Page 1 


    1 00000000         ;/******************************************************
                       **************/
    2 00000000         ;/* s3c2416.s: start code for samsung s3c2416/50/51(arm9
                       )            */
    3 00000000         ;/******************************************************
                       **************/
    4 00000000         
    5 00000000         ; Clock setting(External Crystal 12M):
    6 00000000         ; MPLLCLK = 800M, EPLLCLK = 96M
    7 00000000         ; ARMCLK = 400M, HCLK = 133M
    8 00000000         ; DDRCLK = 266M, SSMCCLK = 66M, PCLK = 66M
    9 00000000         ; HSMMC1 = 24M
   10 00000000         
   11 00000000         ; Standard definitions of Mode bits and Interrupt (I & F
                       ) flags in PSRs
   12 00000000 00000010 
                       Mode_USR
                               EQU              0x10
   13 00000000 00000011 
                       Mode_FIQ
                               EQU              0x11
   14 00000000 00000012 
                       Mode_IRQ
                               EQU              0x12
   15 00000000 00000013 
                       Mode_SVC
                               EQU              0x13
   16 00000000 00000017 
                       Mode_ABT
                               EQU              0x17
   17 00000000 0000001B 
                       Mode_UND
                               EQU              0x1B
   18 00000000 0000001F 
                       Mode_SYS
                               EQU              0x1F
   19 00000000         ; when I bit is set, IRQ is disabled
   20 00000000 00000080 
                       I_Bit   EQU              0x80
   21 00000000         ; when F bit is set, FIQ is disabled
   22 00000000 00000040 
                       F_Bit   EQU              0x40
   23 00000000         
   24 00000000         ; Stack Configuration
   25 00000000 00000020 
                       UND_Stack_Size
                               EQU              0x00000020
   26 00000000 00000020 
                       SVC_Stack_Size
                               EQU              0x00000020
   27 00000000 00000020 
                       ABT_Stack_Size
                               EQU              0x00000020
   28 00000000 00000100 
                       FIQ_Stack_Size
                               EQU              0x00000100
   29 00000000 00000400 
                       IRQ_Stack_Size
                               EQU              0x00000400



ARM Macro Assembler    Page 2 


   30 00000000 00001000 
                       USR_Stack_Size
                               EQU              0x00001000
   33 00000000 00000560 
                       ISR_Stack_Size
                               EQU              (UND_Stack_Size + SVC_Stack_Siz
e +        ABT_Stack_Size + FIQ_Stack_Size +        IRQ_Stack_Size)
   34 00000000                 AREA             STACK, NOINIT, READWRITE, ALIGN
=3
   35 00000000         Stack_Mem
                               SPACE            USR_Stack_Size
   36 00001000         __initial_sp
                               SPACE            ISR_Stack_Size
   37 00001560         Stack_Top
   38 00001560         
   39 00001560         ; Heap Configuration
   40 00001560 00000200 
                       Heap_Size
                               EQU              0x00000200
   41 00001560                 AREA             HEAP, NOINIT, READWRITE, ALIGN=
3
   42 00000000         __heap_base
   43 00000000         Heap_Mem
                               SPACE            Heap_Size
   44 00000200         __heap_limit
   45 00000200         
   46 00000200         ; Internal Memory Base Addresses
   47 00000200 40000000 
                       IRAM_BASE
                               EQU              0x40000000
   48 00000200         
   49 00000200         ; Watchdog Timer Base Address
   50 00000200 53000000 
                       WT_BASE EQU              0x53000000
   51 00000200         
   52 00000200         ; Interrupt Register Base Address
   53 00000200 4A000000 
                       INT_BASE
                               EQU              0x4A000000
   54 00000200 00000008 
                       INTMSK1_OFS
                               EQU              0x08
   55 00000200 0000001C 
                       INTSUBMSK_OFS
                               EQU              0x1C
   56 00000200 00000048 
                       INTMSK2_OFS
                               EQU              0x48
   57 00000200         
   58 00000200         ; Clock Base Address
   59 00000200 4C000000 
                       CLOCK_BASE
                               EQU              0x4C000000
   60 00000200 00000000 
                       LOCKCON0_OFS
                               EQU              0x00
   61 00000200 00000004 
                       LOCKCON1_OFS
                               EQU              0x04



ARM Macro Assembler    Page 3 


   62 00000200 00000010 
                       MPLLCON_OFS
                               EQU              0x10
   63 00000200 00000018 
                       EPLLCON_OFS
                               EQU              0x18
   64 00000200 00000020 
                       CLKSRC_OFS
                               EQU              0x20
   65 00000200 00000024 
                       CLKDIV0_OFS
                               EQU              0x24
   66 00000200 00000028 
                       CLKDIV1_OFS
                               EQU              0x28
   67 00000200 0000002C 
                       CLKDIV2_OFS
                               EQU              0x2C
   68 00000200         
   69 00000200         ; Nand controller base address
   70 00000200 4E000000 
                       NFCONF  EQU              0x4E000000
   71 00000200         
   72 00000200         ;----------------------- CODE --------------------------
                       -----------------
   73 00000200                 PRESERVE8
   74 00000200         
   75 00000200         ;  Area Definition and Entry Point
   76 00000200         ;  Startup Code must be linked first at Address at which
                        it expects to run.
   77 00000200         
   78 00000200                 AREA             RESET, CODE, READONLY
   79 00000000         ;  ENTRY
   80 00000000                 ARM
   81 00000000 EAFFFFFE 
                       Vectors B                Reset_Handler
   82 00000004 E59FF018        LDR              PC, Undef_Addr
   83 00000008 E59FF018        LDR              PC, SWI_Addr
   84 0000000C E59FF018        LDR              PC, PAbt_Addr
   85 00000010 E59FF018        LDR              PC, DAbt_Addr
   86 00000014 E59FF018        LDR              PC, Notuse_Addr
   87 00000018 EA000008 
                       JmpIRQ  B                IRQ_SaveContext
   88 0000001C         ;JmpFIQ  B JmpFIQ; 
   89 0000001C E59FF014        LDR              PC, FIQ_Addr
   90 00000020         
   91 00000020                 IMPORT           Undef_Handler
   92 00000020                 IMPORT           SWI_Handler
   93 00000020                 IMPORT           PAbt_Handler
   94 00000020                 IMPORT           DAbt_Handler
   95 00000020                 IMPORT           IRQ_Handler
   96 00000020                 IMPORT           FIQ_Handler
   97 00000020 00000000 
                       Reset_Addr
                               DCD              Reset_Handler
   98 00000024 00000000 
                       Undef_Addr
                               DCD              Undef_Handler
   99 00000028 00000000 



ARM Macro Assembler    Page 4 


                       SWI_Addr
                               DCD              SWI_Handler
  100 0000002C 00000000 
                       PAbt_Addr
                               DCD              PAbt_Handler
  101 00000030 00000000 
                       DAbt_Addr
                               DCD              DAbt_Handler
  102 00000034 00000000 
                       Notuse_Addr
                               DCD              0           ; Reserved Address 
                                                            
  103 00000038 00000000 
                       FIQ_Addr
                               DCD              FIQ_Handler
  104 0000003C 55AA1A25 
                       Magic_num
                               DCD              0x55aa1a25
  105 00000040         IRQ_SaveContext
  106 00000040         ; ±£´æÖÐ¶ÏÉÏÏÂÎÄ£¬Ö§³ÖÖÐ¶ÏÇ¶Ì×    
  107 00000040 E24EE004        SUB              LR, LR, #4  ; ¼ÆËã·µ»ØµØÖ·
  108 00000044 E92D5FFF        STMFD            SP!, {R0-R12, LR} 
                                                            ;ËùÓÐ¼Ä´æÆ÷Ñ¹Õ»±£´æ
                                                            
  109 00000048 E14F0000        MRS              R0, SPSR    ; ±£´æÖÐ¶ÏÇ°µÄCPSR(
                                                            ¼´ÏÖÔÚµÄSPSR)
  110 0000004C E92D0001        STMFD            SP!, {R0}   ;
  111 00000050 E32FF09F        MSR              CPSR_cxsf, #Mode_SYS+I_Bit 
                                                            ; ÇÐ»»µ½ÏµÍ³Ä£Ê½ 
  112 00000054 E92D4000        STMFD            SP!, {LR}   ; Ñ¹Õ»ÏµÍ³Ä£Ê½LR
  113 00000058         
  114 00000058 E59F009C        LDR              R0, =IRQ_Handler ;ÏµÍ³Ä£Ê½ÏÂ½øÐ
                                                            ÐIRQ´úÂë´¦Àí
  115 0000005C E1A0E00F        MOV              LR, PC      ; ×¼±¸º¯ÊýµÄ·µ»ØµØÖ
                                                            ·
  116 00000060 E12FFF10        BX               R0          ; µ÷ÓÃÖÐ¶Ï´¦Àíº¯Êý
  117 00000064         
  118 00000064 E8BD4000        LDMFD            SP!, {LR}   ; ³öÕ»ÏµÍ³Ä£Ê½LR
  119 00000068 E32FF092        MSR              CPSR_cxsf, #Mode_IRQ+I_Bit ; ÇÐ
                                                            »»µ½IRQÄ£Ê½     
  120 0000006C E8BD0001        LDMFD            SP!, {R0}   ; ·µ»ØÖÐ¶ÏÇ°µÄCPSR 
                                                               
  121 00000070 E16FF000        MSR              SPSR_cxsf, R0
  122 00000074 E8FD9FFF        LDMFD            SP!, {R0-R12, PC}^ ; ^±íÍ¬Ê±´Ós
                                                            psr»Ö¸´¸øcpsr
  123 00000078         
  124 00000078                 EXPORT           Reset_Handler
  125 00000078         Reset_Handler
  126 00000078         ;/******************************************************
                       *****************/
  127 00000078         ; ¿´ÃÅ¹·¹Ø±Õ
  128 00000078 E3A00453        LDR              R0, =WT_BASE
  129 0000007C E3A01000        LDR              R1, =0
  130 00000080 E5801000        STR              R1, [R0]
  131 00000084         
  132 00000084         ;/******************************************************
                       *****************/
  133 00000084         ; ¹Ø±ÕËùÓÐÍâÉèÖÐ¶Ï
  134 00000084 E3A0044A        LDR              R0, =INT_BASE



ARM Macro Assembler    Page 5 


  135 00000088 E3E01000        LDR              R1, =0xFFFFFFFF
  136 0000008C E5801008        STR              R1, [R0, #INTMSK1_OFS]
  137 00000090 E5801048        STR              R1, [R0, #INTMSK2_OFS]
  138 00000094 E580101C        STR              R1, [R0, #INTSUBMSK_OFS]
  139 00000098         
  140 00000098 E59FD060        LDR              SP, =Stack_Top
  141 0000009C         ;/******************************************************
                       ******************/    
  142 0000009C         ; MMU³õÊ¼»¯    
  143 0000009C                 IMPORT           MMU_Init
  144 0000009C EBFFFFFE        BL               MMU_Init
  145 000000A0         
  146 000000A0         ;/******************************************************
                       *******************/
  147 000000A0         ; ¶ÑÕ»³õÊ¼»¯
  148 000000A0 E59F0058        LDR              R0, =Stack_Top
  149 000000A4         
  150 000000A4         ;  Enter Undefined Instruction Mode and set its Stack Po
                       inter
  151 000000A4 E321F0DB        MSR              CPSR_c, #Mode_UND:OR:I_Bit:OR:F
_Bit
  152 000000A8 E1A0D000        MOV              SP, R0
  153 000000AC E2400020        SUB              R0, R0, #UND_Stack_Size
  154 000000B0         
  155 000000B0         ;  Enter Abort Mode and set its Stack Pointer
  156 000000B0 E321F0D7        MSR              CPSR_c, #Mode_ABT:OR:I_Bit:OR:F
_Bit
  157 000000B4 E1A0D000        MOV              SP, R0
  158 000000B8 E2400020        SUB              R0, R0, #ABT_Stack_Size
  159 000000BC         
  160 000000BC         ;  Enter FIQ Mode and set its Stack Pointer
  161 000000BC E321F0D1        MSR              CPSR_c, #Mode_FIQ:OR:I_Bit:OR:F
_Bit
  162 000000C0 E1A0D000        MOV              SP, R0
  163 000000C4 E2400C01        SUB              R0, R0, #FIQ_Stack_Size
  164 000000C8         
  165 000000C8         ;  Enter IRQ Mode and set its Stack Pointer
  166 000000C8 E321F0D2        MSR              CPSR_c, #Mode_IRQ:OR:I_Bit:OR:F
_Bit
  167 000000CC E1A0D000        MOV              SP, R0
  168 000000D0 E2400B01        SUB              R0, R0, #IRQ_Stack_Size
  169 000000D4         
  170 000000D4         ;  Enter Supervisor Mode and set its Stack Pointer
  171 000000D4 E321F0D3        MSR              CPSR_c, #Mode_SVC:OR:I_Bit:OR:F
_Bit
  172 000000D8 E1A0D000        MOV              SP, R0
  173 000000DC E2400020        SUB              R0, R0, #SVC_Stack_Size
  174 000000E0         
  175 000000E0         ;  Enter System Mode and set its Stack Pointer
  176 000000E0 E321F01F        MSR              CPSR_c, #Mode_SYS
  177 000000E4 E1A0D000        MOV              SP, R0
  178 000000E8 E24DAA01        SUB              SL, SP, #USR_Stack_Size
  179 000000EC         
  180 000000EC         ; ÊÇ·ñÊ¹ÓÃÁËKEILµÄÎ¢¿â
  181 000000EC                 IF               :DEF:__MICROLIB
  184 000000EC E1A0D000        MOV              SP, R0
  185 000000F0 E24DAA01        SUB              SL, SP, #USR_Stack_Size
  186 000000F4                 ENDIF
  187 000000F4         



ARM Macro Assembler    Page 6 


  188 000000F4         ;/******************************************************
                       *****************/
  189 000000F4         ; ¾ø¶ÔµØÖ·Ìø×ªµ½cÈë¿Ú
  190 000000F4                 IMPORT           __main
  191 000000F4 E59F0008        LDR              R0, =__main
  192 000000F8 E12FFF10        BX               R0
  193 000000FC         
  194 000000FC                 IF               :DEF:__MICROLIB
  200 000000FC         ; User Initial Stack & Heap
  201 000000FC 00000000 
              00000000 
              00000000         AREA             |.text|, CODE, READONLY
  202 00000000         
  203 00000000                 IMPORT           __use_two_region_memory
  204 00000000                 EXPORT           __user_initial_stackheap
  205 00000000         __user_initial_stackheap
  206 00000000         
  207 00000000 E59F000C        LDR              R0, =  Heap_Mem
  208 00000004 E59F100C        LDR              R1, =(Stack_Mem + USR_Stack_Siz
e)
  209 00000008 E59F200C        LDR              R2, = (Heap_Mem +      Heap_Siz
e)
  210 0000000C E59F300C        LDR              R3, = Stack_Mem
  211 00000010 E12FFF1E        BX               LR
  212 00000014                 ENDIF
  213 00000014         
  214 00000014                 END
              00000000 
              00001000 
              00000200 
              00000000 
Command Line: --debug --xref --diag_suppress=9931 --cpu=ARM926EJ-S --apcs=inter
work --depend=.\objects\s3c2416.d -o.\objects\s3c2416.o -IC:\Keil_v5\ARM\RV31\I
NC -IC:\Keil_v5\ARM\CMSIS\Include -IC:\Keil_v5\ARM\Inc\Samsung --predefine="__U
VISION_VERSION SETA 523" --list=.\s3c2416.lst ..\System\s3c2416.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

STACK 00000000

Symbol: STACK
   Definitions
      At line 34 in file ..\System\s3c2416.s
   Uses
      None
Comment: STACK unused
Stack_Mem 00000000

Symbol: Stack_Mem
   Definitions
      At line 35 in file ..\System\s3c2416.s
   Uses
      At line 208 in file ..\System\s3c2416.s
      At line 210 in file ..\System\s3c2416.s

Stack_Top 00001560

Symbol: Stack_Top
   Definitions
      At line 37 in file ..\System\s3c2416.s
   Uses
      At line 140 in file ..\System\s3c2416.s
      At line 148 in file ..\System\s3c2416.s

__initial_sp 00001000

Symbol: __initial_sp
   Definitions
      At line 36 in file ..\System\s3c2416.s
   Uses
      None
Comment: __initial_sp unused
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

HEAP 00000000

Symbol: HEAP
   Definitions
      At line 41 in file ..\System\s3c2416.s
   Uses
      None
Comment: HEAP unused
Heap_Mem 00000000

Symbol: Heap_Mem
   Definitions
      At line 43 in file ..\System\s3c2416.s
   Uses
      At line 207 in file ..\System\s3c2416.s
      At line 209 in file ..\System\s3c2416.s

__heap_base 00000000

Symbol: __heap_base
   Definitions
      At line 42 in file ..\System\s3c2416.s
   Uses
      None
Comment: __heap_base unused
__heap_limit 00000200

Symbol: __heap_limit
   Definitions
      At line 44 in file ..\System\s3c2416.s
   Uses
      None
Comment: __heap_limit unused
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

DAbt_Addr 00000030

Symbol: DAbt_Addr
   Definitions
      At line 101 in file ..\System\s3c2416.s
   Uses
      At line 85 in file ..\System\s3c2416.s
Comment: DAbt_Addr used once
FIQ_Addr 00000038

Symbol: FIQ_Addr
   Definitions
      At line 103 in file ..\System\s3c2416.s
   Uses
      At line 89 in file ..\System\s3c2416.s
Comment: FIQ_Addr used once
IRQ_SaveContext 00000040

Symbol: IRQ_SaveContext
   Definitions
      At line 105 in file ..\System\s3c2416.s
   Uses
      At line 87 in file ..\System\s3c2416.s
Comment: IRQ_SaveContext used once
JmpIRQ 00000018

Symbol: JmpIRQ
   Definitions
      At line 87 in file ..\System\s3c2416.s
   Uses
      None
Comment: JmpIRQ unused
Magic_num 0000003C

Symbol: Magic_num
   Definitions
      At line 104 in file ..\System\s3c2416.s
   Uses
      None
Comment: Magic_num unused
Notuse_Addr 00000034

Symbol: Notuse_Addr
   Definitions
      At line 102 in file ..\System\s3c2416.s
   Uses
      At line 86 in file ..\System\s3c2416.s
Comment: Notuse_Addr used once
PAbt_Addr 0000002C

Symbol: PAbt_Addr
   Definitions
      At line 100 in file ..\System\s3c2416.s
   Uses
      At line 84 in file ..\System\s3c2416.s
Comment: PAbt_Addr used once
RESET 00000000

Symbol: RESET



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 78 in file ..\System\s3c2416.s
   Uses
      None
Comment: RESET unused
Reset_Addr 00000020

Symbol: Reset_Addr
   Definitions
      At line 97 in file ..\System\s3c2416.s
   Uses
      None
Comment: Reset_Addr unused
Reset_Handler 00000078

Symbol: Reset_Handler
   Definitions
      At line 125 in file ..\System\s3c2416.s
   Uses
      At line 81 in file ..\System\s3c2416.s
      At line 97 in file ..\System\s3c2416.s
      At line 124 in file ..\System\s3c2416.s

SWI_Addr 00000028

Symbol: SWI_Addr
   Definitions
      At line 99 in file ..\System\s3c2416.s
   Uses
      At line 83 in file ..\System\s3c2416.s
Comment: SWI_Addr used once
Undef_Addr 00000024

Symbol: Undef_Addr
   Definitions
      At line 98 in file ..\System\s3c2416.s
   Uses
      At line 82 in file ..\System\s3c2416.s
Comment: Undef_Addr used once
Vectors 00000000

Symbol: Vectors
   Definitions
      At line 81 in file ..\System\s3c2416.s
   Uses
      None
Comment: Vectors unused
13 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 201 in file ..\System\s3c2416.s
   Uses
      None
Comment: .text unused
__user_initial_stackheap 00000000

Symbol: __user_initial_stackheap
   Definitions
      At line 205 in file ..\System\s3c2416.s
   Uses
      At line 204 in file ..\System\s3c2416.s
Comment: __user_initial_stackheap used once
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ABT_Stack_Size 00000020

Symbol: ABT_Stack_Size
   Definitions
      At line 27 in file ..\System\s3c2416.s
   Uses
      At line 33 in file ..\System\s3c2416.s
      At line 158 in file ..\System\s3c2416.s

CLKDIV0_OFS 00000024

Symbol: CLKDIV0_OFS
   Definitions
      At line 65 in file ..\System\s3c2416.s
   Uses
      None
Comment: CLKDIV0_OFS unused
CLKDIV1_OFS 00000028

Symbol: CLKDIV1_OFS
   Definitions
      At line 66 in file ..\System\s3c2416.s
   Uses
      None
Comment: CLKDIV1_OFS unused
CLKDIV2_OFS 0000002C

Symbol: CLKDIV2_OFS
   Definitions
      At line 67 in file ..\System\s3c2416.s
   Uses
      None
Comment: CLKDIV2_OFS unused
CLKSRC_OFS 00000020

Symbol: CLKSRC_OFS
   Definitions
      At line 64 in file ..\System\s3c2416.s
   Uses
      None
Comment: CLKSRC_OFS unused
CLOCK_BASE 4C000000

Symbol: CLOCK_BASE
   Definitions
      At line 59 in file ..\System\s3c2416.s
   Uses
      None
Comment: CLOCK_BASE unused
EPLLCON_OFS 00000018

Symbol: EPLLCON_OFS
   Definitions
      At line 63 in file ..\System\s3c2416.s
   Uses
      None
Comment: EPLLCON_OFS unused
FIQ_Stack_Size 00000100




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

Symbol: FIQ_Stack_Size
   Definitions
      At line 28 in file ..\System\s3c2416.s
   Uses
      At line 33 in file ..\System\s3c2416.s
      At line 163 in file ..\System\s3c2416.s

F_Bit 00000040

Symbol: F_Bit
   Definitions
      At line 22 in file ..\System\s3c2416.s
   Uses
      At line 151 in file ..\System\s3c2416.s
      At line 156 in file ..\System\s3c2416.s
      At line 161 in file ..\System\s3c2416.s
      At line 166 in file ..\System\s3c2416.s
      At line 171 in file ..\System\s3c2416.s

Heap_Size 00000200

Symbol: Heap_Size
   Definitions
      At line 40 in file ..\System\s3c2416.s
   Uses
      At line 43 in file ..\System\s3c2416.s
      At line 209 in file ..\System\s3c2416.s

INTMSK1_OFS 00000008

Symbol: INTMSK1_OFS
   Definitions
      At line 54 in file ..\System\s3c2416.s
   Uses
      At line 136 in file ..\System\s3c2416.s
Comment: INTMSK1_OFS used once
INTMSK2_OFS 00000048

Symbol: INTMSK2_OFS
   Definitions
      At line 56 in file ..\System\s3c2416.s
   Uses
      At line 137 in file ..\System\s3c2416.s
Comment: INTMSK2_OFS used once
INTSUBMSK_OFS 0000001C

Symbol: INTSUBMSK_OFS
   Definitions
      At line 55 in file ..\System\s3c2416.s
   Uses
      At line 138 in file ..\System\s3c2416.s
Comment: INTSUBMSK_OFS used once
INT_BASE 4A000000

Symbol: INT_BASE
   Definitions
      At line 53 in file ..\System\s3c2416.s
   Uses
      At line 134 in file ..\System\s3c2416.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

Comment: INT_BASE used once
IRAM_BASE 40000000

Symbol: IRAM_BASE
   Definitions
      At line 47 in file ..\System\s3c2416.s
   Uses
      None
Comment: IRAM_BASE unused
IRQ_Stack_Size 00000400

Symbol: IRQ_Stack_Size
   Definitions
      At line 29 in file ..\System\s3c2416.s
   Uses
      At line 33 in file ..\System\s3c2416.s
      At line 168 in file ..\System\s3c2416.s

ISR_Stack_Size 00000560

Symbol: ISR_Stack_Size
   Definitions
      At line 33 in file ..\System\s3c2416.s
   Uses
      At line 36 in file ..\System\s3c2416.s
Comment: ISR_Stack_Size used once
I_Bit 00000080

Symbol: I_Bit
   Definitions
      At line 20 in file ..\System\s3c2416.s
   Uses
      At line 111 in file ..\System\s3c2416.s
      At line 119 in file ..\System\s3c2416.s
      At line 151 in file ..\System\s3c2416.s
      At line 156 in file ..\System\s3c2416.s
      At line 161 in file ..\System\s3c2416.s
      At line 166 in file ..\System\s3c2416.s
      At line 171 in file ..\System\s3c2416.s

LOCKCON0_OFS 00000000

Symbol: LOCKCON0_OFS
   Definitions
      At line 60 in file ..\System\s3c2416.s
   Uses
      None
Comment: LOCKCON0_OFS unused
LOCKCON1_OFS 00000004

Symbol: LOCKCON1_OFS
   Definitions
      At line 61 in file ..\System\s3c2416.s
   Uses
      None
Comment: LOCKCON1_OFS unused
MPLLCON_OFS 00000010

Symbol: MPLLCON_OFS



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 62 in file ..\System\s3c2416.s
   Uses
      None
Comment: MPLLCON_OFS unused
Mode_ABT 00000017

Symbol: Mode_ABT
   Definitions
      At line 16 in file ..\System\s3c2416.s
   Uses
      At line 156 in file ..\System\s3c2416.s
Comment: Mode_ABT used once
Mode_FIQ 00000011

Symbol: Mode_FIQ
   Definitions
      At line 13 in file ..\System\s3c2416.s
   Uses
      At line 161 in file ..\System\s3c2416.s
Comment: Mode_FIQ used once
Mode_IRQ 00000012

Symbol: Mode_IRQ
   Definitions
      At line 14 in file ..\System\s3c2416.s
   Uses
      At line 119 in file ..\System\s3c2416.s
      At line 166 in file ..\System\s3c2416.s

Mode_SVC 00000013

Symbol: Mode_SVC
   Definitions
      At line 15 in file ..\System\s3c2416.s
   Uses
      At line 171 in file ..\System\s3c2416.s
Comment: Mode_SVC used once
Mode_SYS 0000001F

Symbol: Mode_SYS
   Definitions
      At line 18 in file ..\System\s3c2416.s
   Uses
      At line 111 in file ..\System\s3c2416.s
      At line 176 in file ..\System\s3c2416.s

Mode_UND 0000001B

Symbol: Mode_UND
   Definitions
      At line 17 in file ..\System\s3c2416.s
   Uses
      At line 151 in file ..\System\s3c2416.s
Comment: Mode_UND used once
Mode_USR 00000010

Symbol: Mode_USR
   Definitions



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

      At line 12 in file ..\System\s3c2416.s
   Uses
      None
Comment: Mode_USR unused
NFCONF 4E000000

Symbol: NFCONF
   Definitions
      At line 70 in file ..\System\s3c2416.s
   Uses
      None
Comment: NFCONF unused
SVC_Stack_Size 00000020

Symbol: SVC_Stack_Size
   Definitions
      At line 26 in file ..\System\s3c2416.s
   Uses
      At line 33 in file ..\System\s3c2416.s
      At line 173 in file ..\System\s3c2416.s

UND_Stack_Size 00000020

Symbol: UND_Stack_Size
   Definitions
      At line 25 in file ..\System\s3c2416.s
   Uses
      At line 33 in file ..\System\s3c2416.s
      At line 153 in file ..\System\s3c2416.s

USR_Stack_Size 00001000

Symbol: USR_Stack_Size
   Definitions
      At line 30 in file ..\System\s3c2416.s
   Uses
      At line 35 in file ..\System\s3c2416.s
      At line 178 in file ..\System\s3c2416.s
      At line 185 in file ..\System\s3c2416.s
      At line 208 in file ..\System\s3c2416.s

WT_BASE 53000000

Symbol: WT_BASE
   Definitions
      At line 50 in file ..\System\s3c2416.s
   Uses
      At line 128 in file ..\System\s3c2416.s
Comment: WT_BASE used once
33 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

DAbt_Handler 00000000

Symbol: DAbt_Handler
   Definitions
      At line 94 in file ..\System\s3c2416.s
   Uses
      At line 101 in file ..\System\s3c2416.s
Comment: DAbt_Handler used once
FIQ_Handler 00000000

Symbol: FIQ_Handler
   Definitions
      At line 96 in file ..\System\s3c2416.s
   Uses
      At line 103 in file ..\System\s3c2416.s
Comment: FIQ_Handler used once
IRQ_Handler 00000000

Symbol: IRQ_Handler
   Definitions
      At line 95 in file ..\System\s3c2416.s
   Uses
      At line 114 in file ..\System\s3c2416.s
Comment: IRQ_Handler used once
MMU_Init 00000000

Symbol: MMU_Init
   Definitions
      At line 143 in file ..\System\s3c2416.s
   Uses
      At line 144 in file ..\System\s3c2416.s
Comment: MMU_Init used once
PAbt_Handler 00000000

Symbol: PAbt_Handler
   Definitions
      At line 93 in file ..\System\s3c2416.s
   Uses
      At line 100 in file ..\System\s3c2416.s
Comment: PAbt_Handler used once
SWI_Handler 00000000

Symbol: SWI_Handler
   Definitions
      At line 92 in file ..\System\s3c2416.s
   Uses
      At line 99 in file ..\System\s3c2416.s
Comment: SWI_Handler used once
Undef_Handler 00000000

Symbol: Undef_Handler
   Definitions
      At line 91 in file ..\System\s3c2416.s
   Uses
      At line 98 in file ..\System\s3c2416.s
Comment: Undef_Handler used once
__main 00000000

Symbol: __main



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
External symbols

   Definitions
      At line 190 in file ..\System\s3c2416.s
   Uses
      At line 191 in file ..\System\s3c2416.s
Comment: __main used once
__use_two_region_memory 00000000

Symbol: __use_two_region_memory
   Definitions
      At line 203 in file ..\System\s3c2416.s
   Uses
      None
Comment: __use_two_region_memory unused
9 symbols
404 symbols in table
