# Devices Measures

## Transistor dimensions
All the measures are in nm and reporting the average.
"Size" indicates a cumulative value that includes the transistor dimension and safety distances along the X direction (see the Hi-Fi paper for reference).
ISO and OC appears only in devices that employ offset cancelling circuits.


### A DDR5

COL [w]: 248 [l]: 68 [size]: 762

SAP [w]: 274 [l]: 101 [size]: 484

SAN [w]: 368 [l]: 99 [size]: 499

EQ [w]: 292 [l]: 123

PRE [w]: 139 [l]: 76

ISO [w]: 146 [l]: 62 [size]: 226

OC [w]: 146 [l]: 62


### A DDR4

COL [w]: 174 [l]: 58 [size]: 617

SAP [w]: 271 [l]: 96 [size]: 443

SAN [w]: 389 [l]: 95 [size]: 471

EQ [w]: 290 [l]: 160

PRE [w]: 136 [l]: 128

ISO [w]: 145 [l]: 73 [size]: 263

OC [w]: 145 [l]: 80


### B DDR4

COL [w]: 241 [l]: 82 [size]: 896

SAP [w]: 421 [l]: 88 [size]: 542

SAN [w]: 516 [l]: 88 [size]: 670

EQ [w]: 160 [l]: 69

PRE [w]: 104 [l]: 101


### B DDR5

COL [w]: 122 [l]: 57 [size]: 424

SAP [w]: 236 [l]: 78 [size]: 285

SAN [w]: 278 [l]: 82 [size]: 331

EQ [w]: 335 [l]: 67

PRE [w]: 169 [l]: 34

ISO [w]: 168 [l]: 35 [size]: 120

OC [w]: 168 [l]: 33


### C DDR4

COL [w]: 153 [l]: 55 [size]: 459

SAP [w]: 220 [l]: 98 [size]: 329

SAN [w]: 349 [l]: 99 [size]: 424

EQ [w]: 165 [l]: 50

PRE [w]: 52 [l]: 63


### C DDR5

COL [w]: 186 [l]: 75 [size]: 597

SAP [w]: 265 [l]: 113 [size]: 375

SAN [w]: 428 [l]: 125 [size]: 523

EQ [w]: 143 [l]: 63

PRE [w]: 75 [l]: 58



## Sense amplifier and MAT regions

### Sense amplifier area (width (y) * height (x), as seen in the paper)
All values are in nm.

### SAs Width:

54600 A4

64500 B4

56700 C4

52900 A5

51800 B5

54400 C5


### SAs Height:

8020 A4

8560 B4

7400 C4

8680 A5

10290 B5

7300 C5


### Mat height (x) (the width is the same as the sense amplifier area):

45500 A4

35300 B4

35700 C4

58600 A5

56700 B5

33200 C5


### Ratios of MATs/chip [%]

60.57 A4

58.36 B4

54.90 C4

55.24 A5

53.07 B5

62.12 C5

### Ratios of SAs/chip [%]

10.67 A4

14.15 B4

11.38 C4

8.18 A5

9.36 B5

13.66 C5