{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 22:58:44 2022 " "Info: Processing started: Tue Jun 28 22:58:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DR -c DR --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DR -c DR --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "gate " "Info: Assuming node \"gate\" is a latch enable. Will not compute fmax for this pin." {  } { { "DR.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据缓存器-DR/DR/DR.bdf" { { 288 328 496 304 "gate" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[5\] DR_data\[5\] gate 5.507 ns register " "Info: tsu for register \"lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[5\]\" (data pin = \"DR_data\[5\]\", clock pin = \"gate\") is 5.507 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.313 ns + Longest pin register " "Info: + Longest pin to register delay is 7.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns DR_data\[5\] 1 PIN PIN_W15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W15; Fanout = 1; PIN Node = 'DR_data\[5\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR_data[5] } "NODE_NAME" } } { "DR.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据缓存器-DR/DR/DR.bdf" { { 272 328 496 288 "DR_data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.218 ns) + CELL(0.275 ns) 7.313 ns lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[5\] 2 REG LCCOMB_X36_Y28_N28 1 " "Info: 2: + IC(6.218 ns) + CELL(0.275 ns) = 7.313 ns; Loc. = LCCOMB_X36_Y28_N28; Fanout = 1; REG Node = 'lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[5\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "6.493 ns" { DR_data[5] lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.095 ns ( 14.97 % ) " "Info: Total cell delay = 1.095 ns ( 14.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.218 ns ( 85.03 % ) " "Info: Total interconnect delay = 6.218 ns ( 85.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.313 ns" { DR_data[5] lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.313 ns" { DR_data[5] {} DR_data[5]~combout {} lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] {} } { 0.000ns 0.000ns 6.218ns } { 0.000ns 0.820ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.825 ns + " "Info: + Micro setup delay of destination is 0.825 ns" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "gate destination 2.631 ns - Shortest register " "Info: - Shortest clock path from clock \"gate\" to destination register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns gate 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'gate'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate } "NODE_NAME" } } { "DR.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据缓存器-DR/DR/DR.bdf" { { 288 328 496 304 "gate" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns gate~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'gate~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { gate gate~clkctrl } "NODE_NAME" } } { "DR.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据缓存器-DR/DR/DR.bdf" { { 288 328 496 304 "gate" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.150 ns) 2.631 ns lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[5\] 3 REG LCCOMB_X36_Y28_N28 1 " "Info: 3: + IC(1.364 ns) + CELL(0.150 ns) = 2.631 ns; Loc. = LCCOMB_X36_Y28_N28; Fanout = 1; REG Node = 'lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[5\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { gate~clkctrl lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 43.67 % ) " "Info: Total cell delay = 1.149 ns ( 43.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.482 ns ( 56.33 % ) " "Info: Total interconnect delay = 1.482 ns ( 56.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { gate gate~clkctrl lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { gate {} gate~combout {} gate~clkctrl {} lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] {} } { 0.000ns 0.000ns 0.118ns 1.364ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.313 ns" { DR_data[5] lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.313 ns" { DR_data[5] {} DR_data[5]~combout {} lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] {} } { 0.000ns 0.000ns 6.218ns } { 0.000ns 0.820ns 0.275ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { gate gate~clkctrl lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { gate {} gate~combout {} gate~clkctrl {} lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] {} } { 0.000ns 0.000ns 0.118ns 1.364ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "gate F\[5\] lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[5\] 8.168 ns register " "Info: tco from clock \"gate\" to destination pin \"F\[5\]\" through register \"lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[5\]\" is 8.168 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "gate source 2.631 ns + Longest register " "Info: + Longest clock path from clock \"gate\" to source register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns gate 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'gate'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate } "NODE_NAME" } } { "DR.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据缓存器-DR/DR/DR.bdf" { { 288 328 496 304 "gate" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns gate~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'gate~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { gate gate~clkctrl } "NODE_NAME" } } { "DR.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据缓存器-DR/DR/DR.bdf" { { 288 328 496 304 "gate" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.150 ns) 2.631 ns lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[5\] 3 REG LCCOMB_X36_Y28_N28 1 " "Info: 3: + IC(1.364 ns) + CELL(0.150 ns) = 2.631 ns; Loc. = LCCOMB_X36_Y28_N28; Fanout = 1; REG Node = 'lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[5\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { gate~clkctrl lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 43.67 % ) " "Info: Total cell delay = 1.149 ns ( 43.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.482 ns ( 56.33 % ) " "Info: Total interconnect delay = 1.482 ns ( 56.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { gate gate~clkctrl lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { gate {} gate~combout {} gate~clkctrl {} lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] {} } { 0.000ns 0.000ns 0.118ns 1.364ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.537 ns + Longest register pin " "Info: + Longest register to pin delay is 5.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[5\] 1 REG LCCOMB_X36_Y28_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X36_Y28_N28; Fanout = 1; REG Node = 'lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[5\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.875 ns) + CELL(2.662 ns) 5.537 ns F\[5\] 2 PIN PIN_D1 0 " "Info: 2: + IC(2.875 ns) + CELL(2.662 ns) = 5.537 ns; Loc. = PIN_D1; Fanout = 0; PIN Node = 'F\[5\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.537 ns" { lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] F[5] } "NODE_NAME" } } { "DR.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据缓存器-DR/DR/DR.bdf" { { 272 784 960 288 "F\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.662 ns ( 48.08 % ) " "Info: Total cell delay = 2.662 ns ( 48.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.875 ns ( 51.92 % ) " "Info: Total interconnect delay = 2.875 ns ( 51.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.537 ns" { lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] F[5] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "5.537 ns" { lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] {} F[5] {} } { 0.000ns 2.875ns } { 0.000ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { gate gate~clkctrl lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { gate {} gate~combout {} gate~clkctrl {} lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] {} } { 0.000ns 0.000ns 0.118ns 1.364ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.537 ns" { lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] F[5] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "5.537 ns" { lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] {} F[5] {} } { 0.000ns 2.875ns } { 0.000ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[7\] DR_data\[7\] gate 0.036 ns register " "Info: th for register \"lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[7\]\" (data pin = \"DR_data\[7\]\", clock pin = \"gate\") is 0.036 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "gate destination 2.632 ns + Longest register " "Info: + Longest clock path from clock \"gate\" to destination register is 2.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns gate 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'gate'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate } "NODE_NAME" } } { "DR.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据缓存器-DR/DR/DR.bdf" { { 288 328 496 304 "gate" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns gate~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'gate~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { gate gate~clkctrl } "NODE_NAME" } } { "DR.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据缓存器-DR/DR/DR.bdf" { { 288 328 496 304 "gate" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.365 ns) + CELL(0.150 ns) 2.632 ns lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[7\] 3 REG LCCOMB_X36_Y28_N16 1 " "Info: 3: + IC(1.365 ns) + CELL(0.150 ns) = 2.632 ns; Loc. = LCCOMB_X36_Y28_N16; Fanout = 1; REG Node = 'lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[7\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { gate~clkctrl lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 43.66 % ) " "Info: Total cell delay = 1.149 ns ( 43.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.483 ns ( 56.34 % ) " "Info: Total interconnect delay = 1.483 ns ( 56.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { gate gate~clkctrl lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { gate {} gate~combout {} gate~clkctrl {} lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 0.118ns 1.365ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.596 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.596 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns DR_data\[7\] 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'DR_data\[7\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR_data[7] } "NODE_NAME" } } { "DR.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/数据缓存器-DR/DR/DR.bdf" { { 272 328 496 288 "DR_data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.415 ns) 2.596 ns lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[7\] 2 REG LCCOMB_X36_Y28_N16 1 " "Info: 2: + IC(1.202 ns) + CELL(0.415 ns) = 2.596 ns; Loc. = LCCOMB_X36_Y28_N16; Fanout = 1; REG Node = 'lpm_latch8_DR:inst\|lpm_latch:lpm_latch_component\|latches\[7\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { DR_data[7] lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.394 ns ( 53.70 % ) " "Info: Total cell delay = 1.394 ns ( 53.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.202 ns ( 46.30 % ) " "Info: Total interconnect delay = 1.202 ns ( 46.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { DR_data[7] lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.596 ns" { DR_data[7] {} DR_data[7]~combout {} lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 1.202ns } { 0.000ns 0.979ns 0.415ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { gate gate~clkctrl lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { gate {} gate~combout {} gate~clkctrl {} lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 0.118ns 1.365ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { DR_data[7] lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.596 ns" { DR_data[7] {} DR_data[7]~combout {} lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 1.202ns } { 0.000ns 0.979ns 0.415ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 22:58:44 2022 " "Info: Processing ended: Tue Jun 28 22:58:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
