Reading resource constraints from BULB_resources/r/2Alu2Mul

Available resources:
RES00:		And, Or, Mem, Add, Cmp, Other, Shift, Sub, 
RES01:		And, Or, Mem, Add, Cmp, Other, Shift, Sub, 
RES02:		Mul, Div, 
RES03:		Mul, Div, 

Available operations:
Mem:		RES00, RES01, 
Add:		RES00, RES01, 
Sub:		RES00, RES01, 
Mul:		RES02, RES03, 
Div:		RES02, RES03, 
Shift:		RES00, RES01, 
And:		RES00, RES01, 
Or:		RES00, RES01, 
Cmp:		RES00, RES01, 
Other:		RES00, RES01, 
Slack:		
A:		
B:		

PARSING INPUT GRAPH: graphs/SIMD512Digest-compress-1878-2280.dot
DOING ASAP SCHEDULE
Found schedule of length 16 with 111 nodes

n1--1906:DMA_LOAD(ref) : [0:1]
n92--1891:ISHR : [0:0]
n4--1898:DMA_LOAD(ref) : [0:1]
n5--2138:IADD : [0:0]
n52--2042:IADD : [0:0]
n85--2187:IADD : [0:0]
n54--2236:IADD : [0:0]
n75--1996:IADD : [0:0]
n110--1882:IFGE : [0:0]
n100--1950:IADD : [0:0]
n39--2090:IADD : [0:0]
n108--1904:IADD : [0:0]
n109--2277:IADD : [0:0]
n64--1893:IADD : [1:1]
n23--1894:DMA_LOAD : [2:3]
n90--2166:IADD : [4:4]
n61--1958:IADD : [4:4]
n94--2022:IADD : [4:4]
n50--2070:IADD : [4:4]
n60--2051:IADD : [4:4]
n41--2147:IADD : [4:4]
n86--1930:IADD : [4:4]
n78--2004:IADD : [4:4]
n22--2215:IADD : [4:4]
n69--2245:IADD : [4:4]
n13--1912:IADD : [4:4]
n59--2118:IADD : [4:4]
n29--2264:IADD : [4:4]
n104--2196:IADD : [4:4]
n19--2099:IADD : [4:4]
n105--1976:IADD : [4:4]
n2--1932:IADD : [5:5]
n81--2024:IADD : [5:5]
n91--2120:IADD : [5:5]
n63--2053:IADD : [5:5]
n8--2149:IADD : [5:5]
n62--2217:IADD : [5:5]
n95--2198:IADD : [5:5]
n31--2006:IADD : [5:5]
n89--2168:IADD : [5:5]
n12--1914:IADD : [5:5]
n58--1978:IADD : [5:5]
n49--2072:IADD : [5:5]
n48--1960:IADD : [5:5]
n37--2247:IADD : [5:5]
n18--2101:IADD : [5:5]
n28--2266:IADD : [5:5]
n0--1933:DMA_LOAD : [6:7]
n80--2025:DMA_LOAD : [6:7]
n7--2150:DMA_LOAD : [6:7]
n71--2073:DMA_LOAD : [6:7]
n96--2054:DMA_LOAD : [6:7]
n30--2007:DMA_LOAD : [6:7]
n21--2121:DMA_LOAD : [6:7]
n67--1915:DMA_LOAD : [6:7]
n88--2169:DMA_LOAD : [6:7]
n66--2267:DMA_LOAD : [6:7]
n47--1961:DMA_LOAD : [6:7]
n36--2248:DMA_LOAD : [6:7]
n35--2199:DMA_LOAD : [6:7]
n57--1979:DMA_LOAD : [6:7]
n15--2102:DMA_LOAD : [6:7]
n103--2218:DMA_LOAD : [6:7]
n70--2011:IMUL : [8:11]
n93--2222:IMUL : [8:11]
n73--1937:IMUL : [8:11]
n87--2173:IMUL : [8:11]
n65--2271:IMUL : [8:11]
n20--2125:IMUL : [8:11]
n34--2077:IMUL : [8:11]
n77--2252:IMUL : [8:11]
n33--2203:IMUL : [8:11]
n25--1965:IMUL : [8:11]
n14--2106:IMUL : [8:11]
n79--2029:IMUL : [8:11]
n68--1919:IMUL : [8:11]
n46--1983:IMUL : [8:11]
n17--2154:IMUL : [8:11]
n106--2058:IMUL : [8:11]
n72--1940:ISHL : [12:12]
n83--1922:IAND : [12:12]
n43--2255:IAND : [12:12]
n32--2206:IAND : [12:12]
n98--2032:ISHL : [12:12]
n10--2061:IAND : [12:12]
n97--2014:IAND : [12:12]
n56--2225:ISHL : [12:12]
n45--1986:ISHL : [12:12]
n44--2274:ISHL : [12:12]
n11--2080:ISHL : [12:12]
n24--1968:IAND : [12:12]
n27--2176:ISHL : [12:12]
n16--2157:IAND : [12:12]
n26--2128:ISHL : [12:12]
n102--2109:IAND : [12:12]
n101--1987:IADD : [13:13]
n6--2177:IADD : [13:13]
n82--1941:IADD : [13:13]
n9--2081:IADD : [13:13]
n40--2129:IADD : [13:13]
n76--2033:IADD : [13:13]
n42--2275:IADD : [13:13]
n55--2226:IADD : [13:13]
n38--2130:DMA_STORE : [14:15]
n3--2178:DMA_STORE : [14:15]
n107--1942:DMA_STORE : [14:15]
n74--2034:DMA_STORE : [14:15]
n51--2082:DMA_STORE : [14:15]
n84--2227:DMA_STORE : [14:15]
n53--2276:DMA_STORE : [14:15]
n99--1988:DMA_STORE : [14:15]

FINISHED ASAP SCHEDULE

DOING LAZY ALAP SCHEDULE
Found schedule of length 186 with 111 nodes

n92--1891:ISHR : [0:0]
n64--1893:IADD : [1:1]
n23--1894:DMA_LOAD : [2:3]
n1--1906:DMA_LOAD(ref) : [4:5]
n90--2166:IADD : [6:6]
n94--2022:IADD : [7:7]
n50--2070:IADD : [8:8]
n61--1958:IADD : [9:9]
n60--2051:IADD : [10:10]
n41--2147:IADD : [11:11]
n86--1930:IADD : [12:12]
n78--2004:IADD : [13:13]
n22--2215:IADD : [14:14]
n69--2245:IADD : [15:15]
n13--1912:IADD : [16:16]
n59--2118:IADD : [17:17]
n29--2264:IADD : [18:18]
n104--2196:IADD : [19:19]
n19--2099:IADD : [20:20]
n105--1976:IADD : [21:21]
n2--1932:IADD : [22:22]
n81--2024:IADD : [23:23]
n91--2120:IADD : [24:24]
n8--2149:IADD : [25:25]
n63--2053:IADD : [26:26]
n95--2198:IADD : [27:27]
n62--2217:IADD : [28:28]
n31--2006:IADD : [29:29]
n12--1914:IADD : [30:30]
n89--2168:IADD : [31:31]
n58--1978:IADD : [32:32]
n49--2072:IADD : [33:33]
n37--2247:IADD : [34:34]
n48--1960:IADD : [35:35]
n18--2101:IADD : [36:36]
n28--2266:IADD : [37:37]
n0--1933:DMA_LOAD : [38:39]
n80--2025:DMA_LOAD : [40:41]
n71--2073:DMA_LOAD : [42:43]
n7--2150:DMA_LOAD : [44:45]
n30--2007:DMA_LOAD : [46:47]
n96--2054:DMA_LOAD : [48:49]
n21--2121:DMA_LOAD : [50:51]
n67--1915:DMA_LOAD : [52:53]
n66--2267:DMA_LOAD : [54:55]
n88--2169:DMA_LOAD : [56:57]
n36--2248:DMA_LOAD : [58:59]
n47--1961:DMA_LOAD : [60:61]
n35--2199:DMA_LOAD : [62:63]
n57--1979:DMA_LOAD : [64:65]
n15--2102:DMA_LOAD : [66:67]
n103--2218:DMA_LOAD : [68:69]
n70--2011:IMUL : [70:73]
n93--2222:IMUL : [74:77]
n73--1937:IMUL : [78:81]
n65--2271:IMUL : [82:85]
n87--2173:IMUL : [86:89]
n20--2125:IMUL : [90:93]
n34--2077:IMUL : [94:97]
n77--2252:IMUL : [98:101]
n33--2203:IMUL : [102:105]
n25--1965:IMUL : [106:109]
n14--2106:IMUL : [110:113]
n68--1919:IMUL : [114:117]
n79--2029:IMUL : [118:121]
n46--1983:IMUL : [122:125]
n17--2154:IMUL : [126:129]
n106--2058:IMUL : [130:133]
n4--1898:DMA_LOAD(ref) : [134:135]
n83--1922:IAND : [136:136]
n72--1940:ISHL : [137:137]
n10--2061:IAND : [138:138]
n98--2032:ISHL : [139:139]
n43--2255:IAND : [140:140]
n32--2206:IAND : [141:141]
n97--2014:IAND : [142:142]
n56--2225:ISHL : [143:143]
n45--1986:ISHL : [144:144]
n11--2080:ISHL : [145:145]
n44--2274:ISHL : [146:146]
n24--1968:IAND : [147:147]
n16--2157:IAND : [148:148]
n27--2176:ISHL : [149:149]
n26--2128:ISHL : [150:150]
n102--2109:IAND : [151:151]
n5--2138:IADD : [152:152]
n6--2177:IADD : [153:153]
n82--1941:IADD : [154:154]
n52--2042:IADD : [155:155]
n85--2187:IADD : [156:156]
n40--2129:IADD : [157:157]
n9--2081:IADD : [158:158]
n76--2033:IADD : [159:159]
n54--2236:IADD : [160:160]
n75--1996:IADD : [161:161]
n42--2275:IADD : [162:162]
n55--2226:IADD : [163:163]
n100--1950:IADD : [164:164]
n39--2090:IADD : [165:165]
n101--1987:IADD : [166:166]
n108--1904:IADD : [167:167]
n38--2130:DMA_STORE : [168:169]
n3--2178:DMA_STORE : [170:171]
n107--1942:DMA_STORE : [172:173]
n74--2034:DMA_STORE : [174:175]
n51--2082:DMA_STORE : [176:177]
n84--2227:DMA_STORE : [178:179]
n53--2276:DMA_STORE : [180:181]
n99--1988:DMA_STORE : [182:183]
n110--1882:IFGE : [184:184]
n109--2277:IADD : [185:185]

FINISHED ALAP SCHEDULE

DOING NORMAL ALAP SCHEDULE
Found schedule of length 16 with 111 nodes

n92--1891:ISHR : [0:0]
n64--1893:IADD : [1:1]
n23--1894:DMA_LOAD : [2:3]
n1--1906:DMA_LOAD(ref) : [4:5]
n90--2166:IADD : [4:4]
n94--2022:IADD : [4:4]
n50--2070:IADD : [4:4]
n61--1958:IADD : [4:4]
n60--2051:IADD : [4:4]
n41--2147:IADD : [4:4]
n86--1930:IADD : [4:4]
n78--2004:IADD : [4:4]
n22--2215:IADD : [4:4]
n69--2245:IADD : [4:4]
n13--1912:IADD : [4:4]
n59--2118:IADD : [4:4]
n29--2264:IADD : [4:4]
n104--2196:IADD : [4:4]
n19--2099:IADD : [4:4]
n105--1976:IADD : [4:4]
n2--1932:IADD : [5:5]
n81--2024:IADD : [5:5]
n91--2120:IADD : [5:5]
n8--2149:IADD : [5:5]
n63--2053:IADD : [5:5]
n95--2198:IADD : [5:5]
n62--2217:IADD : [5:5]
n31--2006:IADD : [5:5]
n12--1914:IADD : [5:5]
n89--2168:IADD : [5:5]
n58--1978:IADD : [5:5]
n49--2072:IADD : [5:5]
n37--2247:IADD : [5:5]
n48--1960:IADD : [5:5]
n18--2101:IADD : [5:5]
n28--2266:IADD : [5:5]
n0--1933:DMA_LOAD : [6:7]
n80--2025:DMA_LOAD : [6:7]
n71--2073:DMA_LOAD : [6:7]
n7--2150:DMA_LOAD : [6:7]
n30--2007:DMA_LOAD : [6:7]
n96--2054:DMA_LOAD : [6:7]
n21--2121:DMA_LOAD : [6:7]
n67--1915:DMA_LOAD : [6:7]
n66--2267:DMA_LOAD : [6:7]
n88--2169:DMA_LOAD : [6:7]
n36--2248:DMA_LOAD : [6:7]
n47--1961:DMA_LOAD : [6:7]
n35--2199:DMA_LOAD : [6:7]
n57--1979:DMA_LOAD : [6:7]
n15--2102:DMA_LOAD : [6:7]
n103--2218:DMA_LOAD : [6:7]
n70--2011:IMUL : [8:11]
n93--2222:IMUL : [8:11]
n73--1937:IMUL : [8:11]
n65--2271:IMUL : [8:11]
n87--2173:IMUL : [8:11]
n20--2125:IMUL : [8:11]
n34--2077:IMUL : [8:11]
n77--2252:IMUL : [8:11]
n33--2203:IMUL : [8:11]
n25--1965:IMUL : [8:11]
n14--2106:IMUL : [8:11]
n68--1919:IMUL : [8:11]
n79--2029:IMUL : [8:11]
n46--1983:IMUL : [8:11]
n17--2154:IMUL : [8:11]
n106--2058:IMUL : [8:11]
n4--1898:DMA_LOAD(ref) : [12:13]
n83--1922:IAND : [12:12]
n72--1940:ISHL : [12:12]
n10--2061:IAND : [12:12]
n98--2032:ISHL : [12:12]
n43--2255:IAND : [12:12]
n32--2206:IAND : [12:12]
n97--2014:IAND : [12:12]
n56--2225:ISHL : [12:12]
n45--1986:ISHL : [12:12]
n11--2080:ISHL : [12:12]
n44--2274:ISHL : [12:12]
n24--1968:IAND : [12:12]
n16--2157:IAND : [12:12]
n27--2176:ISHL : [12:12]
n26--2128:ISHL : [12:12]
n102--2109:IAND : [12:12]
n5--2138:IADD : [13:13]
n6--2177:IADD : [13:13]
n82--1941:IADD : [13:13]
n52--2042:IADD : [13:13]
n85--2187:IADD : [13:13]
n40--2129:IADD : [13:13]
n9--2081:IADD : [13:13]
n76--2033:IADD : [13:13]
n54--2236:IADD : [13:13]
n75--1996:IADD : [13:13]
n42--2275:IADD : [13:13]
n55--2226:IADD : [13:13]
n100--1950:IADD : [13:13]
n39--2090:IADD : [13:13]
n101--1987:IADD : [13:13]
n108--1904:IADD : [13:13]
n38--2130:DMA_STORE : [14:15]
n3--2178:DMA_STORE : [14:15]
n107--1942:DMA_STORE : [14:15]
n74--2034:DMA_STORE : [14:15]
n51--2082:DMA_STORE : [14:15]
n84--2227:DMA_STORE : [14:15]
n53--2276:DMA_STORE : [14:15]
n99--1988:DMA_STORE : [14:15]
n110--1882:IFGE : [15:15]
n109--2277:IADD : [15:15]

FINISHED ALAP SCHEDULE


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparing schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 89 inspected nodes
72 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 62
Initial best latency: 62
0 out of 111 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 274 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 9 milliseconds to converge
Scheduling took 10 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 89 inspected nodes
72 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 62
Initial best latency: 62
0 out of 111 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 274 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 9 milliseconds to converge
Scheduling took 9 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 89 inspected nodes
72 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 62
Initial best latency: 62
0 out of 111 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 274 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 9 milliseconds to converge
Scheduling took 9 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 89 inspected nodes
72 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 62
Initial best latency: 62
0 out of 111 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 274 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 21 milliseconds to converge
Scheduling took 21 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 89 inspected nodes
72 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 62
Initial best latency: 62
0 out of 111 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 274 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 17 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 62
Initial best latency: 62
0 out of 111 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 90 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 89 inspected nodes
72 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 62
Initial best latency: 62
0 out of 111 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 274 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 17 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 62
Initial best latency: 62
0 out of 111 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 80 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 9 milliseconds to converge
Scheduling took 10 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 9 milliseconds to converge
Scheduling took 9 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 9 milliseconds to converge
Scheduling took 10 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 9 milliseconds to converge
Scheduling took 9 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 9 milliseconds to converge
Scheduling took 10 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 21 milliseconds to converge
Scheduling took 21 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 9 milliseconds to converge
Scheduling took 10 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 17 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 62
Initial best latency: 62
0 out of 111 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 90 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 9 milliseconds to converge
Scheduling took 10 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 17 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 62
Initial best latency: 62
0 out of 111 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 80 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 9 milliseconds to converge
Scheduling took 9 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 9 milliseconds to converge
Scheduling took 9 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 9 milliseconds to converge
Scheduling took 9 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 21 milliseconds to converge
Scheduling took 21 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 9 milliseconds to converge
Scheduling took 9 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 17 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 62
Initial best latency: 62
0 out of 111 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 90 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 9 milliseconds to converge
Scheduling took 9 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 17 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 62
Initial best latency: 62
0 out of 111 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 80 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 9 milliseconds to converge
Scheduling took 9 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 21 milliseconds to converge
Scheduling took 21 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 9 milliseconds to converge
Scheduling took 9 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 17 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 62
Initial best latency: 62
0 out of 111 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 90 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 9 milliseconds to converge
Scheduling took 9 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 17 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 62
Initial best latency: 62
0 out of 111 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 80 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 21 milliseconds to converge
Scheduling took 21 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 17 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 62
Initial best latency: 62
0 out of 111 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 90 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 21 milliseconds to converge
Scheduling took 21 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 17 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 62
Initial best latency: 62
0 out of 111 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 80 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 17 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 62
Initial best latency: 62
0 out of 111 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 90 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 17 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 62
Initial best latency: 62
0 out of 111 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 80 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%




%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Found schedule of length 62 with 111 nodes

n1--1906:DMA_LOAD(ref) : [0:1]
n92--1891:ISHR : [0:0]
n64--1893:IADD : [1:1]
n4--1898:DMA_LOAD(ref) : [2:3]
n23--1894:DMA_LOAD : [2:3]
n90--2166:IADD : [4:4]
n94--2022:IADD : [4:4]
n50--2070:IADD : [5:5]
n61--1958:IADD : [5:5]
n60--2051:IADD : [6:6]
n41--2147:IADD : [6:6]
n86--1930:IADD : [7:7]
n78--2004:IADD : [7:7]
n69--2245:IADD : [8:8]
n22--2215:IADD : [8:8]
n13--1912:IADD : [9:9]
n59--2118:IADD : [9:9]
n29--2264:IADD : [10:10]
n104--2196:IADD : [10:10]
n19--2099:IADD : [11:11]
n105--1976:IADD : [11:11]
n2--1932:IADD : [12:12]
n81--2024:IADD : [12:12]
n91--2120:IADD : [13:13]
n8--2149:IADD : [13:13]
n63--2053:IADD : [14:14]
n95--2198:IADD : [14:14]
n62--2217:IADD : [15:15]
n31--2006:IADD : [15:15]
n12--1914:IADD : [16:16]
n89--2168:IADD : [16:16]
n58--1978:IADD : [17:17]
n49--2072:IADD : [17:17]
n37--2247:IADD : [18:18]
n48--1960:IADD : [18:18]
n18--2101:IADD : [19:19]
n28--2266:IADD : [19:19]
n0--1933:DMA_LOAD : [20:21]
n80--2025:DMA_LOAD : [20:21]
n79--2029:IMUL : [22:25]
n71--2073:DMA_LOAD : [22:23]
n7--2150:DMA_LOAD : [22:23]
n73--1937:IMUL : [22:25]
n30--2007:DMA_LOAD : [24:25]
n96--2054:DMA_LOAD : [24:25]
n70--2011:IMUL : [26:29]
n21--2121:DMA_LOAD : [26:27]
n67--1915:DMA_LOAD : [26:27]
n34--2077:IMUL : [26:29]
n66--2267:DMA_LOAD : [28:29]
n88--2169:DMA_LOAD : [28:29]
n36--2248:DMA_LOAD : [30:31]
n47--1961:DMA_LOAD : [30:31]
n65--2271:IMUL : [30:33]
n87--2173:IMUL : [30:33]
n35--2199:DMA_LOAD : [32:33]
n57--1979:DMA_LOAD : [32:33]
n15--2102:DMA_LOAD : [34:35]
n103--2218:DMA_LOAD : [34:35]
n20--2125:IMUL : [34:37]
n77--2252:IMUL : [34:37]
n72--1940:ISHL : [36:36]
n98--2032:ISHL : [36:36]
n97--2014:IAND : [37:37]
n11--2080:ISHL : [37:37]
n93--2222:IMUL : [38:41]
n43--2255:IAND : [38:38]
n44--2274:ISHL : [38:38]
n33--2203:IMUL : [38:41]
n27--2176:ISHL : [39:39]
n26--2128:ISHL : [39:39]
n5--2138:IADD : [40:40]
n52--2042:IADD : [40:40]
n85--2187:IADD : [41:41]
n76--2033:IADD : [41:41]
n25--1965:IMUL : [42:45]
n14--2106:IMUL : [42:45]
n32--2206:IAND : [42:42]
n56--2225:ISHL : [42:42]
n54--2236:IADD : [43:43]
n75--1996:IADD : [43:43]
n42--2275:IADD : [44:44]
n55--2226:IADD : [44:44]
n100--1950:IADD : [45:45]
n39--2090:IADD : [45:45]
n24--1968:IAND : [46:46]
n68--1919:IMUL : [46:49]
n46--1983:IMUL : [46:49]
n102--2109:IAND : [46:46]
n108--1904:IADD : [47:47]
n40--2129:IADD : [47:47]
n110--1882:IFGE : [48:48]
n38--2130:DMA_STORE : [48:49]
n74--2034:DMA_STORE : [49:50]
n17--2154:IMUL : [50:53]
n83--1922:IAND : [50:50]
n106--2058:IMUL : [50:53]
n82--1941:IADD : [51:51]
n45--1986:ISHL : [51:51]
n101--1987:IADD : [52:52]
n107--1942:DMA_STORE : [52:53]
n84--2227:DMA_STORE : [53:54]
n10--2061:IAND : [54:54]
n16--2157:IAND : [55:55]
n9--2081:IADD : [55:55]
n6--2177:IADD : [56:56]
n51--2082:DMA_STORE : [56:57]
n3--2178:DMA_STORE : [57:58]
n53--2276:DMA_STORE : [58:59]
n109--2277:IADD : [59:59]
n99--1988:DMA_STORE : [60:61]

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: true
BULB tree contains 89 inspected nodes
72 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 62
Initial best latency: 62
0 out of 111 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 274 milliseconds

Print BULB tree: 
l_bound: 16, u_bound: 62; investigated partial schedule: {}; 
└── l_bound: 16, u_bound: 62; investigated n92--1891:ISHR in [0:0]; investigated partial schedule: {0=[n92--1891:ISHR]}; 
    └── l_bound: 16, u_bound: 62; investigated n64--1893:IADD in [1:1]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD]}; 
        └── l_bound: 16, u_bound: 62; investigated n23--1894:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD]}; 
            ├── l_bound: 16, u_bound: 62; investigated n1--1906:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref)]}; 
            │   └── l_bound: 16, u_bound: 62; investigated n90--2166:IADD in [4:4]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD]}; 
            │       └── l_bound: 17, u_bound: 62; investigated n94--2022:IADD in [5:5]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n94--2022:IADD]}; 
            │           ├── l_bound: 17, u_bound: 62; investigated n50--2070:IADD in [5:5]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n94--2022:IADD, n50--2070:IADD]}; 
            │           │   └── l_bound: 18, u_bound: 62; investigated n61--1958:IADD in [6:6]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n94--2022:IADD, n50--2070:IADD], 6=[n61--1958:IADD]}; 
            │           │       └── l_bound: 18, u_bound: 62; investigated n60--2051:IADD in [6:6]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n94--2022:IADD, n50--2070:IADD], 6=[n61--1958:IADD, n60--2051:IADD]}; 
            │           │           └── l_bound: 19, u_bound: 62; investigated n41--2147:IADD in [7:7]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n94--2022:IADD, n50--2070:IADD], 6=[n61--1958:IADD, n60--2051:IADD], 7=[n41--2147:IADD]}; 
            │           │               └── l_bound: 19, u_bound: 62; investigated n86--1930:IADD in [7:7]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n94--2022:IADD, n50--2070:IADD], 6=[n61--1958:IADD, n60--2051:IADD], 7=[n41--2147:IADD, n86--1930:IADD]}; 
            │           │                   └── l_bound: 20, u_bound: 62; investigated n78--2004:IADD in [8:8]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n94--2022:IADD, n50--2070:IADD], 6=[n61--1958:IADD, n60--2051:IADD], 7=[n41--2147:IADD, n86--1930:IADD], 8=[n78--2004:IADD]}; 
            │           │                       └── l_bound: 20, u_bound: 62; investigated n22--2215:IADD in [8:8]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n94--2022:IADD, n50--2070:IADD], 6=[n61--1958:IADD, n60--2051:IADD], 7=[n41--2147:IADD, n86--1930:IADD], 8=[n78--2004:IADD, n22--2215:IADD]}; 
            │           │                           ├── l_bound: 21, u_bound: 62; investigated n69--2245:IADD in [9:9]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n94--2022:IADD, n50--2070:IADD], 6=[n61--1958:IADD, n60--2051:IADD], 7=[n41--2147:IADD, n86--1930:IADD], 8=[n78--2004:IADD, n22--2215:IADD], 9=[n69--2245:IADD]}; 
            │           │                           │   └── l_bound: 21, u_bound: 62; investigated n13--1912:IADD in [9:9]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n94--2022:IADD, n50--2070:IADD], 6=[n61--1958:IADD, n60--2051:IADD], 7=[n41--2147:IADD, n86--1930:IADD], 8=[n78--2004:IADD, n22--2215:IADD], 9=[n69--2245:IADD, n13--1912:IADD]}; 
            │           │                           │       └── l_bound: 22, u_bound: 62; investigated n59--2118:IADD in [10:10]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n94--2022:IADD, n50--2070:IADD], 6=[n61--1958:IADD, n60--2051:IADD], 7=[n41--2147:IADD, n86--1930:IADD], 8=[n78--2004:IADD, n22--2215:IADD], 9=[n69--2245:IADD, n13--1912:IADD], 10=[n59--2118:IADD]}; 
            │           │                           │           └── l_bound: 22, u_bound: 62; investigated n29--2264:IADD in [10:10]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n94--2022:IADD, n50--2070:IADD], 6=[n61--1958:IADD, n60--2051:IADD], 7=[n41--2147:IADD, n86--1930:IADD], 8=[n78--2004:IADD, n22--2215:IADD], 9=[n69--2245:IADD, n13--1912:IADD], 10=[n59--2118:IADD, n29--2264:IADD]}; 
            │           │                           │               ├── l_bound: 23, u_bound: 62; investigated n104--2196:IADD in [11:11]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n94--2022:IADD, n50--2070:IADD], 6=[n61--1958:IADD, n60--2051:IADD], 7=[n41--2147:IADD, n86--1930:IADD], 8=[n78--2004:IADD, n22--2215:IADD], 9=[n69--2245:IADD, n13--1912:IADD], 10=[n59--2118:IADD, n29--2264:IADD], 11=[n104--2196:IADD]}; 
            │           │                           │               │   └── l_bound: 23, u_bound: 62; investigated n19--2099:IADD in [11:11]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n94--2022:IADD, n50--2070:IADD], 6=[n61--1958:IADD, n60--2051:IADD], 7=[n41--2147:IADD, n86--1930:IADD], 8=[n78--2004:IADD, n22--2215:IADD], 9=[n69--2245:IADD, n13--1912:IADD], 10=[n59--2118:IADD, n29--2264:IADD], 11=[n104--2196:IADD, n19--2099:IADD]}; 
            │           │                           │               │       ├── l_bound: 24, u_bound: 62; investigated n105--1976:IADD in [12:12]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n94--2022:IADD, n50--2070:IADD], 6=[n61--1958:IADD, n60--2051:IADD], 7=[n41--2147:IADD, n86--1930:IADD], 8=[n78--2004:IADD, n22--2215:IADD], 9=[n69--2245:IADD, n13--1912:IADD], 10=[n59--2118:IADD, n29--2264:IADD], 11=[n104--2196:IADD, n19--2099:IADD], 12=[n105--1976:IADD]}; 
            ├── l_bound: 16, u_bound: 62; investigated n1--1906:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref)], 5=[n1--1906:DMA_LOAD(ref)]}; 
            │   └── l_bound: 16, u_bound: 62; investigated n90--2166:IADD in [4:4]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n1--1906:DMA_LOAD(ref)]}; 
            │       └── l_bound: 17, u_bound: 62; investigated n94--2022:IADD in [5:5]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n1--1906:DMA_LOAD(ref), n94--2022:IADD]}; 
            │           └── l_bound: 18, u_bound: 62; investigated n50--2070:IADD in [6:6]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n1--1906:DMA_LOAD(ref), n94--2022:IADD], 6=[n50--2070:IADD]}; 
            │               └── l_bound: 18, u_bound: 62; investigated n61--1958:IADD in [6:6]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n1--1906:DMA_LOAD(ref), n94--2022:IADD], 6=[n50--2070:IADD, n61--1958:IADD]}; 
            │                   ├── l_bound: 19, u_bound: 62; investigated n60--2051:IADD in [7:7]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n1--1906:DMA_LOAD(ref), n94--2022:IADD], 6=[n50--2070:IADD, n61--1958:IADD], 7=[n60--2051:IADD]}; 
            │                   │   ├── l_bound: 19, u_bound: 62; investigated n41--2147:IADD in [7:7]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n1--1906:DMA_LOAD(ref), n94--2022:IADD], 6=[n50--2070:IADD, n61--1958:IADD], 7=[n60--2051:IADD, n41--2147:IADD]}; 
            │                   │   │   ├── l_bound: 20, u_bound: 62; investigated n86--1930:IADD in [8:8]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n1--1906:DMA_LOAD(ref), n94--2022:IADD], 6=[n50--2070:IADD, n61--1958:IADD], 7=[n60--2051:IADD, n41--2147:IADD], 8=[n86--1930:IADD]}; 
            │                   │   │   │   └── l_bound: 20, u_bound: 62; investigated n78--2004:IADD in [8:8]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n1--1906:DMA_LOAD(ref), n94--2022:IADD], 6=[n50--2070:IADD, n61--1958:IADD], 7=[n60--2051:IADD, n41--2147:IADD], 8=[n86--1930:IADD, n78--2004:IADD]}; 
            │                   │   │   │       └── l_bound: 21, u_bound: 62; investigated n22--2215:IADD in [9:9]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n1--1906:DMA_LOAD(ref), n94--2022:IADD], 6=[n50--2070:IADD, n61--1958:IADD], 7=[n60--2051:IADD, n41--2147:IADD], 8=[n86--1930:IADD, n78--2004:IADD], 9=[n22--2215:IADD]}; 
            │                   │   │   │           ├── l_bound: 21, u_bound: 62; investigated n69--2245:IADD in [9:9]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n1--1906:DMA_LOAD(ref), n94--2022:IADD], 6=[n50--2070:IADD, n61--1958:IADD], 7=[n60--2051:IADD, n41--2147:IADD], 8=[n86--1930:IADD, n78--2004:IADD], 9=[n69--2245:IADD, n22--2215:IADD]}; 
            │                   │   │   │           │   └── l_bound: 22, u_bound: 62; investigated n13--1912:IADD in [10:10]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n1--1906:DMA_LOAD(ref), n94--2022:IADD], 6=[n50--2070:IADD, n61--1958:IADD], 7=[n60--2051:IADD, n41--2147:IADD], 8=[n86--1930:IADD, n78--2004:IADD], 9=[n69--2245:IADD, n22--2215:IADD], 10=[n13--1912:IADD]}; 
            │                   │   │   │           │       └── l_bound: 22, u_bound: 62; investigated n59--2118:IADD in [10:10]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n1--1906:DMA_LOAD(ref), n94--2022:IADD], 6=[n50--2070:IADD, n61--1958:IADD], 7=[n60--2051:IADD, n41--2147:IADD], 8=[n86--1930:IADD, n78--2004:IADD], 9=[n69--2245:IADD, n22--2215:IADD], 10=[n13--1912:IADD, n59--2118:IADD]}; 
            │                   │   │   │           │           └── l_bound: 23, u_bound: 62; investigated n29--2264:IADD in [11:11]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n1--1906:DMA_LOAD(ref), n94--2022:IADD], 6=[n50--2070:IADD, n61--1958:IADD], 7=[n60--2051:IADD, n41--2147:IADD], 8=[n86--1930:IADD, n78--2004:IADD], 9=[n69--2245:IADD, n22--2215:IADD], 10=[n13--1912:IADD, n59--2118:IADD], 11=[n29--2264:IADD]}; 
            │                   │   │   │           │               ├── l_bound: 23, u_bound: 62; investigated n104--2196:IADD in [11:11]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n1--1906:DMA_LOAD(ref), n94--2022:IADD], 6=[n50--2070:IADD, n61--1958:IADD], 7=[n60--2051:IADD, n41--2147:IADD], 8=[n86--1930:IADD, n78--2004:IADD], 9=[n69--2245:IADD, n22--2215:IADD], 10=[n13--1912:IADD, n59--2118:IADD], 11=[n29--2264:IADD, n104--2196:IADD]}; 
            │                   │   │   │           │               │   ├── l_bound: 24, u_bound: 62; investigated n19--2099:IADD in [12:12]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n1--1906:DMA_LOAD(ref), n94--2022:IADD], 6=[n50--2070:IADD, n61--1958:IADD], 7=[n60--2051:IADD, n41--2147:IADD], 8=[n86--1930:IADD, n78--2004:IADD], 9=[n69--2245:IADD, n22--2215:IADD], 10=[n13--1912:IADD, n59--2118:IADD], 11=[n29--2264:IADD, n104--2196:IADD], 12=[n19--2099:IADD]}; 
            │                   │   │   │           │               │   │   └── l_bound: 24, u_bound: 62; investigated n105--1976:IADD in [12:12]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n1--1906:DMA_LOAD(ref), n94--2022:IADD], 6=[n50--2070:IADD, n61--1958:IADD], 7=[n60--2051:IADD, n41--2147:IADD], 8=[n86--1930:IADD, n78--2004:IADD], 9=[n69--2245:IADD, n22--2215:IADD], 10=[n13--1912:IADD, n59--2118:IADD], 11=[n29--2264:IADD, n104--2196:IADD], 12=[n19--2099:IADD, n105--1976:IADD]}; 
            ├── l_bound: 16, u_bound: 62; investigated n1--1906:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD]}; 
            │   └── l_bound: 16, u_bound: 62; investigated n90--2166:IADD in [4:4]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n90--2166:IADD]}; 
            │       └── l_bound: 16, u_bound: 62; investigated n94--2022:IADD in [4:4]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD]}; 
            │           └── l_bound: 17, u_bound: 62; investigated n50--2070:IADD in [5:5]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD]}; 
            │               ├── l_bound: 17, u_bound: 62; investigated n61--1958:IADD in [5:5]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD]}; 
            │               │   └── l_bound: 18, u_bound: 62; investigated n60--2051:IADD in [6:6]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD]}; 
            │               │       └── l_bound: 18, u_bound: 62; investigated n41--2147:IADD in [6:6]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD]}; 
            │               │           └── l_bound: 19, u_bound: 62; investigated n86--1930:IADD in [7:7]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD]}; 
            │               │               └── l_bound: 19, u_bound: 62; investigated n78--2004:IADD in [7:7]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD]}; 
            │               │                   └── l_bound: 20, u_bound: 62; investigated n22--2215:IADD in [8:8]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD], 8=[n22--2215:IADD]}; 
            │               │                       └── l_bound: 20, u_bound: 62; investigated n69--2245:IADD in [8:8]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD], 8=[n69--2245:IADD, n22--2215:IADD]}; 
            │               │                           ├── l_bound: 21, u_bound: 62; investigated n13--1912:IADD in [9:9]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD], 8=[n69--2245:IADD, n22--2215:IADD], 9=[n13--1912:IADD]}; 
            │               │                           │   └── l_bound: 21, u_bound: 62; investigated n59--2118:IADD in [9:9]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD], 8=[n69--2245:IADD, n22--2215:IADD], 9=[n13--1912:IADD, n59--2118:IADD]}; 
            │               │                           │       ├── l_bound: 22, u_bound: 62; investigated n29--2264:IADD in [10:10]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD], 8=[n69--2245:IADD, n22--2215:IADD], 9=[n13--1912:IADD, n59--2118:IADD], 10=[n29--2264:IADD]}; 
            │               │                           │       │   ├── l_bound: 22, u_bound: 62; investigated n104--2196:IADD in [10:10]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD], 8=[n69--2245:IADD, n22--2215:IADD], 9=[n13--1912:IADD, n59--2118:IADD], 10=[n29--2264:IADD, n104--2196:IADD]}; 
            │               │                           │       │   │   └── l_bound: 23, u_bound: 62; investigated n19--2099:IADD in [11:11]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD], 8=[n69--2245:IADD, n22--2215:IADD], 9=[n13--1912:IADD, n59--2118:IADD], 10=[n29--2264:IADD, n104--2196:IADD], 11=[n19--2099:IADD]}; 
            │               │                           │       │   │       └── l_bound: 23, u_bound: 62; investigated n105--1976:IADD in [11:11]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD], 8=[n69--2245:IADD, n22--2215:IADD], 9=[n13--1912:IADD, n59--2118:IADD], 10=[n29--2264:IADD, n104--2196:IADD], 11=[n19--2099:IADD, n105--1976:IADD]}; 
            ├── l_bound: 16, u_bound: 62; investigated n1--1906:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n1--1906:DMA_LOAD(ref), n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD]}; 
            │   └── l_bound: 16, u_bound: 62; investigated n90--2166:IADD in [4:4]; investigated partial schedule: {0=[n1--1906:DMA_LOAD(ref), n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD]}; 
            │       └── l_bound: 16, u_bound: 62; investigated n94--2022:IADD in [4:4]; investigated partial schedule: {0=[n1--1906:DMA_LOAD(ref), n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD]}; 
            │           ├── l_bound: 17, u_bound: 62; investigated n50--2070:IADD in [5:5]; investigated partial schedule: {0=[n1--1906:DMA_LOAD(ref), n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD]}; 
            │           │   ├── l_bound: 17, u_bound: 62; investigated n61--1958:IADD in [5:5]; investigated partial schedule: {0=[n1--1906:DMA_LOAD(ref), n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD]}; 
            │           │   │   ├── l_bound: 18, u_bound: 62; investigated n60--2051:IADD in [6:6]; investigated partial schedule: {0=[n1--1906:DMA_LOAD(ref), n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD]}; 
            │           │   │   │   └── l_bound: 18, u_bound: 62; investigated n41--2147:IADD in [6:6]; investigated partial schedule: {0=[n1--1906:DMA_LOAD(ref), n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD]}; 
            │           │   │   │       ├── l_bound: 19, u_bound: 62; investigated n86--1930:IADD in [7:7]; investigated partial schedule: {0=[n1--1906:DMA_LOAD(ref), n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD]}; 
            │           │   │   │       │   └── l_bound: 19, u_bound: 62; investigated n78--2004:IADD in [7:7]; investigated partial schedule: {0=[n1--1906:DMA_LOAD(ref), n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD]}; 
            │           │   │   │       │       ├── l_bound: 20, u_bound: 62; investigated n22--2215:IADD in [8:8]; investigated partial schedule: {0=[n1--1906:DMA_LOAD(ref), n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD], 8=[n22--2215:IADD]}; 
            │           │   │   │       │       │   └── l_bound: 20, u_bound: 62; investigated n69--2245:IADD in [8:8]; investigated partial schedule: {0=[n1--1906:DMA_LOAD(ref), n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD], 8=[n69--2245:IADD, n22--2215:IADD]}; 
            │           │   │   │       │       │       └── l_bound: 21, u_bound: 62; investigated n13--1912:IADD in [9:9]; investigated partial schedule: {0=[n1--1906:DMA_LOAD(ref), n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD], 8=[n69--2245:IADD, n22--2215:IADD], 9=[n13--1912:IADD]}; 
            │           │   │   │       │       │           ├── l_bound: 21, u_bound: 62; investigated n59--2118:IADD in [9:9]; investigated partial schedule: {0=[n1--1906:DMA_LOAD(ref), n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD], 8=[n69--2245:IADD, n22--2215:IADD], 9=[n13--1912:IADD, n59--2118:IADD]}; 
            │           │   │   │       │       │           │   ├── l_bound: 22, u_bound: 62; investigated n29--2264:IADD in [10:10]; investigated partial schedule: {0=[n1--1906:DMA_LOAD(ref), n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD], 8=[n69--2245:IADD, n22--2215:IADD], 9=[n13--1912:IADD, n59--2118:IADD], 10=[n29--2264:IADD]}; 
            │           │   │   │       │       │           │   │   └── l_bound: 22, u_bound: 62; investigated n104--2196:IADD in [10:10]; investigated partial schedule: {0=[n1--1906:DMA_LOAD(ref), n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD], 8=[n69--2245:IADD, n22--2215:IADD], 9=[n13--1912:IADD, n59--2118:IADD], 10=[n29--2264:IADD, n104--2196:IADD]}; 
            │           │   │   │       │       │           │   │       ├── l_bound: 23, u_bound: 62; investigated n19--2099:IADD in [11:11]; investigated partial schedule: {0=[n1--1906:DMA_LOAD(ref), n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD], 8=[n69--2245:IADD, n22--2215:IADD], 9=[n13--1912:IADD, n59--2118:IADD], 10=[n29--2264:IADD, n104--2196:IADD], 11=[n19--2099:IADD]}; 
            │           │   │   │       │       │           │   │       │   └── l_bound: 23, u_bound: 62; investigated n105--1976:IADD in [11:11]; investigated partial schedule: {0=[n1--1906:DMA_LOAD(ref), n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD], 8=[n69--2245:IADD, n22--2215:IADD], 9=[n13--1912:IADD, n59--2118:IADD], 10=[n29--2264:IADD, n104--2196:IADD], 11=[n19--2099:IADD, n105--1976:IADD]}; 
            └── l_bound: 16, u_bound: 62; investigated n1--1906:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD]}; 
                └── l_bound: 16, u_bound: 62; investigated n90--2166:IADD in [4:4]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD]}; 
                    └── l_bound: 16, u_bound: 62; investigated n94--2022:IADD in [4:4]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD]}; 
                        └── l_bound: 17, u_bound: 62; investigated n50--2070:IADD in [5:5]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD]}; 
                            ├── l_bound: 17, u_bound: 62; investigated n61--1958:IADD in [5:5]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD]}; 
                            │   └── l_bound: 18, u_bound: 62; investigated n60--2051:IADD in [6:6]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD]}; 
                            │       ├── l_bound: 18, u_bound: 62; investigated n41--2147:IADD in [6:6]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD]}; 
                            │       │   └── l_bound: 19, u_bound: 62; investigated n86--1930:IADD in [7:7]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD]}; 
                            │       │       ├── l_bound: 19, u_bound: 62; investigated n78--2004:IADD in [7:7]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD]}; 
                            │       │       │   └── l_bound: 20, u_bound: 62; investigated n22--2215:IADD in [8:8]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD], 8=[n22--2215:IADD]}; 
                            │       │       │       ├── l_bound: 20, u_bound: 62; investigated n69--2245:IADD in [8:8]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD], 8=[n69--2245:IADD, n22--2215:IADD]}; 
                            │       │       │       │   └── l_bound: 21, u_bound: 62; investigated n13--1912:IADD in [9:9]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD], 8=[n69--2245:IADD, n22--2215:IADD], 9=[n13--1912:IADD]}; 
                            │       │       │       │       ├── l_bound: 21, u_bound: 62; investigated n59--2118:IADD in [9:9]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD], 8=[n69--2245:IADD, n22--2215:IADD], 9=[n13--1912:IADD, n59--2118:IADD]}; 
                            │       │       │       │       │   └── l_bound: 22, u_bound: 62; investigated n29--2264:IADD in [10:10]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD], 8=[n69--2245:IADD, n22--2215:IADD], 9=[n13--1912:IADD, n59--2118:IADD], 10=[n29--2264:IADD]}; 
                            │       │       │       │       │       └── l_bound: 22, u_bound: 62; investigated n104--2196:IADD in [10:10]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD], 8=[n69--2245:IADD, n22--2215:IADD], 9=[n13--1912:IADD, n59--2118:IADD], 10=[n29--2264:IADD, n104--2196:IADD]}; 
                            │       │       │       │       │           ├── l_bound: 23, u_bound: 62; investigated n19--2099:IADD in [11:11]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD], 8=[n69--2245:IADD, n22--2215:IADD], 9=[n13--1912:IADD, n59--2118:IADD], 10=[n29--2264:IADD, n104--2196:IADD], 11=[n19--2099:IADD]}; 
                            │       │       │       │       │           │   ├── l_bound: 23, u_bound: 62; investigated n105--1976:IADD in [11:11]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD], 5=[n50--2070:IADD, n61--1958:IADD], 6=[n60--2051:IADD, n41--2147:IADD], 7=[n86--1930:IADD, n78--2004:IADD], 8=[n69--2245:IADD, n22--2215:IADD], 9=[n13--1912:IADD, n59--2118:IADD], 10=[n29--2264:IADD, n104--2196:IADD], 11=[n19--2099:IADD, n105--1976:IADD]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 9 milliseconds to converge
Scheduling took 10 milliseconds

Print BULB tree: 
l_bound: 62, u_bound: 62; investigated partial schedule: {}; 
└── l_bound: 62, u_bound: 62; investigated n92--1891:ISHR in [0:0]; investigated partial schedule: {0=[n92--1891:ISHR]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 9 milliseconds to converge
Scheduling took 9 milliseconds

Print BULB tree: 
l_bound: 62, u_bound: 62; investigated partial schedule: {}; 
└── l_bound: 62, u_bound: 62; investigated n92--1891:ISHR in [0:0]; investigated partial schedule: {0=[n92--1891:ISHR]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 9 milliseconds to converge
Scheduling took 9 milliseconds

Print BULB tree: 
l_bound: 62, u_bound: 62; investigated partial schedule: {}; 
└── l_bound: 62, u_bound: 62; investigated n92--1891:ISHR in [0:0]; investigated partial schedule: {0=[n92--1891:ISHR]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 62
Initial best latency: 62
110 out of 111 DFG nodes could be skipped to find best schedule
It took 21 milliseconds to converge
Scheduling took 21 milliseconds

Print BULB tree: 
l_bound: 62, u_bound: 62; investigated partial schedule: {}; 
└── l_bound: 62, u_bound: 62; investigated n92--1891:ISHR in [0:0]; investigated partial schedule: {0=[n92--1891:ISHR]}; 

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 17 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 62
Initial best latency: 62
0 out of 111 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 90 milliseconds

Print BULB tree: 
l_bound: 16, u_bound: 62; investigated partial schedule: {}; 
└── l_bound: 16, u_bound: 62; investigated n92--1891:ISHR in [0:0]; investigated partial schedule: {0=[n92--1891:ISHR]}; 
    └── l_bound: 16, u_bound: 62; investigated n64--1893:IADD in [1:1]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD]}; 
        └── l_bound: 16, u_bound: 62; investigated n23--1894:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD]}; 
            ├── l_bound: 16, u_bound: 62; investigated n1--1906:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD]}; 
            │   └── l_bound: 16, u_bound: 62; investigated n90--2166:IADD in [4:4]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n90--2166:IADD]}; 
            │       └── l_bound: 16, u_bound: 62; investigated n94--2022:IADD in [4:4]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD]}; 
            ├── l_bound: 16, u_bound: 62; investigated n1--1906:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref)], 5=[n1--1906:DMA_LOAD(ref)]}; 
            │   └── l_bound: 16, u_bound: 62; investigated n90--2166:IADD in [4:4]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n1--1906:DMA_LOAD(ref)]}; 
            ├── l_bound: 16, u_bound: 62; investigated n1--1906:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref)]}; 
            │   └── l_bound: 16, u_bound: 62; investigated n90--2166:IADD in [4:4]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD]}; 
            ├── l_bound: 16, u_bound: 62; investigated n1--1906:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n1--1906:DMA_LOAD(ref), n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD]}; 
            │   └── l_bound: 16, u_bound: 62; investigated n90--2166:IADD in [4:4]; investigated partial schedule: {0=[n1--1906:DMA_LOAD(ref), n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD]}; 
            │       └── l_bound: 16, u_bound: 62; investigated n94--2022:IADD in [4:4]; investigated partial schedule: {0=[n1--1906:DMA_LOAD(ref), n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD]}; 
            └── l_bound: 16, u_bound: 62; investigated n1--1906:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD]}; 
                └── l_bound: 16, u_bound: 62; investigated n90--2166:IADD in [4:4]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD]}; 
                    └── l_bound: 16, u_bound: 62; investigated n94--2022:IADD in [4:4]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD]}; 

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 17 inspected nodes
5 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 62
Initial best latency: 62
0 out of 111 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 80 milliseconds

Print BULB tree: 
l_bound: 16, u_bound: 62; investigated partial schedule: {}; 
└── l_bound: 16, u_bound: 62; investigated n92--1891:ISHR in [0:0]; investigated partial schedule: {0=[n92--1891:ISHR]}; 
    └── l_bound: 16, u_bound: 62; investigated n64--1893:IADD in [1:1]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD]}; 
        └── l_bound: 16, u_bound: 62; investigated n23--1894:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD]}; 
            ├── l_bound: 16, u_bound: 62; investigated n1--1906:DMA_LOAD(ref) in [3:4]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref)]}; 
            │   └── l_bound: 16, u_bound: 62; investigated n90--2166:IADD in [4:4]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD]}; 
            ├── l_bound: 16, u_bound: 62; investigated n1--1906:DMA_LOAD(ref) in [4:5]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref)], 5=[n1--1906:DMA_LOAD(ref)]}; 
            │   └── l_bound: 16, u_bound: 62; investigated n90--2166:IADD in [4:4]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n1--1906:DMA_LOAD(ref), n90--2166:IADD], 5=[n1--1906:DMA_LOAD(ref)]}; 
            ├── l_bound: 16, u_bound: 62; investigated n1--1906:DMA_LOAD(ref) in [0:1]; investigated partial schedule: {0=[n1--1906:DMA_LOAD(ref), n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD]}; 
            │   └── l_bound: 16, u_bound: 62; investigated n90--2166:IADD in [4:4]; investigated partial schedule: {0=[n1--1906:DMA_LOAD(ref), n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD]}; 
            │       └── l_bound: 16, u_bound: 62; investigated n94--2022:IADD in [4:4]; investigated partial schedule: {0=[n1--1906:DMA_LOAD(ref), n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD]}; 
            ├── l_bound: 16, u_bound: 62; investigated n1--1906:DMA_LOAD(ref) in [1:2]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD]}; 
            │   └── l_bound: 16, u_bound: 62; investigated n90--2166:IADD in [4:4]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD]}; 
            │       └── l_bound: 16, u_bound: 62; investigated n94--2022:IADD in [4:4]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n1--1906:DMA_LOAD(ref), n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD]}; 
            └── l_bound: 16, u_bound: 62; investigated n1--1906:DMA_LOAD(ref) in [2:3]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD]}; 
                └── l_bound: 16, u_bound: 62; investigated n90--2166:IADD in [4:4]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n90--2166:IADD]}; 
                    └── l_bound: 16, u_bound: 62; investigated n94--2022:IADD in [4:4]; investigated partial schedule: {0=[n92--1891:ISHR], 1=[n64--1893:IADD], 2=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 3=[n1--1906:DMA_LOAD(ref), n23--1894:DMA_LOAD], 4=[n90--2166:IADD, n94--2022:IADD]}; 

