Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr  5 05:34:51 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (51)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (51)
--------------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.462        0.000                      0                 1545        0.091        0.000                      0                 1545       54.305        0.000                       0                   567  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               8.462        0.000                      0                 1541        0.091        0.000                      0                 1541       54.305        0.000                       0                   567  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.397        0.000                      0                    4        0.921        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        8.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.462ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.784ns  (logic 60.377ns (59.319%)  route 41.407ns (40.681%))
  Logic Levels:           321  (CARRY4=287 LUT2=1 LUT3=24 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 116.011 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          1.770     7.374    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.498 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.665     8.163    sm/ram_reg_i_170_n_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I3_O)        0.152     8.315 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.848     9.163    sm/ram_reg_i_148_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I1_O)        0.326     9.489 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.229    10.718    L_reg/M_sm_ra1[0]
    SLICE_X55Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.842 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.980    11.822    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I2_O)        0.124    11.946 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.730    12.675    sm/M_alum_a[31]
    SLICE_X51Y15         LUT2 (Prop_lut2_I1_O)        0.124    12.799 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.799    alum/S[0]
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.331 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.331    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.445 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.445    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.559    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.673    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.787 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.787    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.901 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.901    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.130 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.130    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.401 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          0.867    15.267    alum/temp_out0[31]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.111 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.111    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.228 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.228    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.345 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.345    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.462 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.462    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.579 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.579    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.696 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.009    16.705    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.822 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.822    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.939 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.939    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.096 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.822    17.919    alum/temp_out0[30]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.332    18.251 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    18.251    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.801 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.009    18.810    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.924 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    18.924    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.038 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.038    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.152 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.152    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.266 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.266    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.380 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.380    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.494 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.494    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.608 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.608    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.765 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.908    20.672    alum/temp_out0[29]
    SLICE_X49Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.457 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.457    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.571 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.571    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.685 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.685    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.799 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.799    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.913 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.913    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.027 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    22.027    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.141 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.141    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.255 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.255    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.412 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.890    23.302    alum/temp_out0[28]
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.329    23.631 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.181 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.181    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.295 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.295    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.409 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.409    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.523 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.136 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.003    26.139    alum/temp_out0[27]
    SLICE_X46Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.939 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.939    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.056 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.056    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.173 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.173    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.290 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.290    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.407 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.407    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.524 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.524    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.641 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.641    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.758 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.758    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.915 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.008    28.923    alum/temp_out0[26]
    SLICE_X45Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.711 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.711    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.825 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.825    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.939 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.939    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.053 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.053    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.167 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.167    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.281 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.281    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.395 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.395    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.509 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.509    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.666 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.050    31.716    alum/temp_out0[25]
    SLICE_X43Y25         LUT3 (Prop_lut3_I0_O)        0.329    32.045 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.045    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.595 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.595    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.709 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.709    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.823 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.823    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.937 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.937    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.051 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.051    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.165 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.165    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.279 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.279    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.393 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.393    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.550 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.917    34.468    alum/temp_out0[24]
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.329    34.797 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.797    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.330 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.330    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.447 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.447    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.564 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.564    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.681 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.681    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.798 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.798    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.915 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.915    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.032 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.032    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.149 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.149    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.306 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.105    37.411    alum/temp_out0[23]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.332    37.743 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.743    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.293 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.293    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.407 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    38.416    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.530 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.530    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.644 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.644    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.758 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.758    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.872 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.872    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.986 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.986    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.100 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.100    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.257 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.030    40.287    alum/temp_out0[22]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    40.616 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.616    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.149 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.149    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.266 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.266    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.383 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.383    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.500 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    41.509    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.626 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.626    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.743 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.743    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.977 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.977    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.134 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.185    43.319    alum/temp_out0[21]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.332    43.651 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    43.651    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.052 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.052    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.166 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.166    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.280 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.280    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.394 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    44.403    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.517 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.517    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.631 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.631    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.745 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.745    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.859 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.859    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.016 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.235    46.252    alum/temp_out0[20]
    SLICE_X35Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.037 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.037    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.151 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.151    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.265 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.265    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.379 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.379    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.493 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.493    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.607 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.607    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.721 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.721    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.835 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.835    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.992 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.972    48.963    alum/temp_out0[19]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.329    49.292 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.292    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.842 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.842    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.956 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.956    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.070 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.070    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.184 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.184    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.298 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.298    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.412 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.412    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.526 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.526    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.640 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.640    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.797 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.542    51.340    alum/temp_out0[18]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.329    51.669 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.669    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.219 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.219    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.333 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    52.342    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.456 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.456    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.570 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.570    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.684 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.684    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.798 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.798    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.912 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.912    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.026 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.026    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.183 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.072    54.255    alum/temp_out0[17]
    SLICE_X34Y22         LUT3 (Prop_lut3_I0_O)        0.329    54.584 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.584    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.117 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.117    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.234 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.234    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.351 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    55.360    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.477 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.477    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.594    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.711    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.828    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.945    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.102 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.963    57.065    alum/temp_out0[16]
    SLICE_X35Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.853 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.853    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.967 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.967    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.081 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.081    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.195 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.195    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.309 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.309    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.423 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.423    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.537 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.537    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.651 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.651    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.808 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.064    59.872    alum/temp_out0[15]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.201 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.201    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.734 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.734    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.851 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    60.860    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.977 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.977    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.094 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.094    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.211 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.211    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.328 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.328    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.445 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.445    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.562 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.719 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.977    62.695    alum/temp_out0[14]
    SLICE_X32Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    63.483 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.483    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.597 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.009    63.606    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.720 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.720    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.834 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.834    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.948 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    63.948    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.062 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.062    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.176 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.176    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.290 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.290    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.447 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.054    65.501    alum/temp_out0[13]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    65.830 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    65.830    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.380 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.380    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.494 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.494    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.608 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.009    66.617    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.731 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.731    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.845 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.845    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.959 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.959    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.073 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.073    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.187 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.187    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.344 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.140    68.484    alum/temp_out0[12]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    68.813 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.813    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.363 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.363    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.477 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.477    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.591 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.591    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.705 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.705    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.819 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.819    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.933 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    69.942    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.056 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.056    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.170 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.170    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.327 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.137    71.464    alum/temp_out0[11]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    71.793 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.793    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.343 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.343    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.457 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.457    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.571 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.571    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.685 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.685    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.799 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.799    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.913 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.913    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.027 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.027    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.141 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.141    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.298 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.948    74.247    alum/temp_out0[10]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.329    74.576 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.576    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.126 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.240 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.240    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.354 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.354    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.468 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.468    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.582 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.582    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.696 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.696    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.810 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.810    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.924 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.924    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.081 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.032    77.113    alum/temp_out0[9]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    77.442 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.442    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.992 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.992    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.106 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.106    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.220 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.220    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.334 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.334    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.562 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.562    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.676 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.676    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.790 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.790    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.947 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.885    79.832    alum/temp_out0[8]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    80.161 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.161    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.711 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.711    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.825 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.825    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.939 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    80.939    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.053 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.053    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.167 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.167    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.281 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    81.281    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.395 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.395    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.509 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.509    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.666 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.060    82.727    alum/temp_out0[7]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.056 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.056    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.589 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.589    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.706 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.706    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.823 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.823    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.940 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.940    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.057 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.057    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.174 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.174    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.291 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.291    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.408    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.565 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.949    85.513    alum/temp_out0[6]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.301 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.301    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.415 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.415    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.529 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.529    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.643 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.757 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.757    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.871 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.871    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.985 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.099 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.099    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.256 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.005    88.261    alum/temp_out0[5]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    88.590 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.590    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.140 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.140    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.254 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.368 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.368    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.482 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.482    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.596 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.596    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.710 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.710    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.824 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.824    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.938 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.938    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.095 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.766    90.861    alum/temp_out0[4]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    91.190 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.190    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.740 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.854 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.968 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.968    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.082 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.082    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.196 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.196    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.310 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.310    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.424 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.424    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.538 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    92.538    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.695 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.885    93.580    alum/temp_out0[3]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    93.909 r  alum/D_registers_q[7][2]_i_52/O
                         net (fo=1, routed)           0.000    93.909    alum/D_registers_q[7][2]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.442 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    94.442    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.559 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.559    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.676 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    94.676    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.793 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    94.793    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.910 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    94.910    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.027 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.027    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.144 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.144    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.301 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.090    96.391    alum/temp_out0[2]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    96.723 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.723    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.273 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.273    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.387 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    97.387    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.501 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.501    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.615 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.615    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.729 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.729    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.843 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.843    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.957 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.957    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.071 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.071    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.228 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.908    99.136    alum/temp_out0[1]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    99.465 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000    99.465    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.015 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   100.015    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.129 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   100.129    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.243 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.243    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.357 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   100.357    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.471 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   100.471    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.585 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.699 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.699    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.813 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   100.813    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.970 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           1.150   102.120    sm/temp_out0[0]
    SLICE_X42Y8          LUT5 (Prop_lut5_I4_O)        0.329   102.449 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.449    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y8          MUXF7 (Prop_muxf7_I0_O)      0.209   102.658 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   103.111    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y8          LUT6 (Prop_lut6_I0_O)        0.297   103.408 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.680   105.087    sm/M_alum_out[0]
    SLICE_X58Y2          LUT5 (Prop_lut5_I4_O)        0.150   105.237 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.651   105.889    sm/brams/override_address[0]
    SLICE_X58Y3          LUT4 (Prop_lut4_I2_O)        0.361   106.250 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.683   106.933    brams/bram2/ram_reg_1[0]
    RAMB18_X2Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.496   116.011    brams/bram2/clk_IBUF_BUFG
    RAMB18_X2Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.199    
                         clock uncertainty           -0.035   116.164    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.769   115.395    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.395    
                         arrival time                        -106.933    
  -------------------------------------------------------------------
                         slack                                  8.462    

Slack (MET) :             8.704ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.745ns  (logic 60.348ns (59.313%)  route 41.397ns (40.687%))
  Logic Levels:           321  (CARRY4=287 LUT2=1 LUT3=24 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 116.011 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          1.770     7.374    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.498 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.665     8.163    sm/ram_reg_i_170_n_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I3_O)        0.152     8.315 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.848     9.163    sm/ram_reg_i_148_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I1_O)        0.326     9.489 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.229    10.718    L_reg/M_sm_ra1[0]
    SLICE_X55Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.842 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.980    11.822    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I2_O)        0.124    11.946 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.730    12.675    sm/M_alum_a[31]
    SLICE_X51Y15         LUT2 (Prop_lut2_I1_O)        0.124    12.799 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.799    alum/S[0]
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.331 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.331    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.445 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.445    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.559    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.673    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.787 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.787    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.901 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.901    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.130 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.130    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.401 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          0.867    15.267    alum/temp_out0[31]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.111 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.111    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.228 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.228    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.345 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.345    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.462 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.462    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.579 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.579    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.696 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.009    16.705    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.822 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.822    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.939 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.939    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.096 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.822    17.919    alum/temp_out0[30]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.332    18.251 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    18.251    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.801 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.009    18.810    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.924 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    18.924    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.038 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.038    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.152 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.152    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.266 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.266    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.380 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.380    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.494 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.494    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.608 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.608    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.765 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.908    20.672    alum/temp_out0[29]
    SLICE_X49Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.457 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.457    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.571 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.571    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.685 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.685    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.799 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.799    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.913 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.913    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.027 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    22.027    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.141 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.141    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.255 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.255    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.412 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.890    23.302    alum/temp_out0[28]
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.329    23.631 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.181 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.181    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.295 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.295    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.409 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.409    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.523 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.136 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.003    26.139    alum/temp_out0[27]
    SLICE_X46Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.939 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.939    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.056 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.056    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.173 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.173    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.290 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.290    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.407 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.407    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.524 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.524    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.641 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.641    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.758 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.758    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.915 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.008    28.923    alum/temp_out0[26]
    SLICE_X45Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.711 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.711    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.825 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.825    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.939 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.939    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.053 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.053    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.167 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.167    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.281 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.281    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.395 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.395    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.509 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.509    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.666 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.050    31.716    alum/temp_out0[25]
    SLICE_X43Y25         LUT3 (Prop_lut3_I0_O)        0.329    32.045 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.045    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.595 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.595    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.709 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.709    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.823 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.823    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.937 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.937    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.051 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.051    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.165 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.165    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.279 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.279    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.393 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.393    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.550 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.917    34.468    alum/temp_out0[24]
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.329    34.797 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.797    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.330 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.330    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.447 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.447    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.564 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.564    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.681 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.681    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.798 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.798    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.915 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.915    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.032 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.032    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.149 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.149    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.306 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.105    37.411    alum/temp_out0[23]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.332    37.743 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.743    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.293 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.293    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.407 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    38.416    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.530 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.530    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.644 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.644    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.758 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.758    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.872 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.872    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.986 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.986    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.100 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.100    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.257 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.030    40.287    alum/temp_out0[22]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    40.616 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.616    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.149 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.149    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.266 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.266    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.383 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.383    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.500 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    41.509    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.626 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.626    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.743 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.743    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.977 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.977    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.134 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.185    43.319    alum/temp_out0[21]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.332    43.651 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    43.651    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.052 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.052    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.166 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.166    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.280 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.280    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.394 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    44.403    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.517 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.517    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.631 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.631    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.745 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.745    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.859 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.859    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.016 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.235    46.252    alum/temp_out0[20]
    SLICE_X35Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.037 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.037    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.151 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.151    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.265 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.265    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.379 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.379    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.493 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.493    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.607 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.607    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.721 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.721    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.835 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.835    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.992 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.972    48.963    alum/temp_out0[19]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.329    49.292 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.292    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.842 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.842    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.956 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.956    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.070 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.070    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.184 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.184    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.298 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.298    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.412 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.412    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.526 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.526    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.640 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.640    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.797 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.542    51.340    alum/temp_out0[18]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.329    51.669 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.669    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.219 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.219    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.333 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    52.342    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.456 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.456    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.570 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.570    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.684 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.684    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.798 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.798    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.912 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.912    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.026 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.026    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.183 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.072    54.255    alum/temp_out0[17]
    SLICE_X34Y22         LUT3 (Prop_lut3_I0_O)        0.329    54.584 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.584    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.117 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.117    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.234 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.234    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.351 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    55.360    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.477 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.477    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.594    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.711    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.828    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.945    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.102 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.963    57.065    alum/temp_out0[16]
    SLICE_X35Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.853 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.853    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.967 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.967    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.081 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.081    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.195 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.195    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.309 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.309    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.423 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.423    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.537 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.537    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.651 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.651    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.808 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.064    59.872    alum/temp_out0[15]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.201 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.201    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.734 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.734    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.851 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    60.860    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.977 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.977    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.094 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.094    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.211 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.211    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.328 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.328    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.445 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.445    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.562 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.719 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.977    62.695    alum/temp_out0[14]
    SLICE_X32Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    63.483 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.483    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.597 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.009    63.606    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.720 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.720    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.834 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.834    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.948 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    63.948    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.062 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.062    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.176 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.176    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.290 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.290    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.447 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.054    65.501    alum/temp_out0[13]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    65.830 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    65.830    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.380 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.380    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.494 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.494    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.608 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.009    66.617    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.731 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.731    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.845 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.845    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.959 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.959    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.073 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.073    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.187 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.187    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.344 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.140    68.484    alum/temp_out0[12]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    68.813 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.813    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.363 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.363    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.477 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.477    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.591 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.591    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.705 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.705    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.819 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.819    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.933 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    69.942    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.056 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.056    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.170 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.170    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.327 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.137    71.464    alum/temp_out0[11]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    71.793 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.793    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.343 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.343    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.457 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.457    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.571 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.571    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.685 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.685    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.799 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.799    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.913 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.913    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.027 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.027    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.141 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.141    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.298 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.948    74.247    alum/temp_out0[10]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.329    74.576 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.576    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.126 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.240 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.240    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.354 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.354    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.468 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.468    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.582 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.582    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.696 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.696    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.810 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.810    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.924 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.924    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.081 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.032    77.113    alum/temp_out0[9]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    77.442 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.442    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.992 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.992    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.106 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.106    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.220 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.220    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.334 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.334    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.562 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.562    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.676 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.676    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.790 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.790    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.947 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.885    79.832    alum/temp_out0[8]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    80.161 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.161    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.711 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.711    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.825 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.825    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.939 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    80.939    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.053 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.053    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.167 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.167    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.281 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    81.281    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.395 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.395    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.509 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.509    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.666 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.060    82.727    alum/temp_out0[7]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.056 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.056    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.589 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.589    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.706 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.706    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.823 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.823    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.940 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.940    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.057 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.057    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.174 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.174    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.291 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.291    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.408    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.565 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.949    85.513    alum/temp_out0[6]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.301 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.301    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.415 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.415    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.529 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.529    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.643 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.757 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.757    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.871 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.871    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.985 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.099 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.099    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.256 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.005    88.261    alum/temp_out0[5]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    88.590 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.590    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.140 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.140    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.254 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.368 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.368    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.482 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.482    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.596 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.596    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.710 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.710    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.824 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.824    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.938 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.938    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.095 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.766    90.861    alum/temp_out0[4]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    91.190 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.190    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.740 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.854 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.968 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.968    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.082 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.082    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.196 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.196    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.310 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.310    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.424 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.424    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.538 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    92.538    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.695 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.885    93.580    alum/temp_out0[3]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    93.909 r  alum/D_registers_q[7][2]_i_52/O
                         net (fo=1, routed)           0.000    93.909    alum/D_registers_q[7][2]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.442 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    94.442    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.559 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.559    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.676 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    94.676    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.793 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    94.793    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.910 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    94.910    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.027 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.027    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.144 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.144    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.301 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.090    96.391    alum/temp_out0[2]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    96.723 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.723    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.273 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.273    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.387 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    97.387    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.501 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.501    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.615 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.615    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.729 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.729    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.843 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.843    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.957 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.957    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.071 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.071    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.228 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.908    99.136    alum/temp_out0[1]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    99.465 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000    99.465    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.015 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   100.015    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.129 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   100.129    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.243 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.243    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.357 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   100.357    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.471 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   100.471    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.585 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.699 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.699    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.813 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   100.813    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.970 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           1.150   102.120    sm/temp_out0[0]
    SLICE_X42Y8          LUT5 (Prop_lut5_I4_O)        0.329   102.449 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.449    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y8          MUXF7 (Prop_muxf7_I0_O)      0.209   102.658 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   103.111    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y8          LUT6 (Prop_lut6_I0_O)        0.297   103.408 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.680   105.087    sm/M_alum_out[0]
    SLICE_X58Y2          LUT5 (Prop_lut5_I4_O)        0.150   105.237 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.651   105.889    sm/brams/override_address[0]
    SLICE_X58Y3          LUT4 (Prop_lut4_I0_O)        0.332   106.221 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.672   106.893    brams/bram1/ADDRARDADDR[0]
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.496   116.011    brams/bram1/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.199    
                         clock uncertainty           -0.035   116.164    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.598    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.598    
                         arrival time                        -106.893    
  -------------------------------------------------------------------
                         slack                                  8.704    

Slack (MET) :             9.375ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.507ns  (logic 60.468ns (59.570%)  route 41.039ns (40.430%))
  Logic Levels:           322  (CARRY4=287 LUT2=2 LUT3=24 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          1.770     7.374    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.498 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.665     8.163    sm/ram_reg_i_170_n_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I3_O)        0.152     8.315 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.848     9.163    sm/ram_reg_i_148_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I1_O)        0.326     9.489 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.229    10.718    L_reg/M_sm_ra1[0]
    SLICE_X55Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.842 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.980    11.822    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I2_O)        0.124    11.946 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.730    12.675    sm/M_alum_a[31]
    SLICE_X51Y15         LUT2 (Prop_lut2_I1_O)        0.124    12.799 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.799    alum/S[0]
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.331 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.331    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.445 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.445    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.559    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.673    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.787 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.787    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.901 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.901    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.130 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.130    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.401 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          0.867    15.267    alum/temp_out0[31]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.111 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.111    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.228 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.228    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.345 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.345    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.462 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.462    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.579 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.579    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.696 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.009    16.705    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.822 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.822    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.939 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.939    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.096 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.822    17.919    alum/temp_out0[30]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.332    18.251 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    18.251    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.801 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.009    18.810    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.924 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    18.924    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.038 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.038    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.152 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.152    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.266 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.266    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.380 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.380    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.494 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.494    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.608 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.608    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.765 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.908    20.672    alum/temp_out0[29]
    SLICE_X49Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.457 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.457    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.571 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.571    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.685 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.685    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.799 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.799    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.913 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.913    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.027 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    22.027    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.141 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.141    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.255 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.255    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.412 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.890    23.302    alum/temp_out0[28]
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.329    23.631 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.181 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.181    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.295 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.295    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.409 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.409    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.523 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.136 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.003    26.139    alum/temp_out0[27]
    SLICE_X46Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.939 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.939    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.056 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.056    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.173 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.173    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.290 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.290    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.407 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.407    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.524 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.524    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.641 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.641    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.758 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.758    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.915 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.008    28.923    alum/temp_out0[26]
    SLICE_X45Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.711 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.711    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.825 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.825    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.939 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.939    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.053 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.053    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.167 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.167    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.281 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.281    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.395 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.395    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.509 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.509    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.666 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.050    31.716    alum/temp_out0[25]
    SLICE_X43Y25         LUT3 (Prop_lut3_I0_O)        0.329    32.045 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.045    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.595 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.595    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.709 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.709    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.823 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.823    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.937 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.937    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.051 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.051    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.165 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.165    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.279 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.279    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.393 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.393    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.550 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.917    34.468    alum/temp_out0[24]
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.329    34.797 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.797    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.330 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.330    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.447 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.447    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.564 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.564    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.681 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.681    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.798 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.798    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.915 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.915    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.032 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.032    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.149 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.149    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.306 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.105    37.411    alum/temp_out0[23]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.332    37.743 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.743    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.293 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.293    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.407 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    38.416    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.530 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.530    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.644 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.644    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.758 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.758    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.872 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.872    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.986 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.986    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.100 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.100    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.257 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.030    40.287    alum/temp_out0[22]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    40.616 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.616    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.149 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.149    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.266 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.266    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.383 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.383    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.500 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    41.509    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.626 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.626    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.743 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.743    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.977 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.977    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.134 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.185    43.319    alum/temp_out0[21]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.332    43.651 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    43.651    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.052 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.052    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.166 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.166    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.280 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.280    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.394 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    44.403    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.517 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.517    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.631 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.631    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.745 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.745    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.859 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.859    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.016 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.235    46.252    alum/temp_out0[20]
    SLICE_X35Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.037 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.037    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.151 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.151    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.265 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.265    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.379 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.379    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.493 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.493    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.607 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.607    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.721 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.721    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.835 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.835    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.992 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.972    48.963    alum/temp_out0[19]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.329    49.292 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.292    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.842 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.842    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.956 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.956    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.070 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.070    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.184 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.184    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.298 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.298    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.412 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.412    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.526 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.526    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.640 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.640    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.797 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.542    51.340    alum/temp_out0[18]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.329    51.669 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.669    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.219 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.219    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.333 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    52.342    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.456 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.456    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.570 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.570    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.684 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.684    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.798 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.798    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.912 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.912    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.026 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.026    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.183 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.072    54.255    alum/temp_out0[17]
    SLICE_X34Y22         LUT3 (Prop_lut3_I0_O)        0.329    54.584 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.584    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.117 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.117    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.234 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.234    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.351 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    55.360    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.477 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.477    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.594    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.711    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.828    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.945    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.102 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.963    57.065    alum/temp_out0[16]
    SLICE_X35Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.853 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.853    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.967 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.967    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.081 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.081    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.195 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.195    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.309 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.309    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.423 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.423    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.537 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.537    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.651 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.651    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.808 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.064    59.872    alum/temp_out0[15]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.201 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.201    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.734 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.734    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.851 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    60.860    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.977 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.977    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.094 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.094    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.211 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.211    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.328 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.328    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.445 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.445    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.562 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.719 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.977    62.695    alum/temp_out0[14]
    SLICE_X32Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    63.483 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.483    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.597 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.009    63.606    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.720 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.720    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.834 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.834    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.948 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    63.948    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.062 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.062    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.176 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.176    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.290 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.290    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.447 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.054    65.501    alum/temp_out0[13]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    65.830 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    65.830    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.380 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.380    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.494 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.494    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.608 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.009    66.617    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.731 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.731    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.845 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.845    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.959 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.959    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.073 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.073    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.187 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.187    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.344 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.140    68.484    alum/temp_out0[12]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    68.813 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.813    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.363 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.363    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.477 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.477    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.591 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.591    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.705 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.705    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.819 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.819    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.933 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    69.942    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.056 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.056    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.170 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.170    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.327 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.137    71.464    alum/temp_out0[11]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    71.793 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.793    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.343 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.343    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.457 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.457    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.571 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.571    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.685 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.685    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.799 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.799    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.913 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.913    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.027 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.027    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.141 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.141    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.298 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.948    74.247    alum/temp_out0[10]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.329    74.576 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.576    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.126 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.240 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.240    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.354 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.354    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.468 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.468    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.582 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.582    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.696 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.696    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.810 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.810    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.924 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.924    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.081 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.032    77.113    alum/temp_out0[9]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    77.442 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.442    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.992 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.992    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.106 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.106    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.220 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.220    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.334 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.334    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.562 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.562    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.676 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.676    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.790 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.790    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.947 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.885    79.832    alum/temp_out0[8]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    80.161 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.161    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.711 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.711    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.825 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.825    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.939 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    80.939    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.053 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.053    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.167 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.167    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.281 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    81.281    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.395 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.395    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.509 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.509    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.666 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.060    82.727    alum/temp_out0[7]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.056 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.056    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.589 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.589    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.706 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.706    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.823 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.823    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.940 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.940    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.057 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.057    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.174 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.174    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.291 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.291    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.408    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.565 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.949    85.513    alum/temp_out0[6]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.301 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.301    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.415 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.415    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.529 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.529    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.643 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.757 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.757    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.871 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.871    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.985 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.099 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.099    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.256 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.005    88.261    alum/temp_out0[5]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    88.590 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.590    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.140 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.140    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.254 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.368 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.368    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.482 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.482    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.596 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.596    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.710 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.710    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.824 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.824    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.938 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.938    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.095 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.766    90.861    alum/temp_out0[4]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    91.190 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.190    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.740 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.854 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.968 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.968    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.082 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.082    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.196 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.196    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.310 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.310    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.424 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.424    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.538 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    92.538    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.695 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.885    93.580    alum/temp_out0[3]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    93.909 r  alum/D_registers_q[7][2]_i_52/O
                         net (fo=1, routed)           0.000    93.909    alum/D_registers_q[7][2]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.442 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    94.442    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.559 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.559    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.676 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    94.676    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.793 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    94.793    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.910 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    94.910    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.027 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.027    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.144 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.144    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.301 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.090    96.391    alum/temp_out0[2]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    96.723 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.723    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.273 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.273    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.387 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    97.387    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.501 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.501    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.615 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.615    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.729 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.729    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.843 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.843    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.957 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.957    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.071 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.071    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.228 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.908    99.136    alum/temp_out0[1]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    99.465 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000    99.465    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.015 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   100.015    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.129 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   100.129    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.243 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.243    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.357 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   100.357    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.471 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   100.471    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.585 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.699 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.699    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.813 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   100.813    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.970 f  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           1.150   102.120    sm/temp_out0[0]
    SLICE_X42Y8          LUT5 (Prop_lut5_I4_O)        0.329   102.449 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.449    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y8          MUXF7 (Prop_muxf7_I0_O)      0.209   102.658 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   103.111    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y8          LUT6 (Prop_lut6_I0_O)        0.297   103.408 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.080   104.488    sm/M_alum_out[0]
    SLICE_X44Y6          LUT2 (Prop_lut2_I0_O)        0.152   104.640 f  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           0.627   105.267    sm/D_states_q[4]_i_14_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I4_O)        0.326   105.593 f  sm/D_states_q[4]_i_4/O
                         net (fo=2, routed)           0.417   106.010    sm/D_states_q[4]_i_4_n_0
    SLICE_X39Y7          LUT6 (Prop_lut6_I3_O)        0.124   106.134 r  sm/D_states_q[4]_rep_i_1/O
                         net (fo=1, routed)           0.521   106.655    sm/D_states_q[4]_rep_i_1_n_0
    SLICE_X39Y7          FDSE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X39Y7          FDSE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X39Y7          FDSE (Setup_fdse_C_D)       -0.081   116.031    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        116.031    
                         arrival time                        -106.656    
  -------------------------------------------------------------------
                         slack                                  9.375    

Slack (MET) :             9.437ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.644ns  (logic 60.468ns (59.490%)  route 41.176ns (40.510%))
  Logic Levels:           322  (CARRY4=287 LUT2=2 LUT3=24 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          1.770     7.374    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.498 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.665     8.163    sm/ram_reg_i_170_n_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I3_O)        0.152     8.315 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.848     9.163    sm/ram_reg_i_148_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I1_O)        0.326     9.489 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.229    10.718    L_reg/M_sm_ra1[0]
    SLICE_X55Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.842 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.980    11.822    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I2_O)        0.124    11.946 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.730    12.675    sm/M_alum_a[31]
    SLICE_X51Y15         LUT2 (Prop_lut2_I1_O)        0.124    12.799 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.799    alum/S[0]
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.331 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.331    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.445 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.445    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.559    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.673    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.787 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.787    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.901 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.901    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.130 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.130    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.401 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          0.867    15.267    alum/temp_out0[31]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.111 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.111    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.228 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.228    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.345 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.345    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.462 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.462    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.579 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.579    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.696 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.009    16.705    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.822 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.822    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.939 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.939    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.096 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.822    17.919    alum/temp_out0[30]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.332    18.251 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    18.251    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.801 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.009    18.810    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.924 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    18.924    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.038 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.038    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.152 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.152    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.266 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.266    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.380 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.380    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.494 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.494    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.608 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.608    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.765 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.908    20.672    alum/temp_out0[29]
    SLICE_X49Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.457 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.457    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.571 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.571    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.685 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.685    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.799 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.799    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.913 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.913    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.027 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    22.027    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.141 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.141    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.255 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.255    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.412 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.890    23.302    alum/temp_out0[28]
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.329    23.631 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.181 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.181    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.295 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.295    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.409 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.409    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.523 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.136 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.003    26.139    alum/temp_out0[27]
    SLICE_X46Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.939 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.939    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.056 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.056    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.173 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.173    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.290 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.290    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.407 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.407    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.524 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.524    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.641 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.641    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.758 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.758    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.915 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.008    28.923    alum/temp_out0[26]
    SLICE_X45Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.711 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.711    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.825 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.825    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.939 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.939    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.053 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.053    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.167 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.167    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.281 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.281    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.395 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.395    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.509 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.509    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.666 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.050    31.716    alum/temp_out0[25]
    SLICE_X43Y25         LUT3 (Prop_lut3_I0_O)        0.329    32.045 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.045    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.595 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.595    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.709 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.709    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.823 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.823    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.937 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.937    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.051 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.051    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.165 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.165    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.279 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.279    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.393 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.393    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.550 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.917    34.468    alum/temp_out0[24]
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.329    34.797 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.797    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.330 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.330    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.447 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.447    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.564 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.564    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.681 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.681    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.798 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.798    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.915 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.915    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.032 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.032    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.149 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.149    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.306 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.105    37.411    alum/temp_out0[23]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.332    37.743 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.743    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.293 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.293    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.407 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    38.416    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.530 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.530    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.644 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.644    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.758 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.758    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.872 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.872    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.986 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.986    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.100 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.100    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.257 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.030    40.287    alum/temp_out0[22]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    40.616 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.616    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.149 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.149    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.266 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.266    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.383 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.383    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.500 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    41.509    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.626 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.626    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.743 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.743    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.977 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.977    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.134 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.185    43.319    alum/temp_out0[21]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.332    43.651 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    43.651    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.052 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.052    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.166 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.166    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.280 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.280    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.394 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    44.403    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.517 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.517    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.631 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.631    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.745 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.745    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.859 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.859    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.016 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.235    46.252    alum/temp_out0[20]
    SLICE_X35Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.037 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.037    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.151 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.151    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.265 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.265    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.379 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.379    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.493 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.493    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.607 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.607    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.721 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.721    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.835 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.835    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.992 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.972    48.963    alum/temp_out0[19]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.329    49.292 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.292    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.842 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.842    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.956 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.956    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.070 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.070    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.184 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.184    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.298 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.298    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.412 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.412    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.526 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.526    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.640 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.640    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.797 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.542    51.340    alum/temp_out0[18]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.329    51.669 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.669    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.219 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.219    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.333 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    52.342    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.456 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.456    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.570 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.570    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.684 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.684    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.798 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.798    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.912 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.912    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.026 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.026    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.183 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.072    54.255    alum/temp_out0[17]
    SLICE_X34Y22         LUT3 (Prop_lut3_I0_O)        0.329    54.584 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.584    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.117 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.117    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.234 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.234    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.351 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    55.360    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.477 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.477    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.594    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.711    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.828    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.945    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.102 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.963    57.065    alum/temp_out0[16]
    SLICE_X35Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.853 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.853    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.967 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.967    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.081 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.081    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.195 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.195    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.309 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.309    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.423 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.423    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.537 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.537    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.651 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.651    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.808 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.064    59.872    alum/temp_out0[15]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.201 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.201    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.734 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.734    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.851 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    60.860    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.977 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.977    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.094 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.094    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.211 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.211    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.328 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.328    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.445 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.445    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.562 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.719 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.977    62.695    alum/temp_out0[14]
    SLICE_X32Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    63.483 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.483    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.597 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.009    63.606    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.720 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.720    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.834 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.834    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.948 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    63.948    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.062 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.062    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.176 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.176    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.290 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.290    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.447 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.054    65.501    alum/temp_out0[13]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    65.830 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    65.830    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.380 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.380    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.494 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.494    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.608 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.009    66.617    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.731 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.731    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.845 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.845    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.959 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.959    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.073 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.073    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.187 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.187    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.344 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.140    68.484    alum/temp_out0[12]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    68.813 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.813    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.363 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.363    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.477 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.477    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.591 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.591    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.705 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.705    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.819 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.819    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.933 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    69.942    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.056 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.056    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.170 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.170    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.327 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.137    71.464    alum/temp_out0[11]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    71.793 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.793    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.343 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.343    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.457 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.457    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.571 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.571    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.685 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.685    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.799 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.799    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.913 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.913    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.027 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.027    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.141 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.141    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.298 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.948    74.247    alum/temp_out0[10]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.329    74.576 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.576    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.126 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.240 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.240    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.354 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.354    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.468 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.468    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.582 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.582    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.696 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.696    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.810 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.810    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.924 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.924    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.081 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.032    77.113    alum/temp_out0[9]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    77.442 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.442    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.992 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.992    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.106 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.106    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.220 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.220    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.334 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.334    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.562 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.562    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.676 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.676    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.790 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.790    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.947 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.885    79.832    alum/temp_out0[8]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    80.161 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.161    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.711 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.711    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.825 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.825    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.939 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    80.939    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.053 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.053    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.167 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.167    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.281 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    81.281    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.395 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.395    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.509 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.509    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.666 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.060    82.727    alum/temp_out0[7]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.056 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.056    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.589 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.589    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.706 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.706    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.823 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.823    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.940 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.940    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.057 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.057    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.174 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.174    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.291 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.291    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.408    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.565 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.949    85.513    alum/temp_out0[6]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.301 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.301    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.415 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.415    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.529 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.529    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.643 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.757 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.757    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.871 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.871    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.985 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.099 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.099    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.256 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.005    88.261    alum/temp_out0[5]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    88.590 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.590    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.140 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.140    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.254 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.368 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.368    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.482 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.482    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.596 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.596    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.710 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.710    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.824 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.824    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.938 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.938    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.095 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.766    90.861    alum/temp_out0[4]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    91.190 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.190    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.740 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.854 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.968 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.968    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.082 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.082    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.196 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.196    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.310 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.310    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.424 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.424    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.538 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    92.538    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.695 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.885    93.580    alum/temp_out0[3]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    93.909 r  alum/D_registers_q[7][2]_i_52/O
                         net (fo=1, routed)           0.000    93.909    alum/D_registers_q[7][2]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.442 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    94.442    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.559 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.559    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.676 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    94.676    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.793 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    94.793    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.910 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    94.910    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.027 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.027    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.144 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.144    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.301 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.090    96.391    alum/temp_out0[2]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    96.723 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.723    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.273 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.273    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.387 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    97.387    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.501 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.501    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.615 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.615    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.729 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.729    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.843 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.843    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.957 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.957    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.071 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.071    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.228 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.908    99.136    alum/temp_out0[1]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    99.465 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000    99.465    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.015 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   100.015    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.129 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   100.129    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.243 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.243    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.357 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   100.357    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.471 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   100.471    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.585 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.699 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.699    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.813 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   100.813    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.970 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           1.150   102.120    sm/temp_out0[0]
    SLICE_X42Y8          LUT5 (Prop_lut5_I4_O)        0.329   102.449 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.449    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y8          MUXF7 (Prop_muxf7_I0_O)      0.209   102.658 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   103.111    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y8          LUT6 (Prop_lut6_I0_O)        0.297   103.408 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.080   104.488    sm/M_alum_out[0]
    SLICE_X44Y6          LUT2 (Prop_lut2_I0_O)        0.152   104.640 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           0.922   105.562    sm/D_states_q[4]_i_14_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I3_O)        0.326   105.888 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.780   106.668    sm/D_states_q[1]_i_2_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I0_O)        0.124   106.792 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   106.792    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X32Y5          FDRE (Setup_fdre_C_D)        0.029   116.229    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.229    
                         arrival time                        -106.792    
  -------------------------------------------------------------------
                         slack                                  9.437    

Slack (MET) :             9.450ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.633ns  (logic 60.468ns (59.496%)  route 41.165ns (40.504%))
  Logic Levels:           322  (CARRY4=287 LUT2=2 LUT3=24 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          1.770     7.374    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.498 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.665     8.163    sm/ram_reg_i_170_n_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I3_O)        0.152     8.315 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.848     9.163    sm/ram_reg_i_148_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I1_O)        0.326     9.489 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.229    10.718    L_reg/M_sm_ra1[0]
    SLICE_X55Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.842 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.980    11.822    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I2_O)        0.124    11.946 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.730    12.675    sm/M_alum_a[31]
    SLICE_X51Y15         LUT2 (Prop_lut2_I1_O)        0.124    12.799 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.799    alum/S[0]
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.331 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.331    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.445 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.445    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.559    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.673    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.787 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.787    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.901 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.901    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.130 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.130    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.401 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          0.867    15.267    alum/temp_out0[31]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.111 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.111    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.228 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.228    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.345 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.345    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.462 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.462    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.579 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.579    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.696 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.009    16.705    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.822 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.822    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.939 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.939    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.096 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.822    17.919    alum/temp_out0[30]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.332    18.251 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    18.251    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.801 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.009    18.810    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.924 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    18.924    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.038 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.038    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.152 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.152    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.266 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.266    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.380 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.380    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.494 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.494    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.608 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.608    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.765 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.908    20.672    alum/temp_out0[29]
    SLICE_X49Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.457 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.457    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.571 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.571    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.685 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.685    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.799 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.799    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.913 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.913    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.027 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    22.027    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.141 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.141    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.255 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.255    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.412 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.890    23.302    alum/temp_out0[28]
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.329    23.631 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.181 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.181    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.295 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.295    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.409 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.409    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.523 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.136 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.003    26.139    alum/temp_out0[27]
    SLICE_X46Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.939 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.939    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.056 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.056    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.173 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.173    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.290 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.290    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.407 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.407    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.524 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.524    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.641 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.641    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.758 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.758    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.915 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.008    28.923    alum/temp_out0[26]
    SLICE_X45Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.711 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.711    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.825 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.825    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.939 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.939    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.053 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.053    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.167 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.167    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.281 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.281    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.395 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.395    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.509 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.509    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.666 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.050    31.716    alum/temp_out0[25]
    SLICE_X43Y25         LUT3 (Prop_lut3_I0_O)        0.329    32.045 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.045    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.595 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.595    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.709 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.709    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.823 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.823    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.937 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.937    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.051 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.051    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.165 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.165    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.279 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.279    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.393 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.393    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.550 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.917    34.468    alum/temp_out0[24]
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.329    34.797 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.797    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.330 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.330    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.447 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.447    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.564 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.564    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.681 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.681    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.798 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.798    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.915 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.915    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.032 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.032    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.149 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.149    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.306 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.105    37.411    alum/temp_out0[23]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.332    37.743 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.743    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.293 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.293    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.407 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    38.416    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.530 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.530    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.644 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.644    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.758 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.758    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.872 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.872    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.986 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.986    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.100 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.100    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.257 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.030    40.287    alum/temp_out0[22]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    40.616 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.616    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.149 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.149    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.266 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.266    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.383 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.383    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.500 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    41.509    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.626 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.626    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.743 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.743    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.977 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.977    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.134 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.185    43.319    alum/temp_out0[21]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.332    43.651 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    43.651    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.052 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.052    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.166 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.166    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.280 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.280    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.394 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    44.403    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.517 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.517    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.631 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.631    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.745 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.745    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.859 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.859    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.016 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.235    46.252    alum/temp_out0[20]
    SLICE_X35Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.037 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.037    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.151 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.151    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.265 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.265    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.379 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.379    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.493 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.493    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.607 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.607    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.721 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.721    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.835 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.835    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.992 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.972    48.963    alum/temp_out0[19]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.329    49.292 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.292    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.842 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.842    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.956 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.956    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.070 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.070    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.184 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.184    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.298 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.298    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.412 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.412    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.526 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.526    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.640 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.640    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.797 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.542    51.340    alum/temp_out0[18]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.329    51.669 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.669    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.219 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.219    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.333 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    52.342    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.456 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.456    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.570 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.570    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.684 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.684    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.798 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.798    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.912 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.912    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.026 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.026    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.183 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.072    54.255    alum/temp_out0[17]
    SLICE_X34Y22         LUT3 (Prop_lut3_I0_O)        0.329    54.584 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.584    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.117 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.117    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.234 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.234    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.351 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    55.360    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.477 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.477    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.594    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.711    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.828    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.945    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.102 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.963    57.065    alum/temp_out0[16]
    SLICE_X35Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.853 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.853    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.967 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.967    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.081 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.081    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.195 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.195    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.309 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.309    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.423 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.423    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.537 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.537    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.651 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.651    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.808 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.064    59.872    alum/temp_out0[15]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.201 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.201    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.734 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.734    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.851 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    60.860    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.977 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.977    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.094 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.094    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.211 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.211    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.328 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.328    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.445 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.445    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.562 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.719 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.977    62.695    alum/temp_out0[14]
    SLICE_X32Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    63.483 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.483    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.597 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.009    63.606    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.720 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.720    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.834 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.834    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.948 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    63.948    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.062 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.062    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.176 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.176    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.290 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.290    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.447 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.054    65.501    alum/temp_out0[13]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    65.830 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    65.830    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.380 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.380    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.494 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.494    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.608 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.009    66.617    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.731 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.731    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.845 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.845    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.959 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.959    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.073 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.073    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.187 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.187    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.344 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.140    68.484    alum/temp_out0[12]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    68.813 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.813    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.363 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.363    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.477 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.477    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.591 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.591    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.705 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.705    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.819 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.819    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.933 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    69.942    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.056 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.056    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.170 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.170    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.327 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.137    71.464    alum/temp_out0[11]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    71.793 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.793    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.343 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.343    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.457 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.457    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.571 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.571    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.685 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.685    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.799 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.799    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.913 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.913    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.027 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.027    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.141 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.141    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.298 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.948    74.247    alum/temp_out0[10]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.329    74.576 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.576    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.126 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.240 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.240    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.354 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.354    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.468 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.468    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.582 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.582    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.696 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.696    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.810 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.810    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.924 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.924    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.081 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.032    77.113    alum/temp_out0[9]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    77.442 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.442    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.992 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.992    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.106 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.106    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.220 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.220    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.334 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.334    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.562 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.562    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.676 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.676    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.790 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.790    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.947 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.885    79.832    alum/temp_out0[8]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    80.161 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.161    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.711 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.711    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.825 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.825    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.939 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    80.939    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.053 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.053    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.167 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.167    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.281 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    81.281    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.395 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.395    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.509 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.509    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.666 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.060    82.727    alum/temp_out0[7]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.056 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.056    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.589 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.589    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.706 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.706    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.823 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.823    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.940 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.940    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.057 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.057    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.174 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.174    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.291 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.291    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.408    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.565 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.949    85.513    alum/temp_out0[6]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.301 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.301    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.415 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.415    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.529 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.529    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.643 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.757 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.757    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.871 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.871    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.985 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.099 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.099    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.256 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.005    88.261    alum/temp_out0[5]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    88.590 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.590    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.140 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.140    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.254 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.368 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.368    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.482 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.482    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.596 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.596    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.710 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.710    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.824 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.824    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.938 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.938    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.095 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.766    90.861    alum/temp_out0[4]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    91.190 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.190    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.740 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.854 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.968 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.968    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.082 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.082    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.196 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.196    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.310 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.310    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.424 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.424    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.538 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    92.538    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.695 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.885    93.580    alum/temp_out0[3]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    93.909 r  alum/D_registers_q[7][2]_i_52/O
                         net (fo=1, routed)           0.000    93.909    alum/D_registers_q[7][2]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.442 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    94.442    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.559 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.559    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.676 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    94.676    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.793 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    94.793    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.910 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    94.910    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.027 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.027    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.144 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.144    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.301 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.090    96.391    alum/temp_out0[2]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    96.723 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.723    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.273 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.273    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.387 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    97.387    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.501 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.501    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.615 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.615    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.729 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.729    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.843 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.843    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.957 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.957    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.071 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.071    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.228 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.908    99.136    alum/temp_out0[1]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    99.465 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000    99.465    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.015 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   100.015    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.129 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   100.129    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.243 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.243    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.357 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   100.357    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.471 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   100.471    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.585 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.699 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.699    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.813 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   100.813    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.970 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           1.150   102.120    sm/temp_out0[0]
    SLICE_X42Y8          LUT5 (Prop_lut5_I4_O)        0.329   102.449 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.449    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y8          MUXF7 (Prop_muxf7_I0_O)      0.209   102.658 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   103.111    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y8          LUT6 (Prop_lut6_I0_O)        0.297   103.408 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.080   104.488    sm/M_alum_out[0]
    SLICE_X44Y6          LUT2 (Prop_lut2_I0_O)        0.152   104.640 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           0.922   105.562    sm/D_states_q[4]_i_14_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I3_O)        0.326   105.888 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.769   106.657    sm/D_states_q[1]_i_2_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I0_O)        0.124   106.781 r  sm/D_states_q[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   106.781    sm/D_states_q[1]_rep__1_i_1_n_0
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X32Y5          FDRE (Setup_fdre_C_D)        0.031   116.231    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        116.231    
                         arrival time                        -106.781    
  -------------------------------------------------------------------
                         slack                                  9.450    

Slack (MET) :             9.504ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.393ns  (logic 60.468ns (59.637%)  route 40.925ns (40.363%))
  Logic Levels:           322  (CARRY4=287 LUT2=2 LUT3=24 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          1.770     7.374    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.498 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.665     8.163    sm/ram_reg_i_170_n_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I3_O)        0.152     8.315 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.848     9.163    sm/ram_reg_i_148_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I1_O)        0.326     9.489 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.229    10.718    L_reg/M_sm_ra1[0]
    SLICE_X55Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.842 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.980    11.822    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I2_O)        0.124    11.946 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.730    12.675    sm/M_alum_a[31]
    SLICE_X51Y15         LUT2 (Prop_lut2_I1_O)        0.124    12.799 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.799    alum/S[0]
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.331 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.331    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.445 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.445    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.559    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.673    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.787 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.787    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.901 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.901    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.130 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.130    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.401 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          0.867    15.267    alum/temp_out0[31]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.111 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.111    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.228 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.228    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.345 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.345    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.462 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.462    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.579 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.579    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.696 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.009    16.705    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.822 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.822    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.939 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.939    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.096 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.822    17.919    alum/temp_out0[30]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.332    18.251 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    18.251    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.801 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.009    18.810    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.924 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    18.924    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.038 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.038    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.152 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.152    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.266 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.266    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.380 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.380    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.494 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.494    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.608 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.608    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.765 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.908    20.672    alum/temp_out0[29]
    SLICE_X49Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.457 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.457    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.571 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.571    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.685 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.685    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.799 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.799    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.913 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.913    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.027 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    22.027    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.141 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.141    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.255 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.255    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.412 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.890    23.302    alum/temp_out0[28]
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.329    23.631 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.181 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.181    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.295 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.295    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.409 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.409    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.523 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.136 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.003    26.139    alum/temp_out0[27]
    SLICE_X46Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.939 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.939    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.056 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.056    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.173 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.173    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.290 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.290    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.407 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.407    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.524 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.524    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.641 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.641    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.758 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.758    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.915 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.008    28.923    alum/temp_out0[26]
    SLICE_X45Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.711 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.711    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.825 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.825    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.939 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.939    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.053 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.053    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.167 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.167    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.281 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.281    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.395 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.395    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.509 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.509    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.666 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.050    31.716    alum/temp_out0[25]
    SLICE_X43Y25         LUT3 (Prop_lut3_I0_O)        0.329    32.045 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.045    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.595 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.595    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.709 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.709    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.823 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.823    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.937 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.937    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.051 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.051    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.165 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.165    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.279 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.279    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.393 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.393    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.550 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.917    34.468    alum/temp_out0[24]
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.329    34.797 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.797    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.330 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.330    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.447 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.447    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.564 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.564    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.681 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.681    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.798 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.798    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.915 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.915    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.032 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.032    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.149 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.149    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.306 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.105    37.411    alum/temp_out0[23]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.332    37.743 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.743    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.293 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.293    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.407 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    38.416    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.530 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.530    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.644 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.644    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.758 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.758    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.872 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.872    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.986 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.986    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.100 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.100    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.257 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.030    40.287    alum/temp_out0[22]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    40.616 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.616    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.149 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.149    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.266 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.266    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.383 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.383    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.500 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    41.509    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.626 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.626    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.743 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.743    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.977 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.977    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.134 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.185    43.319    alum/temp_out0[21]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.332    43.651 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    43.651    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.052 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.052    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.166 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.166    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.280 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.280    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.394 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    44.403    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.517 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.517    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.631 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.631    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.745 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.745    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.859 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.859    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.016 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.235    46.252    alum/temp_out0[20]
    SLICE_X35Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.037 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.037    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.151 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.151    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.265 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.265    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.379 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.379    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.493 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.493    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.607 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.607    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.721 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.721    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.835 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.835    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.992 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.972    48.963    alum/temp_out0[19]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.329    49.292 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.292    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.842 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.842    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.956 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.956    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.070 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.070    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.184 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.184    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.298 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.298    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.412 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.412    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.526 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.526    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.640 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.640    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.797 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.542    51.340    alum/temp_out0[18]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.329    51.669 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.669    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.219 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.219    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.333 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    52.342    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.456 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.456    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.570 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.570    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.684 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.684    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.798 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.798    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.912 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.912    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.026 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.026    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.183 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.072    54.255    alum/temp_out0[17]
    SLICE_X34Y22         LUT3 (Prop_lut3_I0_O)        0.329    54.584 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.584    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.117 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.117    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.234 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.234    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.351 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    55.360    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.477 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.477    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.594    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.711    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.828    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.945    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.102 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.963    57.065    alum/temp_out0[16]
    SLICE_X35Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.853 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.853    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.967 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.967    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.081 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.081    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.195 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.195    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.309 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.309    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.423 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.423    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.537 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.537    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.651 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.651    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.808 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.064    59.872    alum/temp_out0[15]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.201 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.201    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.734 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.734    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.851 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    60.860    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.977 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.977    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.094 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.094    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.211 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.211    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.328 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.328    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.445 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.445    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.562 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.719 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.977    62.695    alum/temp_out0[14]
    SLICE_X32Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    63.483 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.483    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.597 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.009    63.606    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.720 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.720    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.834 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.834    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.948 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    63.948    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.062 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.062    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.176 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.176    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.290 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.290    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.447 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.054    65.501    alum/temp_out0[13]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    65.830 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    65.830    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.380 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.380    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.494 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.494    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.608 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.009    66.617    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.731 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.731    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.845 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.845    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.959 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.959    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.073 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.073    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.187 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.187    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.344 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.140    68.484    alum/temp_out0[12]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    68.813 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.813    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.363 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.363    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.477 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.477    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.591 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.591    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.705 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.705    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.819 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.819    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.933 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    69.942    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.056 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.056    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.170 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.170    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.327 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.137    71.464    alum/temp_out0[11]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    71.793 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.793    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.343 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.343    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.457 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.457    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.571 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.571    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.685 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.685    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.799 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.799    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.913 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.913    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.027 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.027    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.141 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.141    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.298 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.948    74.247    alum/temp_out0[10]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.329    74.576 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.576    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.126 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.240 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.240    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.354 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.354    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.468 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.468    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.582 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.582    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.696 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.696    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.810 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.810    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.924 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.924    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.081 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.032    77.113    alum/temp_out0[9]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    77.442 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.442    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.992 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.992    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.106 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.106    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.220 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.220    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.334 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.334    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.562 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.562    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.676 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.676    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.790 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.790    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.947 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.885    79.832    alum/temp_out0[8]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    80.161 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.161    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.711 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.711    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.825 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.825    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.939 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    80.939    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.053 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.053    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.167 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.167    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.281 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    81.281    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.395 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.395    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.509 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.509    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.666 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.060    82.727    alum/temp_out0[7]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.056 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.056    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.589 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.589    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.706 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.706    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.823 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.823    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.940 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.940    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.057 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.057    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.174 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.174    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.291 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.291    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.408    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.565 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.949    85.513    alum/temp_out0[6]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.301 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.301    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.415 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.415    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.529 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.529    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.643 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.757 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.757    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.871 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.871    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.985 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.099 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.099    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.256 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.005    88.261    alum/temp_out0[5]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    88.590 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.590    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.140 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.140    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.254 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.368 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.368    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.482 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.482    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.596 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.596    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.710 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.710    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.824 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.824    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.938 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.938    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.095 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.766    90.861    alum/temp_out0[4]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    91.190 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.190    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.740 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.854 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.968 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.968    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.082 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.082    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.196 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.196    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.310 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.310    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.424 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.424    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.538 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    92.538    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.695 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.885    93.580    alum/temp_out0[3]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    93.909 r  alum/D_registers_q[7][2]_i_52/O
                         net (fo=1, routed)           0.000    93.909    alum/D_registers_q[7][2]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.442 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    94.442    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.559 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.559    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.676 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    94.676    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.793 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    94.793    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.910 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    94.910    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.027 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.027    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.144 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.144    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.301 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.090    96.391    alum/temp_out0[2]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    96.723 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.723    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.273 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.273    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.387 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    97.387    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.501 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.501    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.615 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.615    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.729 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.729    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.843 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.843    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.957 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.957    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.071 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.071    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.228 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.908    99.136    alum/temp_out0[1]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    99.465 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000    99.465    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.015 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   100.015    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.129 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   100.129    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.243 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.243    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.357 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   100.357    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.471 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   100.471    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.585 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.699 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.699    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.813 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   100.813    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.970 f  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           1.150   102.120    sm/temp_out0[0]
    SLICE_X42Y8          LUT5 (Prop_lut5_I4_O)        0.329   102.449 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.449    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y8          MUXF7 (Prop_muxf7_I0_O)      0.209   102.658 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   103.111    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y8          LUT6 (Prop_lut6_I0_O)        0.297   103.408 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.080   104.488    sm/M_alum_out[0]
    SLICE_X44Y6          LUT2 (Prop_lut2_I0_O)        0.152   104.640 f  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           0.627   105.267    sm/D_states_q[4]_i_14_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I4_O)        0.326   105.593 f  sm/D_states_q[4]_i_4/O
                         net (fo=2, routed)           0.445   106.038    sm/D_states_q[4]_i_4_n_0
    SLICE_X39Y7          LUT6 (Prop_lut6_I3_O)        0.124   106.162 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.379   106.541    sm/D_states_d__0[4]
    SLICE_X39Y7          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X39Y7          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X39Y7          FDSE (Setup_fdse_C_D)       -0.067   116.045    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.045    
                         arrival time                        -106.541    
  -------------------------------------------------------------------
                         slack                                  9.504    

Slack (MET) :             9.529ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.465ns  (logic 60.468ns (59.595%)  route 40.997ns (40.405%))
  Logic Levels:           322  (CARRY4=287 LUT2=2 LUT3=24 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          1.770     7.374    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.498 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.665     8.163    sm/ram_reg_i_170_n_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I3_O)        0.152     8.315 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.848     9.163    sm/ram_reg_i_148_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I1_O)        0.326     9.489 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.229    10.718    L_reg/M_sm_ra1[0]
    SLICE_X55Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.842 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.980    11.822    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I2_O)        0.124    11.946 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.730    12.675    sm/M_alum_a[31]
    SLICE_X51Y15         LUT2 (Prop_lut2_I1_O)        0.124    12.799 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.799    alum/S[0]
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.331 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.331    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.445 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.445    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.559    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.673    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.787 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.787    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.901 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.901    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.130 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.130    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.401 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          0.867    15.267    alum/temp_out0[31]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.111 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.111    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.228 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.228    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.345 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.345    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.462 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.462    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.579 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.579    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.696 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.009    16.705    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.822 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.822    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.939 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.939    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.096 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.822    17.919    alum/temp_out0[30]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.332    18.251 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    18.251    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.801 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.009    18.810    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.924 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    18.924    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.038 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.038    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.152 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.152    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.266 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.266    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.380 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.380    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.494 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.494    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.608 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.608    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.765 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.908    20.672    alum/temp_out0[29]
    SLICE_X49Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.457 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.457    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.571 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.571    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.685 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.685    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.799 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.799    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.913 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.913    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.027 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    22.027    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.141 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.141    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.255 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.255    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.412 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.890    23.302    alum/temp_out0[28]
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.329    23.631 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.181 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.181    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.295 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.295    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.409 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.409    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.523 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.136 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.003    26.139    alum/temp_out0[27]
    SLICE_X46Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.939 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.939    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.056 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.056    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.173 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.173    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.290 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.290    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.407 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.407    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.524 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.524    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.641 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.641    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.758 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.758    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.915 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.008    28.923    alum/temp_out0[26]
    SLICE_X45Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.711 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.711    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.825 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.825    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.939 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.939    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.053 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.053    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.167 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.167    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.281 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.281    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.395 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.395    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.509 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.509    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.666 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.050    31.716    alum/temp_out0[25]
    SLICE_X43Y25         LUT3 (Prop_lut3_I0_O)        0.329    32.045 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.045    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.595 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.595    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.709 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.709    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.823 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.823    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.937 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.937    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.051 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.051    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.165 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.165    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.279 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.279    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.393 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.393    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.550 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.917    34.468    alum/temp_out0[24]
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.329    34.797 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.797    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.330 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.330    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.447 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.447    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.564 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.564    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.681 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.681    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.798 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.798    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.915 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.915    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.032 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.032    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.149 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.149    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.306 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.105    37.411    alum/temp_out0[23]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.332    37.743 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.743    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.293 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.293    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.407 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    38.416    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.530 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.530    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.644 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.644    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.758 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.758    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.872 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.872    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.986 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.986    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.100 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.100    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.257 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.030    40.287    alum/temp_out0[22]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    40.616 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.616    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.149 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.149    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.266 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.266    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.383 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.383    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.500 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    41.509    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.626 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.626    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.743 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.743    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.977 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.977    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.134 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.185    43.319    alum/temp_out0[21]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.332    43.651 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    43.651    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.052 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.052    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.166 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.166    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.280 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.280    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.394 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    44.403    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.517 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.517    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.631 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.631    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.745 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.745    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.859 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.859    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.016 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.235    46.252    alum/temp_out0[20]
    SLICE_X35Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.037 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.037    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.151 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.151    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.265 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.265    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.379 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.379    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.493 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.493    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.607 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.607    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.721 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.721    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.835 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.835    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.992 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.972    48.963    alum/temp_out0[19]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.329    49.292 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.292    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.842 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.842    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.956 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.956    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.070 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.070    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.184 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.184    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.298 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.298    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.412 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.412    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.526 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.526    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.640 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.640    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.797 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.542    51.340    alum/temp_out0[18]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.329    51.669 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.669    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.219 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.219    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.333 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    52.342    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.456 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.456    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.570 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.570    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.684 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.684    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.798 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.798    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.912 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.912    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.026 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.026    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.183 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.072    54.255    alum/temp_out0[17]
    SLICE_X34Y22         LUT3 (Prop_lut3_I0_O)        0.329    54.584 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.584    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.117 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.117    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.234 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.234    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.351 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    55.360    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.477 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.477    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.594    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.711    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.828    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.945    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.102 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.963    57.065    alum/temp_out0[16]
    SLICE_X35Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.853 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.853    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.967 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.967    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.081 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.081    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.195 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.195    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.309 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.309    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.423 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.423    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.537 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.537    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.651 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.651    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.808 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.064    59.872    alum/temp_out0[15]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.201 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.201    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.734 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.734    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.851 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    60.860    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.977 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.977    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.094 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.094    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.211 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.211    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.328 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.328    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.445 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.445    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.562 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.719 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.977    62.695    alum/temp_out0[14]
    SLICE_X32Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    63.483 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.483    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.597 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.009    63.606    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.720 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.720    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.834 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.834    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.948 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    63.948    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.062 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.062    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.176 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.176    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.290 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.290    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.447 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.054    65.501    alum/temp_out0[13]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    65.830 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    65.830    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.380 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.380    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.494 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.494    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.608 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.009    66.617    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.731 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.731    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.845 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.845    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.959 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.959    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.073 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.073    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.187 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.187    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.344 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.140    68.484    alum/temp_out0[12]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    68.813 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.813    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.363 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.363    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.477 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.477    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.591 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.591    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.705 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.705    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.819 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.819    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.933 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    69.942    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.056 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.056    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.170 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.170    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.327 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.137    71.464    alum/temp_out0[11]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    71.793 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.793    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.343 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.343    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.457 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.457    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.571 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.571    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.685 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.685    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.799 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.799    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.913 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.913    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.027 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.027    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.141 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.141    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.298 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.948    74.247    alum/temp_out0[10]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.329    74.576 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.576    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.126 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.240 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.240    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.354 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.354    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.468 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.468    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.582 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.582    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.696 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.696    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.810 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.810    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.924 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.924    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.081 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.032    77.113    alum/temp_out0[9]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    77.442 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.442    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.992 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.992    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.106 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.106    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.220 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.220    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.334 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.334    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.562 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.562    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.676 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.676    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.790 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.790    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.947 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.885    79.832    alum/temp_out0[8]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    80.161 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.161    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.711 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.711    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.825 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.825    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.939 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    80.939    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.053 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.053    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.167 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.167    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.281 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    81.281    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.395 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.395    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.509 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.509    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.666 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.060    82.727    alum/temp_out0[7]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.056 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.056    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.589 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.589    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.706 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.706    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.823 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.823    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.940 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.940    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.057 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.057    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.174 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.174    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.291 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.291    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.408    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.565 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.949    85.513    alum/temp_out0[6]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.301 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.301    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.415 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.415    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.529 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.529    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.643 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.757 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.757    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.871 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.871    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.985 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.099 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.099    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.256 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.005    88.261    alum/temp_out0[5]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    88.590 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.590    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.140 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.140    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.254 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.368 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.368    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.482 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.482    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.596 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.596    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.710 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.710    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.824 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.824    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.938 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.938    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.095 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.766    90.861    alum/temp_out0[4]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    91.190 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.190    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.740 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.854 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.968 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.968    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.082 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.082    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.196 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.196    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.310 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.310    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.424 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.424    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.538 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    92.538    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.695 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.885    93.580    alum/temp_out0[3]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    93.909 r  alum/D_registers_q[7][2]_i_52/O
                         net (fo=1, routed)           0.000    93.909    alum/D_registers_q[7][2]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.442 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    94.442    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.559 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.559    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.676 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    94.676    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.793 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    94.793    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.910 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    94.910    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.027 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.027    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.144 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.144    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.301 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.090    96.391    alum/temp_out0[2]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    96.723 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.723    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.273 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.273    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.387 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    97.387    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.501 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.501    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.615 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.615    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.729 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.729    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.843 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.843    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.957 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.957    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.071 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.071    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.228 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.908    99.136    alum/temp_out0[1]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    99.465 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000    99.465    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.015 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   100.015    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.129 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   100.129    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.243 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.243    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.357 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   100.357    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.471 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   100.471    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.585 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.699 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.699    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.813 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   100.813    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.970 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           1.150   102.120    sm/temp_out0[0]
    SLICE_X42Y8          LUT5 (Prop_lut5_I4_O)        0.329   102.449 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.449    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y8          MUXF7 (Prop_muxf7_I0_O)      0.209   102.658 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   103.111    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y8          LUT6 (Prop_lut6_I0_O)        0.297   103.408 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.080   104.488    sm/M_alum_out[0]
    SLICE_X44Y6          LUT2 (Prop_lut2_I0_O)        0.152   104.640 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           0.773   105.413    sm/D_states_q[4]_i_14_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I0_O)        0.326   105.739 r  sm/D_states_q[3]_i_3/O
                         net (fo=4, routed)           0.750   106.489    sm/D_states_q[3]_i_3_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I2_O)        0.124   106.613 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   106.613    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X36Y6          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X36Y6          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X36Y6          FDSE (Setup_fdse_C_D)        0.029   116.142    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.142    
                         arrival time                        -106.613    
  -------------------------------------------------------------------
                         slack                                  9.529    

Slack (MET) :             9.540ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.454ns  (logic 60.468ns (59.602%)  route 40.986ns (40.398%))
  Logic Levels:           322  (CARRY4=287 LUT2=2 LUT3=24 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          1.770     7.374    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.498 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.665     8.163    sm/ram_reg_i_170_n_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I3_O)        0.152     8.315 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.848     9.163    sm/ram_reg_i_148_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I1_O)        0.326     9.489 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.229    10.718    L_reg/M_sm_ra1[0]
    SLICE_X55Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.842 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.980    11.822    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I2_O)        0.124    11.946 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.730    12.675    sm/M_alum_a[31]
    SLICE_X51Y15         LUT2 (Prop_lut2_I1_O)        0.124    12.799 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.799    alum/S[0]
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.331 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.331    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.445 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.445    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.559    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.673    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.787 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.787    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.901 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.901    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.130 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.130    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.401 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          0.867    15.267    alum/temp_out0[31]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.111 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.111    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.228 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.228    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.345 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.345    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.462 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.462    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.579 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.579    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.696 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.009    16.705    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.822 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.822    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.939 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.939    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.096 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.822    17.919    alum/temp_out0[30]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.332    18.251 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    18.251    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.801 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.009    18.810    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.924 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    18.924    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.038 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.038    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.152 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.152    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.266 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.266    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.380 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.380    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.494 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.494    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.608 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.608    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.765 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.908    20.672    alum/temp_out0[29]
    SLICE_X49Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.457 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.457    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.571 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.571    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.685 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.685    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.799 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.799    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.913 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.913    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.027 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    22.027    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.141 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.141    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.255 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.255    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.412 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.890    23.302    alum/temp_out0[28]
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.329    23.631 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.181 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.181    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.295 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.295    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.409 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.409    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.523 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.136 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.003    26.139    alum/temp_out0[27]
    SLICE_X46Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.939 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.939    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.056 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.056    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.173 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.173    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.290 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.290    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.407 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.407    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.524 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.524    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.641 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.641    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.758 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.758    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.915 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.008    28.923    alum/temp_out0[26]
    SLICE_X45Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.711 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.711    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.825 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.825    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.939 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.939    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.053 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.053    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.167 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.167    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.281 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.281    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.395 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.395    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.509 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.509    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.666 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.050    31.716    alum/temp_out0[25]
    SLICE_X43Y25         LUT3 (Prop_lut3_I0_O)        0.329    32.045 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.045    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.595 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.595    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.709 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.709    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.823 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.823    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.937 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.937    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.051 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.051    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.165 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.165    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.279 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.279    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.393 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.393    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.550 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.917    34.468    alum/temp_out0[24]
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.329    34.797 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.797    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.330 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.330    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.447 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.447    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.564 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.564    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.681 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.681    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.798 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.798    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.915 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.915    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.032 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.032    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.149 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.149    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.306 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.105    37.411    alum/temp_out0[23]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.332    37.743 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.743    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.293 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.293    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.407 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    38.416    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.530 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.530    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.644 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.644    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.758 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.758    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.872 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.872    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.986 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.986    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.100 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.100    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.257 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.030    40.287    alum/temp_out0[22]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    40.616 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.616    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.149 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.149    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.266 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.266    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.383 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.383    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.500 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    41.509    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.626 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.626    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.743 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.743    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.977 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.977    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.134 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.185    43.319    alum/temp_out0[21]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.332    43.651 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    43.651    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.052 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.052    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.166 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.166    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.280 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.280    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.394 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    44.403    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.517 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.517    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.631 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.631    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.745 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.745    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.859 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.859    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.016 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.235    46.252    alum/temp_out0[20]
    SLICE_X35Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.037 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.037    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.151 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.151    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.265 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.265    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.379 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.379    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.493 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.493    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.607 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.607    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.721 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.721    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.835 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.835    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.992 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.972    48.963    alum/temp_out0[19]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.329    49.292 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.292    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.842 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.842    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.956 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.956    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.070 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.070    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.184 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.184    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.298 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.298    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.412 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.412    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.526 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.526    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.640 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.640    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.797 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.542    51.340    alum/temp_out0[18]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.329    51.669 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.669    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.219 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.219    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.333 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    52.342    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.456 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.456    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.570 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.570    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.684 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.684    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.798 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.798    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.912 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.912    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.026 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.026    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.183 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.072    54.255    alum/temp_out0[17]
    SLICE_X34Y22         LUT3 (Prop_lut3_I0_O)        0.329    54.584 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.584    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.117 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.117    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.234 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.234    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.351 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    55.360    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.477 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.477    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.594    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.711    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.828    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.945    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.102 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.963    57.065    alum/temp_out0[16]
    SLICE_X35Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.853 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.853    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.967 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.967    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.081 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.081    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.195 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.195    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.309 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.309    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.423 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.423    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.537 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.537    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.651 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.651    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.808 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.064    59.872    alum/temp_out0[15]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.201 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.201    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.734 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.734    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.851 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    60.860    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.977 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.977    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.094 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.094    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.211 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.211    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.328 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.328    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.445 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.445    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.562 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.719 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.977    62.695    alum/temp_out0[14]
    SLICE_X32Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    63.483 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.483    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.597 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.009    63.606    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.720 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.720    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.834 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.834    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.948 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    63.948    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.062 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.062    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.176 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.176    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.290 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.290    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.447 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.054    65.501    alum/temp_out0[13]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    65.830 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    65.830    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.380 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.380    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.494 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.494    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.608 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.009    66.617    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.731 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.731    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.845 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.845    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.959 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.959    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.073 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.073    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.187 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.187    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.344 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.140    68.484    alum/temp_out0[12]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    68.813 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.813    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.363 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.363    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.477 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.477    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.591 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.591    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.705 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.705    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.819 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.819    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.933 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    69.942    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.056 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.056    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.170 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.170    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.327 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.137    71.464    alum/temp_out0[11]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    71.793 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.793    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.343 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.343    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.457 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.457    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.571 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.571    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.685 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.685    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.799 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.799    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.913 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.913    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.027 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.027    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.141 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.141    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.298 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.948    74.247    alum/temp_out0[10]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.329    74.576 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.576    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.126 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.240 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.240    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.354 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.354    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.468 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.468    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.582 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.582    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.696 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.696    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.810 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.810    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.924 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.924    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.081 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.032    77.113    alum/temp_out0[9]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    77.442 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.442    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.992 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.992    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.106 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.106    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.220 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.220    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.334 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.334    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.562 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.562    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.676 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.676    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.790 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.790    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.947 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.885    79.832    alum/temp_out0[8]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    80.161 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.161    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.711 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.711    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.825 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.825    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.939 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    80.939    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.053 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.053    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.167 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.167    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.281 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    81.281    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.395 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.395    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.509 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.509    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.666 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.060    82.727    alum/temp_out0[7]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.056 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.056    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.589 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.589    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.706 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.706    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.823 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.823    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.940 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.940    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.057 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.057    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.174 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.174    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.291 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.291    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.408    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.565 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.949    85.513    alum/temp_out0[6]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.301 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.301    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.415 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.415    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.529 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.529    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.643 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.757 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.757    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.871 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.871    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.985 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.099 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.099    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.256 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.005    88.261    alum/temp_out0[5]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    88.590 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.590    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.140 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.140    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.254 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.368 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.368    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.482 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.482    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.596 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.596    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.710 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.710    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.824 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.824    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.938 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.938    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.095 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.766    90.861    alum/temp_out0[4]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    91.190 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.190    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.740 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.854 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.968 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.968    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.082 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.082    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.196 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.196    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.310 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.310    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.424 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.424    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.538 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    92.538    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.695 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.885    93.580    alum/temp_out0[3]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    93.909 r  alum/D_registers_q[7][2]_i_52/O
                         net (fo=1, routed)           0.000    93.909    alum/D_registers_q[7][2]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.442 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    94.442    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.559 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.559    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.676 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    94.676    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.793 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    94.793    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.910 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    94.910    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.027 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.027    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.144 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.144    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.301 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.090    96.391    alum/temp_out0[2]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    96.723 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.723    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.273 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.273    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.387 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    97.387    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.501 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.501    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.615 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.615    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.729 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.729    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.843 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.843    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.957 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.957    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.071 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.071    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.228 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.908    99.136    alum/temp_out0[1]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    99.465 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000    99.465    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.015 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   100.015    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.129 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   100.129    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.243 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.243    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.357 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   100.357    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.471 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   100.471    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.585 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.699 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.699    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.813 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   100.813    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.970 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           1.150   102.120    sm/temp_out0[0]
    SLICE_X42Y8          LUT5 (Prop_lut5_I4_O)        0.329   102.449 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.449    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y8          MUXF7 (Prop_muxf7_I0_O)      0.209   102.658 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   103.111    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y8          LUT6 (Prop_lut6_I0_O)        0.297   103.408 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.080   104.488    sm/M_alum_out[0]
    SLICE_X44Y6          LUT2 (Prop_lut2_I0_O)        0.152   104.640 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           0.773   105.413    sm/D_states_q[4]_i_14_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I0_O)        0.326   105.739 r  sm/D_states_q[3]_i_3/O
                         net (fo=4, routed)           0.739   106.478    sm/D_states_q[3]_i_3_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I2_O)        0.124   106.602 r  sm/D_states_q[3]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   106.602    sm/D_states_q[3]_rep__1_i_1_n_0
    SLICE_X37Y6          FDSE                                         r  sm/D_states_q_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X37Y6          FDSE                                         r  sm/D_states_q_reg[3]_rep__1/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X37Y6          FDSE (Setup_fdse_C_D)        0.029   116.142    sm/D_states_q_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                        116.142    
                         arrival time                        -106.602    
  -------------------------------------------------------------------
                         slack                                  9.540    

Slack (MET) :             9.638ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.406ns  (logic 60.468ns (59.630%)  route 40.938ns (40.370%))
  Logic Levels:           322  (CARRY4=287 LUT2=2 LUT3=24 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          1.770     7.374    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.498 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.665     8.163    sm/ram_reg_i_170_n_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I3_O)        0.152     8.315 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.848     9.163    sm/ram_reg_i_148_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I1_O)        0.326     9.489 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.229    10.718    L_reg/M_sm_ra1[0]
    SLICE_X55Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.842 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.980    11.822    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I2_O)        0.124    11.946 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.730    12.675    sm/M_alum_a[31]
    SLICE_X51Y15         LUT2 (Prop_lut2_I1_O)        0.124    12.799 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.799    alum/S[0]
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.331 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.331    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.445 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.445    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.559    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.673    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.787 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.787    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.901 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.901    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.130 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.130    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.401 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          0.867    15.267    alum/temp_out0[31]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.111 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.111    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.228 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.228    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.345 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.345    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.462 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.462    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.579 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.579    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.696 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.009    16.705    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.822 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.822    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.939 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.939    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.096 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.822    17.919    alum/temp_out0[30]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.332    18.251 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    18.251    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.801 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.009    18.810    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.924 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    18.924    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.038 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.038    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.152 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.152    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.266 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.266    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.380 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.380    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.494 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.494    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.608 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.608    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.765 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.908    20.672    alum/temp_out0[29]
    SLICE_X49Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.457 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.457    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.571 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.571    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.685 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.685    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.799 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.799    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.913 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.913    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.027 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    22.027    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.141 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.141    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.255 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.255    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.412 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.890    23.302    alum/temp_out0[28]
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.329    23.631 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.181 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.181    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.295 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.295    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.409 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.409    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.523 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.136 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.003    26.139    alum/temp_out0[27]
    SLICE_X46Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.939 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.939    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.056 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.056    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.173 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.173    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.290 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.290    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.407 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.407    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.524 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.524    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.641 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.641    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.758 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.758    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.915 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.008    28.923    alum/temp_out0[26]
    SLICE_X45Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.711 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.711    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.825 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.825    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.939 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.939    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.053 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.053    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.167 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.167    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.281 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.281    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.395 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.395    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.509 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.509    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.666 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.050    31.716    alum/temp_out0[25]
    SLICE_X43Y25         LUT3 (Prop_lut3_I0_O)        0.329    32.045 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.045    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.595 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.595    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.709 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.709    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.823 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.823    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.937 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.937    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.051 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.051    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.165 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.165    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.279 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.279    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.393 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.393    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.550 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.917    34.468    alum/temp_out0[24]
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.329    34.797 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.797    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.330 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.330    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.447 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.447    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.564 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.564    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.681 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.681    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.798 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.798    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.915 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.915    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.032 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.032    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.149 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.149    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.306 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.105    37.411    alum/temp_out0[23]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.332    37.743 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.743    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.293 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.293    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.407 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    38.416    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.530 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.530    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.644 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.644    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.758 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.758    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.872 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.872    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.986 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.986    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.100 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.100    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.257 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.030    40.287    alum/temp_out0[22]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    40.616 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.616    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.149 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.149    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.266 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.266    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.383 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.383    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.500 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    41.509    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.626 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.626    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.743 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.743    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.977 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.977    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.134 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.185    43.319    alum/temp_out0[21]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.332    43.651 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    43.651    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.052 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.052    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.166 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.166    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.280 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.280    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.394 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    44.403    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.517 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.517    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.631 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.631    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.745 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.745    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.859 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.859    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.016 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.235    46.252    alum/temp_out0[20]
    SLICE_X35Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.037 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.037    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.151 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.151    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.265 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.265    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.379 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.379    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.493 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.493    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.607 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.607    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.721 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.721    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.835 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.835    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.992 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.972    48.963    alum/temp_out0[19]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.329    49.292 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.292    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.842 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.842    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.956 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.956    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.070 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.070    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.184 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.184    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.298 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.298    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.412 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.412    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.526 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.526    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.640 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.640    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.797 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.542    51.340    alum/temp_out0[18]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.329    51.669 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.669    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.219 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.219    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.333 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    52.342    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.456 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.456    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.570 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.570    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.684 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.684    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.798 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.798    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.912 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.912    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.026 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.026    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.183 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.072    54.255    alum/temp_out0[17]
    SLICE_X34Y22         LUT3 (Prop_lut3_I0_O)        0.329    54.584 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.584    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.117 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.117    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.234 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.234    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.351 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    55.360    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.477 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.477    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.594    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.711    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.828    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.945    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.102 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.963    57.065    alum/temp_out0[16]
    SLICE_X35Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.853 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.853    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.967 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.967    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.081 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.081    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.195 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.195    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.309 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.309    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.423 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.423    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.537 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.537    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.651 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.651    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.808 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.064    59.872    alum/temp_out0[15]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.201 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.201    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.734 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.734    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.851 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    60.860    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.977 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.977    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.094 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.094    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.211 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.211    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.328 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.328    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.445 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.445    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.562 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.719 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.977    62.695    alum/temp_out0[14]
    SLICE_X32Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    63.483 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.483    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.597 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.009    63.606    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.720 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.720    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.834 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.834    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.948 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    63.948    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.062 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.062    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.176 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.176    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.290 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.290    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.447 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.054    65.501    alum/temp_out0[13]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    65.830 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    65.830    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.380 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.380    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.494 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.494    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.608 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.009    66.617    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.731 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.731    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.845 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.845    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.959 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.959    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.073 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.073    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.187 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.187    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.344 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.140    68.484    alum/temp_out0[12]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    68.813 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.813    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.363 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.363    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.477 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.477    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.591 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.591    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.705 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.705    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.819 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.819    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.933 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    69.942    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.056 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.056    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.170 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.170    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.327 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.137    71.464    alum/temp_out0[11]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    71.793 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.793    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.343 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.343    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.457 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.457    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.571 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.571    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.685 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.685    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.799 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.799    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.913 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.913    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.027 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.027    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.141 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.141    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.298 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.948    74.247    alum/temp_out0[10]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.329    74.576 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.576    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.126 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.240 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.240    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.354 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.354    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.468 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.468    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.582 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.582    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.696 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.696    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.810 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.810    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.924 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.924    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.081 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.032    77.113    alum/temp_out0[9]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    77.442 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.442    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.992 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.992    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.106 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.106    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.220 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.220    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.334 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.334    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.562 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.562    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.676 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.676    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.790 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.790    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.947 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.885    79.832    alum/temp_out0[8]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    80.161 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.161    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.711 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.711    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.825 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.825    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.939 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    80.939    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.053 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.053    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.167 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.167    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.281 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    81.281    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.395 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.395    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.509 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.509    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.666 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.060    82.727    alum/temp_out0[7]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.056 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.056    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.589 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.589    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.706 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.706    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.823 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.823    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.940 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.940    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.057 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.057    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.174 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.174    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.291 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.291    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.408    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.565 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.949    85.513    alum/temp_out0[6]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.301 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.301    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.415 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.415    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.529 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.529    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.643 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.757 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.757    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.871 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.871    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.985 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.099 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.099    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.256 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.005    88.261    alum/temp_out0[5]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    88.590 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.590    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.140 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.140    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.254 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.368 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.368    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.482 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.482    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.596 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.596    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.710 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.710    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.824 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.824    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.938 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.938    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.095 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.766    90.861    alum/temp_out0[4]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    91.190 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.190    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.740 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.854 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.968 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.968    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.082 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.082    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.196 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.196    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.310 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.310    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.424 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.424    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.538 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    92.538    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.695 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.885    93.580    alum/temp_out0[3]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    93.909 r  alum/D_registers_q[7][2]_i_52/O
                         net (fo=1, routed)           0.000    93.909    alum/D_registers_q[7][2]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.442 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    94.442    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.559 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.559    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.676 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    94.676    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.793 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    94.793    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.910 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    94.910    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.027 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.027    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.144 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.144    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.301 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.090    96.391    alum/temp_out0[2]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    96.723 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.723    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.273 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.273    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.387 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    97.387    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.501 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.501    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.615 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.615    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.729 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.729    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.843 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.843    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.957 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.957    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.071 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.071    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.228 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.908    99.136    alum/temp_out0[1]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    99.465 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000    99.465    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.015 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   100.015    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.129 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   100.129    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.243 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.243    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.357 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   100.357    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.471 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   100.471    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.585 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.699 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.699    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.813 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   100.813    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.970 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           1.150   102.120    sm/temp_out0[0]
    SLICE_X42Y8          LUT5 (Prop_lut5_I4_O)        0.329   102.449 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.449    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y8          MUXF7 (Prop_muxf7_I0_O)      0.209   102.658 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   103.111    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y8          LUT6 (Prop_lut6_I0_O)        0.297   103.408 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.080   104.488    sm/M_alum_out[0]
    SLICE_X44Y6          LUT2 (Prop_lut2_I0_O)        0.152   104.640 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           0.773   105.413    sm/D_states_q[4]_i_14_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I0_O)        0.326   105.739 r  sm/D_states_q[3]_i_3/O
                         net (fo=4, routed)           0.691   106.430    sm/D_states_q[3]_i_3_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I2_O)        0.124   106.554 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.000   106.554    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X38Y6          FDSE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X38Y6          FDSE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X38Y6          FDSE (Setup_fdse_C_D)        0.079   116.192    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.192    
                         arrival time                        -106.554    
  -------------------------------------------------------------------
                         slack                                  9.638    

Slack (MET) :             9.708ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.338ns  (logic 60.468ns (59.670%)  route 40.870ns (40.330%))
  Logic Levels:           322  (CARRY4=287 LUT2=2 LUT3=24 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          1.770     7.374    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.498 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.665     8.163    sm/ram_reg_i_170_n_0
    SLICE_X51Y4          LUT4 (Prop_lut4_I3_O)        0.152     8.315 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.848     9.163    sm/ram_reg_i_148_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I1_O)        0.326     9.489 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          1.229    10.718    L_reg/M_sm_ra1[0]
    SLICE_X55Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.842 r  L_reg/D_registers_q[7][31]_i_108/O
                         net (fo=2, routed)           0.980    11.822    L_reg/D_registers_q[7][31]_i_108_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I2_O)        0.124    11.946 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.730    12.675    sm/M_alum_a[31]
    SLICE_X51Y15         LUT2 (Prop_lut2_I1_O)        0.124    12.799 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.799    alum/S[0]
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.331 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.331    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.445 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.445    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.559 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.559    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.673 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.673    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.787 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.787    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.901 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.901    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.130 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.130    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.401 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          0.867    15.267    alum/temp_out0[31]
    SLICE_X52Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.111 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.111    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.228 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.228    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.345 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.345    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.462 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.462    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.579 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.579    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.696 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.009    16.705    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.822 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.822    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.939 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.939    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.096 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          0.822    17.919    alum/temp_out0[30]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.332    18.251 r  alum/D_registers_q[7][29]_i_96/O
                         net (fo=1, routed)           0.000    18.251    alum/D_registers_q[7][29]_i_96_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.801 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.009    18.810    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.924 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    18.924    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.038 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.038    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.152 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.152    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.266 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.266    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.380 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.000    19.380    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.494 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.494    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.608 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.608    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.765 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          0.908    20.672    alum/temp_out0[29]
    SLICE_X49Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.457 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.457    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.571 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.571    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.685 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.685    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.799 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.799    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.913 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.913    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.027 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    22.027    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.141 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.141    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.255 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.255    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.412 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.890    23.302    alum/temp_out0[28]
    SLICE_X48Y25         LUT3 (Prop_lut3_I0_O)        0.329    23.631 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.181 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.181    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.295 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.295    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.409 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.409    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.523 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.136 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.003    26.139    alum/temp_out0[27]
    SLICE_X46Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    26.939 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.939    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.056 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.056    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.173 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.173    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.290 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.290    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.407 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.407    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.524 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.524    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.641 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.641    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.758 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.758    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.915 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.008    28.923    alum/temp_out0[26]
    SLICE_X45Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    29.711 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.711    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.825 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.825    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.939 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.939    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.053 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.053    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.167 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.167    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.281 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.281    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.395 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.395    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.509 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.509    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.666 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.050    31.716    alum/temp_out0[25]
    SLICE_X43Y25         LUT3 (Prop_lut3_I0_O)        0.329    32.045 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.045    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.595 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.595    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.709 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.709    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.823 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.823    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.937 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.937    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.051 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.051    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.165 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.165    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.279 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.279    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.393 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.393    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.550 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.917    34.468    alum/temp_out0[24]
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.329    34.797 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.797    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.330 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.330    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.447 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.447    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.564 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.564    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.681 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.681    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.798 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.798    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.915 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.915    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.032 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.032    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.149 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.149    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.306 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.105    37.411    alum/temp_out0[23]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.332    37.743 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.743    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.293 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.293    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.407 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    38.416    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.530 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.530    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.644 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.644    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.758 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.758    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.872 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.872    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.986 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.986    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.100 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.100    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.257 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.030    40.287    alum/temp_out0[22]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    40.616 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.616    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.149 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.149    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.266 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.266    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.383 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.383    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.500 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    41.509    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.626 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.626    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.743 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.743    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.977 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.977    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.134 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.185    43.319    alum/temp_out0[21]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.332    43.651 r  alum/D_registers_q[7][20]_i_54/O
                         net (fo=1, routed)           0.000    43.651    alum/D_registers_q[7][20]_i_54_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.052 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.052    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.166 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.166    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.280 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.280    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.394 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    44.403    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.517 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.517    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.631 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.631    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.745 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.745    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.859 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.859    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.016 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.235    46.252    alum/temp_out0[20]
    SLICE_X35Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.037 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.037    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.151 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.151    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.265 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.265    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.379 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.379    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.493 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.493    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.607 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.607    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.721 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.721    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.835 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.835    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.992 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.972    48.963    alum/temp_out0[19]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.329    49.292 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.292    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.842 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.842    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.956 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.956    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.070 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.070    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.184 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.184    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.298 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.298    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.412 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.412    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.526 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.526    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.640 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.640    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.797 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.542    51.340    alum/temp_out0[18]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.329    51.669 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    51.669    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.219 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.219    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.333 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    52.342    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.456 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.456    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.570 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.570    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.684 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.684    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.798 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.798    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.912 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.912    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.026 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.026    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.183 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.072    54.255    alum/temp_out0[17]
    SLICE_X34Y22         LUT3 (Prop_lut3_I0_O)        0.329    54.584 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.584    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.117 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.117    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.234 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.234    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.351 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    55.360    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.477 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.477    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.594 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.594    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.711 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.711    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.828 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.828    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.945 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.945    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.102 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.963    57.065    alum/temp_out0[16]
    SLICE_X35Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.853 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.853    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.967 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.967    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.081 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.081    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.195 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.195    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.309 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.309    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.423 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.423    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.537 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.537    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.651 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.651    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.808 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.064    59.872    alum/temp_out0[15]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.329    60.201 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.201    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.734 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.734    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.851 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.009    60.860    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.977 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.977    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.094 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.094    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.211 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.211    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.328 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.328    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.445 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.445    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.562 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.719 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.977    62.695    alum/temp_out0[14]
    SLICE_X32Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    63.483 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.483    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.597 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.009    63.606    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.720 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.720    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.834 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.834    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.948 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    63.948    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.062 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.062    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.176 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.176    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.290 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.290    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.447 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.054    65.501    alum/temp_out0[13]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    65.830 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    65.830    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.380 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.380    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.494 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.494    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.608 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.009    66.617    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.731 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.731    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.845 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    66.845    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.959 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    66.959    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.073 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.073    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.187 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.187    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.344 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.140    68.484    alum/temp_out0[12]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.329    68.813 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    68.813    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.363 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.363    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.477 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.477    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.591 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.591    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.705 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.705    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.819 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.819    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.933 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    69.942    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.056 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.056    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.170 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.170    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.327 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.137    71.464    alum/temp_out0[11]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    71.793 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.793    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.343 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.343    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.457 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.457    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.571 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.571    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.685 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.685    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.799 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.799    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.913 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.913    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.027 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.027    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.141 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.141    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.298 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.948    74.247    alum/temp_out0[10]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.329    74.576 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.576    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.126 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.240 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.240    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.354 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.354    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.468 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.468    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.582 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.582    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.696 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.696    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.810 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.810    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.924 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.924    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.081 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.032    77.113    alum/temp_out0[9]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    77.442 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.442    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.992 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.992    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.106 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.106    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.220 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.220    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.334 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.334    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.562 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.562    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.676 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.676    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.790 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.790    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.947 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.885    79.832    alum/temp_out0[8]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    80.161 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.161    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.711 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.711    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.825 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    80.825    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.939 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    80.939    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.053 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.053    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.167 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.167    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.281 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    81.281    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.395 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.395    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.509 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.509    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.666 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.060    82.727    alum/temp_out0[7]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.056 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.056    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.589 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.589    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.706 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.706    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.823 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.823    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.940 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    83.940    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.057 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.057    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.174 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.174    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.291 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.291    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.408 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.408    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.565 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.949    85.513    alum/temp_out0[6]
    SLICE_X43Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.301 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.301    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.415 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.415    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.529 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.529    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.643 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.757 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.757    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.871 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    86.871    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.985 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.985    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.099 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.099    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.256 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.005    88.261    alum/temp_out0[5]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    88.590 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.590    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.140 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.140    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.254 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.368 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.368    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.482 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.482    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.596 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.596    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.710 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.710    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.824 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.824    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.938 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.938    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.095 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.766    90.861    alum/temp_out0[4]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    91.190 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.190    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.740 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    91.740    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.854 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.968 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    91.968    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.082 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.082    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.196 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.196    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.310 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.310    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.424 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.424    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.538 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    92.538    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.695 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.885    93.580    alum/temp_out0[3]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    93.909 r  alum/D_registers_q[7][2]_i_52/O
                         net (fo=1, routed)           0.000    93.909    alum/D_registers_q[7][2]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.442 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    94.442    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.559 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.559    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.676 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    94.676    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.793 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    94.793    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.910 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    94.910    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.027 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.027    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.144 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.144    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.301 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.090    96.391    alum/temp_out0[2]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.332    96.723 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    96.723    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.273 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.273    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.387 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    97.387    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.501 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    97.501    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.615 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    97.615    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.729 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    97.729    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.843 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    97.843    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.957 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.957    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.071 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.071    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.228 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.908    99.136    alum/temp_out0[1]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    99.465 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000    99.465    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.015 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   100.015    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.129 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   100.129    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.243 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.243    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.357 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   100.357    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.471 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   100.471    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.585 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   100.585    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.699 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.699    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.813 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   100.813    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.970 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           1.150   102.120    sm/temp_out0[0]
    SLICE_X42Y8          LUT5 (Prop_lut5_I4_O)        0.329   102.449 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.449    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y8          MUXF7 (Prop_muxf7_I0_O)      0.209   102.658 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   103.111    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y8          LUT6 (Prop_lut6_I0_O)        0.297   103.408 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.080   104.488    sm/M_alum_out[0]
    SLICE_X44Y6          LUT2 (Prop_lut2_I0_O)        0.152   104.640 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           0.773   105.413    sm/D_states_q[4]_i_14_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I0_O)        0.326   105.739 r  sm/D_states_q[3]_i_3/O
                         net (fo=4, routed)           0.623   106.362    sm/D_states_q[3]_i_3_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I2_O)        0.124   106.486 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000   106.486    sm/D_states_d__0[3]
    SLICE_X38Y6          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X38Y6          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X38Y6          FDSE (Setup_fdse_C_D)        0.081   116.194    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.194    
                         arrival time                        -106.486    
  -------------------------------------------------------------------
                         slack                                  9.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.825%)  route 0.276ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X36Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.276     1.925    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.825%)  route 0.276ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X36Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.276     1.925    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.825%)  route 0.276ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X36Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.276     1.925    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.825%)  route 0.276ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X36Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.276     1.925    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.610%)  route 0.279ns (66.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.279     1.926    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.610%)  route 0.279ns (66.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.279     1.926    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.610%)  route 0.279ns (66.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.279     1.926    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.610%)  route 0.279ns (66.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.279     1.926    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.797%)  route 0.302ns (68.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X32Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.302     1.951    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.797%)  route 0.302ns (68.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X32Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.302     1.951    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y11   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y11   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y15   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y15   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y11   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y11   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y13   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.921ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.397ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 0.934ns (17.640%)  route 4.361ns (82.360%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=92, routed)          2.125     7.728    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I1_O)        0.152     7.880 f  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          1.444     9.325    sm/D_stage_q[3]_i_2_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I4_O)        0.326     9.651 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.791    10.442    fifo_reset_cond/AS[0]
    SLICE_X34Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X34Y2          FDPE (Recov_fdpe_C_PRE)     -0.361   115.839    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.839    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                105.397    

Slack (MET) :             105.397ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 0.934ns (17.640%)  route 4.361ns (82.360%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=92, routed)          2.125     7.728    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I1_O)        0.152     7.880 f  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          1.444     9.325    sm/D_stage_q[3]_i_2_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I4_O)        0.326     9.651 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.791    10.442    fifo_reset_cond/AS[0]
    SLICE_X34Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X34Y2          FDPE (Recov_fdpe_C_PRE)     -0.361   115.839    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.839    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                105.397    

Slack (MET) :             105.397ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 0.934ns (17.640%)  route 4.361ns (82.360%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=92, routed)          2.125     7.728    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I1_O)        0.152     7.880 f  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          1.444     9.325    sm/D_stage_q[3]_i_2_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I4_O)        0.326     9.651 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.791    10.442    fifo_reset_cond/AS[0]
    SLICE_X34Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X34Y2          FDPE (Recov_fdpe_C_PRE)     -0.361   115.839    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.839    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                105.397    

Slack (MET) :             105.397ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 0.934ns (17.640%)  route 4.361ns (82.360%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=92, routed)          2.125     7.728    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I1_O)        0.152     7.880 f  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          1.444     9.325    sm/D_stage_q[3]_i_2_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I4_O)        0.326     9.651 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.791    10.442    fifo_reset_cond/AS[0]
    SLICE_X34Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X34Y2          FDPE (Recov_fdpe_C_PRE)     -0.361   115.839    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.839    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                105.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.186ns (16.699%)  route 0.928ns (83.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X37Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=105, routed)         0.635     2.283    sm/D_states_q[6]
    SLICE_X34Y2          LUT6 (Prop_lut6_I1_O)        0.045     2.328 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.292     2.621    fifo_reset_cond/AS[0]
    SLICE_X34Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X34Y2          FDPE (Remov_fdpe_C_PRE)     -0.071     1.700    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.186ns (16.699%)  route 0.928ns (83.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X37Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=105, routed)         0.635     2.283    sm/D_states_q[6]
    SLICE_X34Y2          LUT6 (Prop_lut6_I1_O)        0.045     2.328 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.292     2.621    fifo_reset_cond/AS[0]
    SLICE_X34Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X34Y2          FDPE (Remov_fdpe_C_PRE)     -0.071     1.700    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.186ns (16.699%)  route 0.928ns (83.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X37Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=105, routed)         0.635     2.283    sm/D_states_q[6]
    SLICE_X34Y2          LUT6 (Prop_lut6_I1_O)        0.045     2.328 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.292     2.621    fifo_reset_cond/AS[0]
    SLICE_X34Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X34Y2          FDPE (Remov_fdpe_C_PRE)     -0.071     1.700    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.186ns (16.699%)  route 0.928ns (83.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X37Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=105, routed)         0.635     2.283    sm/D_states_q[6]
    SLICE_X34Y2          LUT6 (Prop_lut6_I1_O)        0.045     2.328 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.292     2.621    fifo_reset_cond/AS[0]
    SLICE_X34Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X34Y2          FDPE (Remov_fdpe_C_PRE)     -0.071     1.700    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.921    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.770ns  (logic 11.760ns (31.982%)  route 25.010ns (68.018%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X58Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.419     5.635 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.311     6.947    L_reg/M_sm_timer[9]
    SLICE_X59Y16         LUT5 (Prop_lut5_I2_O)        0.299     7.246 f  L_reg/L_6c556d8b_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.426     8.672    L_reg/L_6c556d8b_remainder0_carry_i_24__1_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.796 f  L_reg/L_6c556d8b_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.829     9.625    L_reg/L_6c556d8b_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I2_O)        0.152     9.777 f  L_reg/L_6c556d8b_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.816    10.593    L_reg/L_6c556d8b_remainder0_carry_i_20__1_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.352    10.945 r  L_reg/L_6c556d8b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.719    11.664    L_reg/L_6c556d8b_remainder0_carry_i_10__1_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I1_O)        0.328    11.992 r  L_reg/L_6c556d8b_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.992    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.632 f  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_carry/O[3]
                         net (fo=1, routed)           0.810    13.442    L_reg/L_6c556d8b_remainder0_3[3]
    SLICE_X60Y16         LUT4 (Prop_lut4_I1_O)        0.306    13.748 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.608    15.357    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y17         LUT4 (Prop_lut4_I3_O)        0.152    15.509 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.827    16.336    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.348    16.684 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.982    17.666    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X60Y20         LUT3 (Prop_lut3_I2_O)        0.146    17.812 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.828    18.640    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y18         LUT3 (Prop_lut3_I1_O)        0.356    18.996 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.911    19.908    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.326    20.234 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.473    20.707    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.214 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.214    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.328 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.328    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.662 f  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.954    22.616    L_reg/L_6c556d8b_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.303    22.919 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.676    23.595    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X64Y18         LUT5 (Prop_lut5_I0_O)        0.124    23.719 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.808    24.527    L_reg/i__carry_i_14__1_0
    SLICE_X65Y15         LUT3 (Prop_lut3_I0_O)        0.124    24.651 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.326    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124    25.450 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.011    26.461    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I2_O)        0.124    26.585 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.969    27.554    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I1_O)        0.152    27.706 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.584    28.290    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.326    28.616 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.616    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.166 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.166    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.280 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.280    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.394 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.394    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.616 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.807    30.423    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X64Y18         LUT6 (Prop_lut6_I5_O)        0.299    30.722 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.494    31.216    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124    31.340 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.463    31.803    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I2_O)        0.124    31.927 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.811    32.739    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.124    32.863 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.281    34.144    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I1_O)        0.146    34.290 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.934    38.224    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    41.986 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.986    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.744ns  (logic 11.591ns (31.544%)  route 25.153ns (68.456%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=5 LUT4=1 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X58Y13         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.419     5.635 r  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=13, routed)          1.620     7.256    L_reg/M_sm_pac[5]
    SLICE_X61Y10         LUT2 (Prop_lut2_I1_O)        0.296     7.552 f  L_reg/L_6c556d8b_remainder0_carry__0_i_12/O
                         net (fo=2, routed)           0.676     8.227    L_reg/L_6c556d8b_remainder0_carry__0_i_12_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.351 r  L_reg/L_6c556d8b_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.973     9.324    L_reg/L_6c556d8b_remainder0_carry__0_i_9_n_0
    SLICE_X62Y9          LUT2 (Prop_lut2_I1_O)        0.152     9.476 f  L_reg/L_6c556d8b_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.441     9.917    L_reg/L_6c556d8b_remainder0_carry_i_15_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I3_O)        0.326    10.243 r  L_reg/L_6c556d8b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.815    11.058    L_reg/L_6c556d8b_remainder0_carry_i_8_n_0
    SLICE_X65Y9          LUT2 (Prop_lut2_I0_O)        0.124    11.182 r  L_reg/L_6c556d8b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.331    11.513    aseg_driver/decimal_renderer/DI[2]
    SLICE_X64Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.909 r  aseg_driver/decimal_renderer/L_6c556d8b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.909    aseg_driver/decimal_renderer/L_6c556d8b_remainder0_carry_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.232 f  aseg_driver/decimal_renderer/L_6c556d8b_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.838    13.070    L_reg/L_6c556d8b_remainder0[5]
    SLICE_X62Y8          LUT3 (Prop_lut3_I2_O)        0.306    13.376 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.141    14.517    L_reg/i__carry__0_i_18_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.641 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           1.088    15.729    L_reg/i__carry_i_26__0_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124    15.853 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           1.104    16.957    L_reg/i__carry_i_24__0_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I2_O)        0.152    17.109 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           1.005    18.113    L_reg/i__carry_i_19_n_0
    SLICE_X60Y9          LUT3 (Prop_lut3_I0_O)        0.358    18.471 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.275    19.747    L_reg/i__carry_i_11_n_0
    SLICE_X61Y4          LUT2 (Prop_lut2_I1_O)        0.328    20.075 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.474    20.549    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.056 r  aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.056    aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.170 r  aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.170    aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.504 f  aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.819    22.322    L_reg/L_6c556d8b_remainder0_inferred__1/i__carry__2[1]
    SLICE_X60Y8          LUT5 (Prop_lut5_I4_O)        0.303    22.625 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    23.091    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X60Y8          LUT5 (Prop_lut5_I0_O)        0.124    23.215 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.961    24.177    L_reg/i__carry_i_14_0
    SLICE_X63Y6          LUT3 (Prop_lut3_I0_O)        0.152    24.329 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.951    25.279    L_reg/i__carry_i_25_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I0_O)        0.326    25.605 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.580    26.186    L_reg/i__carry_i_20_n_0
    SLICE_X63Y5          LUT6 (Prop_lut6_I2_O)        0.124    26.310 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.837    27.147    L_reg/i__carry_i_13_n_0
    SLICE_X62Y4          LUT3 (Prop_lut3_I1_O)        0.154    27.301 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.970    28.271    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y4          LUT5 (Prop_lut5_I0_O)        0.327    28.598 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.598    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.131 r  aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.131    aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.248 r  aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.248    aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.563 f  aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    30.189    aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y6          LUT6 (Prop_lut6_I0_O)        0.307    30.496 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.806    31.302    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.426 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.331    31.757    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y5          LUT3 (Prop_lut3_I1_O)        0.124    31.881 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.806    32.687    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y6          LUT6 (Prop_lut6_I3_O)        0.124    32.811 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.959    33.770    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I2_O)        0.152    33.922 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.261    38.183    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.960 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.960    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.583ns  (logic 11.531ns (31.519%)  route 25.053ns (68.481%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X58Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.419     5.635 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.311     6.947    L_reg/M_sm_timer[9]
    SLICE_X59Y16         LUT5 (Prop_lut5_I2_O)        0.299     7.246 f  L_reg/L_6c556d8b_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.426     8.672    L_reg/L_6c556d8b_remainder0_carry_i_24__1_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.796 f  L_reg/L_6c556d8b_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.829     9.625    L_reg/L_6c556d8b_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I2_O)        0.152     9.777 f  L_reg/L_6c556d8b_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.816    10.593    L_reg/L_6c556d8b_remainder0_carry_i_20__1_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.352    10.945 r  L_reg/L_6c556d8b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.719    11.664    L_reg/L_6c556d8b_remainder0_carry_i_10__1_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I1_O)        0.328    11.992 r  L_reg/L_6c556d8b_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.992    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.632 f  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_carry/O[3]
                         net (fo=1, routed)           0.810    13.442    L_reg/L_6c556d8b_remainder0_3[3]
    SLICE_X60Y16         LUT4 (Prop_lut4_I1_O)        0.306    13.748 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.608    15.357    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y17         LUT4 (Prop_lut4_I3_O)        0.152    15.509 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.827    16.336    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.348    16.684 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.982    17.666    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X60Y20         LUT3 (Prop_lut3_I2_O)        0.146    17.812 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.828    18.640    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y18         LUT3 (Prop_lut3_I1_O)        0.356    18.996 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.911    19.908    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.326    20.234 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.473    20.707    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.214 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.214    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.328 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.328    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.662 f  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.954    22.616    L_reg/L_6c556d8b_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.303    22.919 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.676    23.595    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X64Y18         LUT5 (Prop_lut5_I0_O)        0.124    23.719 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.808    24.527    L_reg/i__carry_i_14__1_0
    SLICE_X65Y15         LUT3 (Prop_lut3_I0_O)        0.124    24.651 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.326    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124    25.450 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.011    26.461    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I2_O)        0.124    26.585 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.969    27.554    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I1_O)        0.152    27.706 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.584    28.290    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.326    28.616 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.616    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.166 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.166    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.280 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.280    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.394 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.394    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.616 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.807    30.423    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X64Y18         LUT6 (Prop_lut6_I5_O)        0.299    30.722 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.494    31.216    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124    31.340 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.463    31.803    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I2_O)        0.124    31.927 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.811    32.739    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.124    32.863 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.476    34.339    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I0_O)        0.124    34.463 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.782    38.244    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.800 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.800    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.583ns  (logic 11.774ns (32.184%)  route 24.809ns (67.816%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X58Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.419     5.635 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.311     6.947    L_reg/M_sm_timer[9]
    SLICE_X59Y16         LUT5 (Prop_lut5_I2_O)        0.299     7.246 f  L_reg/L_6c556d8b_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.426     8.672    L_reg/L_6c556d8b_remainder0_carry_i_24__1_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.796 f  L_reg/L_6c556d8b_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.829     9.625    L_reg/L_6c556d8b_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I2_O)        0.152     9.777 f  L_reg/L_6c556d8b_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.816    10.593    L_reg/L_6c556d8b_remainder0_carry_i_20__1_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.352    10.945 r  L_reg/L_6c556d8b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.719    11.664    L_reg/L_6c556d8b_remainder0_carry_i_10__1_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I1_O)        0.328    11.992 r  L_reg/L_6c556d8b_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.992    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.632 f  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_carry/O[3]
                         net (fo=1, routed)           0.810    13.442    L_reg/L_6c556d8b_remainder0_3[3]
    SLICE_X60Y16         LUT4 (Prop_lut4_I1_O)        0.306    13.748 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.608    15.357    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y17         LUT4 (Prop_lut4_I3_O)        0.152    15.509 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.827    16.336    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.348    16.684 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.982    17.666    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X60Y20         LUT3 (Prop_lut3_I2_O)        0.146    17.812 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.828    18.640    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y18         LUT3 (Prop_lut3_I1_O)        0.356    18.996 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.911    19.908    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.326    20.234 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.473    20.707    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.214 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.214    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.328 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.328    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.662 f  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.954    22.616    L_reg/L_6c556d8b_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.303    22.919 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.676    23.595    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X64Y18         LUT5 (Prop_lut5_I0_O)        0.124    23.719 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.808    24.527    L_reg/i__carry_i_14__1_0
    SLICE_X65Y15         LUT3 (Prop_lut3_I0_O)        0.124    24.651 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.326    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124    25.450 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.011    26.461    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I2_O)        0.124    26.585 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.969    27.554    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I1_O)        0.152    27.706 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.584    28.290    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.326    28.616 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.616    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.166 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.166    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.280 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.280    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.394 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.394    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.616 f  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.807    30.423    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X64Y18         LUT6 (Prop_lut6_I5_O)        0.299    30.722 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.494    31.216    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124    31.340 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.463    31.803    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I2_O)        0.124    31.927 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.811    32.739    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.124    32.863 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.139    34.002    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I0_O)        0.150    34.152 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.875    38.026    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    41.799 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.799    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.535ns  (logic 11.528ns (31.555%)  route 25.006ns (68.445%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X58Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.419     5.635 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.311     6.947    L_reg/M_sm_timer[9]
    SLICE_X59Y16         LUT5 (Prop_lut5_I2_O)        0.299     7.246 f  L_reg/L_6c556d8b_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.426     8.672    L_reg/L_6c556d8b_remainder0_carry_i_24__1_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.796 f  L_reg/L_6c556d8b_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.829     9.625    L_reg/L_6c556d8b_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I2_O)        0.152     9.777 f  L_reg/L_6c556d8b_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.816    10.593    L_reg/L_6c556d8b_remainder0_carry_i_20__1_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.352    10.945 r  L_reg/L_6c556d8b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.719    11.664    L_reg/L_6c556d8b_remainder0_carry_i_10__1_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I1_O)        0.328    11.992 r  L_reg/L_6c556d8b_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.992    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.632 f  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_carry/O[3]
                         net (fo=1, routed)           0.810    13.442    L_reg/L_6c556d8b_remainder0_3[3]
    SLICE_X60Y16         LUT4 (Prop_lut4_I1_O)        0.306    13.748 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.608    15.357    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y17         LUT4 (Prop_lut4_I3_O)        0.152    15.509 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.827    16.336    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.348    16.684 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.982    17.666    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X60Y20         LUT3 (Prop_lut3_I2_O)        0.146    17.812 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.828    18.640    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y18         LUT3 (Prop_lut3_I1_O)        0.356    18.996 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.911    19.908    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.326    20.234 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.473    20.707    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.214 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.214    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.328 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.328    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.662 f  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.954    22.616    L_reg/L_6c556d8b_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.303    22.919 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.676    23.595    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X64Y18         LUT5 (Prop_lut5_I0_O)        0.124    23.719 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.808    24.527    L_reg/i__carry_i_14__1_0
    SLICE_X65Y15         LUT3 (Prop_lut3_I0_O)        0.124    24.651 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.326    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124    25.450 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.011    26.461    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I2_O)        0.124    26.585 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.969    27.554    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I1_O)        0.152    27.706 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.584    28.290    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.326    28.616 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.616    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.166 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.166    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.280 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.280    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.394 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.394    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.616 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.807    30.423    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X64Y18         LUT6 (Prop_lut6_I5_O)        0.299    30.722 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.494    31.216    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124    31.340 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.463    31.803    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I2_O)        0.124    31.927 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.811    32.739    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.124    32.863 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.490    34.353    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I0_O)        0.124    34.477 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.721    38.198    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.751 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.751    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.095ns  (logic 11.353ns (31.453%)  route 24.742ns (68.547%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=5 LUT4=1 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X58Y13         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.419     5.635 r  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=13, routed)          1.620     7.256    L_reg/M_sm_pac[5]
    SLICE_X61Y10         LUT2 (Prop_lut2_I1_O)        0.296     7.552 f  L_reg/L_6c556d8b_remainder0_carry__0_i_12/O
                         net (fo=2, routed)           0.676     8.227    L_reg/L_6c556d8b_remainder0_carry__0_i_12_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.351 r  L_reg/L_6c556d8b_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.973     9.324    L_reg/L_6c556d8b_remainder0_carry__0_i_9_n_0
    SLICE_X62Y9          LUT2 (Prop_lut2_I1_O)        0.152     9.476 f  L_reg/L_6c556d8b_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.441     9.917    L_reg/L_6c556d8b_remainder0_carry_i_15_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I3_O)        0.326    10.243 r  L_reg/L_6c556d8b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.815    11.058    L_reg/L_6c556d8b_remainder0_carry_i_8_n_0
    SLICE_X65Y9          LUT2 (Prop_lut2_I0_O)        0.124    11.182 r  L_reg/L_6c556d8b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.331    11.513    aseg_driver/decimal_renderer/DI[2]
    SLICE_X64Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.909 r  aseg_driver/decimal_renderer/L_6c556d8b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.909    aseg_driver/decimal_renderer/L_6c556d8b_remainder0_carry_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.232 f  aseg_driver/decimal_renderer/L_6c556d8b_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.838    13.070    L_reg/L_6c556d8b_remainder0[5]
    SLICE_X62Y8          LUT3 (Prop_lut3_I2_O)        0.306    13.376 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.141    14.517    L_reg/i__carry__0_i_18_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.641 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           1.088    15.729    L_reg/i__carry_i_26__0_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124    15.853 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           1.104    16.957    L_reg/i__carry_i_24__0_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I2_O)        0.152    17.109 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           1.005    18.113    L_reg/i__carry_i_19_n_0
    SLICE_X60Y9          LUT3 (Prop_lut3_I0_O)        0.358    18.471 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.275    19.747    L_reg/i__carry_i_11_n_0
    SLICE_X61Y4          LUT2 (Prop_lut2_I1_O)        0.328    20.075 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.474    20.549    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.056 r  aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.056    aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.170 r  aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.170    aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.504 f  aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.819    22.322    L_reg/L_6c556d8b_remainder0_inferred__1/i__carry__2[1]
    SLICE_X60Y8          LUT5 (Prop_lut5_I4_O)        0.303    22.625 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    23.091    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X60Y8          LUT5 (Prop_lut5_I0_O)        0.124    23.215 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.961    24.177    L_reg/i__carry_i_14_0
    SLICE_X63Y6          LUT3 (Prop_lut3_I0_O)        0.152    24.329 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.951    25.279    L_reg/i__carry_i_25_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I0_O)        0.326    25.605 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.580    26.186    L_reg/i__carry_i_20_n_0
    SLICE_X63Y5          LUT6 (Prop_lut6_I2_O)        0.124    26.310 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.837    27.147    L_reg/i__carry_i_13_n_0
    SLICE_X62Y4          LUT3 (Prop_lut3_I1_O)        0.154    27.301 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.970    28.271    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y4          LUT5 (Prop_lut5_I0_O)        0.327    28.598 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.598    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.131 r  aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.131    aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.248 r  aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.248    aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.563 f  aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    30.189    aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y6          LUT6 (Prop_lut6_I0_O)        0.307    30.496 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.806    31.302    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.426 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.331    31.757    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y5          LUT3 (Prop_lut3_I1_O)        0.124    31.881 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.806    32.687    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y6          LUT6 (Prop_lut6_I3_O)        0.124    32.811 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.959    33.770    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I0_O)        0.124    33.894 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.850    37.744    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.312 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.312    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.997ns  (logic 11.519ns (32.000%)  route 24.478ns (68.000%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X58Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.419     5.635 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.311     6.947    L_reg/M_sm_timer[9]
    SLICE_X59Y16         LUT5 (Prop_lut5_I2_O)        0.299     7.246 f  L_reg/L_6c556d8b_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.426     8.672    L_reg/L_6c556d8b_remainder0_carry_i_24__1_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.796 f  L_reg/L_6c556d8b_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.829     9.625    L_reg/L_6c556d8b_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I2_O)        0.152     9.777 f  L_reg/L_6c556d8b_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.816    10.593    L_reg/L_6c556d8b_remainder0_carry_i_20__1_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.352    10.945 r  L_reg/L_6c556d8b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.719    11.664    L_reg/L_6c556d8b_remainder0_carry_i_10__1_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I1_O)        0.328    11.992 r  L_reg/L_6c556d8b_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.992    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.632 f  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_carry/O[3]
                         net (fo=1, routed)           0.810    13.442    L_reg/L_6c556d8b_remainder0_3[3]
    SLICE_X60Y16         LUT4 (Prop_lut4_I1_O)        0.306    13.748 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.608    15.357    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y17         LUT4 (Prop_lut4_I3_O)        0.152    15.509 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.827    16.336    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.348    16.684 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.982    17.666    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X60Y20         LUT3 (Prop_lut3_I2_O)        0.146    17.812 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.828    18.640    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y18         LUT3 (Prop_lut3_I1_O)        0.356    18.996 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.911    19.908    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.326    20.234 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.473    20.707    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.214 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.214    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.328 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.328    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.662 f  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.954    22.616    L_reg/L_6c556d8b_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.303    22.919 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.676    23.595    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X64Y18         LUT5 (Prop_lut5_I0_O)        0.124    23.719 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.808    24.527    L_reg/i__carry_i_14__1_0
    SLICE_X65Y15         LUT3 (Prop_lut3_I0_O)        0.124    24.651 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.326    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124    25.450 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.011    26.461    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I2_O)        0.124    26.585 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.969    27.554    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I1_O)        0.152    27.706 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.584    28.290    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.326    28.616 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.616    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.166 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.166    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.280 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.280    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.394 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.394    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.616 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.807    30.423    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X64Y18         LUT6 (Prop_lut6_I5_O)        0.299    30.722 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.494    31.216    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124    31.340 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.463    31.803    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I2_O)        0.124    31.927 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.811    32.739    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.124    32.863 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.139    34.002    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I1_O)        0.124    34.126 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.544    37.669    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.213 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.213    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.978ns  (logic 11.758ns (32.682%)  route 24.220ns (67.318%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X58Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.419     5.635 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.311     6.947    L_reg/M_sm_timer[9]
    SLICE_X59Y16         LUT5 (Prop_lut5_I2_O)        0.299     7.246 f  L_reg/L_6c556d8b_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.426     8.672    L_reg/L_6c556d8b_remainder0_carry_i_24__1_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.796 f  L_reg/L_6c556d8b_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.829     9.625    L_reg/L_6c556d8b_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I2_O)        0.152     9.777 f  L_reg/L_6c556d8b_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.816    10.593    L_reg/L_6c556d8b_remainder0_carry_i_20__1_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.352    10.945 r  L_reg/L_6c556d8b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.719    11.664    L_reg/L_6c556d8b_remainder0_carry_i_10__1_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I1_O)        0.328    11.992 r  L_reg/L_6c556d8b_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.992    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.632 f  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_carry/O[3]
                         net (fo=1, routed)           0.810    13.442    L_reg/L_6c556d8b_remainder0_3[3]
    SLICE_X60Y16         LUT4 (Prop_lut4_I1_O)        0.306    13.748 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.608    15.357    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y17         LUT4 (Prop_lut4_I3_O)        0.152    15.509 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.827    16.336    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.348    16.684 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.982    17.666    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X60Y20         LUT3 (Prop_lut3_I2_O)        0.146    17.812 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.828    18.640    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y18         LUT3 (Prop_lut3_I1_O)        0.356    18.996 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.911    19.908    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.326    20.234 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.473    20.707    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.214 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.214    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.328 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.328    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.662 f  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.954    22.616    L_reg/L_6c556d8b_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.303    22.919 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.676    23.595    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X64Y18         LUT5 (Prop_lut5_I0_O)        0.124    23.719 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.808    24.527    L_reg/i__carry_i_14__1_0
    SLICE_X65Y15         LUT3 (Prop_lut3_I0_O)        0.124    24.651 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.326    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124    25.450 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.011    26.461    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I2_O)        0.124    26.585 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.969    27.554    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I1_O)        0.152    27.706 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.584    28.290    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.326    28.616 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.616    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.166 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.166    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.280 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.280    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.394 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.394    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.616 f  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.807    30.423    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X64Y18         LUT6 (Prop_lut6_I5_O)        0.299    30.722 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.494    31.216    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124    31.340 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.463    31.803    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I2_O)        0.124    31.927 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.811    32.739    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.124    32.863 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.476    34.339    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I0_O)        0.153    34.492 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.949    37.440    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    41.195 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.195    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.936ns  (logic 11.358ns (31.607%)  route 24.578ns (68.393%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=5 LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X58Y13         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.419     5.635 r  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=13, routed)          1.620     7.256    L_reg/M_sm_pac[5]
    SLICE_X61Y10         LUT2 (Prop_lut2_I1_O)        0.296     7.552 f  L_reg/L_6c556d8b_remainder0_carry__0_i_12/O
                         net (fo=2, routed)           0.676     8.227    L_reg/L_6c556d8b_remainder0_carry__0_i_12_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.351 r  L_reg/L_6c556d8b_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.973     9.324    L_reg/L_6c556d8b_remainder0_carry__0_i_9_n_0
    SLICE_X62Y9          LUT2 (Prop_lut2_I1_O)        0.152     9.476 f  L_reg/L_6c556d8b_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.441     9.917    L_reg/L_6c556d8b_remainder0_carry_i_15_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I3_O)        0.326    10.243 r  L_reg/L_6c556d8b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.815    11.058    L_reg/L_6c556d8b_remainder0_carry_i_8_n_0
    SLICE_X65Y9          LUT2 (Prop_lut2_I0_O)        0.124    11.182 r  L_reg/L_6c556d8b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.331    11.513    aseg_driver/decimal_renderer/DI[2]
    SLICE_X64Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.909 r  aseg_driver/decimal_renderer/L_6c556d8b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.909    aseg_driver/decimal_renderer/L_6c556d8b_remainder0_carry_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.232 f  aseg_driver/decimal_renderer/L_6c556d8b_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.838    13.070    L_reg/L_6c556d8b_remainder0[5]
    SLICE_X62Y8          LUT3 (Prop_lut3_I2_O)        0.306    13.376 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.141    14.517    L_reg/i__carry__0_i_18_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.641 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           1.088    15.729    L_reg/i__carry_i_26__0_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124    15.853 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           1.104    16.957    L_reg/i__carry_i_24__0_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I2_O)        0.152    17.109 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           1.005    18.113    L_reg/i__carry_i_19_n_0
    SLICE_X60Y9          LUT3 (Prop_lut3_I0_O)        0.358    18.471 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.275    19.747    L_reg/i__carry_i_11_n_0
    SLICE_X61Y4          LUT2 (Prop_lut2_I1_O)        0.328    20.075 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.474    20.549    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.056 r  aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.056    aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.170 r  aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.170    aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.504 f  aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.819    22.322    L_reg/L_6c556d8b_remainder0_inferred__1/i__carry__2[1]
    SLICE_X60Y8          LUT5 (Prop_lut5_I4_O)        0.303    22.625 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    23.091    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X60Y8          LUT5 (Prop_lut5_I0_O)        0.124    23.215 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.961    24.177    L_reg/i__carry_i_14_0
    SLICE_X63Y6          LUT3 (Prop_lut3_I0_O)        0.152    24.329 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.951    25.279    L_reg/i__carry_i_25_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I0_O)        0.326    25.605 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.580    26.186    L_reg/i__carry_i_20_n_0
    SLICE_X63Y5          LUT6 (Prop_lut6_I2_O)        0.124    26.310 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.837    27.147    L_reg/i__carry_i_13_n_0
    SLICE_X62Y4          LUT3 (Prop_lut3_I1_O)        0.154    27.301 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.970    28.271    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y4          LUT5 (Prop_lut5_I0_O)        0.327    28.598 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.598    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.131 r  aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.131    aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.248 r  aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.248    aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.563 r  aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    30.189    aseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y6          LUT6 (Prop_lut6_I0_O)        0.307    30.496 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.806    31.302    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.426 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.613    32.039    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I2_O)        0.124    32.163 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.582    32.746    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.870 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.883    33.753    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y8          LUT3 (Prop_lut3_I0_O)        0.124    33.877 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.702    37.579    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.152 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.152    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.826ns  (logic 11.526ns (32.171%)  route 24.301ns (67.829%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.632     5.216    L_reg/clk_IBUF_BUFG
    SLICE_X58Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDRE (Prop_fdre_C_Q)         0.419     5.635 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.311     6.947    L_reg/M_sm_timer[9]
    SLICE_X59Y16         LUT5 (Prop_lut5_I2_O)        0.299     7.246 f  L_reg/L_6c556d8b_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.426     8.672    L_reg/L_6c556d8b_remainder0_carry_i_24__1_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.796 f  L_reg/L_6c556d8b_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.829     9.625    L_reg/L_6c556d8b_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I2_O)        0.152     9.777 f  L_reg/L_6c556d8b_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.816    10.593    L_reg/L_6c556d8b_remainder0_carry_i_20__1_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.352    10.945 r  L_reg/L_6c556d8b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.719    11.664    L_reg/L_6c556d8b_remainder0_carry_i_10__1_n_0
    SLICE_X58Y16         LUT4 (Prop_lut4_I1_O)        0.328    11.992 r  L_reg/L_6c556d8b_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.992    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.632 f  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_carry/O[3]
                         net (fo=1, routed)           0.810    13.442    L_reg/L_6c556d8b_remainder0_3[3]
    SLICE_X60Y16         LUT4 (Prop_lut4_I1_O)        0.306    13.748 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.608    15.357    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y17         LUT4 (Prop_lut4_I3_O)        0.152    15.509 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.827    16.336    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.348    16.684 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.982    17.666    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X60Y20         LUT3 (Prop_lut3_I2_O)        0.146    17.812 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.828    18.640    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y18         LUT3 (Prop_lut3_I1_O)        0.356    18.996 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.911    19.908    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.326    20.234 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.473    20.707    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.214 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.214    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.328 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.328    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.662 f  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.954    22.616    L_reg/L_6c556d8b_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.303    22.919 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.676    23.595    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X64Y18         LUT5 (Prop_lut5_I0_O)        0.124    23.719 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.808    24.527    L_reg/i__carry_i_14__1_0
    SLICE_X65Y15         LUT3 (Prop_lut3_I0_O)        0.124    24.651 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.326    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124    25.450 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.011    26.461    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I2_O)        0.124    26.585 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.969    27.554    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I1_O)        0.152    27.706 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.584    28.290    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.326    28.616 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.616    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.166 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.166    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.280 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.280    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.394 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.394    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.616 r  timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.807    30.423    timerseg_driver/decimal_renderer/L_6c556d8b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X64Y18         LUT6 (Prop_lut6_I5_O)        0.299    30.722 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.494    31.216    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124    31.340 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.463    31.803    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I2_O)        0.124    31.927 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.811    32.739    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.124    32.863 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.281    34.144    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I0_O)        0.124    34.268 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.225    37.492    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.043 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.043    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.383ns (60.564%)  route 0.900ns (39.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X63Y1          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.900     2.581    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.823 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.823    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.373ns (56.651%)  route 1.050ns (43.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.568     1.512    display/clk_IBUF_BUFG
    SLICE_X56Y3          FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y3          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           1.050     2.726    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.934 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.934    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.406ns  (logic 1.373ns (57.054%)  route 1.033ns (42.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X62Y2          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           1.033     2.714    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.946 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.946    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.506ns  (logic 1.357ns (54.160%)  route 1.149ns (45.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X32Y6          FDRE                                         r  sm/D_debug_dff_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_debug_dff_q_reg[3]/Q
                         net (fo=1, routed)           1.149     2.797    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.216     4.013 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.013    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.431ns (55.830%)  route 1.132ns (44.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.567     1.511    display/clk_IBUF_BUFG
    SLICE_X54Y2          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           1.132     2.807    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     4.074 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.074    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.547ns  (logic 1.434ns (56.300%)  route 1.113ns (43.700%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.584     1.528    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.278     1.947    timerseg_driver/ctr/S[0]
    SLICE_X65Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.992 r  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.834     2.827    timerseg_OBUF[11]
    E3                   OBUF (Prop_obuf_I_O)         1.248     4.074 r  timerseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.074    timerseg[11]
    E3                                                                r  timerseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.569ns  (logic 1.432ns (55.768%)  route 1.136ns (44.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.567     1.511    display/clk_IBUF_BUFG
    SLICE_X54Y2          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           1.136     2.811    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     4.079 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.079    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.575ns  (logic 1.355ns (52.631%)  route 1.220ns (47.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X31Y6          FDRE                                         r  sm/D_debug_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_debug_dff_q_reg[0]/Q
                         net (fo=1, routed)           1.220     2.867    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     4.081 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.081    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.599ns  (logic 1.443ns (55.525%)  route 1.156ns (44.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.567     1.511    display/clk_IBUF_BUFG
    SLICE_X54Y2          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           1.156     2.831    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     4.110 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.110    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.500ns (58.297%)  route 1.073ns (41.703%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X60Y2          FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.164     1.703 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=7, routed)           0.250     1.953    display/D_pixel_idx_q_reg_n_0_[9]
    SLICE_X60Y3          LUT5 (Prop_lut5_I4_O)        0.049     2.002 r  display/mataddr_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.823     2.825    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.287     4.113 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.113    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.598ns  (logic 1.643ns (29.350%)  route 3.955ns (70.650%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.970     4.489    reset_cond/butt_reset_IBUF
    SLICE_X58Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.613 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.984     5.598    reset_cond/M_reset_cond_in
    SLICE_X51Y15         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.446     4.851    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y15         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.158ns  (logic 1.643ns (31.848%)  route 3.516ns (68.152%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.970     4.489    reset_cond/butt_reset_IBUF
    SLICE_X58Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.613 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.545     5.158    reset_cond/M_reset_cond_in
    SLICE_X58Y22         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.504     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.158ns  (logic 1.643ns (31.848%)  route 3.516ns (68.152%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.970     4.489    reset_cond/butt_reset_IBUF
    SLICE_X58Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.613 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.545     5.158    reset_cond/M_reset_cond_in
    SLICE_X58Y22         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.504     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.158ns  (logic 1.643ns (31.848%)  route 3.516ns (68.152%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.970     4.489    reset_cond/butt_reset_IBUF
    SLICE_X58Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.613 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.545     5.158    reset_cond/M_reset_cond_in
    SLICE_X58Y22         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.504     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.241ns  (logic 1.641ns (38.703%)  route 2.600ns (61.297%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.600     4.117    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.241 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.241    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.447     4.852    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1520268295[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.119ns  (logic 1.640ns (39.814%)  route 2.479ns (60.186%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.479     3.995    forLoop_idx_0_1520268295[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X45Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.119 r  forLoop_idx_0_1520268295[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.119    forLoop_idx_0_1520268295[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X45Y25         FDRE                                         r  forLoop_idx_0_1520268295[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.431     4.836    forLoop_idx_0_1520268295[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X45Y25         FDRE                                         r  forLoop_idx_0_1520268295[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1577926855[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.746ns  (logic 1.658ns (44.267%)  route 2.088ns (55.733%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.088     3.622    forLoop_idx_0_1577926855[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X37Y22         LUT1 (Prop_lut1_I0_O)        0.124     3.746 r  forLoop_idx_0_1577926855[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.746    forLoop_idx_0_1577926855[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X37Y22         FDRE                                         r  forLoop_idx_0_1577926855[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.431     4.836    forLoop_idx_0_1577926855[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  forLoop_idx_0_1577926855[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1577926855[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.531ns  (logic 1.624ns (45.998%)  route 1.907ns (54.002%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.907     3.407    forLoop_idx_0_1577926855[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y19         LUT1 (Prop_lut1_I0_O)        0.124     3.531 r  forLoop_idx_0_1577926855[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.531    forLoop_idx_0_1577926855[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X28Y19         FDRE                                         r  forLoop_idx_0_1577926855[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.436     4.841    forLoop_idx_0_1577926855[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  forLoop_idx_0_1577926855[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1577926855[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.490ns  (logic 1.630ns (46.713%)  route 1.860ns (53.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.860     3.366    forLoop_idx_0_1577926855[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y19         LUT1 (Prop_lut1_I0_O)        0.124     3.490 r  forLoop_idx_0_1577926855[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.490    forLoop_idx_0_1577926855[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y19         FDRE                                         r  forLoop_idx_0_1577926855[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.436     4.841    forLoop_idx_0_1577926855[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  forLoop_idx_0_1577926855[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1577926855[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.404ns  (logic 1.653ns (48.556%)  route 1.751ns (51.444%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.751     3.280    forLoop_idx_0_1577926855[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.124     3.404 r  forLoop_idx_0_1577926855[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.404    forLoop_idx_0_1577926855[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X36Y20         FDRE                                         r  forLoop_idx_0_1577926855[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.434     4.839    forLoop_idx_0_1577926855[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  forLoop_idx_0_1577926855[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1520268295[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.140ns  (logic 0.327ns (28.677%)  route 0.813ns (71.323%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.813     1.095    forLoop_idx_0_1520268295[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.140 r  forLoop_idx_0_1520268295[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.140    forLoop_idx_0_1520268295[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X28Y15         FDRE                                         r  forLoop_idx_0_1520268295[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.827     2.017    forLoop_idx_0_1520268295[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  forLoop_idx_0_1520268295[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1577926855[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.341ns (29.822%)  route 0.803ns (70.178%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.803     1.100    forLoop_idx_0_1577926855[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.145 r  forLoop_idx_0_1577926855[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.145    forLoop_idx_0_1577926855[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X36Y20         FDRE                                         r  forLoop_idx_0_1577926855[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.821     2.011    forLoop_idx_0_1577926855[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  forLoop_idx_0_1577926855[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1577926855[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.319ns (27.148%)  route 0.856ns (72.852%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.856     1.130    forLoop_idx_0_1577926855[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.175 r  forLoop_idx_0_1577926855[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.175    forLoop_idx_0_1577926855[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y19         FDRE                                         r  forLoop_idx_0_1577926855[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.823     2.013    forLoop_idx_0_1577926855[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  forLoop_idx_0_1577926855[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1577926855[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.190ns  (logic 0.313ns (26.297%)  route 0.877ns (73.703%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.877     1.145    forLoop_idx_0_1577926855[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.190 r  forLoop_idx_0_1577926855[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.190    forLoop_idx_0_1577926855[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X28Y19         FDRE                                         r  forLoop_idx_0_1577926855[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.823     2.013    forLoop_idx_0_1577926855[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  forLoop_idx_0_1577926855[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1577926855[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.347ns (27.306%)  route 0.923ns (72.694%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.923     1.225    forLoop_idx_0_1577926855[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X37Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.270 r  forLoop_idx_0_1577926855[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.270    forLoop_idx_0_1577926855[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X37Y22         FDRE                                         r  forLoop_idx_0_1577926855[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.819     2.009    forLoop_idx_0_1577926855[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  forLoop_idx_0_1577926855[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1520268295[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.424ns  (logic 0.329ns (23.077%)  route 1.095ns (76.923%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.095     1.379    forLoop_idx_0_1520268295[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X45Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.424 r  forLoop_idx_0_1520268295[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.424    forLoop_idx_0_1520268295[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X45Y25         FDRE                                         r  forLoop_idx_0_1520268295[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.818     2.008    forLoop_idx_0_1520268295[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X45Y25         FDRE                                         r  forLoop_idx_0_1520268295[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.330ns (22.266%)  route 1.152ns (77.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.152     1.437    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.482 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.482    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.833     2.023    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.900ns  (logic 0.331ns (17.439%)  route 1.569ns (82.561%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.378     1.665    reset_cond/butt_reset_IBUF
    SLICE_X58Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.710 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.190     1.900    reset_cond/M_reset_cond_in
    SLICE_X58Y22         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.851     2.041    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.900ns  (logic 0.331ns (17.439%)  route 1.569ns (82.561%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.378     1.665    reset_cond/butt_reset_IBUF
    SLICE_X58Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.710 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.190     1.900    reset_cond/M_reset_cond_in
    SLICE_X58Y22         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.851     2.041    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.900ns  (logic 0.331ns (17.439%)  route 1.569ns (82.561%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.378     1.665    reset_cond/butt_reset_IBUF
    SLICE_X58Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.710 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.190     1.900    reset_cond/M_reset_cond_in
    SLICE_X58Y22         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.851     2.041    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y22         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





