# Synopsys Constraint Checker, version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Wed Jun 26 13:37:34 2019


##### DESIGN INFO #######################################################

Top View:                "FirstDemo"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                      Ending                                        |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FirstDemo|clk_in                              FirstDemo|clk_in                              |     1000.000         |     No paths         |     No paths         |     No paths                         
FirstDemo|clk_in                              Clock_div|clk_div_pulse_out_derived_clock     |     1000.000         |     No paths         |     No paths         |     No paths                         
Clock_div|clk_div_pulse_out_derived_clock     FirstDemo|clk_in                              |     1000.000         |     No paths         |     No paths         |     No paths                         
Clock_div|clk_div_pulse_out_derived_clock     Clock_div|clk_div_pulse_out_derived_clock     |     1000.000         |     No paths         |     No paths         |     No paths                         
=======================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:BTN[0]
p:BTN[1]
p:BTN[2]
p:Color_led_1[0]
p:Color_led_1[1]
p:Color_led_1[2]
p:Color_led_2[0]
p:Color_led_2[1]
p:Color_led_2[2]
p:SW[0]
p:SW[1]
p:SW[2]
p:SW[3]
p:Segment_led_1[0]
p:Segment_led_1[1]
p:Segment_led_1[2]
p:Segment_led_1[3]
p:Segment_led_1[4]
p:Segment_led_1[5]
p:Segment_led_1[6]
p:Segment_led_1[7]
p:Segment_led_1[8]
p:Segment_led_2[0]
p:Segment_led_2[1]
p:Segment_led_2[2]
p:Segment_led_2[3]
p:Segment_led_2[4]
p:Segment_led_2[5]
p:Segment_led_2[6]
p:Segment_led_2[7]
p:Segment_led_2[8]
p:Water_led[0]
p:Water_led[1]
p:Water_led[2]
p:Water_led[3]
p:Water_led[4]
p:Water_led[5]
p:Water_led[6]
p:Water_led[7]
p:rst_n_in


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
