
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2859.316 ; gain = 7.957 ; free physical = 20896 ; free virtual = 330743
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf" "*.svh"]] 
# }
# synth_design -top des_perf \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top des_perf -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14719
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2859.465 ; gain = 0.000 ; free physical = 1192 ; free virtual = 308574
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'des_perf' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/des_perf.v:35]
INFO: [Synth 8-6157] synthesizing module 'key_sel' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/des_perf.v:272]
INFO: [Synth 8-6155] done synthesizing module 'key_sel' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/des_perf.v:272]
INFO: [Synth 8-6157] synthesizing module 'crp' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/des_perf.v:1123]
INFO: [Synth 8-6157] synthesizing module 'sbox1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/des_perf.v:1192]
INFO: [Synth 8-6155] done synthesizing module 'sbox1' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/des_perf.v:1192]
INFO: [Synth 8-6157] synthesizing module 'sbox2' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/des_perf.v:1305]
INFO: [Synth 8-6155] done synthesizing module 'sbox2' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/des_perf.v:1305]
INFO: [Synth 8-6157] synthesizing module 'sbox3' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/des_perf.v:1418]
INFO: [Synth 8-6155] done synthesizing module 'sbox3' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/des_perf.v:1418]
INFO: [Synth 8-6157] synthesizing module 'sbox4' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/des_perf.v:1531]
INFO: [Synth 8-6155] done synthesizing module 'sbox4' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/des_perf.v:1531]
INFO: [Synth 8-6157] synthesizing module 'sbox5' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/des_perf.v:1644]
INFO: [Synth 8-6155] done synthesizing module 'sbox5' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/des_perf.v:1644]
INFO: [Synth 8-6157] synthesizing module 'sbox6' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/des_perf.v:1757]
INFO: [Synth 8-6155] done synthesizing module 'sbox6' (7#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/des_perf.v:1757]
INFO: [Synth 8-6157] synthesizing module 'sbox7' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/des_perf.v:1870]
INFO: [Synth 8-6155] done synthesizing module 'sbox7' (8#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/des_perf.v:1870]
INFO: [Synth 8-6157] synthesizing module 'sbox8' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/des_perf.v:1983]
INFO: [Synth 8-6155] done synthesizing module 'sbox8' (9#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/des_perf.v:1983]
INFO: [Synth 8-6155] done synthesizing module 'crp' (10#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/des_perf.v:1123]
WARNING: [Synth 8-6014] Unused sequential element L15_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/des_perf.v:205]
WARNING: [Synth 8-6014] Unused sequential element R15_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/des_perf.v:209]
INFO: [Synth 8-6155] done synthesizing module 'des_perf' (11#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/des_perf.v:35]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2859.465 ; gain = 0.000 ; free physical = 3183 ; free virtual = 299049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2859.465 ; gain = 0.000 ; free physical = 8659 ; free virtual = 304539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2867.324 ; gain = 7.859 ; free physical = 9363 ; free virtual = 305240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2867.328 ; gain = 7.863 ; free physical = 13564 ; free virtual = 309627
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 16    
	   2 Input     32 Bit         XORs := 16    
+---Registers : 
	               64 Bit    Registers := 2     
	               56 Bit    Registers := 16    
	               32 Bit    Registers := 30    
+---Muxes : 
	   2 Input    1 Bit        Muxes := 768   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2867.328 ; gain = 7.863 ; free physical = 13203 ; free virtual = 309549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|sbox1       | dout       | 64x4          | LUT            | 
|sbox2       | dout       | 64x4          | LUT            | 
|sbox3       | dout       | 64x4          | LUT            | 
|sbox4       | dout       | 64x4          | LUT            | 
|sbox5       | dout       | 64x4          | LUT            | 
|sbox6       | dout       | 64x4          | LUT            | 
|sbox7       | dout       | 64x4          | LUT            | 
|sbox8       | dout       | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 2867.328 ; gain = 7.863 ; free physical = 13423 ; free virtual = 309773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 2867.328 ; gain = 7.863 ; free physical = 13244 ; free virtual = 309599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2867.328 ; gain = 7.863 ; free physical = 11874 ; free virtual = 308271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2867.328 ; gain = 7.863 ; free physical = 11858 ; free virtual = 308256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2867.328 ; gain = 7.863 ; free physical = 11810 ; free virtual = 308208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2867.328 ; gain = 7.863 ; free physical = 11784 ; free virtual = 308181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2867.328 ; gain = 7.863 ; free physical = 11814 ; free virtual = 308213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2867.328 ; gain = 7.863 ; free physical = 11826 ; free virtual = 308224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |   512|
|3     |LUT4 |   768|
|4     |LUT6 |   512|
|5     |FDRE |  1984|
|6     |IBUF |   122|
|7     |OBUF |    64|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |  3963|
|2     |  u0     |crp     |   112|
|3     |  u1     |crp_0   |    48|
|4     |  u10    |crp_1   |    48|
|5     |  u11    |crp_2   |    48|
|6     |  u12    |crp_3   |    48|
|7     |  u13    |crp_4   |    48|
|8     |  u14    |crp_5   |    48|
|9     |  u15    |crp_6   |    48|
|10    |  u2     |crp_7   |    48|
|11    |  u3     |crp_8   |    48|
|12    |  u4     |crp_9   |    48|
|13    |  u5     |crp_10  |    48|
|14    |  u6     |crp_11  |    48|
|15    |  u7     |crp_12  |    48|
|16    |  u8     |crp_13  |    48|
|17    |  u9     |crp_14  |    48|
|18    |  uk     |key_sel |  1800|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2867.328 ; gain = 7.863 ; free physical = 11816 ; free virtual = 308214
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2867.328 ; gain = 7.863 ; free physical = 11811 ; free virtual = 308210
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2867.328 ; gain = 7.863 ; free physical = 11805 ; free virtual = 308203
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2888.426 ; gain = 0.000 ; free physical = 10902 ; free virtual = 307312
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.426 ; gain = 0.000 ; free physical = 9769 ; free virtual = 306190
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7f1888b3
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 2888.426 ; gain = 29.109 ; free physical = 9775 ; free virtual = 306204
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/util_temp_des_perf_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/timing_temp_des_perf_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2973.062 ; gain = 84.637 ; free physical = 18557 ; free virtual = 315095
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/power_temp_des_perf_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_perf/power_temp_des_perf_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Mar 23 00:01:04 2022...
real 88.53
user 79.93
sys 18.17
