// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "02/06/2021 16:34:05"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk_clk,
	reset_reset_n,
	hps_io_hps_io_uart0_inst_RX,
	hps_io_hps_io_uart0_inst_TX,
	memory_mem_a,
	memory_mem_ba,
	memory_mem_ck,
	memory_mem_ck_n,
	memory_mem_cke,
	memory_mem_cs_n,
	memory_mem_ras_n,
	memory_mem_cas_n,
	memory_mem_we_n,
	memory_mem_reset_n,
	memory_mem_dq,
	memory_mem_dqs,
	memory_mem_dqs_n,
	memory_mem_odt,
	memory_mem_dm,
	memory_oct_rzqin,
	h_sync,
	v_sync,
	n_blank,
	n_sync,
	vga_clk,
	r,
	g,
	b);
input 	clk_clk;
input 	reset_reset_n;
input 	hps_io_hps_io_uart0_inst_RX;
output 	hps_io_hps_io_uart0_inst_TX;
output 	[14:0] memory_mem_a;
output 	[2:0] memory_mem_ba;
output 	memory_mem_ck;
output 	memory_mem_ck_n;
output 	memory_mem_cke;
output 	memory_mem_cs_n;
output 	memory_mem_ras_n;
output 	memory_mem_cas_n;
output 	memory_mem_we_n;
output 	memory_mem_reset_n;
output 	[31:0] memory_mem_dq;
output 	[3:0] memory_mem_dqs;
output 	[3:0] memory_mem_dqs_n;
output 	memory_mem_odt;
output 	[3:0] memory_mem_dm;
input 	memory_oct_rzqin;
output 	h_sync;
output 	v_sync;
output 	n_blank;
output 	n_sync;
output 	vga_clk;
output 	[7:0] r;
output 	[7:0] g;
output 	[7:0] b;

// Design Ports Information
// hps_io_hps_io_uart0_inst_TX	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memory_mem_a[0]	=>  Location: PIN_F26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// memory_mem_a[1]	=>  Location: PIN_G30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// memory_mem_a[2]	=>  Location: PIN_F28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// memory_mem_a[3]	=>  Location: PIN_F30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// memory_mem_a[4]	=>  Location: PIN_J25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// memory_mem_a[5]	=>  Location: PIN_J27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// memory_mem_a[6]	=>  Location: PIN_F29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// memory_mem_a[7]	=>  Location: PIN_E28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// memory_mem_a[8]	=>  Location: PIN_H27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// memory_mem_a[9]	=>  Location: PIN_G26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// memory_mem_a[10]	=>  Location: PIN_D29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// memory_mem_a[11]	=>  Location: PIN_C30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// memory_mem_a[12]	=>  Location: PIN_B30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// memory_mem_a[13]	=>  Location: PIN_C29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// memory_mem_a[14]	=>  Location: PIN_H25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// memory_mem_ba[0]	=>  Location: PIN_E29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// memory_mem_ba[1]	=>  Location: PIN_J24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// memory_mem_ba[2]	=>  Location: PIN_J23,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// memory_mem_ck	=>  Location: PIN_M23,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// memory_mem_ck_n	=>  Location: PIN_L23,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// memory_mem_cke	=>  Location: PIN_L29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// memory_mem_cs_n	=>  Location: PIN_H24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// memory_mem_ras_n	=>  Location: PIN_D30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// memory_mem_cas_n	=>  Location: PIN_E27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// memory_mem_we_n	=>  Location: PIN_C28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// memory_mem_reset_n	=>  Location: PIN_P30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// memory_mem_odt	=>  Location: PIN_H28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: 12mA
// memory_mem_dm[0]	=>  Location: PIN_K28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dm[1]	=>  Location: PIN_M28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dm[2]	=>  Location: PIN_R28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dm[3]	=>  Location: PIN_W30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// h_sync	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// v_sync	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// n_blank	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// n_sync	=>  Location: PIN_AG2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// vga_clk	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// r[0]	=>  Location: PIN_AG5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// r[1]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// r[2]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// r[3]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// r[4]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// r[5]	=>  Location: PIN_AJ2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// r[6]	=>  Location: PIN_AH5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// r[7]	=>  Location: PIN_AJ1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// g[0]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// g[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// g[2]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// g[3]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// g[4]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// g[5]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// g[6]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// g[7]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// b[0]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// b[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// b[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// b[3]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// b[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// b[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// b[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// b[7]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// memory_mem_dq[0]	=>  Location: PIN_K23,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[1]	=>  Location: PIN_K22,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[2]	=>  Location: PIN_H30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[3]	=>  Location: PIN_G28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[4]	=>  Location: PIN_L25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[5]	=>  Location: PIN_L24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[6]	=>  Location: PIN_J30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[7]	=>  Location: PIN_J29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[8]	=>  Location: PIN_K26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[9]	=>  Location: PIN_L26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[10]	=>  Location: PIN_K29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[11]	=>  Location: PIN_K27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[12]	=>  Location: PIN_M26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[13]	=>  Location: PIN_M27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[14]	=>  Location: PIN_L28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[15]	=>  Location: PIN_M30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[16]	=>  Location: PIN_U26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[17]	=>  Location: PIN_T26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[18]	=>  Location: PIN_N29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[19]	=>  Location: PIN_N28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[20]	=>  Location: PIN_P26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[21]	=>  Location: PIN_P27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[22]	=>  Location: PIN_N27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[23]	=>  Location: PIN_R29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[24]	=>  Location: PIN_P24,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[25]	=>  Location: PIN_P25,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[26]	=>  Location: PIN_T29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[27]	=>  Location: PIN_T28,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[28]	=>  Location: PIN_R27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[29]	=>  Location: PIN_R26,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[30]	=>  Location: PIN_V30,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dq[31]	=>  Location: PIN_W29,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// memory_mem_dqs[0]	=>  Location: PIN_N18,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// memory_mem_dqs[1]	=>  Location: PIN_N25,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// memory_mem_dqs[2]	=>  Location: PIN_R19,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// memory_mem_dqs[3]	=>  Location: PIN_R22,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// memory_mem_dqs_n[0]	=>  Location: PIN_M19,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// memory_mem_dqs_n[1]	=>  Location: PIN_N24,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// memory_mem_dqs_n[2]	=>  Location: PIN_R18,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// memory_mem_dqs_n[3]	=>  Location: PIN_R21,	 I/O Standard: Differential 1.5-V SSTL Class I,	 Current Strength: Default
// hps_io_hps_io_uart0_inst_RX	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memory_oct_rzqin	=>  Location: PIN_D27,	 I/O Standard: SSTL-15 Class I,	 Current Strength: Default
// clk_clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_reset_n	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \u0|hps_0|fpga_interfaces|debug_apb~O_P_ADDR_31 ;
wire \u0|hps_0|fpga_interfaces|tpiu~trace_data ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA1 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA2 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA3 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA4 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA5 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA6 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA7 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA8 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA9 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA10 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA11 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA12 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA13 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA14 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA15 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA16 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA17 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA18 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA19 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA20 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA21 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA22 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA23 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA24 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA25 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA26 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA27 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA28 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA29 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA30 ;
wire \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA31 ;
wire \u0|hps_0|fpga_interfaces|boot_from_fpga~fake_dout ;
wire \u0|hps_0|fpga_interfaces|fpga2hps~arready ;
wire \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_10 ;
wire \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_11 ;
wire \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_12 ;
wire \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_13 ;
wire \u0|hps_0|fpga_interfaces|clocks_resets~h2f_cold_rst_n ;
wire \u0|hps_0|hps_io|border|uart0_inst~UARTRTSN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0~O_CLKUSRDFTOUT ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ctl_reset_n ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_success ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_fail ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ;
wire \memory_oct_rzqin~input_o ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ;
wire \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ;
wire \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ;
wire \hps_io_hps_io_uart0_inst_RX~input_o ;
wire \u0|hps_0|hps_io|border|uart0_inst~uart_txd ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_lo ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_hi ;
wire \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps ;
wire \clk_clk~input_o ;
wire \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \reset_reset_n~input_o ;
wire \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7 ;
wire \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ;
wire \COMP_SYNC|Add0~37_sumout ;
wire \COMP_SYNC|h_count[0]~feeder_combout ;
wire \COMP_SYNC|Add0~38 ;
wire \COMP_SYNC|Add0~33_sumout ;
wire \COMP_SYNC|h_count[1]~feeder_combout ;
wire \COMP_SYNC|Add0~34 ;
wire \COMP_SYNC|Add0~29_sumout ;
wire \COMP_SYNC|h_count[2]~DUPLICATE_q ;
wire \COMP_SYNC|Add0~30 ;
wire \COMP_SYNC|Add0~25_sumout ;
wire \COMP_SYNC|h_count[3]~feeder_combout ;
wire \COMP_SYNC|Add0~26 ;
wire \COMP_SYNC|Add0~13_sumout ;
wire \COMP_SYNC|h_count[4]~feeder_combout ;
wire \COMP_SYNC|Add0~14 ;
wire \COMP_SYNC|Add0~17_sumout ;
wire \COMP_SYNC|Add0~18 ;
wire \COMP_SYNC|Add0~21_sumout ;
wire \COMP_SYNC|LessThan0~1_combout ;
wire \COMP_SYNC|Add0~22 ;
wire \COMP_SYNC|Add0~1_sumout ;
wire \COMP_SYNC|Add0~2 ;
wire \COMP_SYNC|Add0~6 ;
wire \COMP_SYNC|Add0~9_sumout ;
wire \COMP_SYNC|LessThan0~2_combout ;
wire \COMP_SYNC|LessThan0~0_combout ;
wire \COMP_SYNC|LessThan0~3_combout ;
wire \COMP_SYNC|Add0~5_sumout ;
wire \COMP_SYNC|process_0~0_combout ;
wire \COMP_SYNC|process_0~1_combout ;
wire \COMP_SYNC|h_sync~q ;
wire \COMP_SYNC|v_count[7]~feeder_combout ;
wire \COMP_SYNC|Add1~37_sumout ;
wire \COMP_SYNC|v_count[0]~feeder_combout ;
wire \COMP_SYNC|Add1~38 ;
wire \COMP_SYNC|Add1~21_sumout ;
wire \COMP_SYNC|v_count[1]~feeder_combout ;
wire \COMP_SYNC|Add1~22 ;
wire \COMP_SYNC|Add1~25_sumout ;
wire \COMP_SYNC|v_count[2]~feeder_combout ;
wire \COMP_SYNC|Add1~26 ;
wire \COMP_SYNC|Add1~29_sumout ;
wire \COMP_SYNC|v_count[3]~feeder_combout ;
wire \COMP_SYNC|v_count~1_combout ;
wire \COMP_SYNC|Add1~30 ;
wire \COMP_SYNC|Add1~33_sumout ;
wire \COMP_SYNC|v_count[4]~feeder_combout ;
wire \COMP_SYNC|Add1~34 ;
wire \COMP_SYNC|Add1~5_sumout ;
wire \COMP_SYNC|v_count[5]~feeder_combout ;
wire \COMP_SYNC|v_count[5]~DUPLICATE_q ;
wire \COMP_SYNC|Add1~6 ;
wire \COMP_SYNC|Add1~13_sumout ;
wire \COMP_SYNC|v_count[6]~feeder_combout ;
wire \COMP_SYNC|Add1~14 ;
wire \COMP_SYNC|Add1~18 ;
wire \COMP_SYNC|Add1~9_sumout ;
wire \COMP_SYNC|v_count[8]~feeder_combout ;
wire \COMP_SYNC|v_count[8]~DUPLICATE_q ;
wire \COMP_SYNC|v_count~2_combout ;
wire \COMP_SYNC|v_count[9]~DUPLICATE_q ;
wire \COMP_SYNC|Add1~10 ;
wire \COMP_SYNC|Add1~1_sumout ;
wire \COMP_SYNC|v_count[9]~feeder_combout ;
wire \COMP_SYNC|v_count~3_combout ;
wire \COMP_SYNC|v_count[7]~DUPLICATE_q ;
wire \COMP_SYNC|Add1~17_sumout ;
wire \COMP_SYNC|process_0~4_combout ;
wire \COMP_SYNC|v_count~0_combout ;
wire \COMP_SYNC|process_0~3_combout ;
wire \COMP_SYNC|process_0~2_combout ;
wire \COMP_SYNC|process_0~5_combout ;
wire \COMP_SYNC|process_0~6_combout ;
wire \COMP_SYNC|v_sync~q ;
wire \clk_clk~inputCLKENA0_outclk ;
wire \COMP_SYNC|row[0]~0_combout ;
wire \COMP_SYNC|row[0]~1_combout ;
wire \COMP_SYNC|row[0]~_wirecell_combout ;
wire \COMP_SYNC|v_count~7_combout ;
wire \COMP_SYNC|v_count~4_combout ;
wire \COMP_SYNC|v_count~5_combout ;
wire \COMP_SYNC|v_count~6_combout ;
wire \COMP_SYNC|LessThan7~0_combout ;
wire \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ;
wire \u0|mm_interconnect_0|cmd_mux|src_valid~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][95]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|endofpacket_reg~q ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][80]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~11_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][3]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~3_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|LessThan3~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~1_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][1]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][41]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~14_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][41]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][42]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always0~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][94]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~29_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][94]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][10]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~10_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][52]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~27_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|always1~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add2~1_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|sink_ready~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~9_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[9]~9_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~2_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~2 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~6 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~9_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~11_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[11]~11_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][4]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~4_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~12_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[12]~12_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][6]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~6_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~14_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[14]~14_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~15_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[15]~15_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~16_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[16]~16_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~17_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[17]~17_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~18_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[18]~18_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~19_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[19]~19_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~20_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[20]~20_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][5]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~5_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~21_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[21]~21_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~22_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[22]~22_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~23_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[23]~23_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[0]~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[1]~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[2]~2_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~2_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[3]~3_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~3_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[4]~4_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~4_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[5]~5_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~5_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[6]~6_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~6_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[7]~7_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~7_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~3_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~10 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~13_sumout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[82]~28_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[79]~11_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~3_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~2_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~2 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~6 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~10 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~13_sumout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[82]~27_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[82]~29_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan11~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[1]~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~2 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~5_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~2 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~5_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector28~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~6 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~9_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[2]~4_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan12~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~7_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~6 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~9_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector27~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~10 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~13_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[3]~5_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~10 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~13_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~2 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~6 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~13_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~14 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~17_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~3_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[82]~13_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[82]~12_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[79]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[83]~14_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~4_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~14 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~17_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~4_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~14 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~17_sumout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[83]~30_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[83]~31_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~9_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~14 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~17_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~14 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~17_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector25~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[4]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~10_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~18 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~21_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~2_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~4_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17_sumout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~8_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[83]~15_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~5_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~18 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~21_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[84]~16_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[84]~17_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~5_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~18 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~21_sumout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~11_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[84]~33_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[84]~32_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[84]~34_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~18 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21_sumout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~12_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[5]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~18 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~21_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~18 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~21_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector24~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[5]~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~22 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~25_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~3_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~5_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[84]~18_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~6_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~22 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~25_sumout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[85]~36_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~6_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~22 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~25_sumout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[85]~35_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[85]~37_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~22 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~25_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[6]~feeder_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[6]~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~13_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~6_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~26 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~29_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~11_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[85]~20_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~22 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25_sumout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[85]~19_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~4_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~7_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~26 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~29_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7]~feeder_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[7]~3_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[7]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~14_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~30 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~33_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~7_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~10_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~26 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~5_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~30 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~33_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[8]~feeder_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[8]~6_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~34 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~37_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[8]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~53_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~9_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~30 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~8_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~16_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~34 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~37_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[9]~feeder_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[9]~7_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~15_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~38 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~42_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[9]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~40_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~8_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~34 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~9_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~38 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~38 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~41_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[10]~feeder_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[10]~8_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~43 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~46_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[10]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~10_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~6_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~18_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~42 ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~45_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[11]~feeder_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[11]~9_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~17_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~47 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~50_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~11_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~7_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~42 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45_sumout ;
wire \~GND~combout ;
wire \COMP_SYNC|LessThan6~0_combout ;
wire \Add1~1_sumout ;
wire \Add1~2 ;
wire \Add1~3 ;
wire \Add1~5_sumout ;
wire \Add1~6 ;
wire \Add1~7 ;
wire \Add1~9_sumout ;
wire \Add1~10 ;
wire \Add1~11 ;
wire \Add1~13_sumout ;
wire \Add1~14 ;
wire \Add1~15 ;
wire \Add1~17_sumout ;
wire \Add1~18 ;
wire \Add1~19 ;
wire \Add1~21_sumout ;
wire \Add1~22 ;
wire \Add1~23 ;
wire \Add1~25_sumout ;
wire \Add1~26 ;
wire \Add1~27 ;
wire \Add1~29_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux3~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~13_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[13]~13_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[81]~8_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[81]~9_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[81]~10_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~9_sumout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[81]~7_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[81]~25_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[81]~26_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~2_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux5~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][2]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~2_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~10_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[10]~10_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[74]~4_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~3_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~7_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~26 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~21_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[46]~7_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~2_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[4]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[76]~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~5_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~4_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[75]~38_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~14_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~22 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~17_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[47]~6_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~3_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~6_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~12_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~9_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~8_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~10_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~13_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~2_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~11_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~3_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~18 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~5_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~6 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~1_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~2 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~13_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~14 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~9_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[51]~2_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[50]~4_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[50]~5_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[51]~3_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[51]~10_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~22 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~23 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~26 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~27 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[48]~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[49]~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~15_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[50]~9_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~15 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[80]~5_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[80]~6_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~5_sumout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[80]~4_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux7~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~8_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[8]~8_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~19_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[79]~21_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~1_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~1_sumout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[79]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[79]~22_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[79]~3_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux1~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][7]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~7_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~7_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[7]~7_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~1_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~1_sumout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[0]~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector29~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux2~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~6_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[6]~6_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|cp_ready~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~5_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~3_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~8_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~22 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~23 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~7_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~26 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~27 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|write~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|read~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0]~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~5_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[5]~5_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux4~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~4_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[4]~4_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux6~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~3_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~3_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[3]~3_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~13_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]~feeder_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~12_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~2_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[2]~2_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux8~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[1]~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~2_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][0]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[0]~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][81]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~26_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][81]~feeder_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][81]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~25_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][80]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~24_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][79]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~23_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][78]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~22_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~21_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~20_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~19_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~18_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~17_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]~feeder_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~16_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]~feeder_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~15_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~2_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][49]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~4_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][49]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][51]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][51]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][48]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~5_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][48]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][47]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~6_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][47]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][50]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~2_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~25_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][45]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~8_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][45]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~25_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~26 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~14 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~21_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][46]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~7_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][46]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~26 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~14 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~21_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~22 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~17_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~22 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~17_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~18 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~9_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~18 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~9_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~10 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~5_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~10 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~5_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~6 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~1_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~6 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~1_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~2 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~29_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~2 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~29_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~13_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~13_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~3_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout ;
wire \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~2_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~5_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~2_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux0~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~5_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_endofpacket~combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~1_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~5_sumout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[80]~23_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_data[80]~24_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][53]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~28_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add2~2 ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add2~5_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][9]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~9_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~0_combout ;
wire \u0|mm_interconnect_0|rsp_demux|src0_valid~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux|WideOr1~combout ;
wire \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|packet_in_progress~q ;
wire \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|in_ready~0_combout ;
wire \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|awready~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add0~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count~1_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add0~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~25_sumout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[45]~8_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux|sink1_ready~combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ;
wire \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|m0_write~0_combout ;
wire \fontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \fontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \fontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \fontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \COMP_SYNC|column[0]~0_combout ;
wire \fontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \fontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \fontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \Mux0~4_combout ;
wire \fontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \Mux0~0_combout ;
wire \COMP_SYNC|process_0~7_combout ;
wire \COMP_SYNC|disp_ena~q ;
wire \pixOn~0_combout ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc ;
wire [29:0] \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc ;
wire [1:0] \u0|hps_0|fpga_interfaces|h2f_ARBURST ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc ;
wire [1:0] \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [15:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select ;
wire [0:0] \u0|hps_0|fpga_interfaces|h2f_AWVALID ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out ;
wire [0:0] \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg ;
wire [15:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select ;
wire [29:0] \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst ;
wire [0:0] \u0|hps_0|fpga_interfaces|h2f_rst_n ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc ;
wire [0:0] \u0|hps_0|fpga_interfaces|h2f_WVALID ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc ;
wire [0:0] \u0|hps_0|fpga_interfaces|h2f_ARVALID ;
wire [29:0] \u0|hps_0|fpga_interfaces|h2f_ARADDR ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|pll|clk_out ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc ;
wire [23:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode ;
wire [0:0] \u0|hps_0|fpga_interfaces|h2f_BREADY ;
wire [1:0] \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used ;
wire [0:0] \u0|hps_0|fpga_interfaces|h2f_RREADY ;
wire [6:0] \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg ;
wire [5:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc ;
wire [0:0] \u0|hps_0|fpga_interfaces|h2f_WLAST ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc ;
wire [11:0] \u0|hps_0|fpga_interfaces|h2f_ARID ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc ;
wire [3:0] \u0|hps_0|fpga_interfaces|h2f_ARLEN ;
wire [1:0] \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc ;
wire [6:0] \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc ;
wire [2:0] \u0|hps_0|fpga_interfaces|h2f_ARSIZE ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc ;
wire [29:0] \u0|hps_0|fpga_interfaces|h2f_AWADDR ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc ;
wire [1:0] \u0|hps_0|fpga_interfaces|h2f_AWBURST ;
wire [1:0] \u0|mm_interconnect_0|cmd_mux|saved_grant ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc ;
wire [11:0] \u0|hps_0|fpga_interfaces|h2f_AWID ;
wire [120:0] \u0|mm_interconnect_0|cmd_mux|src_data ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc ;
wire [3:0] \u0|hps_0|fpga_interfaces|h2f_AWLEN ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc ;
wire [2:0] \u0|hps_0|fpga_interfaces|h2f_AWSIZE ;
wire [31:0] \u0|hps_0|fpga_interfaces|h2f_WDATA ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc ;
wire [1:0] \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count ;
wire [3:0] \u0|hps_0|fpga_interfaces|h2f_WSTRB ;
wire [7:0] \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc ;
wire [23:0] \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out ;
wire [7:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc ;
wire [7:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_b ;
wire [9:0] \COMP_SYNC|h_count ;
wire [14:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout ;
wire [9:0] \COMP_SYNC|v_count ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input ;
wire [23:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode ;
wire [31:0] \COMP_SYNC|column ;
wire [29:0] \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc ;
wire [31:0] \COMP_SYNC|row ;
wire [6:0] \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount ;
wire [6:0] \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg ;
wire [6:0] \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg ;
wire [0:0] \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba ;
wire [1:0] \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used ;
wire [29:0] \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_offset ;
wire [29:0] \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base ;
wire [124:0] \u0|mm_interconnect_0|cmd_mux|src_payload ;
wire [29:0] \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg ;
wire [93:0] \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|dataout ;
wire [6:0] \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc ;
wire [6:0] \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input ;
wire [30:0] \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc ;
wire [29:0] \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg ;
wire [1:0] \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|aligned_address_bits ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_o ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_obar ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|dataout ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata_valid ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire ;
wire [79:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat ;
wire [63:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address ;
wire [11:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n ;
wire [19:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout ;
wire [179:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out ;
wire [89:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe ;
wire [19:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct ;
wire [24:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cas_n ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ras_n ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rst_n ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_we_n ;
wire [19:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en ;
wire [79:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input ;
wire [15:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire ;
wire [0:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_mem_clk_disable ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input ;
wire [23:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out ;
wire [23:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out ;
wire [6:0] \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc ;
wire [1:0] \u0|pll_0|altera_pll_i|outclk_wire ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg ;
wire [15:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input ;
wire [23:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input ;
wire [15:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks ;
wire [1:0] \u0|pll_0|altera_pll_i|fboutclk_wire ;

wire [31:0] \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus ;
wire [3:0] \u0|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus ;
wire [29:0] \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus ;
wire [1:0] \u0|hps_0|fpga_interfaces|hps2fpga_ARBURST_bus ;
wire [11:0] \u0|hps_0|fpga_interfaces|hps2fpga_ARID_bus ;
wire [3:0] \u0|hps_0|fpga_interfaces|hps2fpga_ARLEN_bus ;
wire [2:0] \u0|hps_0|fpga_interfaces|hps2fpga_ARSIZE_bus ;
wire [29:0] \u0|hps_0|fpga_interfaces|hps2fpga_AWADDR_bus ;
wire [1:0] \u0|hps_0|fpga_interfaces|hps2fpga_AWBURST_bus ;
wire [11:0] \u0|hps_0|fpga_interfaces|hps2fpga_AWID_bus ;
wire [3:0] \u0|hps_0|fpga_interfaces|hps2fpga_AWLEN_bus ;
wire [2:0] \u0|hps_0|fpga_interfaces|hps2fpga_AWSIZE_bus ;
wire [127:0] \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus ;
wire [15:0] \u0|hps_0|fpga_interfaces|hps2fpga_WSTRB_bus ;
wire [1:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [1:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [4:0] \fontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \fontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [79:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus ;
wire [63:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus ;
wire [11:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus ;
wire [19:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus ;
wire [179:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus ;
wire [89:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus ;
wire [19:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus ;
wire [24:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus ;
wire [19:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus ;
wire [9:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus ;
wire [79:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus ;
wire [12:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus ;
wire [7:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CTLMEMCLKDISABLE_bus ;
wire [20:0] \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ;
wire [6:0] \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ;
wire [2:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ;
wire [1:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ;
wire [4:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus ;
wire [3:0] \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus ;
wire [7:0] \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;
wire [15:0] \memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus ;
wire [15:0] \memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus ;
wire [15:0] \memory_mem_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus ;
wire [15:0] \memory_mem_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus ;

assign \u0|hps_0|fpga_interfaces|tpiu~trace_data  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [0];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA1  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [1];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA2  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [2];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA3  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [3];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA4  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [4];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA5  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [5];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA6  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [6];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA7  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [7];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA8  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [8];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA9  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [9];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA10  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [10];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA11  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [11];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA12  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [12];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA13  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [13];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA14  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [14];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA15  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [15];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA16  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [16];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA17  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [17];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA18  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [18];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA19  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [19];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA20  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [20];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA21  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [21];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA22  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [22];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA23  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [23];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA24  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [24];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA25  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [25];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA26  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [26];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA27  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [27];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA28  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [28];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA29  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [29];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA30  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [30];
assign \u0|hps_0|fpga_interfaces|tpiu~O_TRACE_DATA31  = \u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus [31];

assign \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_10  = \u0|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus [0];
assign \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_11  = \u0|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus [1];
assign \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_12  = \u0|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus [2];
assign \u0|hps_0|fpga_interfaces|f2sdram~O_BONDING_OUT_13  = \u0|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus [3];

assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [0] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [1] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [2] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [2];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [3] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [3];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [4] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [4];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [5] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [5];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [6] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [6];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [7] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [7];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [8] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [8];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [9] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [9];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [10] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [10];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [11] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [11];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [12] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [12];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [13] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [13];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [14] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [14];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [15] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [15];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [16] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [16];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [17] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [17];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [18] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [18];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [19] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [19];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [20] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [20];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [21] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [21];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [22] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [22];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [23] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [23];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [24] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [24];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [25] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [25];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [26] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [26];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [27] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [27];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [28] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [28];
assign \u0|hps_0|fpga_interfaces|h2f_ARADDR [29] = \u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus [29];

assign \u0|hps_0|fpga_interfaces|h2f_ARBURST [0] = \u0|hps_0|fpga_interfaces|hps2fpga_ARBURST_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_ARBURST [1] = \u0|hps_0|fpga_interfaces|hps2fpga_ARBURST_bus [1];

assign \u0|hps_0|fpga_interfaces|h2f_ARID [0] = \u0|hps_0|fpga_interfaces|hps2fpga_ARID_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_ARID [1] = \u0|hps_0|fpga_interfaces|hps2fpga_ARID_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_ARID [2] = \u0|hps_0|fpga_interfaces|hps2fpga_ARID_bus [2];
assign \u0|hps_0|fpga_interfaces|h2f_ARID [3] = \u0|hps_0|fpga_interfaces|hps2fpga_ARID_bus [3];
assign \u0|hps_0|fpga_interfaces|h2f_ARID [4] = \u0|hps_0|fpga_interfaces|hps2fpga_ARID_bus [4];
assign \u0|hps_0|fpga_interfaces|h2f_ARID [5] = \u0|hps_0|fpga_interfaces|hps2fpga_ARID_bus [5];
assign \u0|hps_0|fpga_interfaces|h2f_ARID [6] = \u0|hps_0|fpga_interfaces|hps2fpga_ARID_bus [6];
assign \u0|hps_0|fpga_interfaces|h2f_ARID [7] = \u0|hps_0|fpga_interfaces|hps2fpga_ARID_bus [7];
assign \u0|hps_0|fpga_interfaces|h2f_ARID [8] = \u0|hps_0|fpga_interfaces|hps2fpga_ARID_bus [8];
assign \u0|hps_0|fpga_interfaces|h2f_ARID [9] = \u0|hps_0|fpga_interfaces|hps2fpga_ARID_bus [9];
assign \u0|hps_0|fpga_interfaces|h2f_ARID [10] = \u0|hps_0|fpga_interfaces|hps2fpga_ARID_bus [10];
assign \u0|hps_0|fpga_interfaces|h2f_ARID [11] = \u0|hps_0|fpga_interfaces|hps2fpga_ARID_bus [11];

assign \u0|hps_0|fpga_interfaces|h2f_ARLEN [0] = \u0|hps_0|fpga_interfaces|hps2fpga_ARLEN_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_ARLEN [1] = \u0|hps_0|fpga_interfaces|hps2fpga_ARLEN_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_ARLEN [2] = \u0|hps_0|fpga_interfaces|hps2fpga_ARLEN_bus [2];
assign \u0|hps_0|fpga_interfaces|h2f_ARLEN [3] = \u0|hps_0|fpga_interfaces|hps2fpga_ARLEN_bus [3];

assign \u0|hps_0|fpga_interfaces|h2f_ARSIZE [0] = \u0|hps_0|fpga_interfaces|hps2fpga_ARSIZE_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] = \u0|hps_0|fpga_interfaces|hps2fpga_ARSIZE_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_ARSIZE [2] = \u0|hps_0|fpga_interfaces|hps2fpga_ARSIZE_bus [2];

assign \u0|hps_0|fpga_interfaces|h2f_AWADDR [0] = \u0|hps_0|fpga_interfaces|hps2fpga_AWADDR_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_AWADDR [1] = \u0|hps_0|fpga_interfaces|hps2fpga_AWADDR_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_AWADDR [2] = \u0|hps_0|fpga_interfaces|hps2fpga_AWADDR_bus [2];
assign \u0|hps_0|fpga_interfaces|h2f_AWADDR [3] = \u0|hps_0|fpga_interfaces|hps2fpga_AWADDR_bus [3];
assign \u0|hps_0|fpga_interfaces|h2f_AWADDR [4] = \u0|hps_0|fpga_interfaces|hps2fpga_AWADDR_bus [4];
assign \u0|hps_0|fpga_interfaces|h2f_AWADDR [5] = \u0|hps_0|fpga_interfaces|hps2fpga_AWADDR_bus [5];
assign \u0|hps_0|fpga_interfaces|h2f_AWADDR [6] = \u0|hps_0|fpga_interfaces|hps2fpga_AWADDR_bus [6];
assign \u0|hps_0|fpga_interfaces|h2f_AWADDR [7] = \u0|hps_0|fpga_interfaces|hps2fpga_AWADDR_bus [7];
assign \u0|hps_0|fpga_interfaces|h2f_AWADDR [8] = \u0|hps_0|fpga_interfaces|hps2fpga_AWADDR_bus [8];
assign \u0|hps_0|fpga_interfaces|h2f_AWADDR [9] = \u0|hps_0|fpga_interfaces|hps2fpga_AWADDR_bus [9];
assign \u0|hps_0|fpga_interfaces|h2f_AWADDR [10] = \u0|hps_0|fpga_interfaces|hps2fpga_AWADDR_bus [10];
assign \u0|hps_0|fpga_interfaces|h2f_AWADDR [11] = \u0|hps_0|fpga_interfaces|hps2fpga_AWADDR_bus [11];

assign \u0|hps_0|fpga_interfaces|h2f_AWBURST [0] = \u0|hps_0|fpga_interfaces|hps2fpga_AWBURST_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_AWBURST [1] = \u0|hps_0|fpga_interfaces|hps2fpga_AWBURST_bus [1];

assign \u0|hps_0|fpga_interfaces|h2f_AWID [0] = \u0|hps_0|fpga_interfaces|hps2fpga_AWID_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_AWID [1] = \u0|hps_0|fpga_interfaces|hps2fpga_AWID_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_AWID [2] = \u0|hps_0|fpga_interfaces|hps2fpga_AWID_bus [2];
assign \u0|hps_0|fpga_interfaces|h2f_AWID [3] = \u0|hps_0|fpga_interfaces|hps2fpga_AWID_bus [3];
assign \u0|hps_0|fpga_interfaces|h2f_AWID [4] = \u0|hps_0|fpga_interfaces|hps2fpga_AWID_bus [4];
assign \u0|hps_0|fpga_interfaces|h2f_AWID [5] = \u0|hps_0|fpga_interfaces|hps2fpga_AWID_bus [5];
assign \u0|hps_0|fpga_interfaces|h2f_AWID [6] = \u0|hps_0|fpga_interfaces|hps2fpga_AWID_bus [6];
assign \u0|hps_0|fpga_interfaces|h2f_AWID [7] = \u0|hps_0|fpga_interfaces|hps2fpga_AWID_bus [7];
assign \u0|hps_0|fpga_interfaces|h2f_AWID [8] = \u0|hps_0|fpga_interfaces|hps2fpga_AWID_bus [8];
assign \u0|hps_0|fpga_interfaces|h2f_AWID [9] = \u0|hps_0|fpga_interfaces|hps2fpga_AWID_bus [9];
assign \u0|hps_0|fpga_interfaces|h2f_AWID [10] = \u0|hps_0|fpga_interfaces|hps2fpga_AWID_bus [10];
assign \u0|hps_0|fpga_interfaces|h2f_AWID [11] = \u0|hps_0|fpga_interfaces|hps2fpga_AWID_bus [11];

assign \u0|hps_0|fpga_interfaces|h2f_AWLEN [0] = \u0|hps_0|fpga_interfaces|hps2fpga_AWLEN_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_AWLEN [1] = \u0|hps_0|fpga_interfaces|hps2fpga_AWLEN_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_AWLEN [2] = \u0|hps_0|fpga_interfaces|hps2fpga_AWLEN_bus [2];
assign \u0|hps_0|fpga_interfaces|h2f_AWLEN [3] = \u0|hps_0|fpga_interfaces|hps2fpga_AWLEN_bus [3];

assign \u0|hps_0|fpga_interfaces|h2f_AWSIZE [0] = \u0|hps_0|fpga_interfaces|hps2fpga_AWSIZE_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] = \u0|hps_0|fpga_interfaces|hps2fpga_AWSIZE_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_AWSIZE [2] = \u0|hps_0|fpga_interfaces|hps2fpga_AWSIZE_bus [2];

assign \u0|hps_0|fpga_interfaces|h2f_WDATA [0] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [1] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [2] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [2];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [3] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [3];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [4] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [4];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [5] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [5];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [6] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [6];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [7] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [7];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [8] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [8];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [9] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [9];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [10] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [10];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [11] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [11];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [12] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [12];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [13] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [13];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [14] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [14];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [15] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [15];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [16] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [16];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [17] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [17];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [18] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [18];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [19] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [19];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [20] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [20];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [21] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [21];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [22] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [22];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [23] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [23];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [24] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [24];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [25] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [25];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [26] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [26];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [27] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [27];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [28] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [28];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [29] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [29];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [30] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [30];
assign \u0|hps_0|fpga_interfaces|h2f_WDATA [31] = \u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus [31];

assign \u0|hps_0|fpga_interfaces|h2f_WSTRB [0] = \u0|hps_0|fpga_interfaces|hps2fpga_WSTRB_bus [0];
assign \u0|hps_0|fpga_interfaces|h2f_WSTRB [1] = \u0|hps_0|fpga_interfaces|hps2fpga_WSTRB_bus [1];
assign \u0|hps_0|fpga_interfaces|h2f_WSTRB [2] = \u0|hps_0|fpga_interfaces|hps2fpga_WSTRB_bus [2];
assign \u0|hps_0|fpga_interfaces|h2f_WSTRB [3] = \u0|hps_0|fpga_interfaces|hps2fpga_WSTRB_bus [3];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [0] = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [1] = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_b [0] = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_b [1] = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [2] = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3] = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_b [2] = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_b [3] = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [4] = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [5] = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_b [4] = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_b [5] = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [6] = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [7] = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_b [6] = \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \fontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \fontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \fontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \fontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \fontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \fontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \fontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \fontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \fontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \fontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \fontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \fontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \fontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \fontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \fontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \fontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk  = \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk  = \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|pll|clk_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|pll|clk_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [15];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [16];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [17];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [18];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [19];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [20];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [21];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [22];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [23];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [24] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [24];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [25] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [25];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [26] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [26];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [27] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [27];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [28] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [28];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [29] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [29];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [30] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [30];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [31] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [31];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [32] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [32];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [33] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [33];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [34] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [34];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [35] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [35];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [36] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [36];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [37] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [37];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [38] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [38];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [39] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [39];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [40] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [40];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [41] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [41];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [42] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [42];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [43] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [43];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [44] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [44];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [45] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [45];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [46] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [46];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [47] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [47];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [48] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [48];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [49] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [49];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [50] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [50];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [51] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [51];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [52] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [52];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [53] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [53];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [54] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [54];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [55] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [55];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [56] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [56];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [57] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [57];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [58] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [58];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [59] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [59];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [60] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [60];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [61] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [61];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [62] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [62];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [63] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [63];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [64] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [64];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [65] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [65];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [66] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [66];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [67] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [67];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [68] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [68];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [69] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [69];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [70] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [70];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [71] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [71];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [72] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [72];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [73] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [73];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [74] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [74];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [75] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [75];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [76] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [76];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [77] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [77];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [78] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [78];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [79] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus [79];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [15];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [16];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [17];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [18];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [19];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [20];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [21];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [22];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [23];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [24] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [24];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [25] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [25];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [26] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [26];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [27] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [27];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [28] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [28];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [29] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [29];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [30] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [30];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [31] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [31];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [32] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [32];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [33] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [33];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [34] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [34];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [35] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [35];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [36] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [36];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [37] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [37];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [38] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [38];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [39] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [39];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [40] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [40];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [41] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [41];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [42] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [42];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [43] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [43];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [44] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [44];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [45] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [45];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [46] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [46];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [47] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [47];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [48] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [48];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [49] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [49];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [50] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [50];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [51] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [51];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [52] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [52];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [53] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [53];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [54] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [54];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [55] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [55];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [56] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [56];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [57] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [57];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [58] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [58];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [59] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus [59];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus [11];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus [15];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [15];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [16];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [17];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [18];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [19];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [20];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [21];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [22];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [23];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [24] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [24];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [25] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [25];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [26] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [26];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [27] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [27];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [28] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [28];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [29] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [29];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [30] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [30];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [31] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [31];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [36] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [36];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [37] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [37];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [38] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [38];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [39] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [39];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [40] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [40];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [41] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [41];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [42] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [42];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [43] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [43];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [44] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [44];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [45] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [45];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [46] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [46];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [47] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [47];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [48] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [48];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [49] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [49];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [50] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [50];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [51] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [51];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [52] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [52];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [53] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [53];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [54] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [54];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [55] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [55];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [56] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [56];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [57] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [57];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [58] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [58];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [59] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [59];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [60] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [60];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [61] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [61];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [62] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [62];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [63] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [63];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [64] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [64];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [65] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [65];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [66] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [66];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [67] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [67];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [72] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [72];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [73] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [73];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [74] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [74];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [75] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [75];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [76] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [76];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [77] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [77];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [78] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [78];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [79] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [79];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [80] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [80];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [81] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [81];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [82] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [82];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [83] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [83];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [84] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [84];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [85] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [85];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [86] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [86];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [87] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [87];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [88] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [88];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [89] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [89];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [90] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [90];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [91] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [91];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [92] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [92];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [93] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [93];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [94] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [94];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [95] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [95];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [96] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [96];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [97] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [97];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [98] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [98];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [99] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [99];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [100] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [100];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [101] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [101];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [102] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [102];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [103] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [103];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [108] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [108];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [109] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [109];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [110] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [110];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [111] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [111];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [112] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [112];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [113] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [113];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [114] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [114];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [115] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [115];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [116] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [116];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [117] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [117];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [118] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [118];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [119] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [119];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [120] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [120];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [121] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [121];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [122] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [122];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [123] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [123];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [124] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [124];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [125] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [125];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [126] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [126];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [127] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [127];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [128] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [128];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [129] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [129];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [130] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [130];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [131] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [131];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [132] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [132];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [133] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [133];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [134] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [134];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [135] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [135];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [136] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [136];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [137] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [137];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [138] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [138];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [139] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus [139];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [15];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [18];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [19];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [20];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [21];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [22];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [23];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [24] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [24];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [25] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [25];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [26] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [26];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [27] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [27];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [28] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [28];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [29] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [29];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [30] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [30];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [31] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [31];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [32] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [32];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [33] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [33];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [36] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [36];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [37] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [37];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [38] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [38];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [39] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [39];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [40] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [40];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [41] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [41];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [42] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [42];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [43] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [43];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [44] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [44];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [45] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [45];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [46] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [46];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [47] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [47];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [48] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [48];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [49] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [49];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [50] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [50];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [51] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [51];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [54] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [54];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [55] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [55];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [56] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [56];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [57] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [57];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [58] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [58];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [59] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [59];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [60] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [60];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [61] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [61];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [62] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [62];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [63] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [63];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [64] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [64];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [65] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [65];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [66] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [66];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [67] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [67];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [68] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [68];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [69] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus [69];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus [15];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus [7];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus [7];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus [7];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus [7];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [15];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [16];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [17];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [18];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus [19];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus [7];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [15];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [16];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [17];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [18];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus [19];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus [9];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [15];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [16];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [17];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [18];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [19];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [20];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [21];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [22];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [23];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [24] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [24];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [25] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [25];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [26] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [26];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [27] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [27];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [28] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [28];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [29] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [29];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [30] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [30];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [31] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [31];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [32] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [32];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [33] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [33];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [34] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [34];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [35] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [35];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [36] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [36];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [37] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [37];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [38] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [38];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [39] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [39];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [40] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [40];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [41] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [41];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [42] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [42];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [43] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [43];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [44] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [44];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [45] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [45];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [46] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [46];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [47] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [47];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [48] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [48];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [49] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [49];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [50] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [50];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [51] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [51];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [52] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [52];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [53] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [53];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [54] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [54];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [55] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [55];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [56] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [56];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [57] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [57];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [58] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [58];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [59] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [59];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [60] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [60];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [61] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [61];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [62] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [62];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [63] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [63];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [64] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [64];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [65] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [65];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [66] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [66];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [67] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [67];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [68] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [68];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [69] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [69];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [70] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [70];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [71] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [71];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [72] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [72];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [73] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [73];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [74] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [74];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [75] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [75];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [76] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [76];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [77] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [77];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [78] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [78];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [79] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus [79];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus [7];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus [12];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus [7];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_mem_clk_disable [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CTLMEMCLKDISABLE_bus [0];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [6];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [7];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [8];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [9];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [10];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [11];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [12];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [13];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [14];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [15];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [16];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [17];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [18];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [19];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus [20];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [4];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [5];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus [6];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4]  = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus [2];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus [1];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [3];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus [4];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus [3];

assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus [0];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [1] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus [1];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [2] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus [2];
assign \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [3] = \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus [3];

assign \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];
assign \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7  = \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [7];

assign \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0  = \memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [0];
assign \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1  = \memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [1];
assign \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2  = \memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [2];
assign \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3  = \memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [3];
assign \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4  = \memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [4];
assign \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5  = \memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [5];
assign \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6  = \memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [6];
assign \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7  = \memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [7];
assign \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8  = \memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [8];
assign \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9  = \memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [9];
assign \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10  = \memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [10];
assign \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11  = \memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [11];
assign \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12  = \memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [12];
assign \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13  = \memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [13];
assign \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14  = \memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [14];
assign \memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15  = \memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [15];

assign \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0  = \memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [0];
assign \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1  = \memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [1];
assign \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2  = \memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [2];
assign \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3  = \memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [3];
assign \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4  = \memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [4];
assign \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5  = \memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [5];
assign \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6  = \memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [6];
assign \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7  = \memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [7];
assign \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8  = \memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [8];
assign \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9  = \memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [9];
assign \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10  = \memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [10];
assign \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11  = \memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [11];
assign \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12  = \memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [12];
assign \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13  = \memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [13];
assign \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14  = \memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [14];
assign \memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15  = \memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [15];

assign \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0  = \memory_mem_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [0];
assign \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1  = \memory_mem_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [1];
assign \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2  = \memory_mem_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [2];
assign \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3  = \memory_mem_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [3];
assign \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4  = \memory_mem_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [4];
assign \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5  = \memory_mem_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [5];
assign \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6  = \memory_mem_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [6];
assign \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7  = \memory_mem_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [7];
assign \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8  = \memory_mem_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [8];
assign \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9  = \memory_mem_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [9];
assign \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10  = \memory_mem_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [10];
assign \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11  = \memory_mem_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [11];
assign \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12  = \memory_mem_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [12];
assign \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13  = \memory_mem_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [13];
assign \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14  = \memory_mem_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [14];
assign \memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15  = \memory_mem_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus [15];

assign \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0  = \memory_mem_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [0];
assign \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1  = \memory_mem_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [1];
assign \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2  = \memory_mem_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [2];
assign \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3  = \memory_mem_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [3];
assign \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4  = \memory_mem_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [4];
assign \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5  = \memory_mem_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [5];
assign \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6  = \memory_mem_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [6];
assign \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7  = \memory_mem_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [7];
assign \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8  = \memory_mem_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [8];
assign \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9  = \memory_mem_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [9];
assign \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10  = \memory_mem_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [10];
assign \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11  = \memory_mem_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [11];
assign \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12  = \memory_mem_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [12];
assign \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13  = \memory_mem_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [13];
assign \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14  = \memory_mem_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [14];
assign \memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15  = \memory_mem_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus [15];

// Location: IOOBUF_X89_Y42_N79
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dm[3]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y49_N79
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dm[2]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y56_N79
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dm[1]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y63_N79
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dm[0]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_obar [0]),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout [0]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_ck_n),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_o [0]),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout [0]),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_ck),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y81_N6
cyclonev_io_obuf \hps_io_hps_io_uart0_inst_TX~output (
	.i(\u0|hps_0|hps_io|border|uart0_inst~uart_txd ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_io_hps_io_uart0_inst_TX),
	.obar());
// synopsys translate_off
defparam \hps_io_hps_io_uart0_inst_TX~output .bus_hold = "false";
defparam \hps_io_hps_io_uart0_inst_TX~output .open_drain_output = "false";
defparam \hps_io_hps_io_uart0_inst_TX~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y71_N79
cyclonev_io_obuf \memory_mem_a[0]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_a[0]),
	.obar());
// synopsys translate_off
defparam \memory_mem_a[0]~output .bus_hold = "false";
defparam \memory_mem_a[0]~output .open_drain_output = "false";
defparam \memory_mem_a[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y71_N96
cyclonev_io_obuf \memory_mem_a[1]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_a[1]),
	.obar());
// synopsys translate_off
defparam \memory_mem_a[1]~output .bus_hold = "false";
defparam \memory_mem_a[1]~output .open_drain_output = "false";
defparam \memory_mem_a[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y72_N39
cyclonev_io_obuf \memory_mem_a[2]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_a[2]),
	.obar());
// synopsys translate_off
defparam \memory_mem_a[2]~output .bus_hold = "false";
defparam \memory_mem_a[2]~output .open_drain_output = "false";
defparam \memory_mem_a[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y72_N56
cyclonev_io_obuf \memory_mem_a[3]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_a[3]),
	.obar());
// synopsys translate_off
defparam \memory_mem_a[3]~output .bus_hold = "false";
defparam \memory_mem_a[3]~output .open_drain_output = "false";
defparam \memory_mem_a[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y72_N5
cyclonev_io_obuf \memory_mem_a[4]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_a[4]),
	.obar());
// synopsys translate_off
defparam \memory_mem_a[4]~output .bus_hold = "false";
defparam \memory_mem_a[4]~output .open_drain_output = "false";
defparam \memory_mem_a[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y72_N22
cyclonev_io_obuf \memory_mem_a[5]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_a[5]),
	.obar());
// synopsys translate_off
defparam \memory_mem_a[5]~output .bus_hold = "false";
defparam \memory_mem_a[5]~output .open_drain_output = "false";
defparam \memory_mem_a[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N39
cyclonev_io_obuf \memory_mem_a[6]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_a[6]),
	.obar());
// synopsys translate_off
defparam \memory_mem_a[6]~output .bus_hold = "false";
defparam \memory_mem_a[6]~output .open_drain_output = "false";
defparam \memory_mem_a[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N56
cyclonev_io_obuf \memory_mem_a[7]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_a[7]),
	.obar());
// synopsys translate_off
defparam \memory_mem_a[7]~output .bus_hold = "false";
defparam \memory_mem_a[7]~output .open_drain_output = "false";
defparam \memory_mem_a[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y78_N5
cyclonev_io_obuf \memory_mem_a[8]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_a[8]),
	.obar());
// synopsys translate_off
defparam \memory_mem_a[8]~output .bus_hold = "false";
defparam \memory_mem_a[8]~output .open_drain_output = "false";
defparam \memory_mem_a[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y78_N22
cyclonev_io_obuf \memory_mem_a[9]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_a[9]),
	.obar());
// synopsys translate_off
defparam \memory_mem_a[9]~output .bus_hold = "false";
defparam \memory_mem_a[9]~output .open_drain_output = "false";
defparam \memory_mem_a[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y78_N39
cyclonev_io_obuf \memory_mem_a[10]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_a[10]),
	.obar());
// synopsys translate_off
defparam \memory_mem_a[10]~output .bus_hold = "false";
defparam \memory_mem_a[10]~output .open_drain_output = "false";
defparam \memory_mem_a[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y78_N56
cyclonev_io_obuf \memory_mem_a[11]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_a[11]),
	.obar());
// synopsys translate_off
defparam \memory_mem_a[11]~output .bus_hold = "false";
defparam \memory_mem_a[11]~output .open_drain_output = "false";
defparam \memory_mem_a[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y79_N39
cyclonev_io_obuf \memory_mem_a[12]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_a[12]),
	.obar());
// synopsys translate_off
defparam \memory_mem_a[12]~output .bus_hold = "false";
defparam \memory_mem_a[12]~output .open_drain_output = "false";
defparam \memory_mem_a[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y79_N56
cyclonev_io_obuf \memory_mem_a[13]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_a[13]),
	.obar());
// synopsys translate_off
defparam \memory_mem_a[13]~output .bus_hold = "false";
defparam \memory_mem_a[13]~output .open_drain_output = "false";
defparam \memory_mem_a[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y80_N5
cyclonev_io_obuf \memory_mem_a[14]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_a[14]),
	.obar());
// synopsys translate_off
defparam \memory_mem_a[14]~output .bus_hold = "false";
defparam \memory_mem_a[14]~output .open_drain_output = "false";
defparam \memory_mem_a[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y74_N39
cyclonev_io_obuf \memory_mem_ba[0]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_ba[0]),
	.obar());
// synopsys translate_off
defparam \memory_mem_ba[0]~output .bus_hold = "false";
defparam \memory_mem_ba[0]~output .open_drain_output = "false";
defparam \memory_mem_ba[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y74_N5
cyclonev_io_obuf \memory_mem_ba[1]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_ba[1]),
	.obar());
// synopsys translate_off
defparam \memory_mem_ba[1]~output .bus_hold = "false";
defparam \memory_mem_ba[1]~output .open_drain_output = "false";
defparam \memory_mem_ba[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y74_N22
cyclonev_io_obuf \memory_mem_ba[2]~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_ba[2]),
	.obar());
// synopsys translate_off
defparam \memory_mem_ba[2]~output .bus_hold = "false";
defparam \memory_mem_ba[2]~output .open_drain_output = "false";
defparam \memory_mem_ba[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y57_N56
cyclonev_io_obuf \memory_mem_cke~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_cke),
	.obar());
// synopsys translate_off
defparam \memory_mem_cke~output .bus_hold = "false";
defparam \memory_mem_cke~output .open_drain_output = "false";
defparam \memory_mem_cke~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y79_N5
cyclonev_io_obuf \memory_mem_cs_n~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_cs_n),
	.obar());
// synopsys translate_off
defparam \memory_mem_cs_n~output .bus_hold = "false";
defparam \memory_mem_cs_n~output .open_drain_output = "false";
defparam \memory_mem_cs_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y77_N96
cyclonev_io_obuf \memory_mem_ras_n~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_ras_n),
	.obar());
// synopsys translate_off
defparam \memory_mem_ras_n~output .bus_hold = "false";
defparam \memory_mem_ras_n~output .open_drain_output = "false";
defparam \memory_mem_ras_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y77_N79
cyclonev_io_obuf \memory_mem_cas_n~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_cas_n),
	.obar());
// synopsys translate_off
defparam \memory_mem_cas_n~output .bus_hold = "false";
defparam \memory_mem_cas_n~output .open_drain_output = "false";
defparam \memory_mem_cas_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y80_N39
cyclonev_io_obuf \memory_mem_we_n~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_we_n),
	.obar());
// synopsys translate_off
defparam \memory_mem_we_n~output .bus_hold = "false";
defparam \memory_mem_we_n~output .open_drain_output = "false";
defparam \memory_mem_we_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y51_N39
cyclonev_io_obuf \memory_mem_reset_n~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|dataout [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_reset_n),
	.obar());
// synopsys translate_off
defparam \memory_mem_reset_n~output .bus_hold = "false";
defparam \memory_mem_reset_n~output .open_drain_output = "false";
defparam \memory_mem_reset_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y65_N39
cyclonev_io_obuf \memory_mem_odt~output (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memory_mem_odt),
	.obar());
// synopsys translate_off
defparam \memory_mem_odt~output .bus_hold = "false";
defparam \memory_mem_odt~output .open_drain_output = "false";
defparam \memory_mem_odt~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \h_sync~output (
	.i(\COMP_SYNC|h_sync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(h_sync),
	.obar());
// synopsys translate_off
defparam \h_sync~output .bus_hold = "false";
defparam \h_sync~output .open_drain_output = "false";
defparam \h_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \v_sync~output (
	.i(\COMP_SYNC|v_sync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(v_sync),
	.obar());
// synopsys translate_off
defparam \v_sync~output .bus_hold = "false";
defparam \v_sync~output .open_drain_output = "false";
defparam \v_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \n_blank~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(n_blank),
	.obar());
// synopsys translate_off
defparam \n_blank~output .bus_hold = "false";
defparam \n_blank~output .open_drain_output = "false";
defparam \n_blank~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \n_sync~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(n_sync),
	.obar());
// synopsys translate_off
defparam \n_sync~output .bus_hold = "false";
defparam \n_sync~output .open_drain_output = "false";
defparam \n_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \vga_clk~output (
	.i(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_clk),
	.obar());
// synopsys translate_off
defparam \vga_clk~output .bus_hold = "false";
defparam \vga_clk~output .open_drain_output = "false";
defparam \vga_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \r[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[0]),
	.obar());
// synopsys translate_off
defparam \r[0]~output .bus_hold = "false";
defparam \r[0]~output .open_drain_output = "false";
defparam \r[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \r[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[1]),
	.obar());
// synopsys translate_off
defparam \r[1]~output .bus_hold = "false";
defparam \r[1]~output .open_drain_output = "false";
defparam \r[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \r[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[2]),
	.obar());
// synopsys translate_off
defparam \r[2]~output .bus_hold = "false";
defparam \r[2]~output .open_drain_output = "false";
defparam \r[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \r[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[3]),
	.obar());
// synopsys translate_off
defparam \r[3]~output .bus_hold = "false";
defparam \r[3]~output .open_drain_output = "false";
defparam \r[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \r[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[4]),
	.obar());
// synopsys translate_off
defparam \r[4]~output .bus_hold = "false";
defparam \r[4]~output .open_drain_output = "false";
defparam \r[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \r[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[5]),
	.obar());
// synopsys translate_off
defparam \r[5]~output .bus_hold = "false";
defparam \r[5]~output .open_drain_output = "false";
defparam \r[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \r[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[6]),
	.obar());
// synopsys translate_off
defparam \r[6]~output .bus_hold = "false";
defparam \r[6]~output .open_drain_output = "false";
defparam \r[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \r[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[7]),
	.obar());
// synopsys translate_off
defparam \r[7]~output .bus_hold = "false";
defparam \r[7]~output .open_drain_output = "false";
defparam \r[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \g[0]~output (
	.i(\pixOn~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[0]),
	.obar());
// synopsys translate_off
defparam \g[0]~output .bus_hold = "false";
defparam \g[0]~output .open_drain_output = "false";
defparam \g[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \g[1]~output (
	.i(\pixOn~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[1]),
	.obar());
// synopsys translate_off
defparam \g[1]~output .bus_hold = "false";
defparam \g[1]~output .open_drain_output = "false";
defparam \g[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \g[2]~output (
	.i(\pixOn~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[2]),
	.obar());
// synopsys translate_off
defparam \g[2]~output .bus_hold = "false";
defparam \g[2]~output .open_drain_output = "false";
defparam \g[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \g[3]~output (
	.i(\pixOn~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[3]),
	.obar());
// synopsys translate_off
defparam \g[3]~output .bus_hold = "false";
defparam \g[3]~output .open_drain_output = "false";
defparam \g[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \g[4]~output (
	.i(\pixOn~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[4]),
	.obar());
// synopsys translate_off
defparam \g[4]~output .bus_hold = "false";
defparam \g[4]~output .open_drain_output = "false";
defparam \g[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \g[5]~output (
	.i(\pixOn~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[5]),
	.obar());
// synopsys translate_off
defparam \g[5]~output .bus_hold = "false";
defparam \g[5]~output .open_drain_output = "false";
defparam \g[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \g[6]~output (
	.i(\pixOn~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[6]),
	.obar());
// synopsys translate_off
defparam \g[6]~output .bus_hold = "false";
defparam \g[6]~output .open_drain_output = "false";
defparam \g[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \g[7]~output (
	.i(\pixOn~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[7]),
	.obar());
// synopsys translate_off
defparam \g[7]~output .bus_hold = "false";
defparam \g[7]~output .open_drain_output = "false";
defparam \g[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \b[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[0]),
	.obar());
// synopsys translate_off
defparam \b[0]~output .bus_hold = "false";
defparam \b[0]~output .open_drain_output = "false";
defparam \b[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \b[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[1]),
	.obar());
// synopsys translate_off
defparam \b[1]~output .bus_hold = "false";
defparam \b[1]~output .open_drain_output = "false";
defparam \b[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \b[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[2]),
	.obar());
// synopsys translate_off
defparam \b[2]~output .bus_hold = "false";
defparam \b[2]~output .open_drain_output = "false";
defparam \b[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \b[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[3]),
	.obar());
// synopsys translate_off
defparam \b[3]~output .bus_hold = "false";
defparam \b[3]~output .open_drain_output = "false";
defparam \b[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \b[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[4]),
	.obar());
// synopsys translate_off
defparam \b[4]~output .bus_hold = "false";
defparam \b[4]~output .open_drain_output = "false";
defparam \b[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \b[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[5]),
	.obar());
// synopsys translate_off
defparam \b[5]~output .bus_hold = "false";
defparam \b[5]~output .open_drain_output = "false";
defparam \b[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \b[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[6]),
	.obar());
// synopsys translate_off
defparam \b[6]~output .bus_hold = "false";
defparam \b[6]~output .open_drain_output = "false";
defparam \b[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \b[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[7]),
	.obar());
// synopsys translate_off
defparam \b[7]~output .bus_hold = "false";
defparam \b[7]~output .open_drain_output = "false";
defparam \b[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y66_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[0]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y66_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[1]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y66_N39
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[2]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y65_N56
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[3]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y64_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[4]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y64_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[5]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y64_N39
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[6]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y63_N96
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[7]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y59_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[8]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y59_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[9]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y59_N39
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[10]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y58_N56
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[11]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y57_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[12]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y57_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[13]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y57_N39
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[14]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y56_N96
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[15]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y52_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[16]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y52_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[17]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y52_N39
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[18]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y51_N56
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[19]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y50_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[20]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y50_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[21]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y50_N39
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[22]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y49_N96
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[23]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y45_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[24]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y45_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[25]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y45_N39
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[26]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y44_N56
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[27]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y43_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[28]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y43_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[29]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y43_N39
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[30]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y42_N96
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.seriesterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dq[31]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y65_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.seriesterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dqs[0]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y58_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.seriesterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dqs[1]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y51_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.seriesterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dqs[2]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y44_N5
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.seriesterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dqs[3]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y65_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ),
	.seriesterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dqs_n[0]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y58_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ),
	.seriesterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dqs_n[1]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y51_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ),
	.seriesterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dqs_n[2]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y44_N22
cyclonev_io_obuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oe(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dynamicterminationcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ),
	.seriesterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0 }),
	.parallelterminationcontrol({\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4 ,
\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1 ,\memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0 }),
	.devoe(devoe),
	.o(memory_mem_dqs_n[3]),
	.obar());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .open_drain_output = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: HPSSDRAMPLL_X84_Y41_N111
cyclonev_hps_sdram_pll \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll (
	.ref_clk(gnd),
	.clk_out(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_CLK_OUT_bus ));

// Location: DLL_X89_Y81_N3
cyclonev_dll \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk ),
	.aload(vcc),
	.upndnin(gnd),
	.upndninclkena(gnd),
	.dqsupdate(),
	.upndnout(),
	.delayctrlout(\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m_DELAYCTRLOUT_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .delayctrlout_mode = "normal";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .input_frequency = "2500 ps";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .jitter_reduction = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .sim_buffer_intrinsic_delay = 175;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .sim_valid_lock = 16;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .sim_valid_lockcount = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .static_delay_ctrl = 8;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .upndnout_mode = "clock";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .use_upndnin = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m .use_upndninclkena = "false";
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X89_Y69_N4
cyclonev_leveling_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs (
	.clkin(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs_CLKOUT_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs .physical_clock_source = "dqs";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X89_Y69_N6
cyclonev_leveling_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr (
	.clkin(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.delayctrlin(7'b0000000),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr_CLKOUT_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr .physical_clock_source = "hr";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: HMC_X89_Y80_N111
cyclonev_hmc \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst (
	.afirdatavalid(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata_valid [0]),
	.csrclk(gnd),
	.csrdin(gnd),
	.csren(gnd),
	.ctlcalfail(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_fail ),
	.ctlcalsuccess(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_success ),
	.ctlclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]),
	.ctlresetn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ctl_reset_n ),
	.globalresetn(gnd),
	.iavstcmdresetn0(vcc),
	.iavstcmdresetn1(vcc),
	.iavstcmdresetn2(vcc),
	.iavstcmdresetn3(vcc),
	.iavstcmdresetn4(vcc),
	.iavstcmdresetn5(vcc),
	.iavstrdclk0(gnd),
	.iavstrdclk1(gnd),
	.iavstrdclk2(gnd),
	.iavstrdclk3(gnd),
	.iavstrdready0(vcc),
	.iavstrdready1(vcc),
	.iavstrdready2(vcc),
	.iavstrdready3(vcc),
	.iavstrdresetn0(vcc),
	.iavstrdresetn1(vcc),
	.iavstrdresetn2(vcc),
	.iavstrdresetn3(vcc),
	.iavstwrackready0(vcc),
	.iavstwrackready1(vcc),
	.iavstwrackready2(vcc),
	.iavstwrackready3(vcc),
	.iavstwrackready4(vcc),
	.iavstwrackready5(vcc),
	.iavstwrclk0(gnd),
	.iavstwrclk1(gnd),
	.iavstwrclk2(gnd),
	.iavstwrclk3(gnd),
	.iavstwrresetn0(vcc),
	.iavstwrresetn1(vcc),
	.iavstwrresetn2(vcc),
	.iavstwrresetn3(vcc),
	.localdeeppowerdnreq(gnd),
	.localrefreshreq(gnd),
	.localselfrfshreq(gnd),
	.mmrbe(gnd),
	.mmrburstbegin(vcc),
	.mmrclk(gnd),
	.mmrreadreq(gnd),
	.mmrresetn(vcc),
	.mmrwritereq(gnd),
	.portclk0(gnd),
	.portclk1(gnd),
	.portclk2(gnd),
	.portclk3(gnd),
	.portclk4(gnd),
	.portclk5(gnd),
	.scanenable(gnd),
	.scbe(gnd),
	.scburstbegin(gnd),
	.scclk(gnd),
	.screadreq(gnd),
	.scresetn(vcc),
	.scwritereq(gnd),
	.afirdata({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [79],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [78],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [77],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [76],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [75],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [74],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [73],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [72],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [71],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [70],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [69],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [68],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [67],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [66],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [65],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [64],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [63],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [62],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [61],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [60],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [59],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [58],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [57],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [56],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [55],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [54],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [53],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [52],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [51],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [50],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [49],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [48],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [47],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [46],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [45],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [44],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [43],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [42],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [41],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [40],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [39],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [38],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [37],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [36],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [35],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [34],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [33],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [32],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [31],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [30],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [29],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [28],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [27],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [26],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [25],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [24],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [23],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [22],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [21],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [20],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [19],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [18],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [17],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [16],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [15],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [14],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [13],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [12],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [10],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [9],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [8],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [7],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [6],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata [0]}),
	.afiseqbusy({gnd,gnd}),
	.afiwlat({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_wlat [0]}),
	.bondingin1({gnd,gnd,gnd,gnd}),
	.bondingin2({gnd,gnd,gnd,gnd,gnd,gnd}),
	.bondingin3({gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata0({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata1({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata2({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata3({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata4({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstcmddata5({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iavstwrdata0({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.iavstwrdata1({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.iavstwrdata2({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.iavstwrdata3({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.localdeeppowerdnchip({gnd,gnd}),
	.localrefreshchip({gnd,gnd}),
	.localselfrfshchip({gnd,gnd}),
	.mmraddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.mmrburstcount({gnd,vcc}),
	.mmrwdata({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.scaddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.scburstcount({gnd,gnd}),
	.scwdata({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.aficasn(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cas_n [0]),
	.afirasn(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ras_n [0]),
	.afirstn(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rst_n [0]),
	.afiwen(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_we_n [0]),
	.csrdout(),
	.ctlcalreq(),
	.ctlinitreq(),
	.localdeeppowerdnack(),
	.localinitdone(),
	.localpowerdownack(),
	.localrefreshack(),
	.localselfrfshack(),
	.localstsctlempty(),
	.mmrrdatavalid(),
	.mmrwaitrequest(),
	.oammready0(),
	.oammready1(),
	.oammready2(),
	.oammready3(),
	.oammready4(),
	.oammready5(),
	.ordavstvalid0(),
	.ordavstvalid1(),
	.ordavstvalid2(),
	.ordavstvalid3(),
	.owrackavstdata0(),
	.owrackavstdata1(),
	.owrackavstdata2(),
	.owrackavstdata3(),
	.owrackavstdata4(),
	.owrackavstdata5(),
	.owrackavstvalid0(),
	.owrackavstvalid1(),
	.owrackavstvalid2(),
	.owrackavstvalid3(),
	.owrackavstvalid4(),
	.owrackavstvalid5(),
	.scrdatavalid(),
	.scwaitrequest(),
	.afiaddr(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIADDR_bus ),
	.afiba(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIBA_bus ),
	.aficke(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICKE_bus ),
	.aficsn(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFICSN_bus ),
	.afictllongidle(),
	.afictlrefreshdone(),
	.afidm(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDM_bus ),
	.afidqsburst(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIDQSBURST_bus ),
	.afiodt(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIODT_bus ),
	.afirdataen(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAEN_bus ),
	.afirdataenfull(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIRDATAENFULL_bus ),
	.afiwdata(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATA_bus ),
	.afiwdatavalid(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_AFIWDATAVALID_bus ),
	.bondingout1(),
	.bondingout2(),
	.bondingout3(),
	.cfgaddlat(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGADDLAT_bus ),
	.cfgbankaddrwidth(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGBANKADDRWIDTH_bus ),
	.cfgcaswrlat(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCASWRLAT_bus ),
	.cfgcoladdrwidth(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCOLADDRWIDTH_bus ),
	.cfgcsaddrwidth(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGCSADDRWIDTH_bus ),
	.cfgdevicewidth(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGDEVICEWIDTH_bus ),
	.cfginterfacewidth(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGINTERFACEWIDTH_bus ),
	.cfgrowaddrwidth(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGROWADDRWIDTH_bus ),
	.cfgtcl(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTCL_bus ),
	.cfgtmrd(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTMRD_bus ),
	.cfgtrefi(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTREFI_bus ),
	.cfgtrfc(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTRFC_bus ),
	.cfgtwr(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CFGTWR_bus ),
	.ctlcalbytelaneseln(),
	.ctlmemclkdisable(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_CTLMEMCLKDISABLE_bus ),
	.dramconfig(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst_DRAMCONFIG_bus ),
	.mmrrdata(),
	.ordavstdata0(),
	.ordavstdata1(),
	.ordavstdata2(),
	.ordavstdata3(),
	.scrdata());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_one_mask = 64'b0000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_one_match = 64'b0000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_one_reset = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_zero_mask = 64'b0000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_zero_match = 64'b0000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_counter_zero_reset = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_debug_select_byte = 32'b00000000000000000000000000000000;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .attr_static_config_valid = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_0 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_1 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_2 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_3 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_4 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .auto_pch_enable_5 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cal_req = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cfg_burst_length = "bl_8";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cfg_interface_width = "dwidth_32";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cfg_self_rfsh_exit_cycles = "self_rfsh_exit_cycles_512";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cfg_starve_limit = "starve_limit_10";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cfg_type = "ddr3";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .clr_intr = "no_clr_intr";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_0 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_1 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_2 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_3 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_4 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cmd_port_in_use_5 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport0_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport0_rfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport0_type = "disable";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport0_wfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport1_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport1_rfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport1_type = "disable";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport1_wfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport2_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport2_rfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport2_type = "disable";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport2_wfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport3_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport3_rfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport3_type = "disable";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport3_wfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport4_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport4_rfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport4_type = "disable";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport4_wfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport5_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport5_rfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport5_type = "disable";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cport5_wfifo_map = "fifo_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctl_addr_order = "chip_row_bank_col";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctl_ecc_enabled = "ctl_ecc_disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctl_ecc_rmw_enabled = "ctl_ecc_rmw_disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctl_regdimm_enabled = "regdimm_disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctl_usr_refresh = "ctl_usr_refresh_disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ctrl_width = "data_width_64_bit";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_0 = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_1 = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_2 = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_3 = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_4 = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .cyc_to_rld_jars_5 = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .delay_bonding = "bonding_latency_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .dfx_bypass_enable = "dfx_bypass_disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .disable_merging = "merging_enabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .ecc_dq_width = "ecc_dq_width_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_atpg = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_0 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_1 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_2 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_3 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_4 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_5 = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_bonding_wrapback = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_burst_interrupt = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_burst_terminate = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_dqs_tracking = "enabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_ecc_code_overwrites = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_fast_exit_ppd = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_intr = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_no_dm = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .enable_pipelineglobal = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_act_to_act = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_act_to_act_diff_bank = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_act_to_pch = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_act_to_rdwr = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_arf_period = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_arf_to_valid = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_four_act_to_act = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_pch_all_to_valid = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_pch_to_valid = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_pdn_period = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_pdn_to_valid = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_ap_to_valid = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_pch = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_rd = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_rd_diff_chip = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_wr = 2;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_wr_bc = 2;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_rd_to_wr_diff_chip = 2;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_srf_to_valid = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_srf_to_zq_cal = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_ap_to_valid = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_pch = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_rd = 3;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_rd_bc = 3;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_rd_diff_chip = 3;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_wr = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .extra_ctl_clk_wr_to_wr_diff_chip = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .gen_dbe = "gen_dbe_disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .gen_sbe = "gen_sbe_disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .inc_sync = "fifo_set_2";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .local_if_cs_width = "addr_width_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mask_corr_dropped_intr = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mask_dbe_intr = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mask_sbe_intr = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_auto_pd_cycles = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_clk_entry_cycles = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_al = "al_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_bankaddr_width = "addr_width_3";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_burstlength = "mem_if_burstlength_8";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_coladdr_width = "addr_width_10";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_cs_per_rank = "mem_if_cs_per_rank_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_cs_width = "mem_if_cs_width_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_dq_per_chip = "mem_if_dq_per_chip_8";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_dqs_width = "dqs_width_4";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_dwidth = "mem_if_dwidth_32";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_memtype = "ddr3_sdram";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_rowaddr_width = "addr_width_15";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_speedbin = "ddr3_1600_8_8_8";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tccd = "tccd_4";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tcl = "tcl_7";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tcwl = "tcwl_7";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tfaw = "tfaw_15";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tmrd = "tmrd_4";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_tras = "tras_14";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trc = "trc_20";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trcd = "trcd_6";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trefi = 3120;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trfc = 120;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trp = "trp_6";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trrd = "trrd_3";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_trtp = "trtp_3";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_twr = "twr_6";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mem_if_twtr = "twtr_4";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .mmr_cfg_mem_bl = "mp_bl_8";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .output_regd = "disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .pdn_exit_cycles = "slow_exit";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .port0_width = "port_32_bit";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .port1_width = "port_32_bit";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .port2_width = "port_32_bit";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .port3_width = "port_32_bit";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .port4_width = "port_32_bit";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .port5_width = "port_32_bit";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .power_saving_exit_cycles = 5;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_0_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_1_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_2_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_3_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_4_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_5_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_6_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_7_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .priority_remap = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_static_weight_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_0 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_1 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_2 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_3 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_4 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_5 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_6 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_sum_wt_priority_7 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_0 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_1 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_2 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_3 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_4 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rcfg_user_priority_5 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_0 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_1 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_2 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_3 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_4 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_dwidth_5 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_fifo_in_use_0 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_fifo_in_use_1 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_fifo_in_use_2 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_fifo_in_use_3 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_0 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_1 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_2 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_3 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_4 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rd_port_info_5 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .read_odt_chip = "odt_disabled";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .reorder_data = "data_reordering";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rfifo0_cport_map = "cmd_port_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rfifo1_cport_map = "cmd_port_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rfifo2_cport_map = "cmd_port_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .rfifo3_cport_map = "cmd_port_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .single_ready_0 = "concatenate_rdy";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .single_ready_1 = "concatenate_rdy";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .single_ready_2 = "concatenate_rdy";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .single_ready_3 = "concatenate_rdy";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_0 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_1 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_2 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_3 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_4 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .static_weight_5 = "weight_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_0 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_1 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_2 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_3 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_4 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_5 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_6 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sum_wt_priority_7 = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_0 = "asynchronous";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_1 = "asynchronous";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_2 = "asynchronous";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_3 = "asynchronous";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_4 = "asynchronous";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .sync_mode_5 = "asynchronous";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .test_mode = "normal_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_0 = "threshold_32";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_1 = "threshold_32";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_2 = "threshold_32";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_3 = "threshold_32";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_4 = "threshold_32";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar1_5 = "threshold_32";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_0 = "threshold_16";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_1 = "threshold_16";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_2 = "threshold_16";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_3 = "threshold_16";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_4 = "threshold_16";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .thld_jar2_5 = "threshold_16";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .use_almost_empty_0 = "empty";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .use_almost_empty_1 = "empty";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .use_almost_empty_2 = "empty";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .use_almost_empty_3 = "empty";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_ecc_en = "disable";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_0 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_1 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_2 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_3 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_4 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .user_priority_5 = "priority_1";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo0_cport_map = "cmd_port_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo0_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo1_cport_map = "cmd_port_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo1_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo2_cport_map = "cmd_port_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo2_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo3_cport_map = "cmd_port_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wfifo3_rdy_almost_full = "not_full";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_0 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_1 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_2 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_3 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_4 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_dwidth_5 = "dwidth_0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_fifo_in_use_0 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_fifo_in_use_1 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_fifo_in_use_2 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_fifo_in_use_3 = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_0 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_1 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_2 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_3 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_4 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .wr_port_info_5 = "use_no";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst .write_odt_chip = "write_chip0_odt0_chip1";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y63_N4
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .physical_clock_source = "dqs";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_phasectrlin = "false";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y63_N9
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .physical_clock_source = "hr";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_phasectrlin = "false";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N40
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y66_N36
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y65_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in (
	.i(memory_mem_dqs[0]),
	.ibar(memory_mem_dqs_n[0]),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .differential_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y66_N21
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in (
	.i(memory_mem_dq[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N33
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y66_N34
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y66_N35
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N39
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y66_N19
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y66_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in (
	.i(memory_mem_dq[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N16
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y66_N17
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y66_N18
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N41
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y66_N53
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y66_N38
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in (
	.i(memory_mem_dq[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N50
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y66_N51
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y66_N52
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N38
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y65_N70
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y65_N55
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in (
	.i(memory_mem_dq[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y65_N67
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y65_N68
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y65_N69
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N32
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y64_N36
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y64_N21
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in (
	.i(memory_mem_dq[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N33
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y64_N34
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y64_N35
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N31
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y64_N19
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y64_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in (
	.i(memory_mem_dq[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N16
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y64_N17
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y64_N18
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N33
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y64_N53
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y64_N38
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in (
	.i(memory_mem_dq[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N50
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y64_N51
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y64_N52
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N30
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y63_N110
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y63_N95
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in (
	.i(memory_mem_dq[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y63_N107
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y63_N108
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y63_N109
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [0]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y56_N4
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .physical_clock_source = "dqs";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_phasectrlin = "false";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y56_N9
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .physical_clock_source = "hr";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_phasectrlin = "false";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N40
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y59_N36
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y58_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in (
	.i(memory_mem_dqs[1]),
	.ibar(memory_mem_dqs_n[1]),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .differential_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y59_N21
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in (
	.i(memory_mem_dq[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N33
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y59_N34
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y59_N35
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N39
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y59_N19
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y59_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in (
	.i(memory_mem_dq[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N16
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y59_N17
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y59_N18
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N41
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y59_N53
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y59_N38
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in (
	.i(memory_mem_dq[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N50
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y59_N51
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y59_N52
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N38
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y58_N70
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y58_N55
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in (
	.i(memory_mem_dq[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y58_N67
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y58_N68
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y58_N69
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N32
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y57_N36
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y57_N21
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in (
	.i(memory_mem_dq[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N33
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y57_N34
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y57_N35
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N31
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y57_N19
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y57_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in (
	.i(memory_mem_dq[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N16
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y57_N17
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y57_N18
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N33
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y57_N53
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y57_N38
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in (
	.i(memory_mem_dq[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N50
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y57_N51
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y57_N52
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N30
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y56_N110
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y56_N95
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in (
	.i(memory_mem_dq[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y56_N107
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y56_N108
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y56_N109
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [1]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X89_Y42_N112
cyclonev_leveling_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs (
	.clkin(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs_CLKOUT_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs .physical_clock_source = "dqs";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y49_N4
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .physical_clock_source = "dqs";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_phasectrlin = "false";
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X89_Y42_N114
cyclonev_leveling_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr (
	.clkin(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.delayctrlin(7'b0000000),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr_CLKOUT_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr .physical_clock_source = "hr";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y49_N9
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .physical_clock_source = "hr";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_phasectrlin = "false";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N40
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y52_N36
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y51_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in (
	.i(memory_mem_dqs[2]),
	.ibar(memory_mem_dqs_n[2]),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .differential_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y52_N21
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in (
	.i(memory_mem_dq[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N33
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y52_N34
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y52_N35
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N39
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y52_N19
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y52_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in (
	.i(memory_mem_dq[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N16
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y52_N17
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y52_N18
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N41
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y52_N53
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y52_N38
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in (
	.i(memory_mem_dq[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N50
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y52_N51
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y52_N52
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N38
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y51_N70
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y51_N55
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in (
	.i(memory_mem_dq[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y51_N67
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y51_N68
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y51_N69
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N32
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y50_N36
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y50_N21
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in (
	.i(memory_mem_dq[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N33
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y50_N34
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y50_N35
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N31
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y50_N19
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y50_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in (
	.i(memory_mem_dq[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N16
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y50_N17
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y50_N18
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N33
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y50_N53
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y50_N38
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in (
	.i(memory_mem_dq[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N50
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y50_N51
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y50_N52
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N30
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y49_N110
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y49_N95
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in (
	.i(memory_mem_dq[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y49_N107
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y49_N108
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y49_N109
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [2]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y42_N4
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .physical_clock_source = "dqs";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs .use_phasectrlin = "false";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y42_N9
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_hr_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .physical_clock_source = "hr";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr .use_phasectrlin = "false";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N40
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y45_N36
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [0]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y44_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in (
	.i(memory_mem_dqs[3]),
	.ibar(memory_mem_dqs_n[3]),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .differential_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y45_N21
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in (
	.i(memory_mem_dq[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N33
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y45_N34
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [0]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y45_N35
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [0]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N39
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y45_N19
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [2]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y45_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in (
	.i(memory_mem_dq[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N16
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y45_N17
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [1]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y45_N18
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [3]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N41
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y45_N53
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [5],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [4]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y45_N38
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in (
	.i(memory_mem_dq[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N50
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y45_N51
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [2]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y45_N52
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [8],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [7],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [6]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N38
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y44_N70
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [7],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [6]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y44_N55
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in (
	.i(memory_mem_dq[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y44_N67
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y44_N68
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [3]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y44_N69
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [10],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [9]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N32
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y43_N36
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [9],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [8]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y43_N21
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in (
	.i(memory_mem_dq[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N33
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y43_N34
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [4]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y43_N35
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [14],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [13],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [12]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N31
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y43_N19
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [10]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y43_N4
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in (
	.i(memory_mem_dq[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N16
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y43_N17
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [5]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y43_N18
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [17],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [16],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [15]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N33
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y43_N53
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [13],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [12]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y43_N38
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in (
	.i(memory_mem_dq[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N50
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y43_N51
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [6]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y43_N52
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [20],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [19],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [18]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N30
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1~dataout ),
	.readfiforeadclockselect(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOREADCLOCKSELECT_bus ),
	.readfifomode(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_READFIFOMODE_bus ),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1_PADTOINPUTREGISTERDELAYSETTING_bus ));

// Location: READFIFOREADCLOCKSELECT_X89_Y42_N110
cyclonev_read_fifo_read_clock_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel (
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ,gnd}),
	.clksel({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [15],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_clock_select [14]}),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ));

// Location: IOIBUF_X89_Y42_N95
cyclonev_io_ibuf \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in (
	.i(memory_mem_dq[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .bus_hold = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in .simulate_z_as = "z";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y42_N107
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].raw_input ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_inputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_falling_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_intrinsic_rising_delay = 200;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOINCELL_X89_Y42_N108
cyclonev_ddio_in \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ddr_data [7]),
	.clk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkn(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.regoutlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]),
	.regouthi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1]),
	.dfflo());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg .use_clkn = "false";
// synopsys translate_on

// Location: IRFIFOUSERDES_X89_Y42_N109
cyclonev_ir_fifo_userdes \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo (
	.bslipctl(gnd),
	.bslipin(gnd),
	.loaden(gnd),
	.readclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].rfifo_rd_clk ),
	.readenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.regscan(gnd),
	.regscanovrd(gnd),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_fiforeset [3]),
	.scanin(gnd),
	.tstclk(gnd),
	.writeclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.writeenable(vcc),
	.dinfiforx({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].aligned_input [0]}),
	.dynfifomode({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [23],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [22],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|rfifo_mode [21]}),
	.txin(10'b0000000000),
	.bslipmax(),
	.bslipout(),
	.lvdsmodeen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo~O_LVDSMODEEN ),
	.lvdstxsel(),
	.scanout(),
	.txout(),
	.dout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_DOUT_bus ),
	.rxout());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_enable_soft_cdr = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bslipcfg = 1;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_bypass_serializer = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_data_width = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_fifo_mode = "hrate_mode";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_rb_tx_outclk = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_readenable_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_sim_wclk_pre_delay = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo .a_use_dynamic_fifo_mode = "true";
// synopsys translate_on

// Location: MEMPHY_X89_Y80_N112
cyclonev_mem_phy \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst (
	.aficasn(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cas_n [0]),
	.afimemclkdisable(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_mem_clk_disable [0]),
	.afirasn(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ras_n [0]),
	.afirstn(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rst_n [0]),
	.afiwen(\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_we_n [0]),
	.avlread(gnd),
	.avlresetn(gnd),
	.avlwrite(gnd),
	.globalresetn(gnd),
	.iointcasnaclr(gnd),
	.iointrasnaclr(gnd),
	.iointresetnaclr(gnd),
	.iointwenaclr(gnd),
	.plladdrcmdclk(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]),
	.pllaficlk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]),
	.pllavlclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_hr_clocks [0]),
	.plllocked(gnd),
	.scanen(gnd),
	.softresetn(gnd),
	.afiaddr({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [19],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [18],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [17],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [16],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [15],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [14],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [13],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [12],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [11],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [10],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [9],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [8],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [7],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [6],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [5],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_addr [0]}),
	.afiba({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_ba [0]}),
	.aficke({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cke [0]}),
	.aficsn({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_cs_n [0]}),
	.afidm({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [9],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [8],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [7],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [6],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [5],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dm_int [0]}),
	.afidqsburst({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_dqs_burst [0]}),
	.afiodt({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_odt [0]}),
	.afirdataen({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en [0]}),
	.afirdataenfull({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_rdata_en_full [0]}),
	.afiwdata({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [79],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [78],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [77],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [76],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [75],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [74],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [73],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [72],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [71],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [70],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [69],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [68],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [67],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [66],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [65],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [64],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [63],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [62],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [61],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [60],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [59],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [58],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [57],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [56],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [55],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [54],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [53],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [52],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [51],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [50],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [49],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [48],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [47],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [46],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [45],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [44],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [43],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [42],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [41],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [40],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [39],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [38],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [37],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [36],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [35],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [34],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [33],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [32],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [31],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [30],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [29],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [28],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [27],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [26],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [25],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [24],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [23],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [22],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [21],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [20],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [19],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [18],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [17],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [16],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [15],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [14],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [13],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [12],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [11],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [10],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [9],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [8],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [7],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [6],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [5],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_int [0]}),
	.afiwdatavalid({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|afi_wdata_valid [0]}),
	.avladdress({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.avlwritedata({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfgaddlat({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_addlat_wire [0]}),
	.cfgbankaddrwidth({gnd,gnd,gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_bankaddrwidth_wire [0]}),
	.cfgcaswrlat({gnd,gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_caswrlat_wire [0]}),
	.cfgcoladdrwidth({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_coladdrwidth_wire [0]}),
	.cfgcsaddrwidth({gnd,gnd,gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_csaddrwidth_wire [0]}),
	.cfgdevicewidth({gnd,gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_devicewidth_wire [0]}),
	.cfgdramconfig({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [20],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [19],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [18],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [17],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [16],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [15],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [14],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [13],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [12],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [11],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [10],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [9],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [8],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [7],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [6],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [5],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_dramconfig_wire [0]}),
	.cfginterfacewidth({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [7],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [6],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [5],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_interfacewidth_wire [0]}),
	.cfgrowaddrwidth({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_rowaddrwidth_wire [0]}),
	.cfgtcl({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tcl_wire [0]}),
	.cfgtmrd({gnd,gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_tmrd_wire [0]}),
	.cfgtrefi({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [12],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [11],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [10],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [9],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [8],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [7],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [6],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [5],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [4],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trefi_wire [0]}),
	.cfgtrfc({\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [7],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [6],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [5],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_trfc_wire [0]}),
	.cfgtwr({gnd,gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [3],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [2],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [1],\u0|hps_0|hps_io|border|hps_sdram_inst|c0|cfg_twr_wire [0]}),
	.ddiophydqdin({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0],gnd,gnd,gnd,gnd,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0],gnd,gnd,gnd,gnd,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0],gnd,gnd,gnd,gnd,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_out [0],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_out [0]}),
	.ddiophydqslogicrdatavalid({vcc,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid }),
	.iointaddraclr(16'b0000000000000000),
	.iointaddrdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointbaaclr(3'b000),
	.iointbadout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointcasndout({gnd,gnd,gnd,gnd}),
	.iointckdout({gnd,gnd,gnd,gnd}),
	.iointckeaclr(2'b00),
	.iointckedout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointckndout({gnd,gnd,gnd,gnd}),
	.iointcsnaclr(2'b00),
	.iointcsndout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdmdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqoe({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.iointdqsbdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqsboe({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqsdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicaclrfifoctrl(5'b00000),
	.iointdqslogicaclrpstamble(5'b00000),
	.iointdqslogicdqsena({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicfiforeset({gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicincrdataen({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicincwrptr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicoct({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqslogicreadlatency({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointdqsoe({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointodtaclr(2'b00),
	.iointodtdout({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.iointrasndout({gnd,gnd,gnd,gnd}),
	.iointresetndout({gnd,gnd,gnd,gnd}),
	.iointwendout({gnd,gnd,gnd,gnd}),
	.aficalfail(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_fail ),
	.aficalsuccess(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_cal_success ),
	.afirdatavalid(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|afi_rdata_valid [0]),
	.avlwaitrequest(),
	.ctlresetn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ctl_reset_n ),
	.iointaficalfail(),
	.iointaficalsuccess(),
	.phyddiocasnaclr(),
	.phyddiorasnaclr(),
	.phyddioresetnaclr(),
	.phyddiowenaclr(),
	.phyresetn(),
	.afirdata(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIRDATA_bus ),
	.afirlat(),
	.afiwlat(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_AFIWLAT_bus ),
	.avlreaddata(),
	.iointafirlat(),
	.iointafiwlat(),
	.iointdqdin(),
	.iointdqslogicrdatavalid(),
	.phyddioaddraclr(),
	.phyddioaddrdout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOADDRDOUT_bus ),
	.phyddiobaaclr(),
	.phyddiobadout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOBADOUT_bus ),
	.phyddiocasndout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCASNDOUT_bus ),
	.phyddiockdout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKDOUT_bus ),
	.phyddiockeaclr(),
	.phyddiockedout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCKEDOUT_bus ),
	.phyddiockndout(),
	.phyddiocsnaclr(),
	.phyddiocsndout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOCSNDOUT_bus ),
	.phyddiodmdout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODMDOUT_bus ),
	.phyddiodqdout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQDOUT_bus ),
	.phyddiodqoe(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQOE_bus ),
	.phyddiodqsbdout(),
	.phyddiodqsboe(),
	.phyddiodqsdout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSDOUT_bus ),
	.phyddiodqslogicaclrfifoctrl(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRFIFOCTRL_bus ),
	.phyddiodqslogicaclrpstamble(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICACLRPSTAMBLE_bus ),
	.phyddiodqslogicdqsena(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICDQSENA_bus ),
	.phyddiodqslogicfiforeset(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICFIFORESET_bus ),
	.phyddiodqslogicincrdataen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCRDATAEN_bus ),
	.phyddiodqslogicincwrptr(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICINCWRPTR_bus ),
	.phyddiodqslogicoct(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICOCT_bus ),
	.phyddiodqslogicreadlatency(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSLOGICREADLATENCY_bus ),
	.phyddiodqsoe(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIODQSOE_bus ),
	.phyddioodtaclr(),
	.phyddioodtdout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOODTDOUT_bus ),
	.phyddiorasndout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORASNDOUT_bus ),
	.phyddioresetndout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIORESETNDOUT_bus ),
	.phyddiowendout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst_PHYDDIOWENDOUT_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_ac_ddr_disable = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_atpg_en = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_csr_pipelineglobalenable = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_datapath_ac_delay = "one_and_half_cycles";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_datapath_delay = "one_cycle";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_reset_delay_en = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_use_hphy = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .hphy_wrap_back_en = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .m_hphy_ac_rom_content = 1200'b100000011100000000000000000000100000011110000000000000000000010000000010000000010000110001010000000010000000010100110000010000000010010000000001000100010000000010100000000000010000010000000010110000000000000000010000001110000000010000000000010000000010000000010001001001010000000010000000010011001000010000000010100000000000100100010000000010010000000000001000010000000010110000000000000000110000011110000000000000000000111000011110000000000000000000110000011110000000000000000000010000011010000000000000000000010000011010110000000000000000010000001010000000010000000000010000010010000000000000000000011100100110000000000000000000011100100110110000000000000000011100100110000000000000001000011100100110110000000000001000111000111110000000000000000000111100111110000000000000000000111000011110000000000000000000011000000110000000000000000000011000100110000000000000000000010011010110000000000000000000010011010110110000000000000000010011010110000000000000001000010011010110110000000000001000110011011110000000000000000000010000010110000000000000001000010000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .m_hphy_ac_rom_init_file = "hps_ac_rom.hex";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .m_hphy_inst_rom_content = 2560'b1000000000000000000010000000011010000000000010000001100000000000100000100000000000001000001010000000000010000011000000000000100000111000000000001000000100000000000010000100100000000000100001010000000000001000010110000000000010000110000000000000100001000000000000000000100000000000000010000110100000000000000010001000000000001010011010000000100000000110100000000000000010010000000010000000011010000000000000001001100000000000101001101000000000001000011010000000100000000110100000000000000010110110100000001100110011101000000000001010111010000000100011001110100000000000101110001000000011101100100010000000000010100000100000001010110010001000100000000110100000000000110011100000000000001100110110000000000011100111000000000000000011000000000000100000110011100000001000001100111000000010000011001110000000100000110011100000000000001101000000000000000001101000000000000000011010000000000000000110100000000000000001101000000001100000111010000000011000010000100000000110000100001000000001100001000010000000000010100110100000000000100001101000000010000000011010000000000011001110000000000000110011011000000000001110011100000000000000001100000000000011000011001110000000110000110011100000001100001100111000000011000011001110000000000000110100000000000000000110100000000000000001101000000000000000011010000000000000000110100000000111000011101000000001110001000010000000011100010000100000000111000100001000000000001010011010000000000010000110100000001000000001101000000000000001000101011000000000000110110110001000000001101000000000000001000101101000000000000111111010000000000001111110100000001000011111101000010000001111111010000100000100001110100001000001000011101000010000010000111010000000000100010110100000000000011111101000000000000111111010000000101001111110100010000000011010000000010000001110100010000100000100001000100001000001000010001000010000010000100010000100000011110110100001000001000011101000010000010000111010000100000100001110100000001010011010000000010000001111111010000100000100001110100001000001000011101000010000010000111010000100000100000000100001000001000010001000010000010000100010000100000100001000100000000001000100000000000011000110100000000000100001101000000000001110011010000000100000000110100000000000000000000000000000001000000000000000000010100000000000000000110000000000000010000000000000000000000000000000100000000000100000001000000000001010000010000000000011000000100000001000000000001000000000001001000110000000000010000110100000000000101001101000000010000000011010000000010000001111000010001000000001101000000000000000000000000000;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst .m_hphy_inst_rom_init_file = "hps_inst_rom.hex";
// synopsys translate_on

// Location: DQSCONFIG_X89_Y42_N26
cyclonev_dqs_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.postamblephaseinvert(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqshalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.enadqsenablephasetransferreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ),
	.postamblephasesetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ),
	.dqsbusoutdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ),
	.octdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ),
	.dqsenablegatingdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ),
	.dqsenableungatingdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ));

// Location: DDIOOUT_X89_Y42_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [6]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LFIFO_X89_Y42_N25
cyclonev_lfifo \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo (
	.rdataen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.rdataenfull(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [3]),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.rdlatency({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [19],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [18],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [17],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [16],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [15]}),
	.rdatavalid(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ),
	.rden(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.octlfifo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo .oct_lfifo_enable = -1;
// synopsys translate_on

// Location: DQSCONFIG_X89_Y49_N26
cyclonev_dqs_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.postamblephaseinvert(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqshalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.enadqsenablephasetransferreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ),
	.postamblephasesetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ),
	.dqsbusoutdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ),
	.octdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ),
	.dqsenablegatingdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ),
	.dqsenableungatingdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ));

// Location: DDIOOUT_X89_Y49_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [5]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LFIFO_X89_Y49_N25
cyclonev_lfifo \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo (
	.rdataen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.rdataenfull(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [2]),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.rdlatency({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [14],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [13],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [12],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [11],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [10]}),
	.rdatavalid(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ),
	.rden(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.octlfifo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo .oct_lfifo_enable = -1;
// synopsys translate_on

// Location: DQSCONFIG_X89_Y56_N26
cyclonev_dqs_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.postamblephaseinvert(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqshalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.enadqsenablephasetransferreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ),
	.postamblephasesetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ),
	.dqsbusoutdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ),
	.octdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ),
	.dqsenablegatingdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ),
	.dqsenableungatingdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ));

// Location: DDIOOUT_X89_Y56_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [2]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LFIFO_X89_Y56_N25
cyclonev_lfifo \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo (
	.rdataen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.rdataenfull(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [1]),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.rdlatency({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [9],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [8],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [7],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [6],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [5]}),
	.rdatavalid(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ),
	.rden(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.octlfifo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo .oct_lfifo_enable = -1;
// synopsys translate_on

// Location: DQSCONFIG_X89_Y63_N26
cyclonev_dqs_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.postamblephaseinvert(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqshalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.enadqsenablephasetransferreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst~dataout ),
	.postamblephasesetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_POSTAMBLEPHASESETTING_bus ),
	.dqsbusoutdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSBUSOUTDELAYSETTING_bus ),
	.octdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_OCTDELAYSETTING_bus ),
	.dqsenablegatingdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEGATINGDELAYSETTING_bus ),
	.dqsenableungatingdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst_DQSENABLEUNGATINGDELAYSETTING_bus ));

// Location: DDIOOUT_X89_Y63_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [1]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LFIFO_X89_Y63_N25
cyclonev_lfifo \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo (
	.rdataen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.rdataenfull(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_full_fr ),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_fifoctrl [0]),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.rdlatency({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [4],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_readlatency [0]}),
	.rdatavalid(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_valid ),
	.rden(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rden ),
	.octlfifo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo .oct_lfifo_enable = -1;
// synopsys translate_on

// Location: DDIOOUT_X89_Y42_N15
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [6]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y42_N14
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [6]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y42_N5
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p (
	.phaseinvertctrl(gnd),
	.dqsin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .physical_clock_source = "pst_0p";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_phasectrlin = "false";
// synopsys translate_on

// Location: VFIFO_X89_Y42_N20
cyclonev_vfifo \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo (
	.incwrptr(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.qvldin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.rdclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [3]),
	.wrclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.qvldreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ));

// Location: CLKPHASESELECT_X89_Y42_N6
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst (
	.phaseinvertctrl(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] }),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .invert_phase = "dynamic";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .physical_clock_source = "pst";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_phasectrlin = "true";
// synopsys translate_on

// Location: DQSENABLECTRL_X89_Y42_N16
cyclonev_dqs_enable_ctrl \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl (
	.rstn(gnd),
	.dqsenablein(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ),
	.zerophaseclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.enaphasetransferreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.levelingclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ),
	.dqsenableout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .add_phase_transfer_reg = "dynamic";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .delay_dqs_enable = "one_and_half_cycle";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y42_N17
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y42_N18
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DQSDELAYCHAIN_X89_Y42_N21
cyclonev_dqs_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain (
	.dqsin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ),
	.dqsenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ),
	.dqsdisablen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ),
	.dqsupdateen(gnd),
	.testin(gnd),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.dqsbusout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_ctrl_latches_enable = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_bypass = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_test_mode = "off";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_input_frequency = "0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_phase_shift = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y42_N22
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y42_N23
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [6]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y49_N15
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [5]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y49_N14
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [5]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y49_N5
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p (
	.phaseinvertctrl(gnd),
	.dqsin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .physical_clock_source = "pst_0p";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_phasectrlin = "false";
// synopsys translate_on

// Location: VFIFO_X89_Y49_N20
cyclonev_vfifo \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo (
	.incwrptr(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.qvldin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.rdclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [2]),
	.wrclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.qvldreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ));

// Location: CLKPHASESELECT_X89_Y49_N6
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst (
	.phaseinvertctrl(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] }),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .invert_phase = "dynamic";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .physical_clock_source = "pst";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_phasectrlin = "true";
// synopsys translate_on

// Location: DQSENABLECTRL_X89_Y49_N16
cyclonev_dqs_enable_ctrl \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl (
	.rstn(gnd),
	.dqsenablein(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ),
	.zerophaseclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.enaphasetransferreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.levelingclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ),
	.dqsenableout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .add_phase_transfer_reg = "dynamic";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .delay_dqs_enable = "one_and_half_cycle";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y49_N17
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y49_N18
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DQSDELAYCHAIN_X89_Y49_N21
cyclonev_dqs_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain (
	.dqsin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ),
	.dqsenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ),
	.dqsdisablen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ),
	.dqsupdateen(gnd),
	.testin(gnd),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.dqsbusout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_ctrl_latches_enable = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_bypass = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_test_mode = "off";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_input_frequency = "0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_phase_shift = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y49_N22
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y49_N23
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [5]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y56_N15
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [2]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y56_N14
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [2]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y56_N5
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p (
	.phaseinvertctrl(gnd),
	.dqsin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .physical_clock_source = "pst_0p";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_phasectrlin = "false";
// synopsys translate_on

// Location: VFIFO_X89_Y56_N20
cyclonev_vfifo \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo (
	.incwrptr(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.qvldin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.rdclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [1]),
	.wrclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.qvldreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ));

// Location: CLKPHASESELECT_X89_Y56_N6
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst (
	.phaseinvertctrl(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] }),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .invert_phase = "dynamic";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .physical_clock_source = "pst";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_phasectrlin = "true";
// synopsys translate_on

// Location: DQSENABLECTRL_X89_Y56_N16
cyclonev_dqs_enable_ctrl \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl (
	.rstn(gnd),
	.dqsenablein(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ),
	.zerophaseclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.enaphasetransferreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.levelingclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ),
	.dqsenableout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .add_phase_transfer_reg = "dynamic";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .delay_dqs_enable = "one_and_half_cycle";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y56_N17
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y56_N18
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DQSDELAYCHAIN_X89_Y56_N21
cyclonev_dqs_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain (
	.dqsin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ),
	.dqsenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ),
	.dqsdisablen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ),
	.dqsupdateen(gnd),
	.testin(gnd),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.dqsbusout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_ctrl_latches_enable = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_bypass = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_test_mode = "off";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_input_frequency = "0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_phase_shift = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y56_N22
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y56_N23
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [2]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y63_N15
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [1]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incwrptr [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y63_N14
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [1]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_dqsena [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y63_N5
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p (
	.phaseinvertctrl(gnd),
	.dqsin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .physical_clock_source = "pst_0p";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p .use_phasectrlin = "false";
// synopsys translate_on

// Location: VFIFO_X89_Y63_N20
cyclonev_vfifo \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo (
	.incwrptr(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_inc_wr_ptr_fr ),
	.qvldin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo_qvld_fr ),
	.rdclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.rstn(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_aclr_pstamble [0]),
	.wrclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.qvldreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ));

// Location: CLKPHASESELECT_X89_Y63_N6
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst (
	.phaseinvertctrl(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphaseinvert [0]),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenablectrlphasesetting[0][0] }),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .invert_phase = "dynamic";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .physical_clock_source = "pst";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst .use_phasectrlin = "true";
// synopsys translate_on

// Location: DQSENABLECTRL_X89_Y63_N16
cyclonev_dqs_enable_ctrl \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl (
	.rstn(gnd),
	.dqsenablein(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_pre_delayed ),
	.zerophaseclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_zero_phase_clock ),
	.enaphasetransferreg(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|enadqsenablephasetransferreg [0]),
	.levelingclk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|ena_clock ),
	.dqsenableout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .add_phase_transfer_reg = "dynamic";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl .delay_dqs_enable = "one_and_half_cycle";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y63_N17
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsenabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y63_N18
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsdisabledelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DQSDELAYCHAIN_X89_Y63_N21
cyclonev_dqs_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain (
	.dqsin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsin ),
	.dqsenable(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_int ),
	.dqsdisablen(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_disable_int ),
	.dqsupdateen(gnd),
	.testin(gnd),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [6],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [5],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [4],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [2],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [1],\u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_delayctrl [0]}),
	.dqsbusout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_ctrl_latches_enable = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_bypass = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_delay_chain_test_mode = "off";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_input_frequency = "0";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .dqs_phase_shift = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y63_N22
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][4] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][2] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusoutdelaysetting_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqsbusout ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y63_N23
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [1]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_incrdataen [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_rdata_en_fr ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N29
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(),
	.padtoinputregisterdelaysetting());

// Location: DDIOOUT_X89_Y42_N85
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [15]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [13]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y42_N86
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [14]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [12]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X89_Y42_N113
cyclonev_leveling_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq (
	.clkin(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk ),
	.delayctrlin(7'b0000000),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .physical_clock_source = "dq";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y42_N8
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .physical_clock_source = "dq";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y42_N87
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y42_N89
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: IOIBUF_X89_Y80_N55
cyclonev_io_ibuf \memory_oct_rzqin~input (
	.i(memory_oct_rzqin),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\memory_oct_rzqin~input_o ));
// synopsys translate_off
defparam \memory_oct_rzqin~input .bus_hold = "false";
defparam \memory_oct_rzqin~input .simulate_z_as = "z";
// synopsys translate_on

// Location: TERMINATION_X89_Y34_N3
cyclonev_termination \u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0 (
	.clkenusr(gnd),
	.clkusr(gnd),
	.enserusr(gnd),
	.nclrusr(gnd),
	.rzqin(\memory_oct_rzqin~input_o ),
	.scanclk(gnd),
	.scanen(gnd),
	.scanin(gnd),
	.serdatafromcore(gnd),
	.serdatain(gnd),
	.otherenser(10'b0000000000),
	.clkusrdftout(\u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0~O_CLKUSRDFTOUT ),
	.compoutrdn(),
	.compoutrup(),
	.enserout(),
	.scanout(),
	.serdataout(\u0|hps_0|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout [0]),
	.serdatatocore());

// Location: TERMINATIONLOGIC_X89_Y42_N115
cyclonev_termination_logic \memory_mem_dm[2]~_s2p_logic_blk (
	.s2pload(gnd),
	.scanclk(gnd),
	.scanenable(gnd),
	.serdata(\u0|hps_0|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout [0]),
	.enser(4'b0000),
	.parallelterminationcontrol(\memory_mem_dm[2]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus ),
	.seriesterminationcontrol(\memory_mem_dm[2]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus ));

// Location: IOCONFIG_X89_Y49_N29
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(),
	.padtoinputregisterdelaysetting());

// Location: DDIOOUT_X89_Y49_N85
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [11]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [9]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y49_N86
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [10]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [8]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y49_N8
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .physical_clock_source = "dq";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y49_N87
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y49_N89
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N29
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(),
	.padtoinputregisterdelaysetting());

// Location: DDIOOUT_X89_Y56_N85
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [5]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y56_N86
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [6]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: LEVELINGDELAYCHAIN_X89_Y69_N5
cyclonev_leveling_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq (
	.clkin(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll_write_clk ),
	.delayctrlin(7'b0000000),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq_CLKOUT_bus ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .physical_clock_source = "dq";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .sim_buffer_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq .sim_buffer_intrinsic_delay = 175;
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y56_N8
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .physical_clock_source = "dq";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y56_N87
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y56_N89
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: TERMINATIONLOGIC_X89_Y69_N7
cyclonev_termination_logic \memory_mem_dm[0]~_s2p_logic_blk (
	.s2pload(gnd),
	.scanclk(gnd),
	.scanenable(gnd),
	.serdata(\u0|hps_0|hps_io|border|hps_sdram_inst|oct|wire_sd1a_serdataout [0]),
	.enser(4'b0000),
	.parallelterminationcontrol(\memory_mem_dm[0]~_s2p_logic_blk_PARALLELTERMINATIONCONTROL_bus ),
	.seriesterminationcontrol(\memory_mem_dm[0]~_s2p_logic_blk_SERIESTERMINATIONCONTROL_bus ));

// Location: IOCONFIG_X89_Y63_N29
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(),
	.padtoinputregisterdelaysetting());

// Location: DDIOOUT_X89_Y63_N85
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y63_N86
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dmdout [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].extra_outputhalfratebypass ),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y63_N8
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dq_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .physical_clock_source = "dq";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y63_N87
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y63_N89
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].aligned_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].dq_outputdelaysetting1_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y71_N4
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({gnd,gnd,gnd,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source [0]));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs .invert_phase = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs .physical_clock_source = "dqs";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y73_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck [1]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ck [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source [0]),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source [0]),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|mem_ck_source [0]),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] .use_new_clocking_model = "true";
// synopsys translate_on

// Location: PSEUDODIFFOUT_X89_Y73_N6
cyclonev_pseudo_diff_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|dataout [0]),
	.oein(gnd),
	.dtcin(gnd),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_o [0]),
	.obar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_obar [0]),
	.oeout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout [0]),
	.oebout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout [0]),
	.dtc(),
	.dtcbar());

// Location: DDIOOUT_X89_Y66_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y66_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y66_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N32
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y66_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [1]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y66_N25
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N27
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y63_N10
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [1]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y63_N11
cyclonev_ddio_oe \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe (
	.oe(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.octreadcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .disable_second_level_register = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .sync_mode = "none";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y63_N13
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y66_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [5]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y66_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [6]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y66_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y66_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [3]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [2]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y66_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y66_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [11]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [9]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y66_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [10]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [8]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y66_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N49
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y66_N41
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [5]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y66_N42
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y66_N44
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y65_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [15]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [13]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y65_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [14]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [12]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y65_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y65_N66
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y65_N58
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [7]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [6]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y65_N59
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y65_N61
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [19]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [17]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [18]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [16]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y64_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N32
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [9]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [8]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y64_N25
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N27
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [23]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [21]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [22]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [20]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y64_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [11]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [10]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y64_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [27]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [25]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [26]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [24]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y64_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N49
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y64_N41
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [13]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [12]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y64_N42
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y64_N44
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y63_N102
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [31]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [29]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y63_N103
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [30]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [28]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y63_N104
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y63_N106
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y63_N98
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [15]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [14]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y63_N99
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y63_N101
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [39]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [37]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [38]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [36]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y59_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N32
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [19]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [18]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y59_N25
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N27
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y56_N10
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [2]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y56_N11
cyclonev_ddio_oe \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe (
	.oe(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.octreadcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .disable_second_level_register = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .sync_mode = "none";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y56_N13
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [43]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [41]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [42]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [40]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y59_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [21]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [20]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y59_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [47]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [45]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [46]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [44]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y59_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N49
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y59_N41
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [23]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [22]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y59_N42
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y59_N44
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y58_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [51]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [49]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y58_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [50]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [48]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y58_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y58_N66
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y58_N58
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [25]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [24]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y58_N59
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y58_N61
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [55]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [53]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [54]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [52]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y57_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N32
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [27]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [26]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y57_N25
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N27
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [59]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [57]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [58]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [56]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y57_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [29]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [28]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y57_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [63]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [61]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [62]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [60]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y57_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N49
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N41
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [31]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [30]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y57_N42
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y57_N44
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y56_N102
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [67]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [65]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y56_N103
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [66]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [64]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y56_N104
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y56_N106
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y56_N98
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [33]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [32]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y56_N99
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y56_N101
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [75]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [73]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [74]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [72]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y52_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N32
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [37]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [36]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y52_N25
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N27
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y49_N10
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [5]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y49_N11
cyclonev_ddio_oe \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe (
	.oe(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.octreadcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .disable_second_level_register = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .sync_mode = "none";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y49_N13
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [79]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [77]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [78]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [76]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y52_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [39]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [38]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y52_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [83]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [81]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [82]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [80]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y52_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N49
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y52_N41
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [41]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [40]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y52_N42
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y52_N44
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y51_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [87]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [85]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y51_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [86]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [84]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y51_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y51_N66
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y51_N58
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [43]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [42]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y51_N59
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y51_N61
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [91]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [89]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [90]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [88]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y50_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N32
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [45]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [44]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y50_N25
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N27
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [95]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [93]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [94]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [92]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y50_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [47]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [46]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y50_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [99]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [97]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [98]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [96]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y50_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N49
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y50_N41
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [49]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [48]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y50_N42
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y50_N44
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y49_N102
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [103]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [101]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y49_N103
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [102]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [100]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y49_N104
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y49_N106
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y49_N98
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [51]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [50]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y49_N99
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y49_N101
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [111]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [109]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [110]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [108]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y45_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N32
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [55]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [54]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y45_N25
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N27
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y42_N10
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqslogic_oct [6]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqshalfratebypass [0]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y42_N11
cyclonev_ddio_oe \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe (
	.oe(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oct ),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.octreadcontrol(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo_oct ),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .disable_second_level_register = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe .sync_mode = "none";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y42_N13
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os_oct ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][4] ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][3] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][2] ,\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][1] ,
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|octdelaysetting1_dlc[0][0] }),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [115]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [113]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [114]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [112]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y45_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [57]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [56]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [1]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y45_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [119]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [117]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [118]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [116]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y45_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N49
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y45_N41
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [59]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [58]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [2]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y45_N42
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y45_N44
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y44_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [123]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [121]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y44_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [122]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [120]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y44_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y44_N66
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y44_N58
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [61]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [60]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [3]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y44_N59
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y44_N61
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [127]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [125]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [126]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [124]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y43_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N32
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N24
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [63]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [62]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [4]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y43_N25
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N27
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [131]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [129]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [130]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [128]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y43_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [65]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [64]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [5]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y43_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [135]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [133]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [134]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [132]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y43_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N49
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y43_N41
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [67]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [66]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [6]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y43_N42
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y43_N44
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y42_N102
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [139]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [137]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y42_N103
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [138]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqdout [136]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y42_N104
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y42_N106
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].predelayed_data ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_data_out ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y42_N98
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [69]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqoe [68]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_outputhalfratebypass [7]),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y42_N99
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dq_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].fr_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y42_N101
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].dq_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y65_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y65_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y65_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y63_N35
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting());

// Location: DELAYCHAIN_X89_Y65_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y65_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [1]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y65_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y65_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: PSEUDODIFFOUT_X89_Y65_N6
cyclonev_pseudo_diff_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ),
	.oein(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ),
	.dtcin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.obar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oeout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.oebout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dtc(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.dtcbar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ));

// Location: DDIOOUT_X89_Y58_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [5]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y58_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [6]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y58_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y56_N35
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting());

// Location: DELAYCHAIN_X89_Y58_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y58_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [3]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [2]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y58_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y58_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: PSEUDODIFFOUT_X89_Y58_N6
cyclonev_pseudo_diff_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ),
	.oein(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ),
	.dtcin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.obar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oeout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.oebout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dtc(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.dtcbar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ));

// Location: DDIOOUT_X89_Y51_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [11]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [9]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y51_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [10]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [8]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y51_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y49_N35
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting());

// Location: DELAYCHAIN_X89_Y51_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y51_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [5]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y51_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y51_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: PSEUDODIFFOUT_X89_Y51_N6
cyclonev_pseudo_diff_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ),
	.oein(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ),
	.dtcin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.obar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oeout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.oebout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dtc(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.dtcbar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ));

// Location: DDIOOUT_X89_Y44_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [15]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [13]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y44_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [14]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_dout [12]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y44_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOCONFIG_X89_Y42_N35
cyclonev_io_config \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 (
	.datain(gnd),
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(gnd),
	.update(gnd),
	.outputhalfratebypass(),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1~dataout ),
	.readfiforeadclockselect(),
	.readfifomode(),
	.outputregdelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTREGDELAYSETTING_bus ),
	.outputenabledelaysetting(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1_OUTPUTENABLEDELAYSETTING_bus ),
	.padtoinputregisterdelaysetting());

// Location: DELAYCHAIN_X89_Y44_N15
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|predelayed_os ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [4],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputdelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: DDIOOUT_X89_Y44_N7
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe (
	.datainlo(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [7]),
	.datainhi(!\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_dqs_oe [6]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_seq_clock ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOECELL_X89_Y44_N8
dffeas \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg (
	.clk(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_shifted_clock ),
	.d(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|fr_os_oe ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .is_wysiwyg = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg .power_up = "low";
// synopsys translate_on

// Location: DELAYCHAIN_X89_Y44_N10
cyclonev_delay_chain \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 (
	.datain(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg~q ),
	.delayctrlin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [4],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [3],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_outputenabledelaysetting_dlc [0]}),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_falling_delay_increment = 10;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_falling_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_intrinsic_rising_delay = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 .sim_rising_delay_increment = 10;
// synopsys translate_on

// Location: PSEUDODIFFOUT_X89_Y44_N6
cyclonev_pseudo_diff_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 (
	.i(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_delayed2 ),
	.oein(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_os_oe ),
	.dtcin(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|delayed_oct ),
	.o(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os ),
	.obar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_bar ),
	.oeout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe ),
	.oebout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_oe_bar ),
	.dtc(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc ),
	.dtcbar(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|diff_dtc_bar ));

// Location: IOIBUF_X79_Y81_N8
cyclonev_io_ibuf \hps_io_hps_io_uart0_inst_RX~input (
	.i(hps_io_hps_io_uart0_inst_RX),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_io_hps_io_uart0_inst_RX~input_o ));
// synopsys translate_off
defparam \hps_io_hps_io_uart0_inst_RX~input .bus_hold = "false";
defparam \hps_io_hps_io_uart0_inst_RX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: HPSPERIPHERALUART_X87_Y45_N111
cyclonev_hps_peripheral_uart \u0|hps_0|hps_io|border|uart0_inst (
	.uart_cts_n(gnd),
	.uart_rxd(\hps_io_hps_io_uart0_inst_RX~input_o ),
	.uart_rts_n(\u0|hps_0|hps_io|border|uart0_inst~UARTRTSN ),
	.uart_txd(\u0|hps_0|hps_io|border|uart0_inst~uart_txd ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|uart0_inst .dummy_param = 256;
// synopsys translate_on

// Location: DDIOOUT_X89_Y71_N85
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y71_N86
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y71_N7
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd .invert_phase = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd .physical_clock_source = "add_cmd";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y71_N87
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y71_N102
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [5]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y71_N103
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [6]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y71_N104
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [1]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y72_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [11]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [9]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y72_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [10]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [8]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y72_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [2]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y72_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [15]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [13]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y72_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [14]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [12]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y72_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [3]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y72_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [19]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [17]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y72_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [18]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [16]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y72_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [4]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y72_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [23]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [21]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y72_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [22]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [20]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y72_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [5]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y73_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [27]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [25]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y73_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [26]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [24]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y73_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [6]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y73_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [31]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [29]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y73_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [30]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [28]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y73_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [7]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y78_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [35]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [33]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y78_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [34]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [32]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y77_N7
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd .invert_phase = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd .physical_clock_source = "add_cmd";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y78_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [8]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y78_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [39]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [37]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y78_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [38]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [36]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y78_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [9]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y78_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [43]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [41]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y78_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [42]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [40]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y78_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [10]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y78_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [47]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [45]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y78_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [46]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [44]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y78_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [11]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y79_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [51]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [49]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y79_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [50]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [48]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y79_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [12]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y79_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [55]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [53]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y79_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [54]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [52]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y79_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [13]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y80_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [59]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [57]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y80_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [58]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_address [56]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y80_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|dataout [14]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y74_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y74_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y74_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y74_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [7]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [5]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y74_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [6]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [4]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y74_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [1]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y74_N28
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [11]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [9]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y74_N29
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [10]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_bank [8]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y74_N30
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|dataout [2]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N62
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y57_N63
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cke [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y56_N7
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd .invert_phase = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd .physical_clock_source = "add_cmd";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y57_N64
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [1]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y79_N11
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y79_N12
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cs_n [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y79_N13
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y77_N102
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y77_N103
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_ras_n [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y77_N104
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [3]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y77_N85
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y77_N86
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_cas_n [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y77_N87
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [4]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y80_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y80_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_we_n [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y80_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [5]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y51_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y51_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_reset_n [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y49_N7
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [2],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [1],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd .invert_phase = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd .physical_clock_source = "add_cmd";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y51_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y65_N45
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [3]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [1]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_lo ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUT_X89_Y65_N46
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [2]),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|phy_ddio_odt [0]),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|pll|afi_clk ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(vcc),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_hi ),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi .half_rate_mode = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi .use_new_clocking_model = "true";
// synopsys translate_on

// Location: CLKPHASESELECT_X89_Y63_N7
cyclonev_clk_phase_select \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd (
	.phaseinvertctrl(gnd),
	.dqsin(gnd),
	.clkin({\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [3],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [2],\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [1],
\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveled_dqs_clocks [0]}),
	.phasectrlin(2'b00),
	.clkout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps ));
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd .invert_phase = "true";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd .phase_setting = 0;
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd .physical_clock_source = "add_cmd";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd .use_dqs_input = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd .use_phasectrlin = "false";
// synopsys translate_on

// Location: DDIOOUTCELL_X89_Y65_N47
cyclonev_ddio_out \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out (
	.datainlo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_lo ),
	.datainhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].fr_data_hi ),
	.clkhi(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps ),
	.clklo(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps ),
	.muxsel(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|adc_clk_cps ),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.hrbypass(gnd),
	.clk(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|dataout [2]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out .async_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out .half_rate_mode = "false";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out .power_up = "low";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out .sync_mode = "none";
defparam \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk_clk~input (
	.i(clk_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_clk~input_o ));
// synopsys translate_off
defparam \clk_clk~input .bus_hold = "false";
defparam \clk_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clk_clk~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \reset_reset_n~input (
	.i(reset_reset_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset_reset_n~input_o ));
// synopsys translate_off
defparam \reset_reset_n~input .bus_hold = "false";
defparam \reset_reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\u0|pll_0|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\reset_reset_n~input_o ),
	.pfden(gnd),
	.refclkin(\u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\u0|pll_0|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y21_N1
cyclonev_pll_output_counter \u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7 ),
	.tclk0(\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\u0|pll_0|altera_pll_i|outclk_wire [1]),
	.shiftdone0o());
// synopsys translate_off
defparam \u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 7;
// synopsys translate_on

// Location: CLKCTRL_G2
cyclonev_clkena \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0 (
	.inclk(\u0|pll_0|altera_pll_i|outclk_wire [1]),
	.ena(vcc),
	.outclk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0 .clock_type = "global clock";
defparam \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0 .disable_mode = "low";
defparam \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_mode = "always enabled";
defparam \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_power_up = "high";
defparam \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X47_Y45_N30
cyclonev_lcell_comb \COMP_SYNC|Add0~37 (
// Equation(s):
// \COMP_SYNC|Add0~37_sumout  = SUM(( \COMP_SYNC|h_count [0] ) + ( VCC ) + ( !VCC ))
// \COMP_SYNC|Add0~38  = CARRY(( \COMP_SYNC|h_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\COMP_SYNC|h_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\COMP_SYNC|Add0~37_sumout ),
	.cout(\COMP_SYNC|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|Add0~37 .extended_lut = "off";
defparam \COMP_SYNC|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \COMP_SYNC|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N33
cyclonev_lcell_comb \COMP_SYNC|h_count[0]~feeder (
// Equation(s):
// \COMP_SYNC|h_count[0]~feeder_combout  = ( \COMP_SYNC|Add0~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\COMP_SYNC|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|h_count[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|h_count[0]~feeder .extended_lut = "off";
defparam \COMP_SYNC|h_count[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \COMP_SYNC|h_count[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y43_N34
dffeas \COMP_SYNC|h_count[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|h_count[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\COMP_SYNC|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|h_count[0] .is_wysiwyg = "true";
defparam \COMP_SYNC|h_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y45_N33
cyclonev_lcell_comb \COMP_SYNC|Add0~33 (
// Equation(s):
// \COMP_SYNC|Add0~33_sumout  = SUM(( \COMP_SYNC|h_count [1] ) + ( GND ) + ( \COMP_SYNC|Add0~38  ))
// \COMP_SYNC|Add0~34  = CARRY(( \COMP_SYNC|h_count [1] ) + ( GND ) + ( \COMP_SYNC|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\COMP_SYNC|h_count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\COMP_SYNC|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\COMP_SYNC|Add0~33_sumout ),
	.cout(\COMP_SYNC|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|Add0~33 .extended_lut = "off";
defparam \COMP_SYNC|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \COMP_SYNC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y45_N12
cyclonev_lcell_comb \COMP_SYNC|h_count[1]~feeder (
// Equation(s):
// \COMP_SYNC|h_count[1]~feeder_combout  = ( \COMP_SYNC|Add0~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\COMP_SYNC|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|h_count[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|h_count[1]~feeder .extended_lut = "off";
defparam \COMP_SYNC|h_count[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \COMP_SYNC|h_count[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y45_N14
dffeas \COMP_SYNC|h_count[1] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|h_count[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\COMP_SYNC|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|h_count[1] .is_wysiwyg = "true";
defparam \COMP_SYNC|h_count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y45_N36
cyclonev_lcell_comb \COMP_SYNC|Add0~29 (
// Equation(s):
// \COMP_SYNC|Add0~29_sumout  = SUM(( \COMP_SYNC|h_count[2]~DUPLICATE_q  ) + ( GND ) + ( \COMP_SYNC|Add0~34  ))
// \COMP_SYNC|Add0~30  = CARRY(( \COMP_SYNC|h_count[2]~DUPLICATE_q  ) + ( GND ) + ( \COMP_SYNC|Add0~34  ))

	.dataa(gnd),
	.datab(!\COMP_SYNC|h_count[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\COMP_SYNC|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\COMP_SYNC|Add0~29_sumout ),
	.cout(\COMP_SYNC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|Add0~29 .extended_lut = "off";
defparam \COMP_SYNC|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \COMP_SYNC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y45_N8
dffeas \COMP_SYNC|h_count[2]~DUPLICATE (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\COMP_SYNC|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\COMP_SYNC|LessThan0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|h_count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|h_count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \COMP_SYNC|h_count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y45_N39
cyclonev_lcell_comb \COMP_SYNC|Add0~25 (
// Equation(s):
// \COMP_SYNC|Add0~25_sumout  = SUM(( \COMP_SYNC|h_count [3] ) + ( GND ) + ( \COMP_SYNC|Add0~30  ))
// \COMP_SYNC|Add0~26  = CARRY(( \COMP_SYNC|h_count [3] ) + ( GND ) + ( \COMP_SYNC|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\COMP_SYNC|h_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\COMP_SYNC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\COMP_SYNC|Add0~25_sumout ),
	.cout(\COMP_SYNC|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|Add0~25 .extended_lut = "off";
defparam \COMP_SYNC|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \COMP_SYNC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y45_N9
cyclonev_lcell_comb \COMP_SYNC|h_count[3]~feeder (
// Equation(s):
// \COMP_SYNC|h_count[3]~feeder_combout  = ( \COMP_SYNC|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\COMP_SYNC|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|h_count[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|h_count[3]~feeder .extended_lut = "off";
defparam \COMP_SYNC|h_count[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \COMP_SYNC|h_count[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y45_N11
dffeas \COMP_SYNC|h_count[3] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|h_count[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\COMP_SYNC|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|h_count[3] .is_wysiwyg = "true";
defparam \COMP_SYNC|h_count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y45_N42
cyclonev_lcell_comb \COMP_SYNC|Add0~13 (
// Equation(s):
// \COMP_SYNC|Add0~13_sumout  = SUM(( \COMP_SYNC|h_count [4] ) + ( GND ) + ( \COMP_SYNC|Add0~26  ))
// \COMP_SYNC|Add0~14  = CARRY(( \COMP_SYNC|h_count [4] ) + ( GND ) + ( \COMP_SYNC|Add0~26  ))

	.dataa(gnd),
	.datab(!\COMP_SYNC|h_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\COMP_SYNC|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\COMP_SYNC|Add0~13_sumout ),
	.cout(\COMP_SYNC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|Add0~13 .extended_lut = "off";
defparam \COMP_SYNC|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \COMP_SYNC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y45_N15
cyclonev_lcell_comb \COMP_SYNC|h_count[4]~feeder (
// Equation(s):
// \COMP_SYNC|h_count[4]~feeder_combout  = ( \COMP_SYNC|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\COMP_SYNC|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|h_count[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|h_count[4]~feeder .extended_lut = "off";
defparam \COMP_SYNC|h_count[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \COMP_SYNC|h_count[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y45_N17
dffeas \COMP_SYNC|h_count[4] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|h_count[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\COMP_SYNC|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|h_count[4] .is_wysiwyg = "true";
defparam \COMP_SYNC|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y45_N45
cyclonev_lcell_comb \COMP_SYNC|Add0~17 (
// Equation(s):
// \COMP_SYNC|Add0~17_sumout  = SUM(( \COMP_SYNC|h_count [5] ) + ( GND ) + ( \COMP_SYNC|Add0~14  ))
// \COMP_SYNC|Add0~18  = CARRY(( \COMP_SYNC|h_count [5] ) + ( GND ) + ( \COMP_SYNC|Add0~14  ))

	.dataa(!\COMP_SYNC|h_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\COMP_SYNC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\COMP_SYNC|Add0~17_sumout ),
	.cout(\COMP_SYNC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|Add0~17 .extended_lut = "off";
defparam \COMP_SYNC|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \COMP_SYNC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y45_N5
dffeas \COMP_SYNC|h_count[5] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\COMP_SYNC|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\COMP_SYNC|LessThan0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|h_count[5] .is_wysiwyg = "true";
defparam \COMP_SYNC|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y45_N48
cyclonev_lcell_comb \COMP_SYNC|Add0~21 (
// Equation(s):
// \COMP_SYNC|Add0~21_sumout  = SUM(( \COMP_SYNC|h_count [6] ) + ( GND ) + ( \COMP_SYNC|Add0~18  ))
// \COMP_SYNC|Add0~22  = CARRY(( \COMP_SYNC|h_count [6] ) + ( GND ) + ( \COMP_SYNC|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\COMP_SYNC|h_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\COMP_SYNC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\COMP_SYNC|Add0~21_sumout ),
	.cout(\COMP_SYNC|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|Add0~21 .extended_lut = "off";
defparam \COMP_SYNC|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \COMP_SYNC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y45_N20
dffeas \COMP_SYNC|h_count[6] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\COMP_SYNC|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\COMP_SYNC|LessThan0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|h_count[6] .is_wysiwyg = "true";
defparam \COMP_SYNC|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y45_N18
cyclonev_lcell_comb \COMP_SYNC|LessThan0~1 (
// Equation(s):
// \COMP_SYNC|LessThan0~1_combout  = (!\COMP_SYNC|h_count [5] & !\COMP_SYNC|h_count [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\COMP_SYNC|h_count [5]),
	.datad(!\COMP_SYNC|h_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|LessThan0~1 .extended_lut = "off";
defparam \COMP_SYNC|LessThan0~1 .lut_mask = 64'hF000F000F000F000;
defparam \COMP_SYNC|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y45_N51
cyclonev_lcell_comb \COMP_SYNC|Add0~1 (
// Equation(s):
// \COMP_SYNC|Add0~1_sumout  = SUM(( \COMP_SYNC|h_count [7] ) + ( GND ) + ( \COMP_SYNC|Add0~22  ))
// \COMP_SYNC|Add0~2  = CARRY(( \COMP_SYNC|h_count [7] ) + ( GND ) + ( \COMP_SYNC|Add0~22  ))

	.dataa(!\COMP_SYNC|h_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\COMP_SYNC|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\COMP_SYNC|Add0~1_sumout ),
	.cout(\COMP_SYNC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|Add0~1 .extended_lut = "off";
defparam \COMP_SYNC|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \COMP_SYNC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y45_N2
dffeas \COMP_SYNC|h_count[7] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\COMP_SYNC|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\COMP_SYNC|LessThan0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|h_count[7] .is_wysiwyg = "true";
defparam \COMP_SYNC|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y45_N54
cyclonev_lcell_comb \COMP_SYNC|Add0~5 (
// Equation(s):
// \COMP_SYNC|Add0~5_sumout  = SUM(( \COMP_SYNC|h_count [8] ) + ( GND ) + ( \COMP_SYNC|Add0~2  ))
// \COMP_SYNC|Add0~6  = CARRY(( \COMP_SYNC|h_count [8] ) + ( GND ) + ( \COMP_SYNC|Add0~2  ))

	.dataa(gnd),
	.datab(!\COMP_SYNC|h_count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\COMP_SYNC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\COMP_SYNC|Add0~5_sumout ),
	.cout(\COMP_SYNC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|Add0~5 .extended_lut = "off";
defparam \COMP_SYNC|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \COMP_SYNC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y45_N57
cyclonev_lcell_comb \COMP_SYNC|Add0~9 (
// Equation(s):
// \COMP_SYNC|Add0~9_sumout  = SUM(( \COMP_SYNC|h_count [9] ) + ( GND ) + ( \COMP_SYNC|Add0~6  ))

	.dataa(!\COMP_SYNC|h_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\COMP_SYNC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\COMP_SYNC|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|Add0~9 .extended_lut = "off";
defparam \COMP_SYNC|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \COMP_SYNC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y45_N23
dffeas \COMP_SYNC|h_count[9] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\COMP_SYNC|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\COMP_SYNC|LessThan0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|h_count[9] .is_wysiwyg = "true";
defparam \COMP_SYNC|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y45_N21
cyclonev_lcell_comb \COMP_SYNC|LessThan0~2 (
// Equation(s):
// \COMP_SYNC|LessThan0~2_combout  = (\COMP_SYNC|h_count [8] & \COMP_SYNC|h_count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\COMP_SYNC|h_count [8]),
	.datad(!\COMP_SYNC|h_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|LessThan0~2 .extended_lut = "off";
defparam \COMP_SYNC|LessThan0~2 .lut_mask = 64'h000F000F000F000F;
defparam \COMP_SYNC|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y45_N7
dffeas \COMP_SYNC|h_count[2] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\COMP_SYNC|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\COMP_SYNC|LessThan0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|h_count[2] .is_wysiwyg = "true";
defparam \COMP_SYNC|h_count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y45_N0
cyclonev_lcell_comb \COMP_SYNC|LessThan0~0 (
// Equation(s):
// \COMP_SYNC|LessThan0~0_combout  = ( !\COMP_SYNC|h_count [7] & ( \COMP_SYNC|h_count [3] & ( (!\COMP_SYNC|h_count [2]) # ((!\COMP_SYNC|h_count [1]) # ((!\COMP_SYNC|h_count [0]) # (!\COMP_SYNC|h_count [4]))) ) ) ) # ( !\COMP_SYNC|h_count [7] & ( 
// !\COMP_SYNC|h_count [3] ) )

	.dataa(!\COMP_SYNC|h_count [2]),
	.datab(!\COMP_SYNC|h_count [1]),
	.datac(!\COMP_SYNC|h_count [0]),
	.datad(!\COMP_SYNC|h_count [4]),
	.datae(!\COMP_SYNC|h_count [7]),
	.dataf(!\COMP_SYNC|h_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|LessThan0~0 .extended_lut = "off";
defparam \COMP_SYNC|LessThan0~0 .lut_mask = 64'hFFFF0000FFFE0000;
defparam \COMP_SYNC|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N12
cyclonev_lcell_comb \COMP_SYNC|LessThan0~3 (
// Equation(s):
// \COMP_SYNC|LessThan0~3_combout  = ( \COMP_SYNC|LessThan0~0_combout  & ( (!\COMP_SYNC|LessThan0~2_combout ) # (\COMP_SYNC|LessThan0~1_combout ) ) ) # ( !\COMP_SYNC|LessThan0~0_combout  & ( !\COMP_SYNC|LessThan0~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\COMP_SYNC|LessThan0~1_combout ),
	.datad(!\COMP_SYNC|LessThan0~2_combout ),
	.datae(gnd),
	.dataf(!\COMP_SYNC|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|LessThan0~3 .extended_lut = "off";
defparam \COMP_SYNC|LessThan0~3 .lut_mask = 64'hFF00FF00FF0FFF0F;
defparam \COMP_SYNC|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y43_N37
dffeas \COMP_SYNC|h_count[8] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\COMP_SYNC|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\COMP_SYNC|LessThan0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|h_count[8] .is_wysiwyg = "true";
defparam \COMP_SYNC|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y45_N27
cyclonev_lcell_comb \COMP_SYNC|process_0~0 (
// Equation(s):
// \COMP_SYNC|process_0~0_combout  = ( \COMP_SYNC|Add0~21_sumout  & ( (\COMP_SYNC|Add0~13_sumout  & \COMP_SYNC|Add0~17_sumout ) ) ) # ( !\COMP_SYNC|Add0~21_sumout  & ( (!\COMP_SYNC|Add0~13_sumout  & !\COMP_SYNC|Add0~17_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\COMP_SYNC|Add0~13_sumout ),
	.datad(!\COMP_SYNC|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\COMP_SYNC|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|process_0~0 .extended_lut = "off";
defparam \COMP_SYNC|process_0~0 .lut_mask = 64'hF000F000000F000F;
defparam \COMP_SYNC|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y45_N24
cyclonev_lcell_comb \COMP_SYNC|process_0~1 (
// Equation(s):
// \COMP_SYNC|process_0~1_combout  = ( \COMP_SYNC|Add0~1_sumout  & ( ((!\COMP_SYNC|Add0~9_sumout ) # ((!\COMP_SYNC|LessThan0~3_combout ) # (\COMP_SYNC|process_0~0_combout ))) # (\COMP_SYNC|Add0~5_sumout ) ) ) # ( !\COMP_SYNC|Add0~1_sumout  )

	.dataa(!\COMP_SYNC|Add0~5_sumout ),
	.datab(!\COMP_SYNC|Add0~9_sumout ),
	.datac(!\COMP_SYNC|LessThan0~3_combout ),
	.datad(!\COMP_SYNC|process_0~0_combout ),
	.datae(gnd),
	.dataf(!\COMP_SYNC|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|process_0~1 .extended_lut = "off";
defparam \COMP_SYNC|process_0~1 .lut_mask = 64'hFFFFFFFFFDFFFDFF;
defparam \COMP_SYNC|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y45_N26
dffeas \COMP_SYNC|h_sync (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|process_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|h_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|h_sync .is_wysiwyg = "true";
defparam \COMP_SYNC|h_sync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N21
cyclonev_lcell_comb \COMP_SYNC|v_count[7]~feeder (
// Equation(s):
// \COMP_SYNC|v_count[7]~feeder_combout  = \COMP_SYNC|Add1~17_sumout 

	.dataa(!\COMP_SYNC|Add1~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|v_count[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|v_count[7]~feeder .extended_lut = "off";
defparam \COMP_SYNC|v_count[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \COMP_SYNC|v_count[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N30
cyclonev_lcell_comb \COMP_SYNC|Add1~37 (
// Equation(s):
// \COMP_SYNC|Add1~37_sumout  = SUM(( \COMP_SYNC|v_count [0] ) + ( VCC ) + ( !VCC ))
// \COMP_SYNC|Add1~38  = CARRY(( \COMP_SYNC|v_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\COMP_SYNC|v_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\COMP_SYNC|Add1~37_sumout ),
	.cout(\COMP_SYNC|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|Add1~37 .extended_lut = "off";
defparam \COMP_SYNC|Add1~37 .lut_mask = 64'h0000000000000F0F;
defparam \COMP_SYNC|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N30
cyclonev_lcell_comb \COMP_SYNC|v_count[0]~feeder (
// Equation(s):
// \COMP_SYNC|v_count[0]~feeder_combout  = ( \COMP_SYNC|Add1~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\COMP_SYNC|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|v_count[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|v_count[0]~feeder .extended_lut = "off";
defparam \COMP_SYNC|v_count[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \COMP_SYNC|v_count[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y43_N31
dffeas \COMP_SYNC|v_count[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|v_count[0]~feeder_combout ),
	.asdata(\COMP_SYNC|v_count [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_SYNC|v_count~3_combout ),
	.sload(\COMP_SYNC|LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|v_count[0] .is_wysiwyg = "true";
defparam \COMP_SYNC|v_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N33
cyclonev_lcell_comb \COMP_SYNC|Add1~21 (
// Equation(s):
// \COMP_SYNC|Add1~21_sumout  = SUM(( \COMP_SYNC|v_count [1] ) + ( GND ) + ( \COMP_SYNC|Add1~38  ))
// \COMP_SYNC|Add1~22  = CARRY(( \COMP_SYNC|v_count [1] ) + ( GND ) + ( \COMP_SYNC|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\COMP_SYNC|v_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\COMP_SYNC|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\COMP_SYNC|Add1~21_sumout ),
	.cout(\COMP_SYNC|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|Add1~21 .extended_lut = "off";
defparam \COMP_SYNC|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \COMP_SYNC|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N27
cyclonev_lcell_comb \COMP_SYNC|v_count[1]~feeder (
// Equation(s):
// \COMP_SYNC|v_count[1]~feeder_combout  = ( \COMP_SYNC|Add1~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\COMP_SYNC|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|v_count[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|v_count[1]~feeder .extended_lut = "off";
defparam \COMP_SYNC|v_count[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \COMP_SYNC|v_count[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y43_N29
dffeas \COMP_SYNC|v_count[1] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|v_count[1]~feeder_combout ),
	.asdata(\COMP_SYNC|v_count [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_SYNC|v_count~3_combout ),
	.sload(\COMP_SYNC|LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|v_count[1] .is_wysiwyg = "true";
defparam \COMP_SYNC|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N36
cyclonev_lcell_comb \COMP_SYNC|Add1~25 (
// Equation(s):
// \COMP_SYNC|Add1~25_sumout  = SUM(( \COMP_SYNC|v_count [2] ) + ( GND ) + ( \COMP_SYNC|Add1~22  ))
// \COMP_SYNC|Add1~26  = CARRY(( \COMP_SYNC|v_count [2] ) + ( GND ) + ( \COMP_SYNC|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\COMP_SYNC|v_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\COMP_SYNC|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\COMP_SYNC|Add1~25_sumout ),
	.cout(\COMP_SYNC|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|Add1~25 .extended_lut = "off";
defparam \COMP_SYNC|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \COMP_SYNC|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N6
cyclonev_lcell_comb \COMP_SYNC|v_count[2]~feeder (
// Equation(s):
// \COMP_SYNC|v_count[2]~feeder_combout  = \COMP_SYNC|Add1~25_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\COMP_SYNC|Add1~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|v_count[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|v_count[2]~feeder .extended_lut = "off";
defparam \COMP_SYNC|v_count[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \COMP_SYNC|v_count[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y43_N7
dffeas \COMP_SYNC|v_count[2] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|v_count[2]~feeder_combout ),
	.asdata(\COMP_SYNC|v_count [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_SYNC|v_count~3_combout ),
	.sload(\COMP_SYNC|LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|v_count[2] .is_wysiwyg = "true";
defparam \COMP_SYNC|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N39
cyclonev_lcell_comb \COMP_SYNC|Add1~29 (
// Equation(s):
// \COMP_SYNC|Add1~29_sumout  = SUM(( \COMP_SYNC|v_count [3] ) + ( GND ) + ( \COMP_SYNC|Add1~26  ))
// \COMP_SYNC|Add1~30  = CARRY(( \COMP_SYNC|v_count [3] ) + ( GND ) + ( \COMP_SYNC|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\COMP_SYNC|v_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\COMP_SYNC|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\COMP_SYNC|Add1~29_sumout ),
	.cout(\COMP_SYNC|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|Add1~29 .extended_lut = "off";
defparam \COMP_SYNC|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \COMP_SYNC|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N9
cyclonev_lcell_comb \COMP_SYNC|v_count[3]~feeder (
// Equation(s):
// \COMP_SYNC|v_count[3]~feeder_combout  = ( \COMP_SYNC|Add1~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\COMP_SYNC|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|v_count[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|v_count[3]~feeder .extended_lut = "off";
defparam \COMP_SYNC|v_count[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \COMP_SYNC|v_count[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y43_N10
dffeas \COMP_SYNC|v_count[3] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|v_count[3]~feeder_combout ),
	.asdata(\COMP_SYNC|v_count [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_SYNC|v_count~3_combout ),
	.sload(\COMP_SYNC|LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|v_count[3] .is_wysiwyg = "true";
defparam \COMP_SYNC|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N57
cyclonev_lcell_comb \COMP_SYNC|v_count~1 (
// Equation(s):
// \COMP_SYNC|v_count~1_combout  = ( \COMP_SYNC|v_count [2] & ( \COMP_SYNC|v_count [3] ) )

	.dataa(!\COMP_SYNC|v_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\COMP_SYNC|v_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|v_count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|v_count~1 .extended_lut = "off";
defparam \COMP_SYNC|v_count~1 .lut_mask = 64'h0000000055555555;
defparam \COMP_SYNC|v_count~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N42
cyclonev_lcell_comb \COMP_SYNC|Add1~33 (
// Equation(s):
// \COMP_SYNC|Add1~33_sumout  = SUM(( \COMP_SYNC|v_count [4] ) + ( GND ) + ( \COMP_SYNC|Add1~30  ))
// \COMP_SYNC|Add1~34  = CARRY(( \COMP_SYNC|v_count [4] ) + ( GND ) + ( \COMP_SYNC|Add1~30  ))

	.dataa(gnd),
	.datab(!\COMP_SYNC|v_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\COMP_SYNC|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\COMP_SYNC|Add1~33_sumout ),
	.cout(\COMP_SYNC|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|Add1~33 .extended_lut = "off";
defparam \COMP_SYNC|Add1~33 .lut_mask = 64'h0000FFFF00003333;
defparam \COMP_SYNC|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N12
cyclonev_lcell_comb \COMP_SYNC|v_count[4]~feeder (
// Equation(s):
// \COMP_SYNC|v_count[4]~feeder_combout  = ( \COMP_SYNC|Add1~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\COMP_SYNC|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|v_count[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|v_count[4]~feeder .extended_lut = "off";
defparam \COMP_SYNC|v_count[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \COMP_SYNC|v_count[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y43_N14
dffeas \COMP_SYNC|v_count[4] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|v_count[4]~feeder_combout ),
	.asdata(\COMP_SYNC|v_count [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_SYNC|v_count~3_combout ),
	.sload(\COMP_SYNC|LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|v_count[4] .is_wysiwyg = "true";
defparam \COMP_SYNC|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N45
cyclonev_lcell_comb \COMP_SYNC|Add1~5 (
// Equation(s):
// \COMP_SYNC|Add1~5_sumout  = SUM(( \COMP_SYNC|v_count[5]~DUPLICATE_q  ) + ( GND ) + ( \COMP_SYNC|Add1~34  ))
// \COMP_SYNC|Add1~6  = CARRY(( \COMP_SYNC|v_count[5]~DUPLICATE_q  ) + ( GND ) + ( \COMP_SYNC|Add1~34  ))

	.dataa(!\COMP_SYNC|v_count[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\COMP_SYNC|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\COMP_SYNC|Add1~5_sumout ),
	.cout(\COMP_SYNC|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|Add1~5 .extended_lut = "off";
defparam \COMP_SYNC|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \COMP_SYNC|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N54
cyclonev_lcell_comb \COMP_SYNC|v_count[5]~feeder (
// Equation(s):
// \COMP_SYNC|v_count[5]~feeder_combout  = \COMP_SYNC|Add1~5_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\COMP_SYNC|Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|v_count[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|v_count[5]~feeder .extended_lut = "off";
defparam \COMP_SYNC|v_count[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \COMP_SYNC|v_count[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y43_N56
dffeas \COMP_SYNC|v_count[5] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|v_count[5]~feeder_combout ),
	.asdata(\COMP_SYNC|v_count [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_SYNC|v_count~3_combout ),
	.sload(\COMP_SYNC|LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|v_count[5] .is_wysiwyg = "true";
defparam \COMP_SYNC|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y43_N55
dffeas \COMP_SYNC|v_count[5]~DUPLICATE (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|v_count[5]~feeder_combout ),
	.asdata(\COMP_SYNC|v_count [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_SYNC|v_count~3_combout ),
	.sload(\COMP_SYNC|LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|v_count[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|v_count[5]~DUPLICATE .is_wysiwyg = "true";
defparam \COMP_SYNC|v_count[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N48
cyclonev_lcell_comb \COMP_SYNC|Add1~13 (
// Equation(s):
// \COMP_SYNC|Add1~13_sumout  = SUM(( \COMP_SYNC|v_count [6] ) + ( GND ) + ( \COMP_SYNC|Add1~6  ))
// \COMP_SYNC|Add1~14  = CARRY(( \COMP_SYNC|v_count [6] ) + ( GND ) + ( \COMP_SYNC|Add1~6  ))

	.dataa(gnd),
	.datab(!\COMP_SYNC|v_count [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\COMP_SYNC|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\COMP_SYNC|Add1~13_sumout ),
	.cout(\COMP_SYNC|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|Add1~13 .extended_lut = "off";
defparam \COMP_SYNC|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \COMP_SYNC|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N0
cyclonev_lcell_comb \COMP_SYNC|v_count[6]~feeder (
// Equation(s):
// \COMP_SYNC|v_count[6]~feeder_combout  = ( \COMP_SYNC|Add1~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\COMP_SYNC|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|v_count[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|v_count[6]~feeder .extended_lut = "off";
defparam \COMP_SYNC|v_count[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \COMP_SYNC|v_count[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y43_N1
dffeas \COMP_SYNC|v_count[6] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|v_count[6]~feeder_combout ),
	.asdata(\COMP_SYNC|v_count [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_SYNC|v_count~3_combout ),
	.sload(\COMP_SYNC|LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|v_count[6] .is_wysiwyg = "true";
defparam \COMP_SYNC|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N51
cyclonev_lcell_comb \COMP_SYNC|Add1~17 (
// Equation(s):
// \COMP_SYNC|Add1~17_sumout  = SUM(( \COMP_SYNC|v_count[7]~DUPLICATE_q  ) + ( GND ) + ( \COMP_SYNC|Add1~14  ))
// \COMP_SYNC|Add1~18  = CARRY(( \COMP_SYNC|v_count[7]~DUPLICATE_q  ) + ( GND ) + ( \COMP_SYNC|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\COMP_SYNC|v_count[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\COMP_SYNC|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\COMP_SYNC|Add1~17_sumout ),
	.cout(\COMP_SYNC|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|Add1~17 .extended_lut = "off";
defparam \COMP_SYNC|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \COMP_SYNC|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N54
cyclonev_lcell_comb \COMP_SYNC|Add1~9 (
// Equation(s):
// \COMP_SYNC|Add1~9_sumout  = SUM(( \COMP_SYNC|v_count[8]~DUPLICATE_q  ) + ( GND ) + ( \COMP_SYNC|Add1~18  ))
// \COMP_SYNC|Add1~10  = CARRY(( \COMP_SYNC|v_count[8]~DUPLICATE_q  ) + ( GND ) + ( \COMP_SYNC|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\COMP_SYNC|v_count[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\COMP_SYNC|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\COMP_SYNC|Add1~9_sumout ),
	.cout(\COMP_SYNC|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|Add1~9 .extended_lut = "off";
defparam \COMP_SYNC|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \COMP_SYNC|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N57
cyclonev_lcell_comb \COMP_SYNC|v_count[8]~feeder (
// Equation(s):
// \COMP_SYNC|v_count[8]~feeder_combout  = ( \COMP_SYNC|Add1~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\COMP_SYNC|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|v_count[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|v_count[8]~feeder .extended_lut = "off";
defparam \COMP_SYNC|v_count[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \COMP_SYNC|v_count[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y43_N58
dffeas \COMP_SYNC|v_count[8]~DUPLICATE (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|v_count[8]~feeder_combout ),
	.asdata(\COMP_SYNC|v_count[8]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_SYNC|v_count~3_combout ),
	.sload(\COMP_SYNC|LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|v_count[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|v_count[8]~DUPLICATE .is_wysiwyg = "true";
defparam \COMP_SYNC|v_count[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N15
cyclonev_lcell_comb \COMP_SYNC|v_count~2 (
// Equation(s):
// \COMP_SYNC|v_count~2_combout  = ( !\COMP_SYNC|v_count [4] & ( (!\COMP_SYNC|v_count[5]~DUPLICATE_q  & (!\COMP_SYNC|v_count[8]~DUPLICATE_q  & (!\COMP_SYNC|v_count [6] & !\COMP_SYNC|v_count[7]~DUPLICATE_q ))) ) )

	.dataa(!\COMP_SYNC|v_count[5]~DUPLICATE_q ),
	.datab(!\COMP_SYNC|v_count[8]~DUPLICATE_q ),
	.datac(!\COMP_SYNC|v_count [6]),
	.datad(!\COMP_SYNC|v_count[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\COMP_SYNC|v_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|v_count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|v_count~2 .extended_lut = "off";
defparam \COMP_SYNC|v_count~2 .lut_mask = 64'h8000800000000000;
defparam \COMP_SYNC|v_count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y43_N49
dffeas \COMP_SYNC|v_count[9]~DUPLICATE (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|v_count[9]~feeder_combout ),
	.asdata(\COMP_SYNC|v_count [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_SYNC|v_count~3_combout ),
	.sload(\COMP_SYNC|LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|v_count[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|v_count[9]~DUPLICATE .is_wysiwyg = "true";
defparam \COMP_SYNC|v_count[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N57
cyclonev_lcell_comb \COMP_SYNC|Add1~1 (
// Equation(s):
// \COMP_SYNC|Add1~1_sumout  = SUM(( \COMP_SYNC|v_count[9]~DUPLICATE_q  ) + ( GND ) + ( \COMP_SYNC|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\COMP_SYNC|v_count[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\COMP_SYNC|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\COMP_SYNC|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|Add1~1 .extended_lut = "off";
defparam \COMP_SYNC|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \COMP_SYNC|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N48
cyclonev_lcell_comb \COMP_SYNC|v_count[9]~feeder (
// Equation(s):
// \COMP_SYNC|v_count[9]~feeder_combout  = \COMP_SYNC|Add1~1_sumout 

	.dataa(gnd),
	.datab(!\COMP_SYNC|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|v_count[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|v_count[9]~feeder .extended_lut = "off";
defparam \COMP_SYNC|v_count[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \COMP_SYNC|v_count[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y43_N50
dffeas \COMP_SYNC|v_count[9] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|v_count[9]~feeder_combout ),
	.asdata(\COMP_SYNC|v_count [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_SYNC|v_count~3_combout ),
	.sload(\COMP_SYNC|LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|v_count[9] .is_wysiwyg = "true";
defparam \COMP_SYNC|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N42
cyclonev_lcell_comb \COMP_SYNC|v_count~3 (
// Equation(s):
// \COMP_SYNC|v_count~3_combout  = ( \COMP_SYNC|LessThan0~1_combout  & ( \COMP_SYNC|v_count [9] & ( (\COMP_SYNC|LessThan0~2_combout  & (!\COMP_SYNC|LessThan0~0_combout  & ((!\COMP_SYNC|v_count~2_combout ) # (\COMP_SYNC|v_count~1_combout )))) ) ) ) # ( 
// !\COMP_SYNC|LessThan0~1_combout  & ( \COMP_SYNC|v_count [9] & ( (\COMP_SYNC|LessThan0~2_combout  & ((!\COMP_SYNC|v_count~2_combout ) # (\COMP_SYNC|v_count~1_combout ))) ) ) )

	.dataa(!\COMP_SYNC|LessThan0~2_combout ),
	.datab(!\COMP_SYNC|v_count~1_combout ),
	.datac(!\COMP_SYNC|v_count~2_combout ),
	.datad(!\COMP_SYNC|LessThan0~0_combout ),
	.datae(!\COMP_SYNC|LessThan0~1_combout ),
	.dataf(!\COMP_SYNC|v_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|v_count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|v_count~3 .extended_lut = "off";
defparam \COMP_SYNC|v_count~3 .lut_mask = 64'h0000000051515100;
defparam \COMP_SYNC|v_count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y43_N23
dffeas \COMP_SYNC|v_count[7]~DUPLICATE (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|v_count[7]~feeder_combout ),
	.asdata(\COMP_SYNC|v_count[7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_SYNC|v_count~3_combout ),
	.sload(\COMP_SYNC|LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|v_count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|v_count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \COMP_SYNC|v_count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y43_N22
dffeas \COMP_SYNC|v_count[7] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|v_count[7]~feeder_combout ),
	.asdata(\COMP_SYNC|v_count[7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_SYNC|v_count~3_combout ),
	.sload(\COMP_SYNC|LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|v_count[7] .is_wysiwyg = "true";
defparam \COMP_SYNC|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N18
cyclonev_lcell_comb \COMP_SYNC|process_0~4 (
// Equation(s):
// \COMP_SYNC|process_0~4_combout  = ( \COMP_SYNC|v_count [7] & ( (!\COMP_SYNC|LessThan0~3_combout  & (\COMP_SYNC|Add1~17_sumout  & ((\COMP_SYNC|Add1~13_sumout )))) # (\COMP_SYNC|LessThan0~3_combout  & (((\COMP_SYNC|v_count [6])))) ) ) # ( 
// !\COMP_SYNC|v_count [7] & ( (\COMP_SYNC|Add1~17_sumout  & (\COMP_SYNC|Add1~13_sumout  & !\COMP_SYNC|LessThan0~3_combout )) ) )

	.dataa(!\COMP_SYNC|Add1~17_sumout ),
	.datab(!\COMP_SYNC|v_count [6]),
	.datac(!\COMP_SYNC|Add1~13_sumout ),
	.datad(!\COMP_SYNC|LessThan0~3_combout ),
	.datae(gnd),
	.dataf(!\COMP_SYNC|v_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|process_0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|process_0~4 .extended_lut = "off";
defparam \COMP_SYNC|process_0~4 .lut_mask = 64'h0500050005330533;
defparam \COMP_SYNC|process_0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N51
cyclonev_lcell_comb \COMP_SYNC|v_count~0 (
// Equation(s):
// \COMP_SYNC|v_count~0_combout  = ( \COMP_SYNC|v_count [9] & ( ((!\COMP_SYNC|LessThan0~2_combout ) # ((\COMP_SYNC|LessThan0~1_combout  & \COMP_SYNC|LessThan0~0_combout ))) # (\COMP_SYNC|Add1~1_sumout ) ) ) # ( !\COMP_SYNC|v_count [9] & ( 
// (\COMP_SYNC|Add1~1_sumout  & (\COMP_SYNC|LessThan0~2_combout  & ((!\COMP_SYNC|LessThan0~1_combout ) # (!\COMP_SYNC|LessThan0~0_combout )))) ) )

	.dataa(!\COMP_SYNC|LessThan0~1_combout ),
	.datab(!\COMP_SYNC|Add1~1_sumout ),
	.datac(!\COMP_SYNC|LessThan0~0_combout ),
	.datad(!\COMP_SYNC|LessThan0~2_combout ),
	.datae(gnd),
	.dataf(!\COMP_SYNC|v_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|v_count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|v_count~0 .extended_lut = "off";
defparam \COMP_SYNC|v_count~0 .lut_mask = 64'h00320032FF37FF37;
defparam \COMP_SYNC|v_count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y43_N59
dffeas \COMP_SYNC|v_count[8] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|v_count[8]~feeder_combout ),
	.asdata(\COMP_SYNC|v_count[8]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_SYNC|v_count~3_combout ),
	.sload(\COMP_SYNC|LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|v_count[8] .is_wysiwyg = "true";
defparam \COMP_SYNC|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N15
cyclonev_lcell_comb \COMP_SYNC|process_0~3 (
// Equation(s):
// \COMP_SYNC|process_0~3_combout  = ( \COMP_SYNC|Add1~9_sumout  & ( (!\COMP_SYNC|LessThan0~3_combout  & (\COMP_SYNC|Add1~5_sumout )) # (\COMP_SYNC|LessThan0~3_combout  & (((\COMP_SYNC|v_count [8] & \COMP_SYNC|v_count [5])))) ) ) # ( 
// !\COMP_SYNC|Add1~9_sumout  & ( (\COMP_SYNC|LessThan0~3_combout  & (\COMP_SYNC|v_count [8] & \COMP_SYNC|v_count [5])) ) )

	.dataa(!\COMP_SYNC|Add1~5_sumout ),
	.datab(!\COMP_SYNC|LessThan0~3_combout ),
	.datac(!\COMP_SYNC|v_count [8]),
	.datad(!\COMP_SYNC|v_count [5]),
	.datae(gnd),
	.dataf(!\COMP_SYNC|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|process_0~3 .extended_lut = "off";
defparam \COMP_SYNC|process_0~3 .lut_mask = 64'h0003000344474447;
defparam \COMP_SYNC|process_0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N24
cyclonev_lcell_comb \COMP_SYNC|process_0~2 (
// Equation(s):
// \COMP_SYNC|process_0~2_combout  = (\COMP_SYNC|v_count [3] & (!\COMP_SYNC|v_count [4] & (!\COMP_SYNC|v_count [2] & \COMP_SYNC|v_count [1])))

	.dataa(!\COMP_SYNC|v_count [3]),
	.datab(!\COMP_SYNC|v_count [4]),
	.datac(!\COMP_SYNC|v_count [2]),
	.datad(!\COMP_SYNC|v_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|process_0~2 .extended_lut = "off";
defparam \COMP_SYNC|process_0~2 .lut_mask = 64'h0040004000400040;
defparam \COMP_SYNC|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y43_N0
cyclonev_lcell_comb \COMP_SYNC|process_0~5 (
// Equation(s):
// \COMP_SYNC|process_0~5_combout  = ( !\COMP_SYNC|v_count~3_combout  & ( \COMP_SYNC|Add1~21_sumout  & ( ((!\COMP_SYNC|Add1~25_sumout  & (\COMP_SYNC|Add1~29_sumout  & !\COMP_SYNC|Add1~33_sumout ))) # (\COMP_SYNC|LessThan0~3_combout ) ) ) ) # ( 
// !\COMP_SYNC|v_count~3_combout  & ( !\COMP_SYNC|Add1~21_sumout  & ( \COMP_SYNC|LessThan0~3_combout  ) ) )

	.dataa(!\COMP_SYNC|Add1~25_sumout ),
	.datab(!\COMP_SYNC|Add1~29_sumout ),
	.datac(!\COMP_SYNC|LessThan0~3_combout ),
	.datad(!\COMP_SYNC|Add1~33_sumout ),
	.datae(!\COMP_SYNC|v_count~3_combout ),
	.dataf(!\COMP_SYNC|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|process_0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|process_0~5 .extended_lut = "off";
defparam \COMP_SYNC|process_0~5 .lut_mask = 64'h0F0F00002F0F0000;
defparam \COMP_SYNC|process_0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N51
cyclonev_lcell_comb \COMP_SYNC|process_0~6 (
// Equation(s):
// \COMP_SYNC|process_0~6_combout  = ( \COMP_SYNC|process_0~5_combout  & ( \COMP_SYNC|LessThan0~3_combout  & ( (!\COMP_SYNC|process_0~4_combout ) # (((!\COMP_SYNC|process_0~3_combout ) # (!\COMP_SYNC|process_0~2_combout )) # (\COMP_SYNC|v_count~0_combout )) 
// ) ) ) # ( !\COMP_SYNC|process_0~5_combout  & ( \COMP_SYNC|LessThan0~3_combout  ) ) # ( \COMP_SYNC|process_0~5_combout  & ( !\COMP_SYNC|LessThan0~3_combout  & ( (!\COMP_SYNC|process_0~4_combout ) # ((!\COMP_SYNC|process_0~3_combout ) # 
// (\COMP_SYNC|v_count~0_combout )) ) ) ) # ( !\COMP_SYNC|process_0~5_combout  & ( !\COMP_SYNC|LessThan0~3_combout  ) )

	.dataa(!\COMP_SYNC|process_0~4_combout ),
	.datab(!\COMP_SYNC|v_count~0_combout ),
	.datac(!\COMP_SYNC|process_0~3_combout ),
	.datad(!\COMP_SYNC|process_0~2_combout ),
	.datae(!\COMP_SYNC|process_0~5_combout ),
	.dataf(!\COMP_SYNC|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|process_0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|process_0~6 .extended_lut = "off";
defparam \COMP_SYNC|process_0~6 .lut_mask = 64'hFFFFFBFBFFFFFFFB;
defparam \COMP_SYNC|process_0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y43_N52
dffeas \COMP_SYNC|v_sync (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|process_0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|v_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|v_sync .is_wysiwyg = "true";
defparam \COMP_SYNC|v_sync .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \clk_clk~inputCLKENA0 (
	.inclk(\clk_clk~input_o ),
	.ena(vcc),
	.outclk(\clk_clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk_clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk_clk~inputCLKENA0 .disable_mode = "low";
defparam \clk_clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk_clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk_clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N3
cyclonev_lcell_comb \COMP_SYNC|row[0]~0 (
// Equation(s):
// \COMP_SYNC|row[0]~0_combout  = ( !\COMP_SYNC|v_count~3_combout  & ( (!\COMP_SYNC|LessThan0~3_combout  & (\COMP_SYNC|Add1~37_sumout )) # (\COMP_SYNC|LessThan0~3_combout  & ((\COMP_SYNC|v_count [0]))) ) )

	.dataa(!\COMP_SYNC|Add1~37_sumout ),
	.datab(!\COMP_SYNC|v_count [0]),
	.datac(!\COMP_SYNC|LessThan0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\COMP_SYNC|v_count~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|row[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|row[0]~0 .extended_lut = "off";
defparam \COMP_SYNC|row[0]~0 .lut_mask = 64'h5353535300000000;
defparam \COMP_SYNC|row[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N0
cyclonev_lcell_comb \COMP_SYNC|row[0]~1 (
// Equation(s):
// \COMP_SYNC|row[0]~1_combout  = ( \COMP_SYNC|row [0] & ( \COMP_SYNC|process_0~4_combout  & ( (!\COMP_SYNC|row[0]~0_combout ) # ((!\COMP_SYNC|v_count~3_combout  & ((\COMP_SYNC|v_count~0_combout ) # (\COMP_SYNC|process_0~3_combout )))) ) ) ) # ( 
// !\COMP_SYNC|row [0] & ( \COMP_SYNC|process_0~4_combout  & ( (!\COMP_SYNC|row[0]~0_combout  & (((!\COMP_SYNC|process_0~3_combout  & !\COMP_SYNC|v_count~0_combout )) # (\COMP_SYNC|v_count~3_combout ))) ) ) ) # ( \COMP_SYNC|row [0] & ( 
// !\COMP_SYNC|process_0~4_combout  & ( (!\COMP_SYNC|row[0]~0_combout ) # ((!\COMP_SYNC|v_count~3_combout  & \COMP_SYNC|v_count~0_combout )) ) ) ) # ( !\COMP_SYNC|row [0] & ( !\COMP_SYNC|process_0~4_combout  & ( (!\COMP_SYNC|row[0]~0_combout  & 
// ((!\COMP_SYNC|v_count~0_combout ) # (\COMP_SYNC|v_count~3_combout ))) ) ) )

	.dataa(!\COMP_SYNC|v_count~3_combout ),
	.datab(!\COMP_SYNC|process_0~3_combout ),
	.datac(!\COMP_SYNC|row[0]~0_combout ),
	.datad(!\COMP_SYNC|v_count~0_combout ),
	.datae(!\COMP_SYNC|row [0]),
	.dataf(!\COMP_SYNC|process_0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|row[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|row[0]~1 .extended_lut = "off";
defparam \COMP_SYNC|row[0]~1 .lut_mask = 64'hF050F0FAD050F2FA;
defparam \COMP_SYNC|row[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y43_N2
dffeas \COMP_SYNC|row[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|row[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|row [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|row[0] .is_wysiwyg = "true";
defparam \COMP_SYNC|row[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N12
cyclonev_lcell_comb \COMP_SYNC|row[0]~_wirecell (
// Equation(s):
// \COMP_SYNC|row[0]~_wirecell_combout  = ( !\COMP_SYNC|row [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\COMP_SYNC|row [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|row[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|row[0]~_wirecell .extended_lut = "off";
defparam \COMP_SYNC|row[0]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \COMP_SYNC|row[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N27
cyclonev_lcell_comb \COMP_SYNC|v_count~7 (
// Equation(s):
// \COMP_SYNC|v_count~7_combout  = ( \COMP_SYNC|Add1~9_sumout  & ( ((\COMP_SYNC|LessThan0~2_combout  & ((!\COMP_SYNC|LessThan0~1_combout ) # (!\COMP_SYNC|LessThan0~0_combout )))) # (\COMP_SYNC|v_count [8]) ) ) # ( !\COMP_SYNC|Add1~9_sumout  & ( 
// (\COMP_SYNC|v_count [8] & ((!\COMP_SYNC|LessThan0~2_combout ) # ((\COMP_SYNC|LessThan0~1_combout  & \COMP_SYNC|LessThan0~0_combout )))) ) )

	.dataa(!\COMP_SYNC|LessThan0~1_combout ),
	.datab(!\COMP_SYNC|LessThan0~0_combout ),
	.datac(!\COMP_SYNC|v_count [8]),
	.datad(!\COMP_SYNC|LessThan0~2_combout ),
	.datae(gnd),
	.dataf(!\COMP_SYNC|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|v_count~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|v_count~7 .extended_lut = "off";
defparam \COMP_SYNC|v_count~7 .lut_mask = 64'h0F010F010FEF0FEF;
defparam \COMP_SYNC|v_count~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N18
cyclonev_lcell_comb \COMP_SYNC|v_count~4 (
// Equation(s):
// \COMP_SYNC|v_count~4_combout  = ( \COMP_SYNC|LessThan0~2_combout  & ( (!\COMP_SYNC|LessThan0~1_combout  & (((\COMP_SYNC|Add1~5_sumout )))) # (\COMP_SYNC|LessThan0~1_combout  & ((!\COMP_SYNC|LessThan0~0_combout  & (\COMP_SYNC|Add1~5_sumout )) # 
// (\COMP_SYNC|LessThan0~0_combout  & ((\COMP_SYNC|v_count [5]))))) ) ) # ( !\COMP_SYNC|LessThan0~2_combout  & ( \COMP_SYNC|v_count [5] ) )

	.dataa(!\COMP_SYNC|LessThan0~1_combout ),
	.datab(!\COMP_SYNC|LessThan0~0_combout ),
	.datac(!\COMP_SYNC|Add1~5_sumout ),
	.datad(!\COMP_SYNC|v_count [5]),
	.datae(gnd),
	.dataf(!\COMP_SYNC|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|v_count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|v_count~4 .extended_lut = "off";
defparam \COMP_SYNC|v_count~4 .lut_mask = 64'h00FF00FF0E1F0E1F;
defparam \COMP_SYNC|v_count~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N21
cyclonev_lcell_comb \COMP_SYNC|v_count~5 (
// Equation(s):
// \COMP_SYNC|v_count~5_combout  = ( \COMP_SYNC|Add1~13_sumout  & ( ((\COMP_SYNC|LessThan0~2_combout  & ((!\COMP_SYNC|LessThan0~1_combout ) # (!\COMP_SYNC|LessThan0~0_combout )))) # (\COMP_SYNC|v_count [6]) ) ) # ( !\COMP_SYNC|Add1~13_sumout  & ( 
// (\COMP_SYNC|v_count [6] & ((!\COMP_SYNC|LessThan0~2_combout ) # ((\COMP_SYNC|LessThan0~1_combout  & \COMP_SYNC|LessThan0~0_combout )))) ) )

	.dataa(!\COMP_SYNC|LessThan0~1_combout ),
	.datab(!\COMP_SYNC|LessThan0~0_combout ),
	.datac(!\COMP_SYNC|LessThan0~2_combout ),
	.datad(!\COMP_SYNC|v_count [6]),
	.datae(gnd),
	.dataf(!\COMP_SYNC|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|v_count~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|v_count~5 .extended_lut = "off";
defparam \COMP_SYNC|v_count~5 .lut_mask = 64'h00F100F10EFF0EFF;
defparam \COMP_SYNC|v_count~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N24
cyclonev_lcell_comb \COMP_SYNC|v_count~6 (
// Equation(s):
// \COMP_SYNC|v_count~6_combout  = ( \COMP_SYNC|v_count [7] & ( ((!\COMP_SYNC|LessThan0~2_combout ) # ((\COMP_SYNC|LessThan0~1_combout  & \COMP_SYNC|LessThan0~0_combout ))) # (\COMP_SYNC|Add1~17_sumout ) ) ) # ( !\COMP_SYNC|v_count [7] & ( 
// (\COMP_SYNC|Add1~17_sumout  & (\COMP_SYNC|LessThan0~2_combout  & ((!\COMP_SYNC|LessThan0~1_combout ) # (!\COMP_SYNC|LessThan0~0_combout )))) ) )

	.dataa(!\COMP_SYNC|LessThan0~1_combout ),
	.datab(!\COMP_SYNC|LessThan0~0_combout ),
	.datac(!\COMP_SYNC|Add1~17_sumout ),
	.datad(!\COMP_SYNC|LessThan0~2_combout ),
	.datae(gnd),
	.dataf(!\COMP_SYNC|v_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|v_count~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|v_count~6 .extended_lut = "off";
defparam \COMP_SYNC|v_count~6 .lut_mask = 64'h000E000EFF1FFF1F;
defparam \COMP_SYNC|v_count~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N6
cyclonev_lcell_comb \COMP_SYNC|LessThan7~0 (
// Equation(s):
// \COMP_SYNC|LessThan7~0_combout  = ( \COMP_SYNC|v_count~5_combout  & ( \COMP_SYNC|v_count~6_combout  & ( ((!\COMP_SYNC|v_count~0_combout  & ((!\COMP_SYNC|v_count~7_combout ) # (!\COMP_SYNC|v_count~4_combout )))) # (\COMP_SYNC|v_count~3_combout ) ) ) ) # ( 
// !\COMP_SYNC|v_count~5_combout  & ( \COMP_SYNC|v_count~6_combout  & ( (!\COMP_SYNC|v_count~0_combout ) # (\COMP_SYNC|v_count~3_combout ) ) ) ) # ( \COMP_SYNC|v_count~5_combout  & ( !\COMP_SYNC|v_count~6_combout  & ( (!\COMP_SYNC|v_count~0_combout ) # 
// (\COMP_SYNC|v_count~3_combout ) ) ) ) # ( !\COMP_SYNC|v_count~5_combout  & ( !\COMP_SYNC|v_count~6_combout  & ( (!\COMP_SYNC|v_count~0_combout ) # (\COMP_SYNC|v_count~3_combout ) ) ) )

	.dataa(!\COMP_SYNC|v_count~0_combout ),
	.datab(!\COMP_SYNC|v_count~3_combout ),
	.datac(!\COMP_SYNC|v_count~7_combout ),
	.datad(!\COMP_SYNC|v_count~4_combout ),
	.datae(!\COMP_SYNC|v_count~5_combout ),
	.dataf(!\COMP_SYNC|v_count~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|LessThan7~0 .extended_lut = "off";
defparam \COMP_SYNC|LessThan7~0 .lut_mask = 64'hBBBBBBBBBBBBBBB3;
defparam \COMP_SYNC|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y43_N35
dffeas \COMP_SYNC|row[1] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|Add1~21_sumout ),
	.asdata(\COMP_SYNC|v_count [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_SYNC|v_count~3_combout ),
	.sload(\COMP_SYNC|LessThan0~3_combout ),
	.ena(\COMP_SYNC|LessThan7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|row [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|row[1] .is_wysiwyg = "true";
defparam \COMP_SYNC|row[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y43_N38
dffeas \COMP_SYNC|row[2] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|Add1~25_sumout ),
	.asdata(\COMP_SYNC|v_count [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_SYNC|v_count~3_combout ),
	.sload(\COMP_SYNC|LessThan0~3_combout ),
	.ena(\COMP_SYNC|LessThan7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|row [2]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|row[2] .is_wysiwyg = "true";
defparam \COMP_SYNC|row[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y43_N41
dffeas \COMP_SYNC|row[3] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|Add1~29_sumout ),
	.asdata(\COMP_SYNC|v_count [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_SYNC|v_count~3_combout ),
	.sload(\COMP_SYNC|LessThan0~3_combout ),
	.ena(\COMP_SYNC|LessThan7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|row [3]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|row[3] .is_wysiwyg = "true";
defparam \COMP_SYNC|row[3] .power_up = "low";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\u0|pll_0|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 2;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 1;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "100.0 mhz";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\u0|pll_0|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X50_Y52_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y48_N30
cyclonev_lcell_comb \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: HPSINTERFACECLOCKSRESETS_X52_Y78_N111
cyclonev_hps_interface_clocks_resets \u0|hps_0|fpga_interfaces|clocks_resets (
	.f2h_cold_rst_req_n(vcc),
	.f2h_dbg_rst_req_n(vcc),
	.f2h_pending_rst_ack(vcc),
	.f2h_periph_ref_clk(gnd),
	.f2h_sdram_ref_clk(gnd),
	.f2h_warm_rst_req_n(vcc),
	.ptp_ref_clk(gnd),
	.h2f_cold_rst_n(\u0|hps_0|fpga_interfaces|clocks_resets~h2f_cold_rst_n ),
	.h2f_pending_rst_req_n(),
	.h2f_rst_n(\u0|hps_0|fpga_interfaces|h2f_rst_n [0]),
	.h2f_user0_clk(),
	.h2f_user1_clk(),
	.h2f_user2_clk());
// synopsys translate_off
defparam \u0|hps_0|fpga_interfaces|clocks_resets .h2f_user0_clk_freq = 100;
defparam \u0|hps_0|fpga_interfaces|clocks_resets .h2f_user1_clk_freq = 100;
defparam \u0|hps_0|fpga_interfaces|clocks_resets .h2f_user2_clk_freq = 100;
// synopsys translate_on

// Location: CLKCTRL_G13
cyclonev_clkena \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 (
	.inclk(\u0|hps_0|fpga_interfaces|h2f_rst_n [0]),
	.ena(vcc),
	.outclk(\u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 .clock_type = "global clock";
defparam \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 .disable_mode = "low";
defparam \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 .ena_register_power_up = "high";
defparam \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X46_Y48_N31
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y47_N59
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(\u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y47_N35
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(\u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y52_N28
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y50_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_valid~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWVALID [0] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \u0|hps_0|fpga_interfaces|h2f_WVALID [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_WVALID [0]),
	.datad(gnd),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_AWVALID [0]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_valid~0 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|cmd_mux|src_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y50_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout  = ( !\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y52_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout  = ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd .lut_mask = 64'h00000000F0F0F0F0;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y52_N28
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[42] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [42]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[42] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y52_N53
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][95] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][95]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][95] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][95] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y50_N59
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|endofpacket_reg (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|src_payload [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|endofpacket_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|endofpacket_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|endofpacket_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y50_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0_combout  = (\u0|mm_interconnect_0|cmd_mux|src_valid~0_combout  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|in_ready~0_combout ))

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|in_ready~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0 .lut_mask = 64'h4400440044004400;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y51_N2
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y51_N44
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y51_N56
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N56
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N59
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~21_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N2
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~22_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N5
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~23_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N56
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~24_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N59
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][80] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~25_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][80]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][80] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][80] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y50_N2
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y50_N53
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|src_data [86]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [91]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~11 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~11_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [91] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [91] & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [91]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~11 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y50_N32
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y50_N56
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][3] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y52_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1_combout  = ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0])) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1 .lut_mask = 64'h0C000C000C0C0C0C;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~3 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~3_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data [87] & ( (\u0|mm_interconnect_0|cmd_mux|src_data [88] & \u0|mm_interconnect_0|cmd_mux|src_data [86]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data [86]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data [87]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~3 .lut_mask = 64'h0000000000550055;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|LessThan3~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|LessThan3~0_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data [87] & ( !\u0|mm_interconnect_0|cmd_mux|src_data [88] ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data [87] )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data [87]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|LessThan3~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|LessThan3~0 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~1_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  ) + ( 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|LessThan3~0_combout ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~1_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~3_combout )) 
// # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~2_combout ) ) + ( !VCC ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~2  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  ) + ( (((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|LessThan3~0_combout 
// ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~1_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~3_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~2_combout ) 
// ) + ( !VCC ))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~2_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~3_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~1_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~1_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~1 .lut_mask = 64'h00008000000000FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y50_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0_combout  = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ) # 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0 .lut_mask = 64'hFFCCFFCCFFCCFFCC;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y48_N1
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~0_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_WLAST [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_WLAST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y47_N40
dffeas \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y50_N14
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][1] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~1_combout  = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [1] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [1])) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [1] & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][1]~q )))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [1]),
	.datac(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [1]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~1 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y48_N20
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][41] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~14_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][41] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][41] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y52_N46
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]~DUPLICATE (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y48_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~14 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~14_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][41]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][41]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][41]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~14 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~14 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y50_N50
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][41] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~14_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][41] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][41] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y52_N5
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][42] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][42] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y52_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout  = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [42])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][42]~q )))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [42]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][42]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1 .lut_mask = 64'h2277227722772277;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y52_N19
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]~DUPLICATE (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_demux|src0_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  = ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]~DUPLICATE_q  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][41]~q  ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][41]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux|src0_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_demux|src0_valid~0 .lut_mask = 64'h5555555500000000;
defparam \u0|mm_interconnect_0|rsp_demux|src0_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always0~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always0~0_combout  = ( \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ( \u0|hps_0|fpga_interfaces|h2f_RREADY [0] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used 
// [0]) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|read~0_combout  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~1_combout ) # (\u0|hps_0|fpga_interfaces|h2f_BREADY [0])))) ) ) ) # ( 
// !\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ( \u0|hps_0|fpga_interfaces|h2f_RREADY [0] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|read~0_combout ) # (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used 
// [0]) ) ) ) # ( \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ( !\u0|hps_0|fpga_interfaces|h2f_RREADY [0] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0]) # 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|read~0_combout  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~1_combout ) # (\u0|hps_0|fpga_interfaces|h2f_BREADY [0])))) ) ) ) # ( 
// !\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ( !\u0|hps_0|fpga_interfaces|h2f_RREADY [0] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0]) # 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|read~0_combout  & !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~1_combout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|read~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~1_combout ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_BREADY [0]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0]),
	.datae(!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_RREADY [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always0~0 .lut_mask = 64'hFF88FF8AFFAAFF8A;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y50_N26
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y52_N47
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [41]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y52_N7
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][94] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~29_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][94]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][94] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][94] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y52_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~29 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~29_combout  = ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [42] & !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0])))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [42] & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [41]))))) ) ) 
// # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & ( (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][94]~q ))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [41]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][94]~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [42]),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datag(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~29 .extended_lut = "on";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~29 .lut_mask = 64'h010F0F0F01010F0F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y50_N4
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][94] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~29_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][94]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][94] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][94] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][94]~q  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0] & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][94]~q  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0] & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0]) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0])))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][94]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat .lut_mask = 64'h070007000F000F00;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y50_N22
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~9_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y48_N38
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][10] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][10] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y48_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~10 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~10_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][10]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1] & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][10]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][10]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~10 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y50_N35
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~10_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y48_N41
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][52] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~27_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][52] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y48_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder_combout  = 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y52_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout  = ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 .lut_mask = 64'hF000F000F0F0F0F0;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y52_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & 
// ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ) # 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout )) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0 .lut_mask = 64'hF0FCF0FCF0FFF0FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y48_N8
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder_combout ),
	.asdata(\u0|mm_interconnect_0|cmd_mux|src_data[79]~22_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y48_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~27 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~27_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg [0] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][52]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg [0] & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][52]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][52]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~27 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~27 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y47_N22
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~27_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE_q  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]~q  ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][94]~q  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0] & !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0])) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][94]~q  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0]) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][94]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~0 .lut_mask = 64'h8888888880808080;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|always1~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|always1~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  
// ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & ( 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_endofpacket~combout  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0_combout  & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~0_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~0_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_endofpacket~combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~0_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|always1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|always1~0 .lut_mask = 64'h000000008F0FFFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y48_N46
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add2~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add2~1_sumout  = SUM(( VCC ) + ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout  & 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_offset [0]))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~q )))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q  & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_offset [0])))) ) + ( !VCC ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add2~2  = CARRY(( VCC ) + ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout  & 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_offset [0]))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~q )))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q  & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_offset [0])))) ) + ( !VCC ))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_offset [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add2~1_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add2~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add2~1 .lut_mask = 64'h0000FD200000FFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0] (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset [0] = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]~q  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add2~1_sumout  
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add2~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0] .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0] .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|sink_ready~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|sink_ready~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout  ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout  & ( ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_endofpacket~combout  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0_combout  & !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~0_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~0_combout ) 
// ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_endofpacket~combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~0_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|sink_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|sink_ready~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|sink_ready~0 .lut_mask = 64'h0000000080FFFFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|sink_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y48_N49
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_offset[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset [0]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|sink_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_offset[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_offset[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout  = ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_offset [0] & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_offset [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE_q  & !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q )) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE_q  & !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q )))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2 .lut_mask = 64'h4744474403000300;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y51_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~9 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~9_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ( ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [1] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [9]) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1]~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [9]) ) )

	.dataa(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [1]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1]~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [9]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~9 .lut_mask = 64'h03FF03FF05FF05FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout  & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0_combout ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]~q )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~0_combout ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0_combout ) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1 .lut_mask = 64'h55FF55FF5FFF5FFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~0_combout  ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0_combout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~0_combout  ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0_combout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~0_combout  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~0_combout  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout ) # (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]~q 
// )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~0_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0 .lut_mask = 64'hA8000000FF00FF00;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y51_N29
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[9] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y51_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[9]~9 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[9]~9_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1]~q  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [1]))) ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1]~q  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [1] & \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout )) ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1]~q  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ) 
// # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [1])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [9]) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1]~q  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [1] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [9]) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [9]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [1]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1]~q ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[9]~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[9]~9 .lut_mask = 64'h555755DF000300CF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y49_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~2_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2] & !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0]) ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~2 .lut_mask = 64'h00000000C0C0C0C0;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y49_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~1_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~0_combout  ) + ( VCC ) + ( !VCC ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~2  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~0_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~1_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~1 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y49_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~5 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~5_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~1_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~2  ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~6  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~1_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~5_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~5 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y49_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~9 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~9_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~2_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~6  ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~10  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~2_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~9_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~9 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y50_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~11 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~11_combout  = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3] & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]~q ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout )))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [11]) ) ) # ( 
// !\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3] & ( ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]~q  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [11]) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [11]),
	.datae(gnd),
	.dataf(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~11 .lut_mask = 64'h02FF02FF07FF07FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y50_N17
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[11] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[11] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y50_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[11]~11 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[11]~11_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]~q  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3]))) ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]~q  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [11]) ) ) ) # ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]~q  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & 
// (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3] & \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout )) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]~q  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [11]) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout ),
	.datab(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [11]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[11]~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[11]~11 .lut_mask = 64'h0F1F00115F1F5511;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y50_N59
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][4] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~4 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~4_combout  = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [4] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][4]~q ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [4] & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][4]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][4]~q ),
	.datae(gnd),
	.dataf(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~4 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y50_N11
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~4_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y50_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~12 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~12_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4]~q  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [4])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [12]) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4]~q  & ( ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [4] & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [12]) ) )

	.dataa(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [4]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [12]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~12 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~12 .lut_mask = 64'h01FF01FF0DFF0DFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y50_N22
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[12] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[12] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y51_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[12]~12 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[12]~12_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & 
// ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [4]) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [4])) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [12]) ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4]~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout ) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4]~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [12]) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [12]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4]~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout ),
	.datad(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [4]),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[12]~12 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[12]~12 .lut_mask = 64'h57570303555F000F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y51_N32
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][6] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y51_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~6 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~6_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][6]~q  ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [6]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][6]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~6 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y51_N53
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~6_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y51_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~14 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~14_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ( ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [6] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [14]) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6]~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [14]) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6]~q ),
	.datab(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [6]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [14]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~14 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~14 .lut_mask = 64'h05FF05FF03FF03FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y51_N58
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[14] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~14_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[14] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y51_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[14]~14 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[14]~14_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [14] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6]~q ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [6]))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [14] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & 
// ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [14] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6]~q ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [6])) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [6]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6]~q ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[14]~14 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[14]~14 .lut_mask = 64'h000011BBF0F0F1FB;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y50_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~15 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~15_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]~q  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [7])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [15]) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]~q  & ( ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [7] & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [15]) ) )

	.dataa(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [7]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [15]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~15 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~15 .lut_mask = 64'h01FF01FF0DFF0DFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y50_N28
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[15] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[15] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y50_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[15]~15 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[15]~15_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [15] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]~q ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [7]))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [15] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & 
// ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [15] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]~q ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [7])) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [7]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]~q ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[15]~15 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[15]~15 .lut_mask = 64'h000003CFAAAAABEF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout )) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q )))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3 .lut_mask = 64'h083B083B08080808;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y51_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~16 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~16_combout  = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [0] & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0]~q ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout )))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [16]) ) ) # ( 
// !\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [0] & ( ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0]~q ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [16]) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0]~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [16]),
	.datae(gnd),
	.dataf(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~16 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~16 .lut_mask = 64'h02FF02FF13FF13FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y51_N29
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[16] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[16] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y51_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[16]~16 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[16]~16_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0]~q  & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [0] & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [16] & !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout ) ) ) ) 
// # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0]~q  & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [0] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [16] & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [16] & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ) # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout )))) 
// ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0]~q  & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [0] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [16] & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [16] & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ) # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout 
// )))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0]~q  & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [0] & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [16] & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [16]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0]~q ),
	.dataf(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[16]~16 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[16]~16 .lut_mask = 64'h5500753057037733;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y51_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~17 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~17_combout  = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [1] & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1]~q ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout )))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [17]) ) ) # ( 
// !\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [1] & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1]~q ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [17]) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1]~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [17]),
	.datae(gnd),
	.dataf(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~17 .lut_mask = 64'h04FF04FF15FF15FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y51_N11
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[17] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~17_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[17] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y51_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[17]~17 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[17]~17_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [17] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1]~q ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [1]))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [17] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & 
// ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [17] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1]~q ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [1])) ) ) )

	.dataa(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [1]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1]~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[17]~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[17]~17 .lut_mask = 64'h00001D1DFF00FF1D;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y50_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~18 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~18_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]~q  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [2])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [18]) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]~q  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [2]))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [18]) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [2]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [18]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~18 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~18 .lut_mask = 64'h01FF01FF45FF45FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y50_N55
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[18] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[18] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y51_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[18]~18 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[18]~18_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [18] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]~q  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ) # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ) 
// # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [2])))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [18] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]~q  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [2]))) ) ) ) # ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [18] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]~q  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ) # 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [2]))) ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [18] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]~q  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [2])) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [2]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [18]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[18]~18 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[18]~18 .lut_mask = 64'h0101FF014545FF45;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y50_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~19 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~19_combout  = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3] & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]~q ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout )))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [19]) ) ) # ( 
// !\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3] & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]~q ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [19]) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [19]),
	.datae(gnd),
	.dataf(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~19 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~19 .lut_mask = 64'h04FF04FF15FF15FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y50_N58
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[19] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~19_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[19] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y50_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[19]~19 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[19]~19_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [19] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]~q )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3])))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [19] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & 
// ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [19] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]~q )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3]))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datad(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3]),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[19]~19 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[19]~19 .lut_mask = 64'h0000303FAAAABABF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y50_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~20 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~20_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4]~q  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [4])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [20]) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4]~q  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [4]))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [20]) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [4]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [20]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~20 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~20 .lut_mask = 64'h01FF01FF45FF45FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y50_N1
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[20] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[20] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y50_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[20]~20 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[20]~20_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [20] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4]~q ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [4]))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [20] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & 
// ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [20] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4]~q ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [4])) ) ) )

	.dataa(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [4]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4]~q ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[20]~20 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[20]~20 .lut_mask = 64'h000005F5CCCCCDFD;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y51_N20
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][5] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y51_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~5 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~5_combout  = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [5] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][5]~q ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [5] & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][5]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][5]~q ),
	.datae(gnd),
	.dataf(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~5 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y51_N46
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~5_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y51_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~21 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~21_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5]~q  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [5])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [21]) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5]~q  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [5]))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [21]) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [5]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [21]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~21 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~21 .lut_mask = 64'h01FF01FF45FF45FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y51_N8
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[21] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~21_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[21] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y51_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[21]~21 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[21]~21_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [21] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5]~q ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [5]))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [21] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & 
// ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [21] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5]~q ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [5])) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [5]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5]~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[21]~21 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[21]~21 .lut_mask = 64'h00001B1BFF00FF1B;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y51_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~22 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~22_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6]~q  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [6])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [22]) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6]~q  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [6]))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [22]) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout ),
	.datac(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [6]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [22]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~22 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~22 .lut_mask = 64'h01FF01FF23FF23FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y51_N25
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[22] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~22_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[22] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y51_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[22]~22 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[22]~22_combout  = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [6] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6]~q  & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [22] & !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout ) ) ) ) 
// # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [6] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6]~q  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [22] & 
// (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout )))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [22] & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout 
// )))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [6] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6]~q  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [22] & 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout )))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [22] & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ) # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout )))) 
// ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [6] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6]~q  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [22] & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [22]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout ),
	.datae(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [6]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[22]~22 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[22]~22 .lut_mask = 64'h4444444F44F444FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y50_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~23 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~23_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]~q  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [7])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [23]) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]~q  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & 
// \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [7]))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [23]) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [7]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [23]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~23 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~23 .lut_mask = 64'h01FF01FF45FF45FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y50_N5
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[23] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~23_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[23] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y50_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[23]~23 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[23]~23_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [7] & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]~q ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ))) ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [7] & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout  & 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]~q ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout )))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [23]) ) ) ) # ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [7] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout )) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  & ( 
// !\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [7] & ( ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]~q  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [23]) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [23]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~3_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ),
	.dataf(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[23]~23 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[23]~23 .lut_mask = 64'h555D000C557F003F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[0]~0_combout  = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [0] & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0]~q ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [0] & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0]~q  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0]~q ),
	.datae(gnd),
	.dataf(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[0]~0 .lut_mask = 64'h00BB00BB44FF44FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[0]~0_combout  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout )) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[0]~0_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & 
// (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout )))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~0 .lut_mask = 64'h00000000F1010101;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[1]~1_combout  = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1]~q )))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [1])) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0] & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1]~q )))))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0]),
	.datac(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [1]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[1]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[1]~1 .lut_mask = 64'h04BF04BF04BF04BF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~1_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[1]~1_combout  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q )) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[1]~1_combout 
//  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout )))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~q  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~1 .lut_mask = 64'h00000000C0D10011;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[2]~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[2]~2_combout  = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]~q )))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [2])) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0] & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]~q )))))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0]),
	.datac(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [2]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[2]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[2]~2 .lut_mask = 64'h04BF04BF04BF04BF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~2_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[2]~2_combout  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q )) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[2]~2_combout 
//  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout )))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~2 .lut_mask = 64'h00000000CD010101;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[3]~3 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[3]~3_combout  = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3] & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]~q ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3] & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]~q  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]~q ),
	.datae(gnd),
	.dataf(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[3]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[3]~3 .lut_mask = 64'h00BB00BB44FF44FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~3 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~3_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[3]~3_combout  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE_q )) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[3]~3_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE_q )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE_q ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~3 .lut_mask = 64'h00000000888B0003;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[4]~4 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[4]~4_combout  = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4]~q )))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [4])) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0] & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4]~q )))))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0]),
	.datac(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [4]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[4]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[4]~4 .lut_mask = 64'h04BF04BF04BF04BF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~4 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~4_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[4]~4_combout  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE_q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q )) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout  & 
// ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[4]~4_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE_q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~4 .lut_mask = 64'h00000000888B0003;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y51_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[5]~5 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[5]~5_combout  = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [5] & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5]~q ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [5] & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5]~q  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[5]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[5]~5 .lut_mask = 64'h0B0B0B0B4F4F4F4F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~5 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~5_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[5]~5_combout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE_q )))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[5]~5_combout  
// & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE_q ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~5 .lut_mask = 64'h00000000808080B3;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y51_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[6]~6 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[6]~6_combout  = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6]~q )))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0] & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [6]))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0] & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6]~q ))))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6]~q ),
	.datad(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[6]~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[6]~6 .lut_mask = 64'h0B4F0B4F0B4F0B4F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~6 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~6_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[6]~6_combout  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout )) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[6]~6_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & 
// (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout )))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~6 .lut_mask = 64'h00000000F0110011;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[7]~7 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[7]~7_combout  = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]~q )))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [7])) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0] & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]~q )))))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0]),
	.datac(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [7]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[7]~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[7]~7 .lut_mask = 64'h04BF04BF04BF04BF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~7 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~7_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[7]~7_combout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout )))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE_q )))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[7]~7_combout  
// & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|out_data[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~7 .lut_mask = 64'h0000000088008B03;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~7 .shared_arith = "off";
// synopsys translate_on

// Location: HPSINTERFACEHPS2FPGA_X52_Y47_N111
cyclonev_hps_interface_hps2fpga \u0|hps_0|fpga_interfaces|hps2fpga (
	.arready(\u0|mm_interconnect_0|cmd_mux|sink1_ready~combout ),
	.awready(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|awready~0_combout ),
	.bvalid(\u0|mm_interconnect_0|rsp_demux|src0_valid~1_combout ),
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.rlast(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_endofpacket~combout ),
	.rvalid(\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.wready(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0_combout ),
	.bid({\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][81]~q ,\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][80]~q ,\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][79]~q ,
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][78]~q ,\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77]~q ,\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]~q ,
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q ,\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]~q ,\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73]~q ,
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]~q ,\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]~q ,\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]~q }),
	.bresp({gnd,gnd}),
	.port_size_config({gnd,gnd}),
	.rdata({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~7_combout ,\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~6_combout ,
\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~5_combout ,\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~4_combout ,\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~3_combout ,
\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~2_combout ,\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~1_combout ,\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft2~0_combout ,
\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[23]~23_combout ,\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[22]~22_combout ,\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[21]~21_combout ,
\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[20]~20_combout ,\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[19]~19_combout ,\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[18]~18_combout ,
\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[17]~17_combout ,\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[16]~16_combout ,\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[15]~15_combout ,
\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[14]~14_combout ,\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[13]~13_combout ,\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[12]~12_combout ,
\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[11]~11_combout ,\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[10]~10_combout ,\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[9]~9_combout ,
\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[8]~8_combout ,\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[7]~7_combout ,\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[6]~6_combout ,
\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[5]~5_combout ,\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[4]~4_combout ,\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[3]~3_combout ,
\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[2]~2_combout ,\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[1]~1_combout ,\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[0]~0_combout }),
	.rid({\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][81]~q ,\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][80]~q ,\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][79]~q ,
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][78]~q ,\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77]~q ,\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]~q ,
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q ,\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]~q ,\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73]~q ,
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]~q ,\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]~q ,\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]~q }),
	.rresp({gnd,gnd}),
	.arvalid(\u0|hps_0|fpga_interfaces|h2f_ARVALID [0]),
	.awvalid(\u0|hps_0|fpga_interfaces|h2f_AWVALID [0]),
	.bready(\u0|hps_0|fpga_interfaces|h2f_BREADY [0]),
	.rready(\u0|hps_0|fpga_interfaces|h2f_RREADY [0]),
	.wlast(\u0|hps_0|fpga_interfaces|h2f_WLAST [0]),
	.wvalid(\u0|hps_0|fpga_interfaces|h2f_WVALID [0]),
	.araddr(\u0|hps_0|fpga_interfaces|hps2fpga_ARADDR_bus ),
	.arburst(\u0|hps_0|fpga_interfaces|hps2fpga_ARBURST_bus ),
	.arcache(),
	.arid(\u0|hps_0|fpga_interfaces|hps2fpga_ARID_bus ),
	.arlen(\u0|hps_0|fpga_interfaces|hps2fpga_ARLEN_bus ),
	.arlock(),
	.arprot(),
	.arsize(\u0|hps_0|fpga_interfaces|hps2fpga_ARSIZE_bus ),
	.awaddr(\u0|hps_0|fpga_interfaces|hps2fpga_AWADDR_bus ),
	.awburst(\u0|hps_0|fpga_interfaces|hps2fpga_AWBURST_bus ),
	.awcache(),
	.awid(\u0|hps_0|fpga_interfaces|hps2fpga_AWID_bus ),
	.awlen(\u0|hps_0|fpga_interfaces|hps2fpga_AWLEN_bus ),
	.awlock(),
	.awprot(),
	.awsize(\u0|hps_0|fpga_interfaces|hps2fpga_AWSIZE_bus ),
	.wdata(\u0|hps_0|fpga_interfaces|hps2fpga_WDATA_bus ),
	.wid(),
	.wstrb(\u0|hps_0|fpga_interfaces|hps2fpga_WSTRB_bus ));
// synopsys translate_off
defparam \u0|hps_0|fpga_interfaces|hps2fpga .data_width = 32;
// synopsys translate_on

// Location: LABCELL_X50_Y49_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWLEN [2] & ( \u0|hps_0|fpga_interfaces|h2f_AWSIZE [0] & ( !\u0|hps_0|fpga_interfaces|h2f_AWLEN [3] ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWLEN [2] & ( 
// \u0|hps_0|fpga_interfaces|h2f_AWSIZE [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & (\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] & ((\u0|hps_0|fpga_interfaces|h2f_AWLEN [1]) # (\u0|hps_0|fpga_interfaces|h2f_AWLEN [0])))) ) ) ) # ( 
// \u0|hps_0|fpga_interfaces|h2f_AWLEN [2] & ( !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & \u0|hps_0|fpga_interfaces|h2f_AWSIZE [1]) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWLEN [2] & ( 
// !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & (\u0|hps_0|fpga_interfaces|h2f_AWLEN [1] & \u0|hps_0|fpga_interfaces|h2f_AWSIZE [1])) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [1]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1]),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [2]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0 .lut_mask = 64'h000A00AA002AAAAA;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y49_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~0_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout ) ) 
// )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y49_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~3 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~3_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWSIZE [0] & ( (\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] & !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~3 .lut_mask = 64'h0000000044444444;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y49_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~13 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~13_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~3_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~10  ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~14  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~3_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~13_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~13 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y49_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[82]~28 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[82]~28_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & ((!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~13_sumout ))) # 
// (\u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~0_combout )) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~0_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[82]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[82]~28 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[82]~28 .lut_mask = 64'hB1B1B1B100000000;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[82]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_ARSIZE [0] & ( \u0|hps_0|fpga_interfaces|h2f_ARLEN [1] & ( (!\u0|hps_0|fpga_interfaces|h2f_ARLEN [3] & ((\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1]) # 
// (\u0|hps_0|fpga_interfaces|h2f_ARLEN [2]))) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0] & ( \u0|hps_0|fpga_interfaces|h2f_ARLEN [1] & ( (\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] & !\u0|hps_0|fpga_interfaces|h2f_ARLEN [3]) ) ) ) # ( 
// \u0|hps_0|fpga_interfaces|h2f_ARSIZE [0] & ( !\u0|hps_0|fpga_interfaces|h2f_ARLEN [1] & ( (!\u0|hps_0|fpga_interfaces|h2f_ARLEN [3] & (((\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] & \u0|hps_0|fpga_interfaces|h2f_ARLEN [0])) # 
// (\u0|hps_0|fpga_interfaces|h2f_ARLEN [2]))) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0] & ( !\u0|hps_0|fpga_interfaces|h2f_ARLEN [1] & ( (\u0|hps_0|fpga_interfaces|h2f_ARLEN [2] & (\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] & 
// !\u0|hps_0|fpga_interfaces|h2f_ARLEN [3])) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [2]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [0]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [3]),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0 .lut_mask = 64'h1100570033007700;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y50_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[79]~11 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[79]~11_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_ARLEN [3] & ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout  & !\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout ),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[79]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79]~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79]~11 .lut_mask = 64'hF000F00000000000;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y47_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~3 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~3_combout  = ( \u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] & ( (!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2] & \u0|hps_0|fpga_interfaces|h2f_ARSIZE [0]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~3 .lut_mask = 64'h0000000022222222;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y47_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~2_combout  = ( \u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] & ( (!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2] & !\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~2 .lut_mask = 64'h0000000088888888;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y47_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~1_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] & ( (!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2] & \u0|hps_0|fpga_interfaces|h2f_ARSIZE [0]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~1 .lut_mask = 64'h2222222200000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y47_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~0_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] & ( (!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2] & !\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~0 .lut_mask = 64'h8888888800000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y47_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~1_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~0_combout  ) + ( VCC ) + ( !VCC ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~2  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~0_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~1_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~1 .lut_mask = 64'h0000000000003333;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y47_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~5 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~5_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~1_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~2  ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~6  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~1_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~2  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~5_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~5 .lut_mask = 64'h0000000000005555;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y47_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~9 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~9_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~2_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~6  ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~10  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~2_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~6  ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~9_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~9 .lut_mask = 64'h0000000000003333;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y47_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~13 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~13_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~3_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~10  ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~14  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~3_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~13_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~13 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[82]~27 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[82]~27_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~13_sumout  & ( (\u0|hps_0|fpga_interfaces|h2f_ARBURST [1] & (!\u0|hps_0|fpga_interfaces|h2f_ARBURST [0] & 
// \u0|mm_interconnect_0|cmd_mux|src_data[79]~11_combout )) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~13_sumout  & ( (!\u0|hps_0|fpga_interfaces|h2f_ARBURST [0] & ((!\u0|hps_0|fpga_interfaces|h2f_ARBURST [1]) # 
// (\u0|mm_interconnect_0|cmd_mux|src_data[79]~11_combout ))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_ARBURST [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_ARBURST [0]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data[79]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[82]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[82]~27 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[82]~27 .lut_mask = 64'h8C8C8C8C04040404;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[82]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[82]~29 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[82]~29_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data[82]~27_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[82]~28_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|src_data[82]~27_combout  & ( ((!\u0|mm_interconnect_0|cmd_mux|src_data[82]~28_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data[82]~28_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data[82]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[82]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[82]~29 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[82]~29 .lut_mask = 64'h55F555F500F000F0;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[82]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y48_N56
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data[82]~29_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y49_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & ( \u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & ( \u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & ( 
// \u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & ( \u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & ( !\u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & ( !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] $ 
// (((!\u0|hps_0|fpga_interfaces|h2f_AWLEN [2] & (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [1] & !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0])) # (\u0|hps_0|fpga_interfaces|h2f_AWLEN [2] & ((\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0]))))) ) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & ( !\u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & ( !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] $ (((!\u0|hps_0|fpga_interfaces|h2f_AWLEN [2] & (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [1])) # 
// (\u0|hps_0|fpga_interfaces|h2f_AWLEN [2] & ((\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0]))))) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [2]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [1]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0]),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [0]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~1 .lut_mask = 64'h6C396C9933333333;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan11~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan11~0_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~1_combout  & (!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2] & 
// !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~1_combout ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout ),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan11~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan11~0 .lut_mask = 64'h8800880000000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y49_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[1]~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWADDR [1] & ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [1]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWADDR [1] & ( (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [1]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[1]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[1]~1 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y49_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|aligned_address_bits[1] (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|aligned_address_bits [1] = ( !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2] & ( (\u0|hps_0|fpga_interfaces|h2f_AWADDR [1] & !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [1]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|aligned_address_bits [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|aligned_address_bits[1] .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|aligned_address_bits[1] .lut_mask = 64'h0F000F0000000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|aligned_address_bits[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y49_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~1_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~0_combout  ) + ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// (\u0|hps_0|fpga_interfaces|h2f_AWADDR [0] & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~0_combout )))) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// (((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [0])))) ) + ( !VCC ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~2  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~0_combout  ) + ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// (\u0|hps_0|fpga_interfaces|h2f_AWADDR [0] & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~0_combout )))) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// (((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [0])))) ) + ( !VCC ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [0]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~1_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~1 .lut_mask = 64'h0000FAD8000000FF;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y49_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~5 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~5_sumout  = SUM(( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|aligned_address_bits 
// [1]))) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [1])) ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~1_combout  ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~2  ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~6  = CARRY(( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|aligned_address_bits 
// [1]))) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [1])) ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~1_combout  ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~2  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [1]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|aligned_address_bits [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~1_combout ),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~5_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~5 .lut_mask = 64'h0000FF00000005AF;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y49_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~1_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~0_combout  ) + ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// ((\u0|hps_0|fpga_interfaces|h2f_AWADDR [0]))) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [0])) ) + ( !VCC ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~2  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~0_combout  ) + ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// ((\u0|hps_0|fpga_interfaces|h2f_AWADDR [0]))) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [0])) ) + ( !VCC ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~1_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~1 .lut_mask = 64'h0000EE4400000F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y49_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~5 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~5_sumout  = SUM(( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|hps_0|fpga_interfaces|h2f_AWADDR [1]))) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [1])) ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~1_combout  ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~2  ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~6  = CARRY(( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|hps_0|fpga_interfaces|h2f_AWADDR [1]))) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [1])) ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~1_combout  ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~2  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [1]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~1_combout ),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~5_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~5 .lut_mask = 64'h0000FF00000005AF;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y49_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector28~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector28~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~5_sumout  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~5_sumout  & ( (((!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan11~0_combout  & \u0|hps_0|fpga_interfaces|h2f_AWBURST [1])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[1]~1_combout )) # (\u0|hps_0|fpga_interfaces|h2f_AWBURST [0]) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~5_sumout  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~5_sumout  & ( (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & (((!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan11~0_combout  & \u0|hps_0|fpga_interfaces|h2f_AWBURST 
// [1])) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[1]~1_combout ))) ) ) ) # ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~5_sumout  & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~5_sumout  & ( ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[1]~1_combout  & ((!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1]) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan11~0_combout )))) # (\u0|hps_0|fpga_interfaces|h2f_AWBURST [0]) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~5_sumout  & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~5_sumout  & ( (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[1]~1_combout  & 
// ((!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1]) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan11~0_combout )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan11~0_combout ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[1]~1_combout ),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1]),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~5_sumout ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector28~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector28~0 .lut_mask = 64'h0C043F370C8C3FBF;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y49_N7
dffeas \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[1] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y49_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~9 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~9_sumout  = SUM(( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_AWADDR [2])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [2]))) ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~2_combout  ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~6  ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~10  = CARRY(( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_AWADDR [2])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [2]))) ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~2_combout  ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~6  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [2]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~2_combout ),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~9_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~9 .lut_mask = 64'h0000FF0000000A5F;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y49_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[2]~4 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[2]~4_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [2] & ( (\u0|hps_0|fpga_interfaces|h2f_AWADDR [2]) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [2] & ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// \u0|hps_0|fpga_interfaces|h2f_AWADDR [2]) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[2]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[2]~4 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y49_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan12~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan12~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & ( \u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & ( (\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] & \u0|hps_0|fpga_interfaces|h2f_AWSIZE [0]) ) ) ) 
// # ( !\u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & ( \u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & ( (\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] & \u0|hps_0|fpga_interfaces|h2f_AWSIZE [0]) ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & ( 
// !\u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [1] & (!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0] & (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [2] $ (!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1])))) # 
// (\u0|hps_0|fpga_interfaces|h2f_AWLEN [1] & (!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] & (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [2] $ (!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0])))) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & ( 
// !\u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [2] & (\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0] & (!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] $ (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [1])))) # 
// (\u0|hps_0|fpga_interfaces|h2f_AWLEN [2] & (!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] & ((!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0])))) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [2]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [1]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0]),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [0]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan12~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan12~0 .lut_mask = 64'h4428640800330033;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~7 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~7_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout  & 
// !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan12~0_combout )) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan12~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~7 .lut_mask = 64'h8080808000000000;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y49_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~9 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~9_sumout  = SUM(( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_AWADDR [2])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [2]))) ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~2_combout  ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~6  ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~10  = CARRY(( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_AWADDR [2])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [2]))) ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~2_combout  ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~6  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~2_combout ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [2]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~9_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~9 .lut_mask = 64'h0000CCCC00000A5F;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y49_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector27~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector27~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~9_sumout  & ( \u0|hps_0|fpga_interfaces|h2f_AWBURST [0] ) ) # ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~9_sumout  & ( !\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & 
// (((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[2]~4_combout )))) # (\u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & ((!\u0|mm_interconnect_0|cmd_mux|src_payload~7_combout  & 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~9_sumout )) # (\u0|mm_interconnect_0|cmd_mux|src_payload~7_combout  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[2]~4_combout ))))) ) ) 
// ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~9_sumout  & ( !\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & 
// (((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[2]~4_combout )))) # (\u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & ((!\u0|mm_interconnect_0|cmd_mux|src_payload~7_combout  & 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~9_sumout )) # (\u0|mm_interconnect_0|cmd_mux|src_payload~7_combout  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[2]~4_combout ))))) ) ) 
// )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~9_sumout ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[2]~4_combout ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_payload~7_combout ),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~9_sumout ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector27~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector27~0 .lut_mask = 64'h353335330000FFFF;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y49_N20
dffeas \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[2] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y49_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~13 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~13_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~3_combout  ) + ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// (\u0|hps_0|fpga_interfaces|h2f_AWADDR [3])) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [3]))) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~10  ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~14  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~3_combout  ) + ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// (\u0|hps_0|fpga_interfaces|h2f_AWADDR [3])) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [3]))) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~10  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [3]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~3_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [3]),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~13_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~13 .lut_mask = 64'h0000F5A0000000FF;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y49_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[3]~5 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[3]~5_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [3] & ( (\u0|hps_0|fpga_interfaces|h2f_AWADDR [3]) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [3] & ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// \u0|hps_0|fpga_interfaces|h2f_AWADDR [3]) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[3]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[3]~5 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y49_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~13 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~13_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~3_combout  ) + ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// (\u0|hps_0|fpga_interfaces|h2f_AWADDR [3])) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [3]))) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~10  ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~14  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~3_combout  ) + ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// (\u0|hps_0|fpga_interfaces|h2f_AWADDR [3])) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [3]))) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~10  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [3]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~3_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [3]),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~13_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~13 .lut_mask = 64'h0000DD88000000FF;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y49_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~13_sumout  & ( 
// (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & ((!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~0_combout ) # ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[3]~5_combout )))) # 
// (\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & (((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~13_sumout )))) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~13_sumout  & ( (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[3]~5_combout ))) # 
// (\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~13_sumout )) ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~13_sumout  & ( (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~0_combout  & 
// ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[3]~5_combout )))) # (\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & (((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~13_sumout )))) ) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~13_sumout  & ( (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & 
// ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[3]~5_combout ))) # (\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~13_sumout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~0_combout ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~13_sumout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[3]~5_combout ),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1]),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~1 .lut_mask = 64'h03CF034703CF8BCF;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y49_N49
dffeas \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[3] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y49_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[39] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [39] = ( \u0|hps_0|fpga_interfaces|h2f_AWADDR [3] & ( \u0|hps_0|fpga_interfaces|h2f_ARADDR [3] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ((!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ) 
// # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [3])))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWADDR [3] & ( \u0|hps_0|fpga_interfaces|h2f_ARADDR [3] & ( 
// ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [3] & \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant 
// [1]) ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_AWADDR [3] & ( !\u0|hps_0|fpga_interfaces|h2f_ARADDR [3] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ((!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [3]))) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWADDR [3] & ( !\u0|hps_0|fpga_interfaces|h2f_ARADDR [3] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [3] & \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q )) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [3]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [3]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARADDR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [39]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[39] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[39] .lut_mask = 64'h0101515101FF51FF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[39] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y49_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[38] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [38] = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [2] & ( \u0|hps_0|fpga_interfaces|h2f_AWADDR [2] & ( ((\u0|hps_0|fpga_interfaces|h2f_ARADDR [2] & 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [1])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [2] & ( \u0|hps_0|fpga_interfaces|h2f_AWADDR [2] & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (((\u0|hps_0|fpga_interfaces|h2f_ARADDR [2] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]))) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_ARADDR [2] & ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1])))) ) ) ) # ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [2] & ( !\u0|hps_0|fpga_interfaces|h2f_AWADDR [2] & ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_ARADDR [2] & 
// ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1])))) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (((\u0|hps_0|fpga_interfaces|h2f_ARADDR [2] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1])) # 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]))) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [2] & ( !\u0|hps_0|fpga_interfaces|h2f_AWADDR [2] & ( (\u0|hps_0|fpga_interfaces|h2f_ARADDR [2] & 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_ARADDR [2]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [2]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [38]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[38] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[38] .lut_mask = 64'h003305370A3B0F3F;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[38] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~0_combout  = (!\u0|mm_interconnect_0|cmd_mux|src_data [88] & (\u0|mm_interconnect_0|cmd_mux|src_data [86] & !\u0|mm_interconnect_0|cmd_mux|src_data [87]))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data [86]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data [87]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~0 .lut_mask = 64'h0C000C000C000C00;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~5 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~5_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  ) + ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~2_combout  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~3_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~0_combout  & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|LessThan3~0_combout ))) ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~2  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~6  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  ) + ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~2_combout  
// & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~3_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~0_combout  & !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|LessThan3~0_combout ))) ) 
// + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~2  ))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~2_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~3_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|LessThan3~0_combout ),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~5_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~5 .lut_mask = 64'h0000F7FF000000FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~13 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~13_sumout  = SUM(( (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [2]) ) + ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & \u0|mm_interconnect_0|cmd_mux|src_data [38]) ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~6  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~14  = CARRY(( (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [2]) ) + ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & \u0|mm_interconnect_0|cmd_mux|src_data [38]) ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~6  ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data [38]),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~13_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~13 .lut_mask = 64'h0000FF3300000033;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y48_N7
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[2] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~17 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~17_sumout  = SUM(( (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [3]) ) + ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & \u0|mm_interconnect_0|cmd_mux|src_data [39]) ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~14  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~18  = CARRY(( (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [3]) ) + ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & \u0|mm_interconnect_0|cmd_mux|src_data [39]) ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~14  ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data [39]),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~17_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~17 .lut_mask = 64'h0000FF3300000303;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y48_N11
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[3] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data [39] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [3]) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data [39] & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [3]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data [39]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 .lut_mask = 64'h03030303CFCFCFCF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~3 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~3_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3] & 
// ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[82]~29_combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout ) ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// (!\u0|mm_interconnect_0|cmd_mux|src_data[82]~29_combout  & \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout ) ) ) ) # ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3] ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data[82]~29_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~3 .lut_mask = 64'h0000F0F000AA00AA;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y52_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & 
// ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]) # (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ) # 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0])) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd .lut_mask = 64'hECECECECEEEEEEEE;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y48_N38
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y52_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y52_N37
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0] ) 
// + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] ) + ( !VCC ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0] ) + ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1] ) 
// + ( GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1] ) + ( 
// GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2  ))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] ) 
// + ( GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] ) + ( 
// GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6  ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] 
// ) + ( GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] ) + ( 
// GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y49_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[82]~13 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[82]~13_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~0_combout  & ( \u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] ) ) ) # 
// ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~0_combout  & ( \u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] ) ) ) # ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~0_combout  & ( !\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~13_sumout )) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~0_combout  & ( !\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & ( 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~13_sumout ) # (\u0|hps_0|fpga_interfaces|h2f_AWBURST [1]))) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~13_sumout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector26~0_combout ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[82]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[82]~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[82]~13 .lut_mask = 64'h1313020233333333;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[82]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[82]~12 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[82]~12_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~13_sumout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ((!\u0|mm_interconnect_0|cmd_mux|src_data[79]~11_combout ) # 
// ((!\u0|hps_0|fpga_interfaces|h2f_ARBURST [1]) # (\u0|hps_0|fpga_interfaces|h2f_ARBURST [0])))) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~13_sumout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// (((!\u0|mm_interconnect_0|cmd_mux|src_data[79]~11_combout  & \u0|hps_0|fpga_interfaces|h2f_ARBURST [1])) # (\u0|hps_0|fpga_interfaces|h2f_ARBURST [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data[79]~11_combout ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_ARBURST [0]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_ARBURST [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[82]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[82]~12 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[82]~12 .lut_mask = 64'h0545054555455545;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[82]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3] (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [3] = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg 
// [3] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout  & 
// ((\u0|mm_interconnect_0|cmd_mux|src_data[82]~12_combout ) # (\u0|mm_interconnect_0|cmd_mux|src_data[82]~13_combout )))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3]) ) ) ) # 
// ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout  & ((\u0|mm_interconnect_0|cmd_mux|src_data[82]~12_combout ) # (\u0|mm_interconnect_0|cmd_mux|src_data[82]~13_combout )))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3]) ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg 
// [3] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout ) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3]) ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3] ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13_sumout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data[82]~13_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data[82]~12_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [3]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3] .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3] .lut_mask = 64'h5555777757775777;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y48_N49
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [3]),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[79]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[79]~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_ARSIZE [0] & ( \u0|hps_0|fpga_interfaces|h2f_ARLEN [1] & ( (\u0|hps_0|fpga_interfaces|h2f_ARLEN [2] & (!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] & 
// !\u0|hps_0|fpga_interfaces|h2f_ARLEN [3])) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0] & ( \u0|hps_0|fpga_interfaces|h2f_ARLEN [1] & ( (!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] & ((\u0|hps_0|fpga_interfaces|h2f_ARLEN [3]))) # 
// (\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] & (!\u0|hps_0|fpga_interfaces|h2f_ARLEN [2] & !\u0|hps_0|fpga_interfaces|h2f_ARLEN [3])) ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_ARSIZE [0] & ( !\u0|hps_0|fpga_interfaces|h2f_ARLEN [1] & ( 
// (!\u0|hps_0|fpga_interfaces|h2f_ARLEN [3] & ((!\u0|hps_0|fpga_interfaces|h2f_ARLEN [2] & (\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] & \u0|hps_0|fpga_interfaces|h2f_ARLEN [0])) # (\u0|hps_0|fpga_interfaces|h2f_ARLEN [2] & 
// (!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1])))) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0] & ( !\u0|hps_0|fpga_interfaces|h2f_ARLEN [1] & ( (!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] & (((!\u0|hps_0|fpga_interfaces|h2f_ARLEN [2] & 
// !\u0|hps_0|fpga_interfaces|h2f_ARLEN [0])) # (\u0|hps_0|fpga_interfaces|h2f_ARLEN [3]))) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [2]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [0]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [3]),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[79]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79]~0 .lut_mask = 64'h80CC460022CC4400;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y50_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[83]~14 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[83]~14_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data[79]~0_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout  & ( (\u0|hps_0|fpga_interfaces|h2f_ARBURST [1] & 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ((\u0|hps_0|fpga_interfaces|h2f_ARLEN [3]) # (\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2])))) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[79]~0_combout  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout  & ( (\u0|hps_0|fpga_interfaces|h2f_ARBURST [1] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_data[79]~0_combout  & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout  & ( (\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2] & (\u0|hps_0|fpga_interfaces|h2f_ARLEN [3] & (\u0|hps_0|fpga_interfaces|h2f_ARBURST [1] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1]))) ) ) 
// ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[79]~0_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout  & ( (\u0|hps_0|fpga_interfaces|h2f_ARBURST [1] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// ((\u0|hps_0|fpga_interfaces|h2f_ARLEN [3]) # (\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2])))) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [3]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_ARBURST [1]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_data[79]~0_combout ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[83]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[83]~14 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[83]~14 .lut_mask = 64'h00070001000F0007;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[83]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y47_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~4 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~4_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] & ( (\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2] & !\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~4 .lut_mask = 64'h4444444400000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y47_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~17 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~17_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~4_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~14  ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~18  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~4_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~17_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~17 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y49_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~4 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~4_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] & \u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1]),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~4 .lut_mask = 64'h0A0A0A0A00000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y49_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~17 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~17_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~4_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~14  ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~18  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~4_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~14  ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~17_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~17 .lut_mask = 64'h0000000000003333;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y48_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~5 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_ARBURST [1] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARBURST [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~5 .lut_mask = 64'h5555555500000000;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y49_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~6 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y49_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & ( \u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] & !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0]) ) ) 
// ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & ( \u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] & !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0]) ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & ( 
// !\u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [2] & (\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] & (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [1] $ (!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0])))) # 
// (\u0|hps_0|fpga_interfaces|h2f_AWLEN [2] & (!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] & ((\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0])))) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & ( !\u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & ( 
// (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [2] & (!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0] & (!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] $ (\u0|hps_0|fpga_interfaces|h2f_AWLEN [1])))) # (\u0|hps_0|fpga_interfaces|h2f_AWLEN [2] & 
// (!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] & ((\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0])))) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [2]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [1]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0]),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [0]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~0 .lut_mask = 64'h82440264CC00CC00;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y48_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[79]~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_ARBURST [0])) # (\u0|hps_0|fpga_interfaces|h2f_AWBURST [0]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_ARBURST [0]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_ARBURST [0]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79]~2 .lut_mask = 64'h0505050505FF05FF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[83]~30 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[83]~30_combout  = ( !\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout  & ( \u0|hps_0|fpga_interfaces|h2f_AWSIZE [2] & ( (!\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ) # 
// ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~0_combout  & (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout ))) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout  & 
// ( !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2] & ( (!\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ) # ((!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~0_combout  & (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & 
// !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout )) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~0_combout  & ((!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3]) # (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout 
// )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~0_combout ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[83]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[83]~30 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[83]~30 .lut_mask = 64'hFBBA0000BAAA0000;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[83]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y48_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[83]~31 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[83]~31_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout  & ( \u0|mm_interconnect_0|cmd_mux|src_data[83]~30_combout  & ( (((\u0|mm_interconnect_0|cmd_mux|src_payload~19_combout  & 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~17_sumout )) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~17_sumout )) # (\u0|mm_interconnect_0|cmd_mux|src_data[83]~14_combout ) ) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout  & ( \u0|mm_interconnect_0|cmd_mux|src_data[83]~30_combout  & ( ((\u0|mm_interconnect_0|cmd_mux|src_payload~19_combout  & \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~17_sumout )) # 
// (\u0|mm_interconnect_0|cmd_mux|src_data[83]~14_combout ) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout  & ( !\u0|mm_interconnect_0|cmd_mux|src_data[83]~30_combout  ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout  & ( 
// !\u0|mm_interconnect_0|cmd_mux|src_data[83]~30_combout  ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_payload~19_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data[83]~14_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~17_sumout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~17_sumout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data[83]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[83]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[83]~31 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[83]~31 .lut_mask = 64'hFFFFFFFF33773F7F;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[83]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y48_N14
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data[83]~31_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~9 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~9_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWSIZE [2] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout  & 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~0_combout )) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & ((!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout ) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~0_combout ))) # (\u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout  & 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~0_combout )) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~0_combout ),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~9 .lut_mask = 64'h88EE88EE00880088;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y49_N43
dffeas \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y49_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~17 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~17_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~4_combout  ) + ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// ((\u0|hps_0|fpga_interfaces|h2f_AWADDR [4]))) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q )) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~14  ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~18  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~4_combout  ) + ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// ((\u0|hps_0|fpga_interfaces|h2f_AWADDR [4]))) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q )) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~14  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [4]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~17_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~17 .lut_mask = 64'h0000E4E4000000FF;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y49_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~17 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~17_sumout  = SUM(( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_AWADDR [4])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q ))) ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~4_combout  ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~14  ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~18  = CARRY(( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_AWADDR [4])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q ))) ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~4_combout  ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~14  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [4]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~4_combout ),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~17_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~17 .lut_mask = 64'h0000FF0000000A5F;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y49_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector25~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector25~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~17_sumout  & ( 
// ((!\u0|mm_interconnect_0|cmd_mux|src_payload~9_combout  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~17_sumout ))) # (\u0|mm_interconnect_0|cmd_mux|src_payload~9_combout  & 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[4]~0_combout ))) # (\u0|hps_0|fpga_interfaces|h2f_AWBURST [0]) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~17_sumout  & ( (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[4]~0_combout ) # (\u0|hps_0|fpga_interfaces|h2f_AWBURST [0]) ) ) ) # ( 
// \u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~17_sumout  & ( (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & ((!\u0|mm_interconnect_0|cmd_mux|src_payload~9_combout  & 
// ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~17_sumout ))) # (\u0|mm_interconnect_0|cmd_mux|src_payload~9_combout  & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[4]~0_combout )))) ) 
// ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~17_sumout  & ( (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[4]~0_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_payload~9_combout ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[4]~0_combout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~17_sumout ),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1]),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector25~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector25~0 .lut_mask = 64'h0C0C048C3F3F37BF;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y49_N44
dffeas \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[4] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y49_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[4]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[4]~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ( \u0|hps_0|fpga_interfaces|h2f_AWADDR [4] & ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [4] ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ( \u0|hps_0|fpga_interfaces|h2f_AWADDR [4] ) ) # ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ( !\u0|hps_0|fpga_interfaces|h2f_AWADDR [4] & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [4]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[4]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[4]~0 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y49_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~10 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~10_combout  = ( \u0|hps_0|fpga_interfaces|h2f_ARADDR [4] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARADDR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~21 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~21_sumout  = SUM(( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[4]~0_combout )) # (\u0|mm_interconnect_0|cmd_mux|src_payload~10_combout ))) ) + ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [4]) ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~18  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~22  = CARRY(( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[4]~0_combout )) # (\u0|mm_interconnect_0|cmd_mux|src_payload~10_combout ))) ) + ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [4]) ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~18  ))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[4]~0_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_payload~10_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [4]),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~21_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~21 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~21 .lut_mask = 64'h0000FFAA000002AA;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y48_N14
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[4] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~2_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [4] & ( 
// (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[4]~0_combout )) # (\u0|mm_interconnect_0|cmd_mux|src_payload~10_combout )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [4] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[4]~0_combout )) # (\u0|mm_interconnect_0|cmd_mux|src_payload~10_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[4]~0_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_payload~10_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~2 .lut_mask = 64'h02AA02AA57FF57FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y48_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~4 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~4_combout  = ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~2_combout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [4] & 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [4])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (((!\u0|mm_interconnect_0|cmd_mux|src_data[83]~31_combout )))) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~2_combout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [4] & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [4])) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [4]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data[83]~31_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [4]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~4 .lut_mask = 64'h00A000A00CAC0CAC;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y48_N44
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [4] 
// ) + ( GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~18  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [4] ) + ( 
// GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y48_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~8 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~8_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~17_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~17_sumout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~8 .lut_mask = 64'h0000000000F000F0;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[83]~15 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[83]~15_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~17_sumout  & ( !\u0|mm_interconnect_0|cmd_mux|src_data[83]~14_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout  & 
// (!\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout  & ((!\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ) # (\u0|mm_interconnect_0|cmd_mux|src_payload~9_combout )))) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~17_sumout  & ( 
// !\u0|mm_interconnect_0|cmd_mux|src_data[83]~14_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout  & ((!\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ) # (\u0|mm_interconnect_0|cmd_mux|src_payload~9_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_payload~9_combout ),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~17_sumout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data[83]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[83]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[83]~15 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[83]~15 .lut_mask = 64'hA0AA808800000000;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[83]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y48_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[4] (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [4] = ( \u0|mm_interconnect_0|cmd_mux|src_payload~8_combout  & ( \u0|mm_interconnect_0|cmd_mux|src_data[83]~15_combout  & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17_sumout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [4])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [4]) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~8_combout  & ( \u0|mm_interconnect_0|cmd_mux|src_data[83]~15_combout  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg 
// [4] & (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17_sumout  & !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [4]) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_payload~8_combout  & ( !\u0|mm_interconnect_0|cmd_mux|src_data[83]~15_combout  & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17_sumout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [4])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [4]) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~8_combout  & ( !\u0|mm_interconnect_0|cmd_mux|src_data[83]~15_combout  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17_sumout  & 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [4])))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [4]) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [4]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [4]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17_sumout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_payload~8_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data[83]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[4] .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[4] .lut_mask = 64'h373F373F3733373F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y48_N25
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [4]),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~2_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y47_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~5 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~5_combout  = ( \u0|hps_0|fpga_interfaces|h2f_ARSIZE [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] & \u0|hps_0|fpga_interfaces|h2f_ARSIZE [2]) ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~5 .lut_mask = 64'h000000000C0C0C0C;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y47_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~21 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~21_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~5_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~18  ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~22  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~5_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~18  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~21_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~21 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~21 .lut_mask = 64'h0000000000005555;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_ARSIZE [0] & ( \u0|hps_0|fpga_interfaces|h2f_ARLEN [1] & ( !\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] $ (((\u0|hps_0|fpga_interfaces|h2f_ARLEN [3]) # 
// (\u0|hps_0|fpga_interfaces|h2f_ARLEN [2]))) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0] & ( \u0|hps_0|fpga_interfaces|h2f_ARLEN [1] & ( !\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] $ (\u0|hps_0|fpga_interfaces|h2f_ARLEN [3]) ) ) ) # ( 
// \u0|hps_0|fpga_interfaces|h2f_ARSIZE [0] & ( !\u0|hps_0|fpga_interfaces|h2f_ARLEN [1] & ( !\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] $ ((((!\u0|hps_0|fpga_interfaces|h2f_ARLEN [0]) # (\u0|hps_0|fpga_interfaces|h2f_ARLEN [3])) # 
// (\u0|hps_0|fpga_interfaces|h2f_ARLEN [2]))) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0] & ( !\u0|hps_0|fpga_interfaces|h2f_ARLEN [1] & ( !\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] $ (((!\u0|hps_0|fpga_interfaces|h2f_ARLEN [2]) # 
// (\u0|hps_0|fpga_interfaces|h2f_ARLEN [3]))) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [2]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [0]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [3]),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~1 .lut_mask = 64'h66333933CC339933;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y50_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[84]~16 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[84]~16_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout  & ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~1_combout  & (!\u0|hps_0|fpga_interfaces|h2f_ARLEN [3] & 
// !\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2])) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout  & ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~1_combout  & ((!\u0|hps_0|fpga_interfaces|h2f_ARLEN [3]) # 
// (!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2]))) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~1_combout  & (!\u0|hps_0|fpga_interfaces|h2f_ARLEN [3] & !\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2])) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~1_combout ),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [3]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[84]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[84]~16 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[84]~16 .lut_mask = 64'hFAA0FAA0A000A000;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[84]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y50_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[84]~17 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[84]~17_combout  = ( \u0|hps_0|fpga_interfaces|h2f_ARBURST [0] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_ARBURST [0] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// ((!\u0|hps_0|fpga_interfaces|h2f_ARBURST [1] & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~21_sumout )) # (\u0|hps_0|fpga_interfaces|h2f_ARBURST [1] & ((!\u0|mm_interconnect_0|cmd_mux|src_data[84]~16_combout ))))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_ARBURST [1]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~21_sumout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data[84]~16_combout ),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARBURST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[84]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[84]~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[84]~17 .lut_mask = 64'h070207020F0F0F0F;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[84]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y49_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~5 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~5_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWSIZE [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] & \u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~5 .lut_mask = 64'h0000000022222222;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y49_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~21 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~21_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~5_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~18  ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~22  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~5_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~18  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~21_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~21 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~21 .lut_mask = 64'h0000000000005555;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~11 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~11_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~1_combout  & (!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2] & 
// !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout )) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~1_combout  & ((!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]) # 
// (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout ))) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~1_combout  & (!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2] & !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout )) ) 
// )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~1_combout ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~11 .lut_mask = 64'hE8E8E8E880808080;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y49_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[84]~33 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[84]~33_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_payload~11_combout  & ( (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & ((!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~21_sumout ) # 
// (\u0|hps_0|fpga_interfaces|h2f_AWBURST [1]))) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~11_combout  & ( (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & 
// !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~21_sumout )) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_payload~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[84]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[84]~33 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[84]~33 .lut_mask = 64'h80808080C4C4C4C4;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[84]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y50_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[84]~32 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[84]~32_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~21_sumout  & ( (!\u0|hps_0|fpga_interfaces|h2f_ARBURST [0] & (\u0|hps_0|fpga_interfaces|h2f_ARBURST [1] & 
// \u0|mm_interconnect_0|cmd_mux|src_data[84]~16_combout )) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~21_sumout  & ( (!\u0|hps_0|fpga_interfaces|h2f_ARBURST [0] & ((!\u0|hps_0|fpga_interfaces|h2f_ARBURST [1]) # 
// (\u0|mm_interconnect_0|cmd_mux|src_data[84]~16_combout ))) ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_ARBURST [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_ARBURST [1]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data[84]~16_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[84]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[84]~32 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[84]~32 .lut_mask = 64'hC0CCC0CC000C000C;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[84]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y49_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[84]~34 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[84]~34_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data[84]~32_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[84]~33_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|src_data[84]~32_combout  & ( ((!\u0|mm_interconnect_0|cmd_mux|src_data[84]~33_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data[84]~33_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data[84]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[84]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[84]~34 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[84]~34 .lut_mask = 64'h0FCF0FCF00CC00CC;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[84]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y49_N41
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data[84]~34_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [5] 
// ) + ( GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~18  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~22  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [5] ) + ( 
// GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y49_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~12 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~12_combout  = ( \u0|hps_0|fpga_interfaces|h2f_ARADDR [5] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(gnd),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_ARADDR [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~12 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~12 .lut_mask = 64'h00000F0F00000F0F;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y49_N37
dffeas \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[5]~DUPLICATE (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[5]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y49_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~21 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~21_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~5_combout  ) + ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// (\u0|hps_0|fpga_interfaces|h2f_AWADDR [5])) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[5]~DUPLICATE_q ))) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~18  ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~22  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~5_combout  ) + ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// (\u0|hps_0|fpga_interfaces|h2f_AWADDR [5])) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[5]~DUPLICATE_q ))) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~18  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [5]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~5_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~21_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~21 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~21 .lut_mask = 64'h0000F5A0000000FF;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y49_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~21 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~21_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~5_combout  ) + ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// (\u0|hps_0|fpga_interfaces|h2f_AWADDR [5])) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[5]~DUPLICATE_q ))) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~18  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [5]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~5_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~21 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~21 .lut_mask = 64'h0000F5A0000000FF;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y49_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector24~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector24~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & ( \u0|mm_interconnect_0|cmd_mux|src_payload~11_combout  & ( (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & 
// ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[5]~1_combout ))) # (\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~21_sumout )) ) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & ( \u0|mm_interconnect_0|cmd_mux|src_payload~11_combout  & ( (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[5]~1_combout ))) # 
// (\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~21_sumout )) ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & ( !\u0|mm_interconnect_0|cmd_mux|src_payload~11_combout  & ( 
// (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~21_sumout ))) # (\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~21_sumout )) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & ( !\u0|mm_interconnect_0|cmd_mux|src_payload~11_combout  & ( (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & 
// ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[5]~1_combout ))) # (\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~21_sumout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~21_sumout ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~21_sumout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[5]~1_combout ),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_payload~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector24~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector24~0 .lut_mask = 64'h11DD1D1D11DD11DD;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y49_N38
dffeas \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[5] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y49_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[5]~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[5]~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWADDR [5] & ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [5]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWADDR [5] & ( (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [5]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[5]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[5]~1 .lut_mask = 64'h03030303CFCFCFCF;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~25 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~25_sumout  = SUM(( (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [5]) ) + ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[5]~1_combout )) # 
// (\u0|mm_interconnect_0|cmd_mux|src_payload~12_combout ))) ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~22  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~26  = CARRY(( (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [5]) ) + ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[5]~1_combout )) # 
// (\u0|mm_interconnect_0|cmd_mux|src_payload~12_combout ))) ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~22  ))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[5]~1_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [5]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_payload~12_combout ),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~25_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~25 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~25 .lut_mask = 64'h0000FD5500000055;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y48_N17
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[5] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~3 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~3_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[5]~1_combout )) # (\u0|mm_interconnect_0|cmd_mux|src_payload~12_combout ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [5])))) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (\u0|mm_interconnect_0|cmd_mux|src_payload~12_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [5]))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_payload~12_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[5]~1_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [5]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~3 .lut_mask = 64'h447744774C7F4C7F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~5 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~5_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [5] & 
// ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~3_combout  & !\u0|mm_interconnect_0|cmd_mux|src_data[84]~34_combout )) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [5] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [5])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~3_combout  & (!\u0|mm_interconnect_0|cmd_mux|src_data[84]~34_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~3_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data[84]~34_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [5]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~5 .lut_mask = 64'h10BA10BA10101010;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y48_N34
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y49_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[84]~18 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[84]~18_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_payload~11_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (((!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~21_sumout )) # (\u0|hps_0|fpga_interfaces|h2f_AWBURST [0]))) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~11_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// (((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~21_sumout ) # (\u0|hps_0|fpga_interfaces|h2f_AWBURST [0])) # (\u0|hps_0|fpga_interfaces|h2f_AWBURST [1]))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~21_sumout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_payload~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[84]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[84]~18 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[84]~18 .lut_mask = 64'h070F070F030B030B;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[84]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y48_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5] (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [5] = ( \u0|mm_interconnect_0|cmd_mux|src_data[84]~18_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [5]) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21_sumout ) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[84]~18_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( ((\u0|mm_interconnect_0|cmd_mux|src_data[84]~17_combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21_sumout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [5]) ) ) ) 
// # ( \u0|mm_interconnect_0|cmd_mux|src_data[84]~18_combout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [5] & \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21_sumout )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [5]) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[84]~18_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [5] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21_sumout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [5]) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data[84]~17_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [5]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21_sumout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [5]),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_data[84]~18_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5] .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5] .lut_mask = 64'h03FF03FF05FF0FFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y48_N55
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [5]),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~3_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y49_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~6 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~6_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] & ( (\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2] & !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0]) ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~6 .lut_mask = 64'h0000000030303030;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y49_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~25 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~25_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~6_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~22  ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~25 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~25 .lut_mask = 64'h0000000000003333;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y49_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[85]~36 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[85]~36_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~25_sumout  & ( !\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & ( \u0|hps_0|fpga_interfaces|h2f_AWBURST [1] ) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~25_sumout  & ( !\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~25_sumout ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[85]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[85]~36 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[85]~36 .lut_mask = 64'hFFFF555500000000;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[85]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y47_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~6 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~6_combout  = ( \u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] & ( (\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2] & !\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~6 .lut_mask = 64'h0000000044444444;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y47_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~25 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~25_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~6_combout  ) + ( VCC ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder1~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~25 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~25 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y50_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[85]~35 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[85]~35_combout  = ( \u0|hps_0|fpga_interfaces|h2f_ARBURST [1] & ( !\u0|hps_0|fpga_interfaces|h2f_ARBURST [0] ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_ARBURST [1] & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~25_sumout  & !\u0|hps_0|fpga_interfaces|h2f_ARBURST [0]) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~25_sumout ),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_ARBURST [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARBURST [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[85]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[85]~35 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[85]~35 .lut_mask = 64'hA0A0A0A0F0F0F0F0;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[85]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y50_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[85]~37 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[85]~37_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data[85]~35_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[85]~36_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|src_data[85]~35_combout  & ( ((!\u0|mm_interconnect_0|cmd_mux|src_data[85]~36_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data[85]~36_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data[85]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[85]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[85]~37 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[85]~37 .lut_mask = 64'h0CFF0CFF0C0C0C0C;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[85]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y50_N38
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data[85]~37_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y50_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( \u0|mm_interconnect_0|cmd_mux|src_data[85]~35_combout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [6])) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (((!\u0|mm_interconnect_0|cmd_mux|src_data[85]~36_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])))) ) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( \u0|mm_interconnect_0|cmd_mux|src_data[85]~35_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [6])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (((!\u0|mm_interconnect_0|cmd_mux|src_data[85]~36_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])))) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( !\u0|mm_interconnect_0|cmd_mux|src_data[85]~35_combout  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [6]) ) ) ) 
// # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( !\u0|mm_interconnect_0|cmd_mux|src_data[85]~35_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [6])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (((!\u0|mm_interconnect_0|cmd_mux|src_data[85]~36_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [6]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data[85]~36_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data[85]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0 .lut_mask = 64'h550C55FF550C550C;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y49_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~25 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~25_sumout  = SUM(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~6_combout  ) + ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// (\u0|hps_0|fpga_interfaces|h2f_AWADDR [6])) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [6]))) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~22  ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~26  = CARRY(( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~6_combout  ) + ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// (\u0|hps_0|fpga_interfaces|h2f_AWADDR [6])) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [6]))) ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~22  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~6_combout ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [6]),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~25_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~25 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~25 .lut_mask = 64'h0000F5A000003333;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y49_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[6]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[6]~feeder_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[6]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y49_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[6]~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[6]~2_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [6] & ( (\u0|hps_0|fpga_interfaces|h2f_AWADDR [6]) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [6] & ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// \u0|hps_0|fpga_interfaces|h2f_AWADDR [6]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[6]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[6]~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y49_N16
dffeas \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[6] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[6]~feeder_combout ),
	.asdata(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[6]~2_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0]),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y49_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~13 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~13_combout  = ( \u0|hps_0|fpga_interfaces|h2f_ARADDR [6] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARADDR [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~13 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y49_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~6 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~6_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ( 
// \u0|mm_interconnect_0|cmd_mux|src_payload~13_combout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ( 
// \u0|mm_interconnect_0|cmd_mux|src_payload~13_combout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  ) ) ) # ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ( 
// !\u0|mm_interconnect_0|cmd_mux|src_payload~13_combout  & ( (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [6] & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ( !\u0|mm_interconnect_0|cmd_mux|src_payload~13_combout  & ( (\u0|hps_0|fpga_interfaces|h2f_AWADDR [6] & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [6]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [6]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_payload~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~6 .lut_mask = 64'h00300050F0F0F0F0;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~29 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~29_sumout  = SUM(( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[6]~2_combout )) # (\u0|mm_interconnect_0|cmd_mux|src_payload~13_combout ))) ) + ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [6]) ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~26  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~30  = CARRY(( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[6]~2_combout )) # (\u0|mm_interconnect_0|cmd_mux|src_payload~13_combout ))) ) + ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [6]) ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~26  ))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[6]~2_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_payload~13_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [6]),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~29_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~29 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~29 .lut_mask = 64'h0000FFAA000002AA;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y48_N19
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[6] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~11 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~11_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [6] 
// & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [6]) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~6_combout )))) ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [6] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [6]) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~6_combout )))) ) ) ) # ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [6] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~6_combout ))) ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [6] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~6_combout 
// )) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~6_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [6]),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [6]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~11 .lut_mask = 64'h02028A8A02228AAA;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y48_N38
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y49_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[85]~20 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[85]~20_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~25_sumout )) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[85]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[85]~20 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[85]~20 .lut_mask = 64'h0202020233333333;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[85]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [6] 
// ) + ( GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~22  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~26  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [6] ) + ( 
// GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[85]~19 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[85]~19_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( ((!\u0|hps_0|fpga_interfaces|h2f_ARBURST [1] & \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~25_sumout )) # 
// (\u0|hps_0|fpga_interfaces|h2f_ARBURST [0]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_ARBURST [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_ARBURST [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[85]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[85]~19 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[85]~19 .lut_mask = 64'h000000003B3B3B3B;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[85]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y50_N37
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data[85]~37_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6] (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [6] = ( \u0|mm_interconnect_0|cmd_mux|src_data[85]~19_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25_sumout ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [6]) ) ) ) 
// # ( !\u0|mm_interconnect_0|cmd_mux|src_data[85]~19_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q  & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25_sumout  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # 
// (\u0|mm_interconnect_0|cmd_mux|src_data[85]~20_combout )))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [6]) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_data[85]~19_combout  & 
// ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q  & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25_sumout  & \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [6]) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[85]~19_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q  & ( ((\u0|mm_interconnect_0|cmd_mux|src_data[85]~20_combout  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25_sumout  & \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [6]) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [6]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data[85]~20_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25_sumout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_data[85]~19_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6] .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6] .lut_mask = 64'h5557555F5F575F5F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~4 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~4_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[6]~2_combout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|cmd_mux|src_payload~13_combout )) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [6])))) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[6]~2_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|cmd_mux|src_payload~13_combout ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [6])) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [6]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_payload~13_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[6]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~4 .lut_mask = 64'h05AF05AF27AF27AF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y48_N49
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [6]),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~4_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y49_N44
dffeas \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7]~DUPLICATE (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7]~feeder_combout ),
	.asdata(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[7]~3_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0]),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y49_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~7 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~7_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWSIZE [0] & ( (\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] & \u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~7 .lut_mask = 64'h0000000011111111;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y49_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~29 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~29_sumout  = SUM(( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_AWADDR [7])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7]~DUPLICATE_q ))) ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~7_combout  ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~26  ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~30  = CARRY(( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_AWADDR [7])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7]~DUPLICATE_q ))) ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~7_combout  ) + ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~26  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [7]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~7_combout ),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~29_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~29 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~29 .lut_mask = 64'h0000FF0000000A5F;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y49_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7]~feeder_combout  = \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~29_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y49_N43
dffeas \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7]~feeder_combout ),
	.asdata(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[7]~3_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0]),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y49_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[7]~3 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[7]~3_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWADDR [7] & ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [7]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWADDR [7] & ( (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [7]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[7]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[7]~3 .lut_mask = 64'h03030303CFCFCFCF;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y48_N23
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[7]~DUPLICATE (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y47_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~14 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~14_combout  = ( \u0|hps_0|fpga_interfaces|h2f_ARADDR [7] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARADDR [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~14 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~14 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~33 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~33_sumout  = SUM(( (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[7]~DUPLICATE_q ) ) + ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[7]~3_combout )) # 
// (\u0|mm_interconnect_0|cmd_mux|src_payload~14_combout ))) ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~30  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~34  = CARRY(( (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[7]~DUPLICATE_q ) ) + ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[7]~3_combout )) # 
// (\u0|mm_interconnect_0|cmd_mux|src_payload~14_combout ))) ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~30  ))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[7]~3_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_payload~14_combout ),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~33_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~33 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~33 .lut_mask = 64'h0000FD5500000055;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y48_N22
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[7] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~7 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~7_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_payload~14_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~14_combout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ( 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ((!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|hps_0|fpga_interfaces|h2f_AWADDR [7]))) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[7]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [7]),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_payload~14_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~7 .lut_mask = 64'h010DFFFF00000000;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~10 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~10_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [7] 
// & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~7_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout  ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [7] & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~7_combout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [7] 
// & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~7_combout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [7])))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [7] & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~7_combout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [7] & \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [7]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [7]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~10 .lut_mask = 64'h0002AA0200AAAAAA;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y48_N20
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [7] 
// ) + ( GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~26  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~30  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [7] ) + ( 
// GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7] (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [7] = ( \u0|mm_interconnect_0|cmd_mux|src_data[85]~19_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29_sumout ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [7]) ) ) ) 
// # ( !\u0|mm_interconnect_0|cmd_mux|src_data[85]~19_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q  & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29_sumout  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # 
// (\u0|mm_interconnect_0|cmd_mux|src_data[85]~20_combout )))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [7]) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_data[85]~19_combout  & 
// ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q  & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29_sumout )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [7]) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[85]~19_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q  & ( ((\u0|mm_interconnect_0|cmd_mux|src_data[85]~20_combout  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29_sumout ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [7]) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [7]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data[85]~20_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29_sumout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_data[85]~19_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7] .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7] .lut_mask = 64'h5557555F55F755FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~5 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~5_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[7]~3_combout ) # (\u0|mm_interconnect_0|cmd_mux|src_payload~14_combout )))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[7]~DUPLICATE_q )) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|cmd_mux|src_payload~14_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[7]~DUPLICATE_q )) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[7]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_payload~14_combout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[7]~3_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~5 .lut_mask = 64'h1D1D1D1D1DDD1DDD;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y48_N7
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [7]),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~5_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y48_N26
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[8] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y49_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~33 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~33_sumout  = SUM(( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_AWADDR [8])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [8]))) ) + ( GND ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~30  
// ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~34  = CARRY(( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_AWADDR [8])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [8]))) ) + ( GND ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~30  
// ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [8]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~33_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~33 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~33 .lut_mask = 64'h0000FFFF00000A5F;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y49_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[8]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[8]~feeder_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[8]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y49_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[8]~6 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[8]~6_combout  = (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_AWADDR [8])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [8])))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [8]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[8]~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[8]~6 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y49_N49
dffeas \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[8] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[8]~feeder_combout ),
	.asdata(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[8]~6_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0]),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y49_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[44] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [44] = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ( \u0|hps_0|fpga_interfaces|h2f_AWADDR [8] & ( (!\u0|hps_0|fpga_interfaces|h2f_ARADDR [8] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [8]))) # (\u0|hps_0|fpga_interfaces|h2f_ARADDR [8] & (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [8])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]))) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ( 
// \u0|hps_0|fpga_interfaces|h2f_AWADDR [8] & ( ((\u0|hps_0|fpga_interfaces|h2f_ARADDR [8] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) ) # ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ( !\u0|hps_0|fpga_interfaces|h2f_AWADDR [8] & ( (!\u0|hps_0|fpga_interfaces|h2f_ARADDR [8] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [8]))) # (\u0|hps_0|fpga_interfaces|h2f_ARADDR [8] & (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [8])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]))) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ( 
// !\u0|hps_0|fpga_interfaces|h2f_AWADDR [8] & ( (\u0|hps_0|fpga_interfaces|h2f_ARADDR [8] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_ARADDR [8]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [8]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [44]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[44] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[44] .lut_mask = 64'h0055035733770357;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[44] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~37 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~37_sumout  = SUM(( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|cmd_mux|src_data [44]))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [8])) ) + ( GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~34  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~38  = CARRY(( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|cmd_mux|src_data [44]))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [8])) ) + ( GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~34  ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [8]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data [44]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~37_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~37 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~37 .lut_mask = 64'h0000FFFF000003CF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y48_N25
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[8]~DUPLICATE (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[8]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y49_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~53 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~53_combout  = ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// ((!\u0|hps_0|fpga_interfaces|h2f_ARADDR [8] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (\u0|hps_0|fpga_interfaces|h2f_AWADDR [8]))) # (\u0|hps_0|fpga_interfaces|h2f_ARADDR [8] & (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|hps_0|fpga_interfaces|h2f_AWADDR [8])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]))))) ) ) # ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// ((!\u0|hps_0|fpga_interfaces|h2f_ARADDR [8] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [8]))) # (\u0|hps_0|fpga_interfaces|h2f_ARADDR [8] & 
// (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [8])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]))))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_ARADDR [8]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [8]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datag(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [8]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~53 .extended_lut = "on";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~53 .lut_mask = 64'h0357035700000000;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~9 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~9_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [8] & 
// ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~53_combout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout  ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [8] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~53_combout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [8] 
// & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~53_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[8]~DUPLICATE_q )))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [8] & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~53_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[8]~DUPLICATE_q ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[8]~DUPLICATE_q ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [8]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~9 .lut_mask = 64'h0002A0A20A0AAAAA;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y48_N2
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [8] 
// ) + ( GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~30  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~34  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [8] ) + ( 
// GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8] (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [8] = ( \u0|mm_interconnect_0|cmd_mux|src_data[85]~20_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33_sumout ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [8]) ) ) ) 
// # ( !\u0|mm_interconnect_0|cmd_mux|src_data[85]~20_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q  & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33_sumout  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # 
// (\u0|mm_interconnect_0|cmd_mux|src_data[85]~19_combout )))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [8]) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_data[85]~20_combout  & 
// ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q  & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33_sumout )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [8]) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[85]~20_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q  & ( ((\u0|mm_interconnect_0|cmd_mux|src_data[85]~19_combout  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33_sumout ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [8]) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [8]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data[85]~19_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33_sumout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_data[85]~20_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8] .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8] .lut_mask = 64'h5557555F55F755FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~8 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~8_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data [44] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[8]~DUPLICATE_q ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data [44] & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[8]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data [44]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~8 .lut_mask = 64'h03030303CFCFCFCF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y48_N13
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [8]),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~8_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y49_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~16 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~16_combout  = ( \u0|hps_0|fpga_interfaces|h2f_ARADDR [9] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARADDR [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~16 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~16 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y48_N29
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[9] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~42_sumout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y49_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~37 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~37_sumout  = SUM(( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_AWADDR [9])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [9]))) ) + ( GND ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~34  
// ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~38  = CARRY(( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_AWADDR [9])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [9]))) ) + ( GND ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~34  
// ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [9]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~37_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~37 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~37 .lut_mask = 64'h0000FFFF00000A5F;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y49_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[9]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[9]~feeder_combout  = \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~37_sumout 

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~37_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[9]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y49_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[9]~7 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[9]~7_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [9] & ( (\u0|hps_0|fpga_interfaces|h2f_AWADDR [9]) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [9] & ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// \u0|hps_0|fpga_interfaces|h2f_AWADDR [9]) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[9]~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[9]~7 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y49_N58
dffeas \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[9] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[9]~feeder_combout ),
	.asdata(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[9]~7_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0]),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y49_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~15 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~15_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|hps_0|fpga_interfaces|h2f_AWADDR [9]))) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [9])) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [9]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [9]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~15 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~15 .lut_mask = 64'h00001D1D00001D1D;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~42 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~42_sumout  = SUM(( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|cmd_mux|src_payload~15_combout )) # 
// (\u0|mm_interconnect_0|cmd_mux|src_payload~16_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [9])))) ) + ( GND ) + ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~38  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~43  = CARRY(( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|cmd_mux|src_payload~15_combout )) # 
// (\u0|mm_interconnect_0|cmd_mux|src_payload~16_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [9])))) ) + ( GND ) + ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~38  ))

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_payload~16_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [9]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_payload~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~42_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~43 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~42 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~42 .lut_mask = 64'h0000FFFF000047CF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y48_N28
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[9]~DUPLICATE (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~42_sumout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[9]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y49_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~40 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~40_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_payload~16_combout  & ( \u0|hps_0|fpga_interfaces|h2f_AWADDR [9] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  
// ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~16_combout  & ( \u0|hps_0|fpga_interfaces|h2f_AWADDR [9] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// ((!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [9])))) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_payload~16_combout  & ( 
// !\u0|hps_0|fpga_interfaces|h2f_AWADDR [9] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~16_combout  & ( !\u0|hps_0|fpga_interfaces|h2f_AWADDR [9] & ( 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [9] & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [9]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_payload~16_combout ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~40 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~40 .lut_mask = 64'h0004CCCC0C04CCCC;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~8 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~8_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [9] & 
// ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout  & 
// (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~40_combout )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[9]~DUPLICATE_q ))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [9] & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~40_combout ) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[9]~DUPLICATE_q )))) ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [9] & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~40_combout ))) ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [9] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~40_combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q )) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[9]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~40_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [9]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~8 .lut_mask = 64'h000AAA0A002AAA2A;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y48_N56
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [9] 
// ) + ( GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~34  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~38  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [9] ) + ( 
// GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~34  ))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9] (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [9] = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  
// & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37_sumout  & ( ((\u0|mm_interconnect_0|cmd_mux|src_data[85]~19_combout ) # (\u0|mm_interconnect_0|cmd_mux|src_data[85]~20_combout )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [9]) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q 
//  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37_sumout  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [9]) ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  
// & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37_sumout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [9] ) ) 
// ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37_sumout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [9] ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [9]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data[85]~20_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data[85]~19_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9] .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9] .lut_mask = 64'h555555555F5F77FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~9 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~9_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_payload~16_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [9]) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~16_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// ((\u0|mm_interconnect_0|cmd_mux|src_payload~15_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [9])) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [9]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_payload~15_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_payload~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~9 .lut_mask = 64'h03CF03CFCFCFCFCF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y48_N43
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [9]),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~9_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [10] 
// ) + ( GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~38  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~42  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [10] ) + 
// ( GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~38  ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y49_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~41 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~41_sumout  = SUM(( GND ) + ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_AWADDR [10])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [10]))) ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~38  ))
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~42  = CARRY(( GND ) + ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_AWADDR [10])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [10]))) ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~38  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [10]),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~41_sumout ),
	.cout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~41 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~41 .lut_mask = 64'h0000F5A000000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y49_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[10]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[10]~feeder_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[10]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y49_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[10]~8 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[10]~8_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWADDR [10] & ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [10]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWADDR [10] & ( (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [10]) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[10]~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[10]~8 .lut_mask = 64'h05050505AFAFAFAF;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[10]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y49_N46
dffeas \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[10] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[10]~feeder_combout ),
	.asdata(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[10]~8_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0]),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[10] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y49_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[46] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [46] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [10] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// ((\u0|hps_0|fpga_interfaces|h2f_AWADDR [10]) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q )))) # (\u0|hps_0|fpga_interfaces|h2f_ARADDR [10]) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [10] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ((\u0|hps_0|fpga_interfaces|h2f_AWADDR [10]) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q 
// ))) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [10] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & \u0|hps_0|fpga_interfaces|h2f_AWADDR [10]))) # (\u0|hps_0|fpga_interfaces|h2f_ARADDR [10]) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [10] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & \u0|hps_0|fpga_interfaces|h2f_AWADDR [10])) 
// ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_ARADDR [10]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [10]),
	.datae(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [46]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[46] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[46] .lut_mask = 64'h0030557503335777;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[46] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y48_N31
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[10] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~46_sumout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[10] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~46 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~46_sumout  = SUM(( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|cmd_mux|src_data [46]))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [10])) ) + ( GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~43  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~47  = CARRY(( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|cmd_mux|src_data [46]))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [10])) ) + ( GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~43  ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [10]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data [46]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~43 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~46_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~47 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~46 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~46 .lut_mask = 64'h0000FFFF000003CF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y48_N32
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[10]~DUPLICATE (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~46_sumout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[10]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~10 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~10_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[10]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|cmd_mux|src_data [46]) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[10]~DUPLICATE_q  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// \u0|mm_interconnect_0|cmd_mux|src_data [46]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data [46]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~10 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y52_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~6 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~6_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~10_combout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout  & 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [10]) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ))) ) 
// ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~10_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [10])) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [10]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~6 .lut_mask = 64'h00A000A050F050F0;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y52_N41
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y52_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10] (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [10] = ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [10] ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [10] ) ) # ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [10] & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41_sumout  & 
// (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # (\u0|mm_interconnect_0|cmd_mux|src_data[85]~19_combout )) # (\u0|mm_interconnect_0|cmd_mux|src_data[85]~20_combout ))) ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [10] & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41_sumout  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\u0|mm_interconnect_0|cmd_mux|src_data[85]~19_combout ) # (\u0|mm_interconnect_0|cmd_mux|src_data[85]~20_combout )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data[85]~20_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41_sumout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data[85]~19_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10] .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10] .lut_mask = 64'h01033133FFFFFFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y52_N49
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [10]),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~10_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~18 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~18_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_ARADDR [11])

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(gnd),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_ARADDR [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~18 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~18 .lut_mask = 64'h0033003300330033;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y49_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~45 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~45_sumout  = SUM(( GND ) + ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_AWADDR [11])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [11]))) ) + ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~42  ))

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [11]),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~45 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~45 .lut_mask = 64'h0000F5A000000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y47_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[11]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[11]~feeder_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~45_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[11]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y47_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[11]~9 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[11]~9_combout  = (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|hps_0|fpga_interfaces|h2f_AWADDR [11])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [11])))

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [11]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[11]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[11]~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[11]~9 .lut_mask = 64'h4747474747474747;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[11]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y47_N37
dffeas \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[11] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[11]~feeder_combout ),
	.asdata(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|base_address[11]~9_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0]),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[11] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y49_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~17 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~17_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWADDR [11] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ((!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [11]))) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWADDR [11] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [11] & \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q )) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [11]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~17 .lut_mask = 64'h0003000333033303;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~50 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~50_sumout  = SUM(( GND ) + ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|cmd_mux|src_payload~17_combout ) # 
// (\u0|mm_interconnect_0|cmd_mux|src_payload~18_combout )))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [11])) ) + ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~47  ))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [11]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_payload~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_payload~17_combout ),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~47 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~50_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~50 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~50 .lut_mask = 64'h0000E22200000000;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y48_N35
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[11] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~50_sumout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[11] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~11 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~11_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_payload~17_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [11]) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~17_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// ((\u0|mm_interconnect_0|cmd_mux|src_payload~18_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [11])) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [11]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_payload~18_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_payload~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~11 .lut_mask = 64'h03CF03CFCFCFCFCF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~7 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~7_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~11_combout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout  & 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [11]) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ))) ) 
// ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~11_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [11])) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[6]~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [11]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~7 .lut_mask = 64'h00A000A050F050F0;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y48_N31
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [11] 
// ) + ( GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~42  ))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11] (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [11] = ( \u0|mm_interconnect_0|cmd_mux|src_data[85]~19_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45_sumout ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [11]) ) ) ) 
// # ( !\u0|mm_interconnect_0|cmd_mux|src_data[85]~19_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q  & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45_sumout  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ) # 
// (\u0|mm_interconnect_0|cmd_mux|src_data[85]~20_combout )))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [11]) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_data[85]~19_combout  & 
// ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q  & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45_sumout )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [11]) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[85]~19_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q  & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\u0|mm_interconnect_0|cmd_mux|src_data[85]~20_combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45_sumout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [11]) ) ) 
// )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data[85]~20_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [11]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45_sumout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_data[85]~19_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11] .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11] .lut_mask = 64'h0F1F0F5F0FBF0FFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y48_N25
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [11]),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~11_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y47_N36
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N36
cyclonev_lcell_comb \COMP_SYNC|LessThan6~0 (
// Equation(s):
// \COMP_SYNC|LessThan6~0_combout  = ( \COMP_SYNC|Add0~1_sumout  & ( \COMP_SYNC|LessThan0~0_combout  & ( (!\COMP_SYNC|Add0~9_sumout ) # ((!\COMP_SYNC|LessThan0~1_combout  & \COMP_SYNC|LessThan0~2_combout )) ) ) ) # ( !\COMP_SYNC|Add0~1_sumout  & ( 
// \COMP_SYNC|LessThan0~0_combout  & ( (!\COMP_SYNC|Add0~5_sumout ) # ((!\COMP_SYNC|Add0~9_sumout ) # ((!\COMP_SYNC|LessThan0~1_combout  & \COMP_SYNC|LessThan0~2_combout ))) ) ) ) # ( \COMP_SYNC|Add0~1_sumout  & ( !\COMP_SYNC|LessThan0~0_combout  & ( 
// (!\COMP_SYNC|Add0~9_sumout ) # (\COMP_SYNC|LessThan0~2_combout ) ) ) ) # ( !\COMP_SYNC|Add0~1_sumout  & ( !\COMP_SYNC|LessThan0~0_combout  & ( ((!\COMP_SYNC|Add0~5_sumout ) # (!\COMP_SYNC|Add0~9_sumout )) # (\COMP_SYNC|LessThan0~2_combout ) ) ) )

	.dataa(!\COMP_SYNC|LessThan0~1_combout ),
	.datab(!\COMP_SYNC|LessThan0~2_combout ),
	.datac(!\COMP_SYNC|Add0~5_sumout ),
	.datad(!\COMP_SYNC|Add0~9_sumout ),
	.datae(!\COMP_SYNC|Add0~1_sumout ),
	.dataf(!\COMP_SYNC|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|LessThan6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|LessThan6~0 .extended_lut = "off";
defparam \COMP_SYNC|LessThan6~0 .lut_mask = 64'hFFF3FF33FFF2FF22;
defparam \COMP_SYNC|LessThan6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y45_N41
dffeas \COMP_SYNC|column[3] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\COMP_SYNC|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\COMP_SYNC|LessThan6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|column [3]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|column[3] .is_wysiwyg = "true";
defparam \COMP_SYNC|column[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y45_N44
dffeas \COMP_SYNC|column[4] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\COMP_SYNC|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\COMP_SYNC|LessThan6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|column [4]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|column[4] .is_wysiwyg = "true";
defparam \COMP_SYNC|column[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y45_N47
dffeas \COMP_SYNC|column[5] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\COMP_SYNC|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\COMP_SYNC|LessThan6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|column [5]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|column[5] .is_wysiwyg = "true";
defparam \COMP_SYNC|column[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y45_N50
dffeas \COMP_SYNC|column[6] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\COMP_SYNC|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\COMP_SYNC|LessThan6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|column [6]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|column[6] .is_wysiwyg = "true";
defparam \COMP_SYNC|column[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y43_N44
dffeas \COMP_SYNC|row[4] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|Add1~33_sumout ),
	.asdata(\COMP_SYNC|v_count [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_SYNC|v_count~3_combout ),
	.sload(\COMP_SYNC|LessThan0~3_combout ),
	.ena(\COMP_SYNC|LessThan7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|row [4]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|row[4] .is_wysiwyg = "true";
defparam \COMP_SYNC|row[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y45_N52
dffeas \COMP_SYNC|column[7] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\COMP_SYNC|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\COMP_SYNC|LessThan6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|column [7]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|column[7] .is_wysiwyg = "true";
defparam \COMP_SYNC|column[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y45_N0
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( !\COMP_SYNC|row [4] $ (!\COMP_SYNC|column [7]) ) + ( !VCC ) + ( !VCC ))
// \Add1~2  = CARRY(( !\COMP_SYNC|row [4] $ (!\COMP_SYNC|column [7]) ) + ( !VCC ) + ( !VCC ))
// \Add1~3  = SHARE((\COMP_SYNC|row [4] & \COMP_SYNC|column [7]))

	.dataa(gnd),
	.datab(!\COMP_SYNC|row [4]),
	.datac(!\COMP_SYNC|column [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000030300003C3C;
defparam \Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X47_Y45_N55
dffeas \COMP_SYNC|column[8] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\COMP_SYNC|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\COMP_SYNC|LessThan6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|column [8]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|column[8] .is_wysiwyg = "true";
defparam \COMP_SYNC|column[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y43_N47
dffeas \COMP_SYNC|row[5] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|Add1~5_sumout ),
	.asdata(\COMP_SYNC|v_count[5]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_SYNC|v_count~3_combout ),
	.sload(\COMP_SYNC|LessThan0~3_combout ),
	.ena(\COMP_SYNC|LessThan7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|row [5]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|row[5] .is_wysiwyg = "true";
defparam \COMP_SYNC|row[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y45_N3
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( !\COMP_SYNC|column [8] $ (!\COMP_SYNC|row [5]) ) + ( \Add1~3  ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( !\COMP_SYNC|column [8] $ (!\COMP_SYNC|row [5]) ) + ( \Add1~3  ) + ( \Add1~2  ))
// \Add1~7  = SHARE((\COMP_SYNC|column [8] & \COMP_SYNC|row [5]))

	.dataa(!\COMP_SYNC|column [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\COMP_SYNC|row [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(\Add1~3 ),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h00000055000055AA;
defparam \Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X46_Y43_N50
dffeas \COMP_SYNC|row[6] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|Add1~13_sumout ),
	.asdata(\COMP_SYNC|v_count [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_SYNC|v_count~3_combout ),
	.sload(\COMP_SYNC|LessThan0~3_combout ),
	.ena(\COMP_SYNC|LessThan7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|row [6]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|row[6] .is_wysiwyg = "true";
defparam \COMP_SYNC|row[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y45_N58
dffeas \COMP_SYNC|column[9] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\COMP_SYNC|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\COMP_SYNC|LessThan6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|column [9]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|column[9] .is_wysiwyg = "true";
defparam \COMP_SYNC|column[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y45_N6
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( !\COMP_SYNC|row [4] $ (!\COMP_SYNC|row [6] $ (\COMP_SYNC|column [9])) ) + ( \Add1~7  ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( !\COMP_SYNC|row [4] $ (!\COMP_SYNC|row [6] $ (\COMP_SYNC|column [9])) ) + ( \Add1~7  ) + ( \Add1~6  ))
// \Add1~11  = SHARE((!\COMP_SYNC|row [4] & (\COMP_SYNC|row [6] & \COMP_SYNC|column [9])) # (\COMP_SYNC|row [4] & ((\COMP_SYNC|column [9]) # (\COMP_SYNC|row [6]))))

	.dataa(gnd),
	.datab(!\COMP_SYNC|row [4]),
	.datac(!\COMP_SYNC|row [6]),
	.datad(!\COMP_SYNC|column [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(\Add1~7 ),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000033F00003CC3;
defparam \Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X46_Y43_N53
dffeas \COMP_SYNC|row[7] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|Add1~17_sumout ),
	.asdata(\COMP_SYNC|v_count[7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_SYNC|v_count~3_combout ),
	.sload(\COMP_SYNC|LessThan0~3_combout ),
	.ena(\COMP_SYNC|LessThan7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|row [7]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|row[7] .is_wysiwyg = "true";
defparam \COMP_SYNC|row[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y45_N9
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( !\COMP_SYNC|row [5] $ (!\COMP_SYNC|row [7]) ) + ( \Add1~11  ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( !\COMP_SYNC|row [5] $ (!\COMP_SYNC|row [7]) ) + ( \Add1~11  ) + ( \Add1~10  ))
// \Add1~15  = SHARE((\COMP_SYNC|row [5] & \COMP_SYNC|row [7]))

	.dataa(!\COMP_SYNC|row [5]),
	.datab(gnd),
	.datac(!\COMP_SYNC|row [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(\Add1~11 ),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000050500005A5A;
defparam \Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X46_Y43_N56
dffeas \COMP_SYNC|row[8] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|Add1~9_sumout ),
	.asdata(\COMP_SYNC|v_count[8]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_SYNC|v_count~3_combout ),
	.sload(\COMP_SYNC|LessThan0~3_combout ),
	.ena(\COMP_SYNC|LessThan7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|row [8]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|row[8] .is_wysiwyg = "true";
defparam \COMP_SYNC|row[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y45_N12
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( !\COMP_SYNC|row [8] $ (!\COMP_SYNC|row [6]) ) + ( \Add1~15  ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( !\COMP_SYNC|row [8] $ (!\COMP_SYNC|row [6]) ) + ( \Add1~15  ) + ( \Add1~14  ))
// \Add1~19  = SHARE((\COMP_SYNC|row [8] & \COMP_SYNC|row [6]))

	.dataa(gnd),
	.datab(!\COMP_SYNC|row [8]),
	.datac(!\COMP_SYNC|row [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(\Add1~15 ),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000030300003C3C;
defparam \Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X46_Y43_N59
dffeas \COMP_SYNC|row[9] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|Add1~1_sumout ),
	.asdata(\COMP_SYNC|v_count[9]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\COMP_SYNC|v_count~3_combout ),
	.sload(\COMP_SYNC|LessThan0~3_combout ),
	.ena(\COMP_SYNC|LessThan7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|row [9]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|row[9] .is_wysiwyg = "true";
defparam \COMP_SYNC|row[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y45_N15
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( !\COMP_SYNC|row [9] $ (!\COMP_SYNC|row [7]) ) + ( \Add1~19  ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( !\COMP_SYNC|row [9] $ (!\COMP_SYNC|row [7]) ) + ( \Add1~19  ) + ( \Add1~18  ))
// \Add1~23  = SHARE((\COMP_SYNC|row [9] & \COMP_SYNC|row [7]))

	.dataa(!\COMP_SYNC|row [9]),
	.datab(gnd),
	.datac(!\COMP_SYNC|row [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(\Add1~19 ),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y45_N18
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \COMP_SYNC|row [8] ) + ( \Add1~23  ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( \COMP_SYNC|row [8] ) + ( \Add1~23  ) + ( \Add1~22  ))
// \Add1~27  = SHARE(GND)

	.dataa(gnd),
	.datab(!\COMP_SYNC|row [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(\Add1~23 ),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000000000003333;
defparam \Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y45_N21
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( \COMP_SYNC|row [9] ) + ( \Add1~27  ) + ( \Add1~26  ))

	.dataa(!\COMP_SYNC|row [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(\Add1~27 ),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000000000005555;
defparam \Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y48_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux3~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux3~0_combout  = ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & (\u0|hps_0|fpga_interfaces|h2f_WDATA [5])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & 
// (((\u0|hps_0|fpga_interfaces|h2f_WDATA [13])))))) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & (\u0|hps_0|fpga_interfaces|h2f_WDATA [21])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & 
// (((\u0|hps_0|fpga_interfaces|h2f_WDATA [29])))))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_WDATA [21]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_WDATA [13]),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_WDATA [29]),
	.datag(!\u0|hps_0|fpga_interfaces|h2f_WDATA [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux3~0 .extended_lut = "on";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux3~0 .lut_mask = 64'h0415040404151515;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y48_N26
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 (
	.portawe(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|m0_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [5],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [4]}),
	.portaaddr({\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [11],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [10],
\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [9],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [8],
\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [7],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [6],
\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [5],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [4],
\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2],
\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\Add1~5_sumout ,\Add1~1_sumout ,\COMP_SYNC|column [6],\COMP_SYNC|column [5],\COMP_SYNC|column [4],\COMP_SYNC|column [3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .init_file = "C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/onchip_mem.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .logical_ram_name = "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_naa2:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 4096;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AAAA800000000002AAAA8000000000000000000000000000000000000000000000000000000000002BBABEAA8";
// synopsys translate_on

// Location: LABCELL_X48_Y51_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~13 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~13_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5]~q  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [5])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [13]) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5]~q  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [5] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [13]) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [5]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [13]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~13 .lut_mask = 64'h01FF01FF0BFF0BFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y51_N17
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[13] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~13_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[13] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y51_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[13]~13 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[13]~13_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [13] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5]~q ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [5]))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [13] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & 
// ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [13] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5]~q ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [5])) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [5]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5]~q ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[13]~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[13]~13 .lut_mask = 64'h000003CFAAAAABEF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[81]~8 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[81]~8_combout  = ( \u0|hps_0|fpga_interfaces|h2f_ARSIZE [0] & ( \u0|hps_0|fpga_interfaces|h2f_ARLEN [1] & ( (!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] & (!\u0|hps_0|fpga_interfaces|h2f_ARLEN [2] & 
// !\u0|hps_0|fpga_interfaces|h2f_ARLEN [3])) # (\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] & ((\u0|hps_0|fpga_interfaces|h2f_ARLEN [3]))) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0] & ( \u0|hps_0|fpga_interfaces|h2f_ARLEN [1] & ( 
// (\u0|hps_0|fpga_interfaces|h2f_ARLEN [2] & (!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] & !\u0|hps_0|fpga_interfaces|h2f_ARLEN [3])) ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_ARSIZE [0] & ( !\u0|hps_0|fpga_interfaces|h2f_ARLEN [1] & ( 
// (\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] & (((!\u0|hps_0|fpga_interfaces|h2f_ARLEN [2] & !\u0|hps_0|fpga_interfaces|h2f_ARLEN [0])) # (\u0|hps_0|fpga_interfaces|h2f_ARLEN [3]))) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0] & ( 
// !\u0|hps_0|fpga_interfaces|h2f_ARLEN [1] & ( (!\u0|hps_0|fpga_interfaces|h2f_ARLEN [3] & ((!\u0|hps_0|fpga_interfaces|h2f_ARLEN [2] & (\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] & \u0|hps_0|fpga_interfaces|h2f_ARLEN [0])) # 
// (\u0|hps_0|fpga_interfaces|h2f_ARLEN [2] & (!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1])))) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [2]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [0]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [3]),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[81]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[81]~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[81]~8 .lut_mask = 64'h4600203344008833;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[81]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[81]~9 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[81]~9_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data[81]~8_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// \u0|hps_0|fpga_interfaces|h2f_ARBURST [1]) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[81]~8_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// \u0|hps_0|fpga_interfaces|h2f_ARBURST [1]) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_data[81]~8_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// \u0|hps_0|fpga_interfaces|h2f_ARBURST [1]) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[81]~8_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// (\u0|hps_0|fpga_interfaces|h2f_ARBURST [1] & ((\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2]) # (\u0|hps_0|fpga_interfaces|h2f_ARLEN [3])))) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [3]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_ARBURST [1]),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_data[81]~8_combout ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[81]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[81]~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[81]~9 .lut_mask = 64'h0015005500550055;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[81]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y48_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[81]~10 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[81]~10_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & ( !\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[81]~9_combout  & 
// ((!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) # (\u0|mm_interconnect_0|cmd_mux|src_payload~7_combout ))) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & ( !\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout  & ( 
// (!\u0|mm_interconnect_0|cmd_mux|src_data[81]~9_combout  & ((!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~9_sumout ) # (!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]))) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~9_sumout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data[81]~9_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_payload~7_combout ),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[81]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[81]~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[81]~10 .lut_mask = 64'hC8C8C0CC00000000;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[81]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y48_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[81]~7 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[81]~7_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_ARBURST [1] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~9_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~9_sumout ),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARBURST [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[81]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[81]~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[81]~7 .lut_mask = 64'h000F000F00000000;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[81]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[81]~25 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[81]~25_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan12~0_combout  & ( 
// (!\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout  & !\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan12~0_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout  & !\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ) ) ) ) # ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan12~0_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout  & !\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout 
// ) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan12~0_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout  & 
// ((!\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ) # ((!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2])))) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[81]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[81]~25 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[81]~25 .lut_mask = 64'hF080F000F000F000;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[81]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y48_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[81]~26 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[81]~26_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout  & ( \u0|mm_interconnect_0|cmd_mux|src_payload~19_combout  & ( (((!\u0|mm_interconnect_0|cmd_mux|src_data[81]~25_combout ) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~9_sumout )) # (\u0|mm_interconnect_0|cmd_mux|src_data[81]~9_combout )) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~9_sumout ) ) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout  & ( \u0|mm_interconnect_0|cmd_mux|src_payload~19_combout  & ( ((!\u0|mm_interconnect_0|cmd_mux|src_data[81]~25_combout ) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~9_sumout )) # 
// (\u0|mm_interconnect_0|cmd_mux|src_data[81]~9_combout ) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout  & ( !\u0|mm_interconnect_0|cmd_mux|src_payload~19_combout  & ( ((!\u0|mm_interconnect_0|cmd_mux|src_data[81]~25_combout ) # 
// (\u0|mm_interconnect_0|cmd_mux|src_data[81]~9_combout )) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~9_sumout ) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout  & ( !\u0|mm_interconnect_0|cmd_mux|src_payload~19_combout  & ( 
// (!\u0|mm_interconnect_0|cmd_mux|src_data[81]~25_combout ) # (\u0|mm_interconnect_0|cmd_mux|src_data[81]~9_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~9_sumout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data[81]~9_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~9_sumout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data[81]~25_combout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_payload~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[81]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[81]~26 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[81]~26 .lut_mask = 64'hFF33FF77FF3FFF7F;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[81]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y48_N20
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data[81]~26_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0_combout  = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (\u0|mm_interconnect_0|cmd_mux|src_data 
// [38])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [2])))

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data [38]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0 .lut_mask = 64'h505F505F505F505F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y48_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~2_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2] & 
// ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0_combout  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & !\u0|mm_interconnect_0|cmd_mux|src_data[81]~26_combout )) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0_combout  & (!\u0|mm_interconnect_0|cmd_mux|src_data[81]~26_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data[81]~26_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~2 .lut_mask = 64'h10DC10DC10101010;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y48_N10
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y48_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2] (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [2] = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [2] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout  & ((!\u0|mm_interconnect_0|cmd_mux|src_data[81]~10_combout ) # (\u0|mm_interconnect_0|cmd_mux|src_data[81]~7_combout ))) ) ) ) # ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  ) ) # 
// ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2] & \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data[81]~10_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data[81]~7_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [2]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9_sumout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2] .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2] .lut_mask = 64'h000FFFFF00BBFFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y48_N25
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [2]),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~0_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y48_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux5~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux5~0_combout  = ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & (\u0|hps_0|fpga_interfaces|h2f_WDATA [3])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & 
// ((\u0|hps_0|fpga_interfaces|h2f_WDATA [11])))))) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & (((\u0|hps_0|fpga_interfaces|h2f_WDATA [19])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & 
// (\u0|hps_0|fpga_interfaces|h2f_WDATA [27])))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_WDATA [27]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_WDATA [19]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_WDATA [11]),
	.datag(!\u0|hps_0|fpga_interfaces|h2f_WDATA [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux5~0 .extended_lut = "on";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux5~0 .lut_mask = 64'h0500051105550511;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y48_N2
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 (
	.portawe(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|m0_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [3],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [2]}),
	.portaaddr({\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [11],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [10],
\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [9],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [8],
\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [7],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [6],
\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [5],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [4],
\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2],
\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\Add1~5_sumout ,\Add1~1_sumout ,\COMP_SYNC|column [6],\COMP_SYNC|column [5],\COMP_SYNC|column [4],\COMP_SYNC|column [3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .init_file = "C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/onchip_mem.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .logical_ram_name = "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_naa2:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 4096;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003843F600000000003843F6000000000000000000000000000000000000000000000000000000000001CD3503F6";
// synopsys translate_on

// Location: FF_X47_Y50_N17
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][2] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~2_combout  = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [1] & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [2])) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [1] & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][2]~q )))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [1]),
	.datac(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [2]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~2 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y50_N29
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~2_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y51_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~10 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~10_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]~q  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [2])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [10]) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]~q  & ( ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [2] & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [10]) ) )

	.dataa(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [2]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [10]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~10 .lut_mask = 64'h01FF01FF0DFF0DFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y51_N58
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[10] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[10] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y51_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[10]~10 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[10]~10_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [10] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]~q )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [2])))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [10] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & 
// ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [10] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]~q )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [2]))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]~q ),
	.datad(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [2]),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[10]~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[10]~10 .lut_mask = 64'h00000C3FAAAAAEBF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_ARLEN [1] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & !\u0|hps_0|fpga_interfaces|h2f_ARLEN [0]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_ARLEN [1] & ( 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_ARLEN [0]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~1 .lut_mask = 64'h0505050550505050;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y47_N14
dffeas \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[2] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[74]~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[74]~4 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[74]~4_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ) # 
// (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [2]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & ( (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [2]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [2]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[74]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[74]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[74]~4 .lut_mask = 64'h33003300FFCCFFCC;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[74]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~3 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~3_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[74]~4_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~1_combout  ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[74]~4_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~1_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[74]~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~3 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y47_N49
dffeas \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[3] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y49_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWLEN [1] & ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ((!\u0|hps_0|fpga_interfaces|h2f_AWLEN [0]))) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [3])) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWLEN [1] & ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  
// & ((\u0|hps_0|fpga_interfaces|h2f_AWLEN [0]))) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [3])) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [3]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [0]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~1 .lut_mask = 64'h05AF05AFAF05AF05;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[74] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [74] = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ( \u0|hps_0|fpga_interfaces|h2f_ARLEN [0] & ( (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [2] & 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ( \u0|hps_0|fpga_interfaces|h2f_ARLEN [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & \u0|mm_interconnect_0|cmd_mux|saved_grant 
// [0]) ) ) ) # ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ( !\u0|hps_0|fpga_interfaces|h2f_ARLEN [0] & ( ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [2] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ( !\u0|hps_0|fpga_interfaces|h2f_ARLEN [0] & ( ((!\u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [0]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [2]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [74]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[74] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[74] .lut_mask = 64'h0FAF0F3F00AA0033;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[74] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~7 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~7_combout  = ( !\u0|mm_interconnect_0|cmd_mux|src_data [87] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (!\u0|mm_interconnect_0|cmd_mux|src_data [86] & 
// (((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~1_combout )) # (\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout ))) # (\u0|mm_interconnect_0|cmd_mux|src_data [86] & (((\u0|mm_interconnect_0|cmd_mux|src_data [74])))) ) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|src_data [87] & ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (!\u0|mm_interconnect_0|cmd_mux|src_data [86] & (\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout )) # (\u0|mm_interconnect_0|cmd_mux|src_data [86] & 
// ((\u0|mm_interconnect_0|cmd_mux|src_data [74]))) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~1_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data [74]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data [86]),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_data [87]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~7 .lut_mask = 64'h550F0000770F0000;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y47_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~0_combout  = ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \u0|hps_0|fpga_interfaces|h2f_AWSIZE [0] & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) # 
// ((!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] & !\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0])) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] & 
// ((!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) # ((!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] & !\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0])))) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0] & ( 
// (!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) # ((!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1] & !\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0])) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0]),
	.datae(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~0 .lut_mask = 64'hEEAAE0A0EEAA0000;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~1_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~0_combout  & ( \u0|mm_interconnect_0|cmd_mux|src_data [74] ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [74]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~1 .lut_mask = 64'h0000000033333333;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~25 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~25_sumout  = SUM(( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (!\u0|mm_interconnect_0|cmd_mux|src_data [88] & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~1_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [0])))) ) + ( VCC 
// ) + ( !VCC ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~26  = CARRY(( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (!\u0|mm_interconnect_0|cmd_mux|src_data [88] & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~1_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [0])))) ) + ( VCC 
// ) + ( !VCC ))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~1_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~25_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~25 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~25 .lut_mask = 64'h000000000000085D;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~21 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~21_sumout  = SUM(( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (!\u0|mm_interconnect_0|cmd_mux|src_data [88] & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~7_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [1])))) ) + ( VCC 
// ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~26  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~22  = CARRY(( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (!\u0|mm_interconnect_0|cmd_mux|src_data [88] & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~7_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [1])))) ) + ( VCC 
// ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~26  ))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~7_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~21_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~21 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~21 .lut_mask = 64'h000000000000085D;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y47_N5
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[1] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[46]~7 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[46]~7_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [1] ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~7_combout  & !\u0|mm_interconnect_0|cmd_mux|src_data [88]) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~7_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[46]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[46]~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[46]~7 .lut_mask = 64'h5050505000FF00FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[46]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~2_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~1_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[76]~2_combout  ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~1_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[74]~4_combout  $ (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[76]~2_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[74]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[76]~2_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~2 .lut_mask = 64'h55AA55AA00FF00FF;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y47_N16
dffeas \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[4]~DUPLICATE (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y49_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[76]~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[76]~2_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWLEN [2] & ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (((!\u0|hps_0|fpga_interfaces|h2f_AWLEN [0]) # 
// (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [1])))) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[4]~DUPLICATE_q )) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWLEN [2] & ( 
// (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (((\u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & \u0|hps_0|fpga_interfaces|h2f_AWLEN [1])))) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[4]~DUPLICATE_q )) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[4]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [0]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[76]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[76]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[76]~2 .lut_mask = 64'h111D111DDDD1DDD1;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[76]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout  = ( \u0|hps_0|fpga_interfaces|h2f_ARLEN [1] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (!\u0|hps_0|fpga_interfaces|h2f_ARLEN [0] $ (!\u0|hps_0|fpga_interfaces|h2f_ARLEN [2]))) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_ARLEN [1] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_ARLEN [2]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~2 .lut_mask = 64'h0303030312121212;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~5 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~5_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data [87] & ( \u0|mm_interconnect_0|cmd_mux|src_data [74] & ( !\u0|mm_interconnect_0|cmd_mux|src_data [86] ) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|src_data [87] & ( \u0|mm_interconnect_0|cmd_mux|src_data [74] & ( (!\u0|mm_interconnect_0|cmd_mux|src_data [86] & (((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[76]~2_combout  & 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ))) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data [87] & ( !\u0|mm_interconnect_0|cmd_mux|src_data [74] & ( (!\u0|mm_interconnect_0|cmd_mux|src_data 
// [86] & (((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[76]~2_combout  & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[76]~2_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data [86]),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_data [87]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data [74]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~5 .lut_mask = 64'h370000003700FF00;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~4 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~4_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (!\u0|mm_interconnect_0|cmd_mux|src_data [87] & (\u0|mm_interconnect_0|cmd_mux|src_data [86] & 
// ((\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout ) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~1_combout )))) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (!\u0|mm_interconnect_0|cmd_mux|src_data [87] & 
// (\u0|mm_interconnect_0|cmd_mux|src_data [86] & \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data [87]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [86]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~1_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~4 .lut_mask = 64'h0022002202220222;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y47_N17
dffeas \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[4] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y49_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWLEN [2] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [1]) # (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [0]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWLEN [2] & ( 
// (\u0|hps_0|fpga_interfaces|h2f_AWLEN [1] & \u0|hps_0|fpga_interfaces|h2f_AWLEN [0]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [1]),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~1 .lut_mask = 64'h05050505FAFAFAFA;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_ARLEN [1] & ( !\u0|hps_0|fpga_interfaces|h2f_ARLEN [2] $ (!\u0|hps_0|fpga_interfaces|h2f_ARLEN [0]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_ARLEN [1] & ( 
// \u0|hps_0|fpga_interfaces|h2f_ARLEN [2] ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [2]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [0]),
	.datad(gnd),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~1 .lut_mask = 64'h33333C3C33333C3C;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[76] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [76] = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~1_combout  & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( ((!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~1_combout ))) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [4]))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant 
// [1]) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~1_combout  & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~1_combout ))) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [4])) ) ) ) # ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~1_combout  & ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [4]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~1_combout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~1_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [76]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[76] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[76] .lut_mask = 64'h000055550F335F77;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[76] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~2 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~2_combout  = ( \u0|hps_0|fpga_interfaces|h2f_ARLEN [1] & ( !\u0|hps_0|fpga_interfaces|h2f_ARLEN [0] ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_ARLEN [1] & ( \u0|hps_0|fpga_interfaces|h2f_ARLEN [0] ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~2 .lut_mask = 64'h55555555AAAAAAAA;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y49_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[75]~38 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[75]~38_combout  = ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [0] $ ((!\u0|hps_0|fpga_interfaces|h2f_AWLEN [1]))))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [0] $ 
// (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [1])))) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~2_combout ))) ) ) # ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ( ((!\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [3] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [3] & 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~2_combout )))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [3]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~2_combout ),
	.datag(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[75]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[75]~38 .extended_lut = "on";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[75]~38 .lut_mask = 64'h005A000F337B333F;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[75]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~14 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~14_combout  = ( !\u0|mm_interconnect_0|cmd_mux|src_data [86] & ( \u0|mm_interconnect_0|cmd_mux|src_data [87] & ( \u0|mm_interconnect_0|cmd_mux|src_data [74] ) ) ) # ( 
// \u0|mm_interconnect_0|cmd_mux|src_data [86] & ( !\u0|mm_interconnect_0|cmd_mux|src_data [87] & ( \u0|mm_interconnect_0|cmd_mux|src_data[75]~38_combout  ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data [86] & ( !\u0|mm_interconnect_0|cmd_mux|src_data [87] 
// & ( \u0|mm_interconnect_0|cmd_mux|src_data [76] ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data [74]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [76]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data[75]~38_combout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_data [86]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data [87]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~14 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~14 .lut_mask = 64'h333300FF55550000;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~17 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~17_sumout  = SUM(( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (!\u0|mm_interconnect_0|cmd_mux|src_data [88] & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~14_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [2])))) ) + ( 
// VCC ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~22  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~18  = CARRY(( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (!\u0|mm_interconnect_0|cmd_mux|src_data [88] & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~14_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [2])))) ) + ( 
// VCC ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~22  ))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~14_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~17_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~17 .lut_mask = 64'h000000000000085D;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y47_N7
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[2] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[47]~6 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[47]~6_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [2] ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data [88] & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~4_combout ) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~5_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~5_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~4_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[47]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[47]~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[47]~6 .lut_mask = 64'h4C4C4C4C00FF00FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[47]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_ARLEN [2] & ( (\u0|hps_0|fpga_interfaces|h2f_ARLEN [0] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (\u0|hps_0|fpga_interfaces|h2f_ARLEN [3] & 
// \u0|hps_0|fpga_interfaces|h2f_ARLEN [1]))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [3]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~0 .lut_mask = 64'h0000000000010001;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~1_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~1_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~3_combout  ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~1_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~3_combout  $ (((!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[74]~4_combout ) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[76]~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~3_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[74]~4_combout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[76]~2_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~1 .lut_mask = 64'h3C333C3333333333;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y47_N2
dffeas \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[5] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~3 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~3_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ( \u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [5] ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ( \u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & ( !\u0|hps_0|fpga_interfaces|h2f_AWLEN [3] $ 
// (((!\u0|hps_0|fpga_interfaces|h2f_AWLEN [2]) # (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [1]))) ) ) ) # ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ( !\u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [5] ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & ( !\u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & ( \u0|hps_0|fpga_interfaces|h2f_AWLEN [3] ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [5]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [2]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [1]),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~3 .lut_mask = 64'h33335555333C5555;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~0_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[74]~4_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~3_combout  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0_combout  ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[74]~4_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~3_combout  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0_combout  ) ) ) # ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[74]~4_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~3_combout  & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0_combout  $ (((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~1_combout ) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[76]~2_combout ))) ) ) ) # 
// ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[74]~4_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~3_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[76]~2_combout ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[75]~1_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[74]~4_combout ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~0 .lut_mask = 64'h3333939333333333;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y47_N50
dffeas \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[6] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add7~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWLEN [1] & ( \u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & 
// (((\u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & \u0|hps_0|fpga_interfaces|h2f_AWLEN [2])))) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [6])) ) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_AWLEN [1] & ( \u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & ( (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [6] & \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ) ) ) ) # ( 
// \u0|hps_0|fpga_interfaces|h2f_AWLEN [1] & ( !\u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & ( (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [6] & \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ) ) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_AWLEN [1] & ( !\u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & ( (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [6] & \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [6]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [2]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [1]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0 .lut_mask = 64'h0055005500550355;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~3 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( !\u0|hps_0|fpga_interfaces|h2f_ARLEN [3] $ (((!\u0|hps_0|fpga_interfaces|h2f_ARLEN [2]) # ((!\u0|hps_0|fpga_interfaces|h2f_ARLEN [0]) # 
// (!\u0|hps_0|fpga_interfaces|h2f_ARLEN [1])))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [2]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [3]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [0]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~3 .lut_mask = 64'h0000000033363336;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~6 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~6_combout  = ( !\u0|mm_interconnect_0|cmd_mux|src_data [86] & ( \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout  & 
// ((!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) # (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0_combout ))) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_data [86] & ( !\u0|mm_interconnect_0|cmd_mux|src_payload~3_combout  & ( 
// (!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) # (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~3_combout ) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data [86] & ( !\u0|mm_interconnect_0|cmd_mux|src_payload~3_combout  & ( 
// (!\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout  & ((!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) # (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~3_combout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0_combout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_data [86]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_payload~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~6 .lut_mask = 64'hAA88FCFCAA880000;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~12 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~12_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~4_combout  & ( ((\u0|mm_interconnect_0|cmd_mux|src_data [87] & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~6_combout )) # (\u0|mm_interconnect_0|cmd_mux|src_data [88]) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~4_combout  & ( 
// (!\u0|mm_interconnect_0|cmd_mux|src_data [88] & (((\u0|mm_interconnect_0|cmd_mux|src_data [87] & !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~6_combout )))) # (\u0|mm_interconnect_0|cmd_mux|src_data [88] & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~5_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~5_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data [87]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~6_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~12 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~12 .lut_mask = 64'h1D111D113F333F33;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~9 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~9_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data [87] & \u0|mm_interconnect_0|cmd_mux|src_data [86]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data [87] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0_combout  & 
// \u0|mm_interconnect_0|cmd_mux|src_data [86]))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data [87]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data [86]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~9 .lut_mask = 64'h0002000200AA00AA;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~8 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~8_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~3_combout  & ( (\u0|mm_interconnect_0|cmd_mux|src_data [87] & (!\u0|mm_interconnect_0|cmd_mux|src_data 
// [86] & ((\u0|mm_interconnect_0|cmd_mux|src_payload~3_combout ) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0])))) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~3_combout  & ( (\u0|mm_interconnect_0|cmd_mux|src_data [87] & 
// (\u0|mm_interconnect_0|cmd_mux|src_payload~3_combout  & !\u0|mm_interconnect_0|cmd_mux|src_data [86])) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data [87]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_payload~3_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data [86]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[77]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~8 .lut_mask = 64'h0500050015001500;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~10 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~10_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\u0|mm_interconnect_0|cmd_mux|src_data [87] & (\u0|mm_interconnect_0|cmd_mux|src_data [86] & 
// ((\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[76]~2_combout )))) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\u0|mm_interconnect_0|cmd_mux|src_data [87] & 
// (\u0|mm_interconnect_0|cmd_mux|src_data [86] & \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data [87]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [86]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[76]~2_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~10 .lut_mask = 64'h0011001101110111;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~13 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~13_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~10_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data [88]) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~7_combout ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~10_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data [88] & 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~8_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~9_combout ))) # (\u0|mm_interconnect_0|cmd_mux|src_data [88] & 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~7_combout )))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~9_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~7_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~8_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~13 .lut_mask = 64'h47CF47CFCFCFCFCF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_ARLEN [0] & ( !\u0|hps_0|fpga_interfaces|h2f_ARLEN [3] $ (((!\u0|hps_0|fpga_interfaces|h2f_ARLEN [2]) # (!\u0|hps_0|fpga_interfaces|h2f_ARLEN [1]))) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_ARLEN [0] & ( \u0|hps_0|fpga_interfaces|h2f_ARLEN [3] ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [2]),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [3]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~0 .lut_mask = 64'h0F0F0F0F0F5A0F5A;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & ( !\u0|hps_0|fpga_interfaces|h2f_AWLEN [3] $ (((!\u0|hps_0|fpga_interfaces|h2f_AWLEN [2]) # (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [1]))) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_AWLEN [0] & ( \u0|hps_0|fpga_interfaces|h2f_AWLEN [3] ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [2]),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~0 .lut_mask = 64'h0F0F0F0F0F5A0F5A;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[77] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [77] = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~0_combout  & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// ((!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [5])))) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~0_combout ) ) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~0_combout  & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [5] & 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ))) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~0_combout ) ) ) ) # ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~0_combout  & ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ((!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [5]))) ) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~0_combout  & ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [5] & 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q )) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add2~0_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|burst_bytecount [5]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add6~0_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [77]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[77] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[77] .lut_mask = 64'h0003330355577757;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[77] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[78] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [78] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0_combout  & !\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout ) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( !\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout  ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [78]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[78] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[78] .lut_mask = 64'hF0F0F0F0C0C0C0C0;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[78] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~2_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data [86] & ( \u0|mm_interconnect_0|cmd_mux|src_data [87] & ( \u0|mm_interconnect_0|cmd_mux|src_data[75]~38_combout  ) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|src_data [86] & ( \u0|mm_interconnect_0|cmd_mux|src_data [87] & ( \u0|mm_interconnect_0|cmd_mux|src_data [76] ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_data [86] & ( !\u0|mm_interconnect_0|cmd_mux|src_data [87] & ( 
// \u0|mm_interconnect_0|cmd_mux|src_data [77] ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data [86] & ( !\u0|mm_interconnect_0|cmd_mux|src_data [87] & ( !\u0|mm_interconnect_0|cmd_mux|src_data [78] ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data [77]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [78]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data[75]~38_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data [76]),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_data [86]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data [87]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~2 .lut_mask = 64'hCCCC555500FF0F0F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~11 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~11_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~1_combout  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~2_combout 
// ) # (\u0|mm_interconnect_0|cmd_mux|src_data [88]) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~1_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data [88] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~2_combout ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~11 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~3 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~3_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data[75]~38_combout  & ( \u0|mm_interconnect_0|cmd_mux|src_data [87] & ( (!\u0|mm_interconnect_0|cmd_mux|src_data [86]) # 
// (\u0|mm_interconnect_0|cmd_mux|src_data [74]) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[75]~38_combout  & ( \u0|mm_interconnect_0|cmd_mux|src_data [87] & ( (\u0|mm_interconnect_0|cmd_mux|src_data [74] & \u0|mm_interconnect_0|cmd_mux|src_data [86]) 
// ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_data[75]~38_combout  & ( !\u0|mm_interconnect_0|cmd_mux|src_data [87] & ( (!\u0|mm_interconnect_0|cmd_mux|src_data [86] & ((\u0|mm_interconnect_0|cmd_mux|src_data [77]))) # 
// (\u0|mm_interconnect_0|cmd_mux|src_data [86] & (\u0|mm_interconnect_0|cmd_mux|src_data [76])) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[75]~38_combout  & ( !\u0|mm_interconnect_0|cmd_mux|src_data [87] & ( (!\u0|mm_interconnect_0|cmd_mux|src_data 
// [86] & ((\u0|mm_interconnect_0|cmd_mux|src_data [77]))) # (\u0|mm_interconnect_0|cmd_mux|src_data [86] & (\u0|mm_interconnect_0|cmd_mux|src_data [76])) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data [74]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [76]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data [77]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data [86]),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_data[75]~38_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data [87]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~3 .lut_mask = 64'h0F330F330055FF55;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~5 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~5_sumout  = SUM(( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (!\u0|mm_interconnect_0|cmd_mux|src_data [88] & 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~3_combout )))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [3])))) ) + ( 
// VCC ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~18  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~6  = CARRY(( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (!\u0|mm_interconnect_0|cmd_mux|src_data [88] & 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~3_combout )))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [3])))) ) + ( 
// VCC ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~18  ))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [3]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~5_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~5 .lut_mask = 64'h000000000000058D;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y47_N11
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[3] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~1_sumout  = SUM(( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~11_combout ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [4])) ) + ( VCC ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~6  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~2  = CARRY(( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~11_combout ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [4])) ) + ( VCC ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~6  ))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [4]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~1_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~1 .lut_mask = 64'h0000000000001B1B;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y47_N14
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[4] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~13 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~13_sumout  = SUM(( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~13_combout ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [5])) ) + ( VCC ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~2  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~14  = CARRY(( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~13_combout ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [5])) ) + ( VCC ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~2  ))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [5]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~13_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~13 .lut_mask = 64'h00000000000005AF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y47_N16
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[5] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~9 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~9_sumout  = SUM(( VCC ) + ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~12_combout ))) 
// # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [6])) ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~14  ))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~9 .lut_mask = 64'h0000FA500000FFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y47_N20
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[6] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[51]~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[51]~2_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [6] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[51]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[51]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[51]~2 .lut_mask = 64'h0000000000FF00FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[51]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y49_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[50]~4 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[50]~4_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [5] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [5]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[50]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[50]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[50]~4 .lut_mask = 64'h000000000000FFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[50]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[50]~5 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[50]~5_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~8_combout  & ( \u0|mm_interconnect_0|cmd_mux|src_data [88] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~7_combout ) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~8_combout  & ( 
// \u0|mm_interconnect_0|cmd_mux|src_data [88] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~7_combout ) ) ) ) # ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~8_combout  & ( !\u0|mm_interconnect_0|cmd_mux|src_data [88] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~8_combout  & ( !\u0|mm_interconnect_0|cmd_mux|src_data [88] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~10_combout ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~9_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~9_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~7_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~10_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~8_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[50]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[50]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[50]~5 .lut_mask = 64'h44CCCCCC0C0C0C0C;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[50]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[51]~3 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[51]~3_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data [88] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~4_combout ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~5_combout ) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data [88] & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~6_combout  & \u0|mm_interconnect_0|cmd_mux|src_data [87]) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~5_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~6_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data [87]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~4_combout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[51]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[51]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[51]~3 .lut_mask = 64'h0C0C55FF00000000;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[51]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout  = ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[50]~5_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[51]~3_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[46]~7_combout  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[47]~6_combout  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[51]~2_combout  & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[50]~4_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[46]~7_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[47]~6_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[51]~2_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[50]~4_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[50]~5_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[51]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 .lut_mask = 64'h8000000000000000;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[51]~10 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[51]~10_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~6_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [6] & ( 
// ((\u0|mm_interconnect_0|cmd_mux|src_data [88] & \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~14_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ) ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~6_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [6] & ( ((!\u0|mm_interconnect_0|cmd_mux|src_data [88] & 
// (\u0|mm_interconnect_0|cmd_mux|src_data [87])) # (\u0|mm_interconnect_0|cmd_mux|src_data [88] & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~14_combout )))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ) ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~6_combout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [6] & ( 
// (\u0|mm_interconnect_0|cmd_mux|src_data [88] & (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~14_combout  & !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q )) ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~6_combout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [6] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// ((!\u0|mm_interconnect_0|cmd_mux|src_data [88] & (\u0|mm_interconnect_0|cmd_mux|src_data [87])) # (\u0|mm_interconnect_0|cmd_mux|src_data [88] & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~14_combout ))))) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data [87]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~14_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~6_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[51]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[51]~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[51]~10 .lut_mask = 64'h4700030047FF03FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[51]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y49_N50
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17_sumout ),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[51]~10_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21_sumout  = SUM(( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] $ 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [0]) ) + ( !VCC ) + ( !VCC ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~22  = CARRY(( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] $ 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [0]) ) + ( !VCC ) + ( !VCC ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~23  = SHARE((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [0]))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~22 ),
	.shareout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~23 ));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21 .lut_mask = 64'h0000CCFF000033CC;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X40_Y49_N32
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21_sumout ),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[45]~8_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25_sumout  = SUM(( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg 
// [1] ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~23  ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~22  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~26  = CARRY(( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [1] ) 
// + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~23  ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~22  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~27  = SHARE(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~22 ),
	.sharein(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~23 ),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~26 ),
	.shareout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~27 ));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25 .lut_mask = 64'h000000FF0000FF00;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X40_Y49_N35
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25_sumout ),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[46]~7_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_sumout  = SUM(( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg 
// [2] ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~27  ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~26  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2  = CARRY(( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2] ) 
// + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~27  ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~26  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3  = SHARE(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~26 ),
	.sharein(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~27 ),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2 ),
	.shareout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3 ));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 .lut_mask = 64'h000000FF0000FF00;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X40_Y49_N38
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_sumout ),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[47]~6_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5_sumout  = SUM(( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg 
// [3] ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3  ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6  = CARRY(( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3] ) 
// + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3  ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7  = SHARE(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2 ),
	.sharein(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3 ),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6 ),
	.shareout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7 ));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 .lut_mask = 64'h000000FF0000FF00;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[48]~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[48]~1_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [3] & ( ((!\u0|mm_interconnect_0|cmd_mux|src_data [88] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~3_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [3] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (!\u0|mm_interconnect_0|cmd_mux|src_data [88] & \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~3_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[48]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[48]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[48]~1 .lut_mask = 64'h080808085D5D5D5D;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[48]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y49_N41
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5_sumout ),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[48]~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9_sumout  = SUM(( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg 
// [4] ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7  ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10  = CARRY(( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4] ) 
// + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7  ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11  = SHARE(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6 ),
	.sharein(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7 ),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10 ),
	.shareout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11 ));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 .lut_mask = 64'h000000FF0000FF00;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[49]~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[49]~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~1_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~2_combout )) # (\u0|mm_interconnect_0|cmd_mux|src_data [88]))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [4])))) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~1_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// (!\u0|mm_interconnect_0|cmd_mux|src_data [88] & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~2_combout )))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [4])))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [4]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[49]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[49]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[49]~0 .lut_mask = 64'h058D058D27AF27AF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[49]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y49_N44
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9_sumout ),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[49]~0_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13_sumout  = SUM(( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg 
// [5] ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11  ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14  = CARRY(( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5] ) 
// + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11  ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~15  = SHARE(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10 ),
	.sharein(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11 ),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14 ),
	.shareout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~15 ));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 .lut_mask = 64'h000000FF0000FF00;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~15 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~15_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0_combout  & ( \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout  & ( 
// (!\u0|mm_interconnect_0|cmd_mux|src_data [87] & (\u0|mm_interconnect_0|cmd_mux|src_data [86])) # (\u0|mm_interconnect_0|cmd_mux|src_data [87] & (!\u0|mm_interconnect_0|cmd_mux|src_data [86] & \u0|mm_interconnect_0|cmd_mux|src_data [77])) ) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0_combout  & ( \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data [87] & (\u0|mm_interconnect_0|cmd_mux|src_data [86])) # 
// (\u0|mm_interconnect_0|cmd_mux|src_data [87] & (!\u0|mm_interconnect_0|cmd_mux|src_data [86] & \u0|mm_interconnect_0|cmd_mux|src_data [77])) ) ) ) # ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0_combout  & ( 
// !\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data [87] & (\u0|mm_interconnect_0|cmd_mux|src_data [86] & ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0])))) # (\u0|mm_interconnect_0|cmd_mux|src_data [87] & 
// (!\u0|mm_interconnect_0|cmd_mux|src_data [86] & (\u0|mm_interconnect_0|cmd_mux|src_data [77]))) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0_combout  & ( !\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout  & ( 
// (\u0|mm_interconnect_0|cmd_mux|src_data [87] & (!\u0|mm_interconnect_0|cmd_mux|src_data [86] & \u0|mm_interconnect_0|cmd_mux|src_data [77])) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data [87]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [86]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data [77]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|write_cp_data[78]~0_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~15 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~15 .lut_mask = 64'h0404042626262626;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[50]~9 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[50]~9_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ( \u0|mm_interconnect_0|cmd_mux|src_data [88] & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [5] ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ( \u0|mm_interconnect_0|cmd_mux|src_data [88] & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~7_combout  ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ( !\u0|mm_interconnect_0|cmd_mux|src_data [88] & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [5] ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ( !\u0|mm_interconnect_0|cmd_mux|src_data [88] & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~10_combout ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~15_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~15_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [5]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~7_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~10_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[50]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[50]~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[50]~9 .lut_mask = 64'h55FF33330F0F3333;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[50]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y49_N47
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13_sumout ),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[50]~9_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17_sumout  = SUM(( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg 
// [6] ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~15  ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14 ),
	.sharein(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~15 ),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17 .lut_mask = 64'h000000000000FF00;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21_sumout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25_sumout ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1 .lut_mask = 64'h00000000A0A0A0A0;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2_combout  = ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13_sumout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17_sumout  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5_sumout  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_sumout  & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9_sumout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17_sumout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5_sumout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1_sumout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9_sumout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13_sumout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2 .lut_mask = 64'h0000000080000000;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [0] & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  ) ) ) # ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [0] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\u0|mm_interconnect_0|cmd_mux|src_data [74] & (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~0_combout  & 
// !\u0|mm_interconnect_0|cmd_mux|src_data [88]))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [0] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\u0|mm_interconnect_0|cmd_mux|src_data [74] & (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~0_combout  & 
// !\u0|mm_interconnect_0|cmd_mux|src_data [88]))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [74]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~0_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [0]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3 .lut_mask = 64'h0100010000005555;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[48]~1_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[49]~0_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3_combout ) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2_combout ) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[48]~1_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[49]~0_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3_combout ) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2_combout ) ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[48]~1_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[49]~0_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3_combout ) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2_combout ) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[48]~1_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[49]~0_combout  & ( ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3_combout ) # 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3_combout ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[48]~1_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[49]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4 .lut_mask = 64'hFF37FF33FF33FF33;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y49_N26
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y48_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data[80]~24_combout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1])) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[80]~24_combout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1] & 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout )))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data[80]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1 .lut_mask = 64'h058D058D00880088;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y48_N2
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[80]~5 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[80]~5_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~1_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// \u0|hps_0|fpga_interfaces|h2f_ARBURST [1]) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~1_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// \u0|hps_0|fpga_interfaces|h2f_ARBURST [1]) ) ) ) # ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~1_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// \u0|hps_0|fpga_interfaces|h2f_ARBURST [1]) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~1_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// (\u0|hps_0|fpga_interfaces|h2f_ARBURST [1] & ((\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2]) # (\u0|hps_0|fpga_interfaces|h2f_ARLEN [3])))) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [3]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_ARBURST [1]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2]),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~1_combout ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[80]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[80]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[80]~5 .lut_mask = 64'h0105050505050505;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[80]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y48_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[80]~6 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[80]~6_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~5_sumout  & ( !\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[80]~5_combout  & 
// ((!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) # ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan11~0_combout  & \u0|hps_0|fpga_interfaces|h2f_AWBURST [1])))) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~5_sumout  & ( 
// !\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[80]~5_combout  & (((!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) # (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1])) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan11~0_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data[80]~5_combout ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan11~0_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1]),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~5_sumout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[80]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[80]~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[80]~6 .lut_mask = 64'hAAA2A0A200000000;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[80]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y48_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[80]~4 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[80]~4_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~5_sumout  & !\u0|hps_0|fpga_interfaces|h2f_ARBURST [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~5_sumout ),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_ARBURST [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[80]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[80]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[80]~4 .lut_mask = 64'h000000000F000F00;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[80]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y48_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1] (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [1] = ( \u0|mm_interconnect_0|cmd_mux|src_data[80]~4_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]) ) ) 
// ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[80]~4_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout  & ( 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (!\u0|mm_interconnect_0|cmd_mux|src_data[80]~6_combout ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_data[80]~4_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1] ) ) ) # 
// ( !\u0|mm_interconnect_0|cmd_mux|src_data[80]~4_combout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1] ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data[80]~6_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_data[80]~4_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1] .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1] .lut_mask = 64'h555555555DFD5FFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y48_N31
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [1]),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y48_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux7~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux7~0_combout  = ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & ((\u0|hps_0|fpga_interfaces|h2f_WDATA [1]))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & 
// (\u0|hps_0|fpga_interfaces|h2f_WDATA [9]))))) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & ((\u0|hps_0|fpga_interfaces|h2f_WDATA [17]))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & 
// (\u0|hps_0|fpga_interfaces|h2f_WDATA [25]))))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_WDATA [9]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_WDATA [25]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_WDATA [17]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(!\u0|hps_0|fpga_interfaces|h2f_WDATA [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux7~0 .extended_lut = "on";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux7~0 .lut_mask = 64'h000000000F550F33;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y48_N38
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|m0_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [1],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [0]}),
	.portaaddr({\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [11],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [10],
\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [9],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [8],
\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [7],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [6],
\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [5],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [4],
\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2],
\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\Add1~5_sumout ,\Add1~1_sumout ,\COMP_SYNC|column [6],\COMP_SYNC|column [5],\COMP_SYNC|column [4],\COMP_SYNC|column [3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .init_file = "C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/onchip_mem.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_naa2:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000025D304000000000025D3040000000400000000000000000000000000000000000000000000000000002F05B304";
// synopsys translate_on

// Location: MLABCELL_X47_Y51_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~8 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~8_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ( ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [0] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [8]) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0]~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [8]) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0]~q ),
	.datab(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [0]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [8]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~8 .lut_mask = 64'h05FF05FF03FF03FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y51_N17
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[8] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y51_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[8]~8 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[8]~8_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [8] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0]~q )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [0])))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [8] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [8] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0]~q )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [0]))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0]~q ),
	.datab(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [0]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~2_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[8]~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[8]~8 .lut_mask = 64'h00005533F0F0F5F3;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y49_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~19 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~19_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~19 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~19 .lut_mask = 64'h3333333300000000;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[79]~21 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[79]~21_combout  = ( !\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout  & ( \u0|hps_0|fpga_interfaces|h2f_AWSIZE [2] & ( !\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout  ) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout  & ( !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2] & ( (!\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ) # ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~0_combout  & 
// (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~0_combout ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[79]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79]~21 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79]~21 .lut_mask = 64'hBAAA0000AAAA0000;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y50_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[79]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[79]~1_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data[79]~0_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout  & ( (\u0|hps_0|fpga_interfaces|h2f_ARBURST [1] & 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[79]~0_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout  & ( (\u0|hps_0|fpga_interfaces|h2f_ARBURST [1] & 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_data[79]~0_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout  & ( (\u0|hps_0|fpga_interfaces|h2f_ARBURST [1] & 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ((\u0|hps_0|fpga_interfaces|h2f_ARLEN [3]) # (\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2])))) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[79]~0_combout  & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout  & ( (\u0|hps_0|fpga_interfaces|h2f_ARBURST [1] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_ARLEN [3]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_ARBURST [1]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_data[79]~0_combout ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[79]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79]~1 .lut_mask = 64'h000F0007000F000F;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y50_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[79]~22 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[79]~22_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout  & ( \u0|mm_interconnect_0|cmd_mux|src_data[79]~1_combout  ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout  & ( 
// \u0|mm_interconnect_0|cmd_mux|src_data[79]~1_combout  ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout  & ( !\u0|mm_interconnect_0|cmd_mux|src_data[79]~1_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[79]~21_combout ) # 
// (((\u0|mm_interconnect_0|cmd_mux|src_payload~19_combout  & \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~1_sumout )) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~1_sumout )) ) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout  & ( !\u0|mm_interconnect_0|cmd_mux|src_data[79]~1_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[79]~21_combout ) # ((\u0|mm_interconnect_0|cmd_mux|src_payload~19_combout  & 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~1_sumout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_payload~19_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data[79]~21_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~1_sumout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~1_sumout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data[79]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[79]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79]~22 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79]~22 .lut_mask = 64'hCDCDCDFFFFFFFFFF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y50_N25
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|src_data[79]~22_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y48_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (((!\u0|mm_interconnect_0|cmd_mux|src_data[79]~22_combout )))) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0])) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data[79]~22_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 .lut_mask = 64'h00A000A00CAC0CAC;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y48_N56
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y48_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~4 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~1_sumout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~4 .lut_mask = 64'h0000000000F000F0;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~1_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~0_combout  & 
// !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout )) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~0_combout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout ),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~1 .lut_mask = 64'h0A000A0000000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y50_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[79]~3 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[79]~3_combout  = ( !\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~1_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[79]~1_combout  & 
// ((!\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout ) # (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~1_sumout ))) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout  & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~1_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout  & (!\u0|mm_interconnect_0|cmd_mux|src_data[79]~1_combout  & ((!\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout ) # 
// (!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~1_sumout )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~1_sumout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data[79]~1_combout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[79]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79]~3 .lut_mask = 64'hC8000000FA000000;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[79]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y48_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0] (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [0] = ( \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout  & ( \u0|mm_interconnect_0|cmd_mux|src_data[79]~3_combout  & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q )))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]) ) 
// ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~4_combout  & ( \u0|mm_interconnect_0|cmd_mux|src_data[79]~3_combout  & ( ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout  & ( !\u0|mm_interconnect_0|cmd_mux|src_data[79]~3_combout  & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q )))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]) ) 
// ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~4_combout  & ( !\u0|mm_interconnect_0|cmd_mux|src_data[79]~3_combout  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout  & 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q )))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1_sumout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_payload~4_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data[79]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0] .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0] .lut_mask = 64'h557F557F555D557F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y48_N49
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset [0]),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y48_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux1~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux1~0_combout  = ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & (((\u0|hps_0|fpga_interfaces|h2f_WDATA [7])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & 
// (\u0|hps_0|fpga_interfaces|h2f_WDATA [15])))) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & (\u0|hps_0|fpga_interfaces|h2f_WDATA [23])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & 
// ((\u0|hps_0|fpga_interfaces|h2f_WDATA [31])))))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_WDATA [15]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_WDATA [23]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_WDATA [31]),
	.datag(!\u0|hps_0|fpga_interfaces|h2f_WDATA [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux1~0 .extended_lut = "on";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux1~0 .lut_mask = 64'h0511050005110555;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y48_N14
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|m0_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [7],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [6]}),
	.portaaddr({\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [11],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [10],
\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [9],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [8],
\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [7],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [6],
\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [5],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [4],
\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2],
\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1],\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\Add1~5_sumout ,\Add1~1_sumout ,\COMP_SYNC|column [6],\COMP_SYNC|column [5],\COMP_SYNC|column [4],\COMP_SYNC|column [3]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .init_file = "C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/onchip_mem.hex";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_naa2:auto_generated|ALTSYNCRAM";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 4096;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock0";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000155155000000000015515500000000000000000000000000000000000000000000000000000000000155155155";
// synopsys translate_on

// Location: FF_X47_Y50_N20
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][7] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~7 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~7_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [1] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][7]~q  ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [1] & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [7]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][7]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~7 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y50_N38
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~7_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout )) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & 
// (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q )))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1 .lut_mask = 64'h3704370404040404;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y50_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~7 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~7_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]~q  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [7])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [7]) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]~q  & ( ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [7] & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [7]) ) )

	.dataa(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [7]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [7]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~7 .lut_mask = 64'h01FF01FF0DFF0DFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y50_N26
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[7] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y50_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[7]~7 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[7]~7_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [7] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]~q )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [7])))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [7] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [7] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]~q )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [7]))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][7]~q ),
	.datad(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [7]),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[7]~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[7]~7 .lut_mask = 64'h00000C3FAAAAAEBF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y49_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~0_combout  = ( !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2] & !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0]) ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y49_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[0]~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWADDR [0] & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [0] ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_AWADDR [0] & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [0] & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_AWADDR [0] & 
// ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [0] & ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q  ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [0]),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[0]~0 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y49_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector29~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector29~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~1_combout  & ( 
// (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[0]~0_combout ))) # (\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~1_sumout )) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~1_combout  & ( 
// (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[0]~0_combout ))) # (\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~1_sumout )) ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~1_combout  & ( 
// (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~1_sumout )) # (\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & 
// ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~1_sumout ))) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWBURST [1] & ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~1_combout  & ( 
// (!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & ((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[0]~0_combout ))) # (\u0|hps_0|fpga_interfaces|h2f_AWBURST [0] & 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~1_sumout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add1~1_sumout ),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [0]),
	.datac(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Add0~1_sumout ),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|out_data[0]~0_combout ),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_AWBURST [1]),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|LessThan10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector29~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector29~0 .lut_mask = 64'h03CF474703CF03CF;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y49_N25
dffeas \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|wready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y49_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_ARADDR [0] & ( \u0|hps_0|fpga_interfaces|h2f_AWADDR [0] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// ((!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [0])))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_ARADDR [0] & ( \u0|hps_0|fpga_interfaces|h2f_AWADDR [0] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ((!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ) # 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [0]))) ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_ARADDR [0] & ( !\u0|hps_0|fpga_interfaces|h2f_AWADDR [0] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [0] & \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_ARADDR 
// [0] & ( !\u0|hps_0|fpga_interfaces|h2f_AWADDR [0] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [0] & 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q )) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [0]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_ARADDR [0]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~0 .lut_mask = 64'h00110F1F55115F1F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~0_combout  & ( \u0|mm_interconnect_0|cmd_mux|src_data [88] & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [0]) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~0_combout  & ( 
// \u0|mm_interconnect_0|cmd_mux|src_data [88] & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [0]) ) ) ) # ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~0_combout  & ( !\u0|mm_interconnect_0|cmd_mux|src_data [88] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// (!\u0|mm_interconnect_0|cmd_mux|src_data [86] & (!\u0|mm_interconnect_0|cmd_mux|src_data [87]))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [0])))) 
// ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~0_combout  & ( !\u0|mm_interconnect_0|cmd_mux|src_data [88] & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [0]) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [86]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data [87]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [0]),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~0_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1 .lut_mask = 64'h005580D500550055;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y48_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux2~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux2~0_combout  = ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & (\u0|hps_0|fpga_interfaces|h2f_WDATA [6])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & 
// (((\u0|hps_0|fpga_interfaces|h2f_WDATA [14])))))) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & (\u0|hps_0|fpga_interfaces|h2f_WDATA [22])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & 
// (((\u0|hps_0|fpga_interfaces|h2f_WDATA [30])))))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_WDATA [22]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_WDATA [30]),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_WDATA [14]),
	.datag(!\u0|hps_0|fpga_interfaces|h2f_WDATA [6]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux2~0 .extended_lut = "on";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux2~0 .lut_mask = 64'h0404041515150415;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y48_N44
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y51_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~6 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~6_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ( ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [6] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [6]) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6]~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [6]) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6]~q ),
	.datab(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [6]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [6]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~6 .lut_mask = 64'h05FF05FF03FF03FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y51_N55
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[6] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y51_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[6]~6 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[6]~6_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [6] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6]~q ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [6]))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [6] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [6] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6]~q ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [6])) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [6]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][6]~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[6]~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[6]~6 .lut_mask = 64'h00001B1BFF00FF1B;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y50_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2_combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( \u0|hps_0|fpga_interfaces|h2f_ARVALID [0] & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( !\u0|hps_0|fpga_interfaces|h2f_ARVALID [0] & ( 
// (\u0|hps_0|fpga_interfaces|h2f_AWVALID [0] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (\u0|hps_0|fpga_interfaces|h2f_WVALID [0] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ))) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWVALID [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_WVALID [0]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARVALID [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 .lut_mask = 64'h00000001000000FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y52_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout  = ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_ARVALID [0])) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_ARVALID [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 .lut_mask = 64'h0005000500000000;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y52_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6_combout  = ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [6] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ) # (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q 
//  & \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1])) ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [6] ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6] & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q 
//  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6 .lut_mask = 64'h30100000FFFFCFEF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y52_N50
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout ),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y52_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|cp_ready~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|cp_ready~0_combout  = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|cp_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|cp_ready~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|cp_ready~0 .lut_mask = 64'hFF0FFF0FFF0FFF0F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|cp_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y52_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_sumout  = SUM(( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [0] $ (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|cp_ready~0_combout ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1])))) ) + ( !VCC ) + ( !VCC ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6  = CARRY(( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [0] $ 
// (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|cp_ready~0_combout ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1])))) ) + ( !VCC ) + ( !VCC ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7  = SHARE((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|cp_ready~0_combout ) # 
// (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [0])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1])))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|cp_ready~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6 ),
	.shareout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7 ));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5 .lut_mask = 64'h0000FBFF000004FB;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X46_Y52_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~5 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~5_combout  = ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [0] & ( ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ) # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg 
// [0] & !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]) ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [0] ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [0] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~5 .lut_mask = 64'h080A0000FFFFF7F5;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y52_N32
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_sumout ),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~5_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y52_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9_sumout  = SUM(( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [1] ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7  ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10  = CARRY(( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1] ) 
// + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7  ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11  = SHARE(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6 ),
	.sharein(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7 ),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10 ),
	.shareout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11 ));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 .lut_mask = 64'h000000FF0000FF00;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X46_Y52_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~3 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~3_combout  = ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [1] & ( ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ) # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg 
// [0] & !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]) ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [1] ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~3 .lut_mask = 64'h008A0000FFFFFF75;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y52_N35
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9_sumout ),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~3_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y52_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13_sumout  = SUM(( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [2] ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11  ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14  = CARRY(( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] ) 
// + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11  ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15  = SHARE(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10 ),
	.sharein(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11 ),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14 ),
	.shareout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15 ));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13 .lut_mask = 64'h000000FF0000FF00;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X46_Y52_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4_combout  = ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q 
// ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]) ) ) ) # ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q 
// ) # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1])))) ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [2]) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4 .lut_mask = 64'h7555455575754545;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y52_N38
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13_sumout ),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y52_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_sumout  = SUM(( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [3] ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15  ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18  = CARRY(( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] ) 
// + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15  ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19  = SHARE(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14 ),
	.sharein(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15 ),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18 ),
	.shareout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19 ));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17 .lut_mask = 64'h000000FF0000FF00;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X46_Y52_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2_combout  = ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [3] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ) # (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q 
//  & \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1])) ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [3] ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q 
//  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2 .lut_mask = 64'h31000000FFFFCEFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y52_N41
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_sumout ),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y52_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21_sumout  = SUM(( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [4] ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19  ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~22  = CARRY(( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] ) 
// + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19  ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~23  = SHARE(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18 ),
	.sharein(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19 ),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~22 ),
	.shareout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~23 ));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21 .lut_mask = 64'h000000FF0000FF00;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X46_Y52_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~8 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~8_combout  = ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [4] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ) # (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q 
//  & \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1])) ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [4] ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q 
//  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~8 .lut_mask = 64'h30100000FFFFCFEF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y52_N44
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21_sumout ),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~8_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y52_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout  = SUM(( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [5] ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~23  ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~22  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~26  = CARRY(( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] ) 
// + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~23  ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~22  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~27  = SHARE(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~22 ),
	.sharein(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~23 ),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~26 ),
	.shareout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~27 ));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25 .lut_mask = 64'h000000FF0000FF00;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X46_Y52_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~7 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~7_combout  = ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [5] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ) # (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q 
//  & \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1])) ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [5] ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0] & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q 
//  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~7 .lut_mask = 64'h31000000FFFFCEFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y52_N47
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout ),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~7_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y52_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout  = SUM(( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [6] ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~27  ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~26 ),
	.sharein(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~27 ),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 .lut_mask = 64'h000000000000FF00;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y52_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [5] & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1_combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1_combout  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6])))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1_combout  & 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0])))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 .lut_mask = 64'h8B038B0303030303;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y52_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout  = ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~5_combout  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4_combout  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~3_combout  & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~3_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 .lut_mask = 64'h4000400000000000;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y50_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_WVALID [0] & ( (\u0|hps_0|fpga_interfaces|h2f_AWVALID [0] & 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWVALID [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_WVALID [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 .lut_mask = 64'h0000000001010101;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y52_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & 
// ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ) # 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]))) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1])))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 .lut_mask = 64'h13FF13FF13331333;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y52_N44
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y52_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3_combout  = ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_sumout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9_sumout  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21_sumout  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_sumout  & !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13_sumout ))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9_sumout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21_sumout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_sumout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13_sumout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3 .lut_mask = 64'h8000800000000000;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y52_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout  = ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout 
// )) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout 
// )))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 .lut_mask = 64'h32103210FA50FA50;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y52_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout  
// & \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout 
//  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout  & \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ) ) ) 
// ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout 
//  ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3_combout ) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 .lut_mask = 64'h00F500FF00CC00CC;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y52_N55
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y52_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout  = ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout )))) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ) # 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 .lut_mask = 64'h3232323232103210;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y52_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  & 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1])) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ))) ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout  & !\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 .lut_mask = 64'h3300000037000500;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y52_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2_combout  = ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_sumout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13_sumout  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21_sumout  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9_sumout  & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_sumout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13_sumout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21_sumout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9_sumout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_sumout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25_sumout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2 .lut_mask = 64'h8000000000000000;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y52_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  
// & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2_combout  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ) ) 
// ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2_combout  & ( ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ) ) 
// ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2_combout  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ) ) 
// ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout  ) ) 
// )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_sumout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 .lut_mask = 64'h0F0F0F3F0FAF0F3F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y52_N26
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y52_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout  = ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q )) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ) # (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q 
// )))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 .lut_mask = 64'h0A080A080A000A00;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y52_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & 
// ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout  
// & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q )))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2_combout  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ) 
// # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout  & \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q 
// )))) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2_combout  & !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout )) 
// # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3 .lut_mask = 64'h50FF50FF50735073;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y52_N26
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y52_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|write~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|write~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [41] & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [42] & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1_combout  ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [41] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [42] & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1_combout  ) ) ) # ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [41] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [42] & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1_combout  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout 
// )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [41]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [42]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|write~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|write~0 .lut_mask = 64'h0000015155555555;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout  & ( 
// (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~1_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1])) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|write~0_combout ) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|write~0_combout  ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout  ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|write~0_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|write~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~1_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h5555FFFF5555FF7F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y50_N2
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|read~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|read~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][94]~q  & ( ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0]) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][94]~q  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][94]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|read~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|read~0 .lut_mask = 64'hC0C0C0C0C0FFC0FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|read~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0]~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|read~0_combout  ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|read~0_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|read~0_combout  & ( 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~1_combout  & !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0])) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|read~0_combout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~1_combout  & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q )))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~1_combout  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0_combout  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  
// & \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q 
// )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~1_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0]~0 .lut_mask = 64'h0B4B4FFF00F0FFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y50_N43
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y51_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y51_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~5 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~5_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5]~q  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [5])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [5]) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5]~q  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [5] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [5]) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [5]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [5]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~5 .lut_mask = 64'h01FF01FF0BFF0BFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y51_N14
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[5] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y51_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[5]~5 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[5]~5_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [5] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5]~q )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [5])))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [5] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [5] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5]~q )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [5]))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][5]~q ),
	.datad(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [5]),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[5]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[5]~5 .lut_mask = 64'h00000C3FAAAAAEBF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y48_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux4~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux4~0_combout  = ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & (\u0|hps_0|fpga_interfaces|h2f_WDATA [4])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & 
// ((\u0|hps_0|fpga_interfaces|h2f_WDATA [12])))))) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & (((\u0|hps_0|fpga_interfaces|h2f_WDATA [20])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & 
// (\u0|hps_0|fpga_interfaces|h2f_WDATA [28])))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_WDATA [28]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_WDATA [20]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_WDATA [12]),
	.datag(!\u0|hps_0|fpga_interfaces|h2f_WDATA [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux4~0 .extended_lut = "on";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux4~0 .lut_mask = 64'h000C001D003F001D;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y48_N11
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y50_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~4 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~4_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4]~q  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [4])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [4]) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4]~q  & ( ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [4] & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [4]) ) )

	.dataa(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [4]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [4]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~4 .lut_mask = 64'h01FF01FF0DFF0DFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y50_N20
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[4] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y50_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[4]~4 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[4]~4_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [4] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4]~q ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [4]))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [4] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [4] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4]~q ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [4])) ) ) )

	.dataa(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [4]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][4]~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[4]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[4]~4 .lut_mask = 64'h00000F55CCCCCFDD;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y48_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux6~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux6~0_combout  = ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & (((\u0|hps_0|fpga_interfaces|h2f_WDATA [2])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & 
// (\u0|hps_0|fpga_interfaces|h2f_WDATA [10])))) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & (\u0|hps_0|fpga_interfaces|h2f_WDATA [18])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & 
// ((\u0|hps_0|fpga_interfaces|h2f_WDATA [26])))))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_WDATA [10]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_WDATA [18]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_WDATA [26]),
	.datag(!\u0|hps_0|fpga_interfaces|h2f_WDATA [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux6~0 .extended_lut = "on";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux6~0 .lut_mask = 64'h0511050005110555;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y48_N32
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~3 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~3_combout  = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][3]~q ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3] & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][3]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][3]~q ),
	.datae(gnd),
	.dataf(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~3 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y50_N8
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~3_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y50_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~3 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~3_combout  = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3] & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]~q ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout )))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [3]) ) ) # ( 
// !\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3] & ( ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]~q  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [3]) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [3]),
	.datae(gnd),
	.dataf(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~3 .lut_mask = 64'h02FF02FF07FF07FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y50_N14
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[3] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y50_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[3]~3 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[3]~3_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [3] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]~q )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3])))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [3] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [3] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]~q )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3]))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][3]~q ),
	.datac(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [3]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[3]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[3]~3 .lut_mask = 64'h0000330FAAAABBAF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]~DUPLICATE_q  & ( \u0|hps_0|fpga_interfaces|h2f_RREADY [0] ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]~DUPLICATE_q  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][41]~q  & ((\u0|hps_0|fpga_interfaces|h2f_RREADY [0]))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][41]~q  & (\u0|hps_0|fpga_interfaces|h2f_BREADY [0])) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_BREADY [0]),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_RREADY [0]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][41]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0 .lut_mask = 64'h0F550F550F0F0F0F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0]) # 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~1_combout ) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0_combout )))) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0] ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~1_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0 .lut_mask = 64'hFF00FF00FF0BFF0B;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y50_N35
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~11_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y50_N56
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~13_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y48_N58
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|src_data [87]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [92]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~13 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~13_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [92] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [92] & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [92]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~13 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y50_N26
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~13_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y51_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]~feeder_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data [88] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y51_N1
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [93]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y50_N59
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~12 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~12_combout  = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [93])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]~q )))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [93]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~12 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~12 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y50_N20
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~12_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  = ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93]~q  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91]~q  & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91]~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0 .lut_mask = 64'hF000F00000000000;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y51_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~2_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]~q  & ( ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [2])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [2]) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]~q  & ( ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [2] & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [2]) ) )

	.dataa(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [2]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~2 .lut_mask = 64'h01FF01FF0DFF0DFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y51_N55
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[2] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y51_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[2]~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[2]~2_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [2] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]~q ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [2]))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [2] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [2] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]~q ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [2])) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [2]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][2]~q ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[2]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[2]~2 .lut_mask = 64'h000003CFAAAAABEF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y48_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux8~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux8~0_combout  = ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & (\u0|hps_0|fpga_interfaces|h2f_WDATA [0])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & 
// ((\u0|hps_0|fpga_interfaces|h2f_WDATA [8])))))) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & (((\u0|hps_0|fpga_interfaces|h2f_WDATA [16])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & 
// (\u0|hps_0|fpga_interfaces|h2f_WDATA [24])))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_WDATA [24]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_WDATA [16]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout ),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_WDATA [8]),
	.datag(!\u0|hps_0|fpga_interfaces|h2f_WDATA [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux8~0 .extended_lut = "on";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux8~0 .lut_mask = 64'h0500051105550511;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y48_N56
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y51_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~1_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ( ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [1] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [1]) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1]~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [1]) ) )

	.dataa(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [1]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1]~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~1 .lut_mask = 64'h03FF03FF05FF05FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y51_N26
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[1] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y51_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[1]~1_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [1] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1]~q ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [1]))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [1] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [1] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1]~q ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [1])) ) ) )

	.dataa(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [1]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][1]~q ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[1]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[1]~1 .lut_mask = 64'h000011DDF0F0F1FD;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~1_combout  = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [1] & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]) # 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0])))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~1 .lut_mask = 64'hE0E0E0E0E0E0E0E0;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~2_combout  = ( \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|read~0_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~1_combout  ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|read~0_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~1_combout  ) ) ) # ( \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|read~0_combout  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~1_combout  & (!\u0|hps_0|fpga_interfaces|h2f_BREADY [0] & !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~1_combout )) ) ) ) # ( 
// !\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|read~0_combout  & ( (!\u0|hps_0|fpga_interfaces|h2f_RREADY [0] & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~1_combout  & !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~1_combout )) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_RREADY [0]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~1_combout ),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_BREADY [0]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~1_combout ),
	.datae(!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~2 .lut_mask = 64'h22003000FF00FF00;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y50_N31
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y51_N23
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y51_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~0_combout  = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [0] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][0]~q ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [0] & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][0]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[1][0]~q ),
	.datae(gnd),
	.dataf(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y50_N47
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem~0_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y51_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ( ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [0] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [0]) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ( 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0]~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [0]) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0]~q ),
	.datab(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [0]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~0 .lut_mask = 64'h05FF05FF03FF03FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y51_N14
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y51_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[0]~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [0] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0]~q )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [0])))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [0] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout  ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [0] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0]~q )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout  & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [0]))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem[0][0]~q ),
	.datab(!\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_a [0]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|always4~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|LessThan15~0_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~1_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|data_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[0]~0 .lut_mask = 64'h00005353FF00FF53;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y51_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[108] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [108] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_ARID [11])) # (\u0|hps_0|fpga_interfaces|h2f_AWID [11]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_ARID [11]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_ARID [11]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_AWID [11]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [108]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[108] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[108] .lut_mask = 64'h0303030303FF03FF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[108] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y51_N2
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[81] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [108]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [81]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[81] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[81] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N44
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][81] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~26_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][81]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][81] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][81] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y51_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~26 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~26_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][81]~q  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [81]) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][81]~q  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [81]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [81]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][81]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~26 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~26 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y51_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][81]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][81]~feeder_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][81]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][81]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][81]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][81]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y51_N38
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][81] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][81]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][81]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][81] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][81] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y51_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[107] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [107] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( ((\u0|hps_0|fpga_interfaces|h2f_ARID [10] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1])) # (\u0|hps_0|fpga_interfaces|h2f_AWID [10]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\u0|hps_0|fpga_interfaces|h2f_ARID [10] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWID [10]),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_ARID [10]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [107]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[107] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[107] .lut_mask = 64'h000F000F555F555F;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[107] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y51_N53
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[80] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [107]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [80]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[80] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[80] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y51_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~25 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~25_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [80] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][80]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [80] & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][80]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][80]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [80]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~25 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~25 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y47_N35
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][80] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~25_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][80]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][80] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][80] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y51_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[106] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [106] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_ARID [9])) # (\u0|hps_0|fpga_interfaces|h2f_AWID [9]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_ARID [9]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWID [9]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_ARID [9]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [106]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[106] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[106] .lut_mask = 64'h003300330F3F0F3F;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[106] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y51_N50
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[79] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [106]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [79]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[79] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[79] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y51_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~24 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~24_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [79] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [79] & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][79]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [79]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~24 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~24 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y49_N53
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][79] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~24_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][79]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][79] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][79] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y49_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[105] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [105] = ( \u0|hps_0|fpga_interfaces|h2f_AWID [8] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_ARID [8])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_AWID [8] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_ARID [8]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_ARID [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWID [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [105]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[105] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[105] .lut_mask = 64'h0303030357575757;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[105] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y49_N35
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[78] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [105]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [78]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[78] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[78] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y49_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~23 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~23_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [78] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [78] & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [78]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~23 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~23 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y49_N47
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][78] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~23_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][78]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][78] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][78] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y49_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[104] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [104] = ( \u0|hps_0|fpga_interfaces|h2f_ARID [7] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_AWID [7])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_ARID [7] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_AWID [7]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWID [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARID [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [104]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[104] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[104] .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[104] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y49_N32
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[77] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [104]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [77]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[77] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[77] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y49_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~22 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~22_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [77] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [77] & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [77]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~22 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~22 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y49_N41
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~22_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y49_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[103] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [103] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( \u0|hps_0|fpga_interfaces|h2f_AWID [6] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) # (\u0|hps_0|fpga_interfaces|h2f_ARID [6]) ) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( \u0|hps_0|fpga_interfaces|h2f_AWID [6] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( !\u0|hps_0|fpga_interfaces|h2f_AWID [6] & ( 
// \u0|hps_0|fpga_interfaces|h2f_ARID [6] ) ) )

	.dataa(gnd),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_ARID [6]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datae(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWID [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [103]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[103] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[103] .lut_mask = 64'h0000333300FF33FF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[103] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y49_N11
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [103]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [76]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y49_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~21 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~21_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [76] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [76] & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [76]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~21 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~21 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y49_N23
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~21_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y49_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[102] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [102] = ( \u0|hps_0|fpga_interfaces|h2f_AWID [5] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWID [5] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_ARID [5]) ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_AWID [5] & ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// \u0|hps_0|fpga_interfaces|h2f_ARID [5]) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWID [5] & ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_ARID [5]) ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_ARID [5]),
	.datad(gnd),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_AWID [5]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [102]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[102] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[102] .lut_mask = 64'h030303030303FFFF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[102] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y49_N28
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[75] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [102]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [75]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[75] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[75] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y49_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~20 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~20_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [75] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [75] & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [75]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~20 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~20 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y49_N14
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~20_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y51_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[101] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [101] = ( \u0|hps_0|fpga_interfaces|h2f_ARID [4] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_AWID [4])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_ARID [4] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_AWID [4]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWID [4]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARID [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [101]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[101] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[101] .lut_mask = 64'h0303030303FF03FF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[101] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y51_N31
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[74] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [101]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [74]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[74] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[74] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y51_N35
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~19_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y51_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~19 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~19_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [74] & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]~q  ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [74] & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]~q  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] ) ) ) # ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [74] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]~q  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [74]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~19 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~19 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y51_N17
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~19_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y51_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[100] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [100] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( ((\u0|hps_0|fpga_interfaces|h2f_ARID [3] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1])) # (\u0|hps_0|fpga_interfaces|h2f_AWID [3]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\u0|hps_0|fpga_interfaces|h2f_ARID [3] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWID [3]),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_ARID [3]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [100]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[100] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[100] .lut_mask = 64'h000F000F555F555F;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[100] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y51_N4
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[73] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [100]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [73]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[73] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[73] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y51_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~18 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~18_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]~q  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [73] ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]~q  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [73] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] ) ) ) # ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]~q  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [73] & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]~q ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [73]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~18 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~18 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y51_N11
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~18_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y51_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[99] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [99] = ( \u0|hps_0|fpga_interfaces|h2f_ARID [2] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) # (\u0|hps_0|fpga_interfaces|h2f_AWID [2]) ) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_ARID [2] & ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( \u0|hps_0|fpga_interfaces|h2f_AWID [2] ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_ARID [2] & ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWID [2]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_ARID [2]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [99]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[99] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[99] .lut_mask = 64'h0000333355557777;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[99] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y51_N19
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [99]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [72]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y51_N53
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~17_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y51_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~17 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~17_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]~q  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [72]) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]~q  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [72] & !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [72]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~17 .lut_mask = 64'h550055FF550055FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y51_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]~feeder_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y51_N41
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y51_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[98] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [98] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( ((\u0|hps_0|fpga_interfaces|h2f_ARID [1] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1])) # (\u0|hps_0|fpga_interfaces|h2f_AWID [1]) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\u0|hps_0|fpga_interfaces|h2f_ARID [1] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_ARID [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWID [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [98]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[98] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[98] .lut_mask = 64'h111111111F1F1F1F;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[98] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y51_N25
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [98]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [71]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y51_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~16 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~16_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]~q  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [71] ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]~q  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [71] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] ) ) ) # ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]~q  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [71] & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]~q ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [71]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~16 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~16 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y51_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]~feeder_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y51_N23
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y51_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[97] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [97] = ( \u0|hps_0|fpga_interfaces|h2f_ARID [0] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_AWID [0])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_ARID [0] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_AWID [0]) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWID [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARID [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [97]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[97] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[97] .lut_mask = 64'h0303030303FF03FF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[97] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y51_N34
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [97]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [70]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y51_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~15 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~15_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]~q  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [70] ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]~q  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [70] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] ) ) ) # ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]~q  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [70] & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]~q ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [70]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~15 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~15 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y51_N29
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~15_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[88] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [88] = ( \u0|hps_0|fpga_interfaces|h2f_ARSIZE [2] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_AWSIZE [2])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[88] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[88] .lut_mask = 64'h0303030357575757;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[88] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y50_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~1_combout  = ( !\u0|mm_interconnect_0|cmd_mux|src_data [88] & ( (!\u0|mm_interconnect_0|cmd_mux|src_data [87] & (!\u0|mm_interconnect_0|cmd_mux|src_data [86] & 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_WLAST [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data [87]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [86]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_WLAST [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~1 .lut_mask = 64'h0008000800000000;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y50_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~2_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~1_combout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~0_combout ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|endofpacket_reg~q )) ) ) 
// # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~1_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~0_combout  & (((\u0|mm_interconnect_0|cmd_mux|saved_grant [1])))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~0_combout  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (\u0|mm_interconnect_0|cmd_mux|saved_grant [1])) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|endofpacket_reg~q ))))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|endofpacket_reg~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~2 .lut_mask = 64'h0E1F0E1FEEFFEEFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y50_N13
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y52_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  
// & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q  ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 .lut_mask = 64'h00FF00FF55555555;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y52_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][95]~q ) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][95]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][95]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y50_N49
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~1_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~0_combout  & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0_combout ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]~q )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~0_combout ))) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~0_combout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0_combout ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~0_combout ))) 
// ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~1 .lut_mask = 64'h50F050F070F070F0;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~1_combout  & 
// (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout )))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~1_combout  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0_combout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0_combout  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout )))) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q  ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~1_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~0 .lut_mask = 64'h00FF00FFB0F4B0F4;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y50_N19
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y52_N56
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][49] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][49] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y52_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~4 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~4_combout  = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][49]~q ))))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][49]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~4 .lut_mask = 64'h0437043704370437;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y52_N14
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][49] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~4_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][49] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][49] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y52_N44
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][51] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][51]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][51] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y52_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout  = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6]))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][51]~q ))))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [6]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][51]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2 .lut_mask = 64'h0437043704370437;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y52_N20
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][51] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][51]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][51] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][51] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y52_N47
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][48] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][48] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][48] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y52_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~5 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~5_combout  = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][48]~q ))))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][48]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~5 .lut_mask = 64'h0437043704370437;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y52_N11
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][48] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~5_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][48] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][48] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y52_N50
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][47] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][47]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][47] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y52_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~6 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~6_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2])) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][47]~q ))) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][47]~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][47]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~6 .lut_mask = 64'h003300330C3F0C3F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y52_N38
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][47] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~6_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][47]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][47] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][47] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y52_N26
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][50] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][50]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][50] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][50] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y52_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout  = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][50]~q ))))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][50]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3 .lut_mask = 64'h0437043704370437;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y52_N17
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y52_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~2_combout  = ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][47]~q  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]~q  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][49]~q  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][51]~q  & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][48]~q ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][49]~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][51]~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][48]~q ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][47]~q ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~2 .lut_mask = 64'h8000000000000000;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y52_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~25 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~25_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0] ) + ( VCC ) + ( !VCC ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~26  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~25_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~25 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y52_N59
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][45] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][45]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][45] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y52_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~8 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~8_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [0] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0])) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][45]~q )))) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [0] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][45]~q )))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [0]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][45]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~8 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y52_N32
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][45] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~8_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][45]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][45] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y52_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~25 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~25_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][45]~q  ) + ( VCC ) + ( !VCC ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~26  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][45]~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][45]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~25_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~25 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~25 .lut_mask = 64'h0000000000003333;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y52_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~25_sumout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~25_sumout  ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~25_sumout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~25_sumout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0] & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7] & \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout ))) ) ) ) # ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~25_sumout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~25_sumout  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q  & 
// (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7])) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0]))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~25_sumout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 .lut_mask = 64'h000000F7FF08FFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y52_N20
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|sink_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y52_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~13 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~13_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [1] ) + ( VCC ) + ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~26  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~14  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [1] ) + ( VCC ) + ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~26  ))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~13_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~13 .lut_mask = 64'h0000000000005555;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y52_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~21 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~21_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2] ) + ( VCC ) + ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~14  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~22  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2] ) + ( VCC ) + ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~21_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~21 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y52_N29
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][46] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][46]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][46] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y52_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~7 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~7_combout  = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1]))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][46]~q ))))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][46]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~7 .lut_mask = 64'h0437043704370437;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y52_N5
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][46] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~7_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][46]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][46] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y52_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~13 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~13_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][46]~q  ) + ( VCC ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~26  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~14  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][46]~q  ) + ( VCC ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][46]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~13_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y52_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~21 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~21_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][47]~q  ) + ( VCC ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~14  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~22  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][47]~q  ) + ( VCC ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][47]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~21_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~21 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~21 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y52_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~21_sumout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~21_sumout  ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~21_sumout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~21_sumout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q ) # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7] & !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0]))) ) ) ) # ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~21_sumout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~21_sumout  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout ) # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0]) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7])))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0]),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~21_sumout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 .lut_mask = 64'h00000B0FF4F0FFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y52_N5
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|sink_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y52_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~17 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~17_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [3] ) + ( VCC ) + ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~22  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~18  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [3] ) + ( VCC ) + ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~22  ))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~17_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~17 .lut_mask = 64'h0000000000005555;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y52_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~17 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~17_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][48]~q  ) + ( VCC ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~22  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~18  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][48]~q  ) + ( VCC ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][48]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~17_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~17 .lut_mask = 64'h00000000000000FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y52_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~17_sumout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~17_sumout  ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~17_sumout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~17_sumout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0] & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7] & \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout ))) ) ) ) # ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~17_sumout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~17_sumout  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q  & 
// (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7])) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0]))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~17_sumout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 .lut_mask = 64'h00000F07F0F8FFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y52_N10
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|sink_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y52_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~9 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~9_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [4] ) + ( VCC ) + ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~18  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~10  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [4] ) + ( VCC ) + ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~18  ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~9_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~9 .lut_mask = 64'h0000000000003333;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y52_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~9 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~9_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][49]~q  ) + ( VCC ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~18  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~10  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][49]~q  ) + ( VCC ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][49]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~9_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y52_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~9_sumout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~9_sumout  ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~9_sumout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~9_sumout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q ) # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0] & !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7]))) ) ) ) # ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~9_sumout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~9_sumout  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout ) # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7]) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0])))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~9_sumout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 .lut_mask = 64'h00002333DCCCFFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y52_N14
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|sink_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y52_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~5 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~5_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [5] ) + ( VCC ) + ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~10  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~6  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [5] ) + ( VCC ) + ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~5_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y52_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~5 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~5_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]~q  ) + ( VCC ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~10  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~6  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]~q  ) + ( VCC ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~5_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y52_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~5_sumout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~5_sumout  ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~5_sumout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~5_sumout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0] & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7] & \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout ))) ) ) ) # ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~5_sumout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~5_sumout  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q  & 
// (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7])) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0]))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~5_sumout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 .lut_mask = 64'h000000F7FF08FFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y52_N8
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|sink_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y52_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~1_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [6] ) + ( VCC ) + ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~6  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~2  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [6] ) + ( VCC ) + ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~6  ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~1_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~1 .lut_mask = 64'h0000000000003333;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y52_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~1_sumout  = SUM(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][51]~q  ) + ( VCC ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~6  ))
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~2  = CARRY(( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][51]~q  ) + ( VCC ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][51]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~1_sumout ),
	.cout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y52_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~1_sumout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~1_sumout  ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~1_sumout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~1_sumout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q ) # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7] & !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0]))) ) ) ) # ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~1_sumout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~1_sumout  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout ) # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0]) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7])))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0]),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~1_sumout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 .lut_mask = 64'h00002333DCCCFFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y52_N17
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|sink_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y52_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~29 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~29_sumout  = SUM(( VCC ) + ( GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~29 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~29 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y52_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~29 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~29_sumout  = SUM(( VCC ) + ( GND ) + ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~29 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~29 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y52_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~29_sumout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~29_sumout  ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~29_sumout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~29_sumout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0] & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7] & \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout ))) ) ) ) # ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~29_sumout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~29_sumout  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q  & 
// (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7])) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0]))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~29_sumout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7 .lut_mask = 64'h00000F07F0F8FFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y52_N22
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|sink_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y52_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~13_sumout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~13_sumout  ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~13_sumout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~13_sumout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q ) # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7] & !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0]))) ) ) ) # ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~13_sumout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~13_sumout  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout ) # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0]) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7])))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [7]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add0~13_sumout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 .lut_mask = 64'h000000BFFF40FFFF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y52_N2
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[1] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|sink_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y52_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout  = ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [5] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [1] & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [4] & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2] & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [6]))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [1]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0 .lut_mask = 64'h8000000000000000;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y52_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~3 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~3_combout  = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][46]~q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][45]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][46]~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][45]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~3 .lut_mask = 64'h00F000F000F000F0;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y52_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~1_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0] & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q  ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_byte_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~1 .lut_mask = 64'h0000000033333333;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y52_N20
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y52_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~1_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]~q 
//  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout  & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~2_combout  & \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~3_combout 
// )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout ))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~1_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]~q  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~2_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~3_combout )) ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~1_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]~q  ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~1_combout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]~q  ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~3_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~1_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4 .lut_mask = 64'hFFFFFFFF00050307;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_demux|src1_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  = ( !\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~0_combout  & ( 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout  & \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]~q )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~0_combout )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~0_combout ),
	.datae(!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux|src1_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_demux|src1_valid~0 .lut_mask = 64'h57FF000000000000;
defparam \u0|mm_interconnect_0|rsp_demux|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[87] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [87] = ( \u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_ARSIZE [1])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|hps_0|fpga_interfaces|h2f_ARSIZE [1]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [1]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [87]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[87] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[87] .lut_mask = 64'h111111111F1F1F1F;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[87] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~2_combout  = ( !\u0|mm_interconnect_0|cmd_mux|src_data [86] & ( \u0|mm_interconnect_0|cmd_mux|src_data [88] & ( \u0|mm_interconnect_0|cmd_mux|src_data [87] ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data [87]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_data [86]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~2 .lut_mask = 64'h0000000055550000;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y48_N4
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[1] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y49_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~2 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~2_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWADDR [1] & ( \u0|hps_0|fpga_interfaces|h2f_ARADDR [1] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// ((!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [1])))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_AWADDR [1] & ( \u0|hps_0|fpga_interfaces|h2f_ARADDR [1] & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [1] & 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_AWADDR [1] & ( !\u0|hps_0|fpga_interfaces|h2f_ARADDR [1] & ( 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ((!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ) # (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [1]))) ) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_AWADDR [1] & ( !\u0|hps_0|fpga_interfaces|h2f_ARADDR [1] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [1] & 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q )) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size|address_burst [1]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|sop_enable~q ),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_AWADDR [1]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARADDR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~2 .lut_mask = 64'h001155110F1F5F1F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data [88] & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [1]) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data [88] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (((!\u0|mm_interconnect_0|cmd_mux|src_data 
// [87] & \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~2_combout )))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [1])) 
// ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg [1]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data [87]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~2_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3 .lut_mask = 64'h11B111B111111111;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y51_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[35] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [35] = ( \u0|hps_0|fpga_interfaces|h2f_WSTRB [3] & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & !\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_WSTRB [3] & ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_WSTRB [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [35]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[35] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[35] .lut_mask = 64'hF0F0F0F0C0C0C0C0;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[35] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y51_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[32] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [32] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & !\u0|hps_0|fpga_interfaces|h2f_WSTRB [0]) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_WSTRB [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [32]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[32] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[32] .lut_mask = 64'hCCCCCCCCC0C0C0C0;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[32] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y51_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[34] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [34] = ( \u0|hps_0|fpga_interfaces|h2f_WSTRB [2] & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & !\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_WSTRB [2] & ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_WSTRB [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [34]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[34] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[34] .lut_mask = 64'hFF00FF00CC00CC00;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[34] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y51_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[33] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [33] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & !\u0|hps_0|fpga_interfaces|h2f_WSTRB [1]) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(gnd),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_WSTRB [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [33]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[33] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[33] .lut_mask = 64'hCCCCCCCCCC00CC00;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[33] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y51_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux0~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux0~0_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data [34] & ( \u0|mm_interconnect_0|cmd_mux|src_data [33] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  & (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & !\u0|mm_interconnect_0|cmd_mux|src_data [32])))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  & (!\u0|mm_interconnect_0|cmd_mux|src_data [35] & (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout ))) ) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|src_data [34] & ( \u0|mm_interconnect_0|cmd_mux|src_data [33] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  & 
// (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout  & !\u0|mm_interconnect_0|cmd_mux|src_data [32])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  & 
// ((!\u0|mm_interconnect_0|cmd_mux|src_data [35]) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout )))) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_data [34] & ( !\u0|mm_interconnect_0|cmd_mux|src_data [33] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  & (((!\u0|mm_interconnect_0|cmd_mux|src_data [32]) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout )))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  & (!\u0|mm_interconnect_0|cmd_mux|src_data [35] & (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout ))) ) ) ) # ( 
// !\u0|mm_interconnect_0|cmd_mux|src_data [34] & ( !\u0|mm_interconnect_0|cmd_mux|src_data [33] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  & (((!\u0|mm_interconnect_0|cmd_mux|src_data [32]) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout )))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout  & ((!\u0|mm_interconnect_0|cmd_mux|src_data [35]) # 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[1]~3_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [35]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|int_output_sel[0]~1_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data [32]),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_data [34]),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux0~0 .lut_mask = 64'hFE5EAE0EF454A404;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y51_N13
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y52_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [42] & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [42]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000000020002;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y52_N1
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][94]~q  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0] ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][94]~q  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0] & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0]) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rdata_fifo|mem_used [0]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][94]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0 .lut_mask = 64'h005F005F00FF00FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y52_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~5 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~5_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~2_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y52_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_endofpacket (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_endofpacket~combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~1_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]~q  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]~q ) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout ))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~1_combout  & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]~q  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]~q ) # 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout  & \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~5_combout )))) ) ) ) # ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~1_combout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]~q  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]~q ) # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout  & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~5_combout )))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~1_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]~q  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]~q ) # 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout  & \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~5_combout )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~5_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]~q ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~1_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_endofpacket~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_endofpacket .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_endofpacket .lut_mask = 64'h3301330133013311;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_endofpacket .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y49_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~1 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWSIZE [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1] & !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [1]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~1 .lut_mask = 64'h0000000088888888;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[80]~23 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[80]~23_combout  = ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~1_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout  & 
// !\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout ) ) ) ) # ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~1_combout  & ( 
// (!\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout  & !\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout ) ) ) ) # ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout  & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~1_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout  & !\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout ) ) ) ) # ( 
// !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~1_combout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout  & ((!\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ) 
// # ((!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3] & !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2])))) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWLEN [3]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [2]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data[79]~2_combout ),
	.datae(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~0_combout ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[80]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[80]~23 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[80]~23 .lut_mask = 64'hF800F000F000F000;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[80]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y48_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[80]~24 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data[80]~24_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout  & ( \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~5_sumout  ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout  & ( 
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~5_sumout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[80]~23_combout ) # (((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~5_sumout  & \u0|mm_interconnect_0|cmd_mux|src_payload~19_combout )) # 
// (\u0|mm_interconnect_0|cmd_mux|src_data[80]~5_combout )) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout  & ( !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~5_sumout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[80]~23_combout ) # 
// (((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~5_sumout  & \u0|mm_interconnect_0|cmd_mux|src_payload~19_combout )) # (\u0|mm_interconnect_0|cmd_mux|src_data[80]~5_combout )) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout  & ( 
// !\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~5_sumout  & ( (!\u0|mm_interconnect_0|cmd_mux|src_data[80]~23_combout ) # (((\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~5_sumout  & \u0|mm_interconnect_0|cmd_mux|src_payload~19_combout )) # 
// (\u0|mm_interconnect_0|cmd_mux|src_data[80]~5_combout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add4~5_sumout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data[80]~23_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_payload~19_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data[80]~5_combout ),
	.datae(!\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout ),
	.dataf(!\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|Add5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data[80]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[80]~24 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[80]~24 .lut_mask = 64'hCDFFCDFFCDFFFFFF;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[80]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y48_N49
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|src_data[80]~24_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y48_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder_combout  = 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y48_N11
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder_combout ),
	.asdata(\u0|mm_interconnect_0|cmd_mux|src_data[80]~24_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y48_N14
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][53] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~28_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][53] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y48_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~28 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~28_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][53]~q  ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg [1] ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg [1]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][53]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~28 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~28 .lut_mask = 64'h3333333300FF00FF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y50_N16
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~28_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add2~5 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add2~5_sumout  = SUM(( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout  & 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_offset [1]))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q )))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q  & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_offset [1])))) ) + ( GND ) + ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add2~2  ))

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_offset [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add2~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add2~5 .lut_mask = 64'h0000FFFF000002DF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1] (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset [1] = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add2~5_sumout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]~q  
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1] .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1] .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y48_N13
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_offset[1] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset [1]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|sink_ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_offset[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_offset[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base~1_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]~q  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y48_N44
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base[1] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout  = ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base [1] & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_offset [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_offset [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|burst_uncompress_address_base [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE_q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q )) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE_q  & \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q )))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][10]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0 .lut_mask = 64'hA0A3A0A300030003;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~1_combout  = ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~0_combout  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0_combout  & ( 
// (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout  & \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]~q )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~0_combout )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]~q ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~0_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~1 .lut_mask = 64'h5F7F000000000000;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|write~0_combout  & ( 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~1_combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout  & \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout ))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0]) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|write~0_combout  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0] & (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout ) # (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~1_combout ))) ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|write~0_combout  & ( 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout ) # (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~1_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|p1_ready~1_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|comb~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000FFDD0F0D0F2F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y50_N13
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y48_N23
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][9] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y48_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~9 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~9_combout  = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][9]~q )))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][9]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~9 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y50_N23
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~9_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y50_N34
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91]~DUPLICATE (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~11_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~0_combout  = ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93]~q  & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92]~q  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91]~DUPLICATE_q ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~q 
// ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][9]~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|source_addr[0]~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|first_packet_beat~combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93]~q ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~0 .lut_mask = 64'hFCDD000000000000;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_demux|src0_valid~1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux|src0_valid~1_combout  = ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~0_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout  & ( 
// (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0_combout ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]~q )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~0_combout ))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~0_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout  & ( (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0_combout ) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~0_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|always10~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]~q ),
	.datac(!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|ShiftLeft0~0_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_rsp_width_adapter|out_valid~0_combout ),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux|src0_valid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux|src0_valid~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_demux|src0_valid~1 .lut_mask = 64'h050F0000070F0000;
defparam \u0|mm_interconnect_0|rsp_demux|src0_valid~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y50_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload[0] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload [0] = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) # (\u0|hps_0|fpga_interfaces|h2f_WLAST [0]) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ( 
// \u0|mm_interconnect_0|cmd_mux|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_WLAST [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload[0] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_payload[0] .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y50_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|WideOr1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|WideOr1~combout  = ( \u0|hps_0|fpga_interfaces|h2f_ARVALID [0] & ( ((\u0|hps_0|fpga_interfaces|h2f_AWVALID [0] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_WVALID [0]))) # 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_ARVALID [0] & ( (\u0|hps_0|fpga_interfaces|h2f_AWVALID [0] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|hps_0|fpga_interfaces|h2f_WVALID [0])) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWVALID [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_WVALID [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARVALID [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|WideOr1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|WideOr1 .lut_mask = 64'h0101010101FF01FF;
defparam \u0|mm_interconnect_0|cmd_mux|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y50_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_WVALID [0] & ( (!\u0|hps_0|fpga_interfaces|h2f_ARVALID [0] & !\u0|hps_0|fpga_interfaces|h2f_AWVALID [0]) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_WVALID [0] & 
// ( !\u0|hps_0|fpga_interfaces|h2f_ARVALID [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_ARVALID [0]),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_AWVALID [0]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_WVALID [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y50_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|update_grant~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout  = ( \u0|mm_interconnect_0|cmd_mux|packet_in_progress~q  & ( (\u0|mm_interconnect_0|cmd_mux|WideOr1~combout  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|in_ready~0_combout  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & \u0|mm_interconnect_0|cmd_mux|src_payload [0]))) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q  & ( 
// (!\u0|mm_interconnect_0|cmd_mux|WideOr1~combout ) # ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|in_ready~0_combout  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & \u0|mm_interconnect_0|cmd_mux|src_payload [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|WideOr1~combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|in_ready~0_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_payload [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|update_grant~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|update_grant~0 .lut_mask = 64'hAAEAAAEA00400040;
defparam \u0|mm_interconnect_0|cmd_mux|update_grant~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y48_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout  = ( !\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y48_N17
dffeas \u0|mm_interconnect_0|cmd_mux|packet_in_progress (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|packet_in_progress .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y50_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout  = ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|in_ready~0_combout  & ( \u0|mm_interconnect_0|cmd_mux|packet_in_progress~q  & ( (\u0|mm_interconnect_0|cmd_mux|src_payload 
// [0] & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & (\u0|mm_interconnect_0|cmd_mux|WideOr1~combout  & !\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout ))) 
// ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|in_ready~0_combout  & ( !\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q  & ( (!\u0|mm_interconnect_0|cmd_mux|WideOr1~combout  & 
// !\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout ) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|in_ready~0_combout  & ( !\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q  & ( 
// (!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout  & ((!\u0|mm_interconnect_0|cmd_mux|WideOr1~combout ) # ((\u0|mm_interconnect_0|cmd_mux|src_payload [0] & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_payload [0]),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_mux|WideOr1~combout ),
	.datad(!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|in_ready~0_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 .lut_mask = 64'hF400F00004000000;
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y50_N43
dffeas \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y50_N46
dffeas \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y49_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout  = ( \u0|hps_0|fpga_interfaces|h2f_ARVALID [0] & ( ((!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0] & ((!\u0|hps_0|fpga_interfaces|h2f_AWVALID [0]) # (!\u0|hps_0|fpga_interfaces|h2f_WVALID 
// [0])))) # (\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_AWVALID [0]),
	.datac(!\u0|hps_0|fpga_interfaces|h2f_WVALID [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARVALID [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0 .lut_mask = 64'h00000000A8FFA8FF;
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y49_N32
dffeas \u0|mm_interconnect_0|cmd_mux|saved_grant[1] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|saved_grant[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y50_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|in_ready~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|in_ready~0_combout  = ( \u0|mm_interconnect_0|cmd_mux|src_data [88] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~0_combout  & 
// !\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|src_data [88] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~0_combout  & (!\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// ((\u0|mm_interconnect_0|cmd_mux|src_data [87]) # (\u0|mm_interconnect_0|cmd_mux|src_data [86])))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~0_combout ),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [86]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data [87]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|in_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|in_ready~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|in_ready~0 .lut_mask = 64'h20A020A0A0A0A0A0;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|in_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y50_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|awready~0 (
// Equation(s):
// \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|awready~0_combout  = (\u0|mm_interconnect_0|cmd_mux|src_valid~0_combout  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|in_ready~0_combout  & \u0|hps_0|fpga_interfaces|h2f_WLAST [0])))

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_valid~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|in_ready~0_combout ),
	.datad(!\u0|hps_0|fpga_interfaces|h2f_WLAST [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|awready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|awready~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|awready~0 .lut_mask = 64'h0040004000400040;
defparam \u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|awready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y50_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout  = ( \u0|hps_0|fpga_interfaces|h2f_WVALID [0] & ( (\u0|hps_0|fpga_interfaces|h2f_AWVALID [0] & ((!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0]) # ((!\u0|hps_0|fpga_interfaces|h2f_ARVALID [0] & 
// \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1])))) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_AWVALID [0]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_ARVALID [0]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]),
	.datae(gnd),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_WVALID [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1 .lut_mask = 64'h0000000050545054;
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y49_N1
dffeas \u0|mm_interconnect_0|cmd_mux|saved_grant[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|saved_grant[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[86] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [86] = ( \u0|hps_0|fpga_interfaces|h2f_AWSIZE [0] & ( ((\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1])) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) ) ) # ( 
// !\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0] & ( (\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1]) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(!\u0|hps_0|fpga_interfaces|h2f_ARSIZE [0]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(gnd),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_AWSIZE [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [86]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[86] .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|src_data[86] .lut_mask = 64'h0303575703035757;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[86] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~1_combout  = (!\u0|mm_interconnect_0|cmd_mux|src_data [86] & (!\u0|mm_interconnect_0|cmd_mux|src_data [88] & !\u0|mm_interconnect_0|cmd_mux|src_data [87]))

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data [86]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data [87]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~1 .lut_mask = 64'h8800880088008800;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add0~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add0~1_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~1_combout  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count [0]) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~1_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ) # 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count [0]) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add0~1 .lut_mask = 64'hFFAAFFAA55005500;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y50_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count~0_combout  = ( \u0|mm_interconnect_0|cmd_mux|WideOr1~combout  & ( (!\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (((\u0|mm_interconnect_0|cmd_mux|src_data [88]) # 
// (\u0|mm_interconnect_0|cmd_mux|src_data [86])) # (\u0|mm_interconnect_0|cmd_mux|src_data [87]))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_mux|src_data [87]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [86]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count~0 .lut_mask = 64'h0000000070F070F0;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y50_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count~1_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count~0_combout  & ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count~0_combout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count~1 .lut_mask = 64'h0C0C0C0CCCCCCCCC;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y48_N11
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add0~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add0~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add0~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~1_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~0_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count [0] $ 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count [1])))) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~1_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~0_combout )) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count [0] $ 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count [1])))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count [0]),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add0~0 .lut_mask = 64'hACA3ACA35C535C53;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y48_N25
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count[1] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~0_combout  = ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count [1] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count [0] ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~0 .lut_mask = 64'h3333333300000000;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y50_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count~0_combout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~0_combout ) # 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  & 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ))) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count~0_combout  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~0_combout ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_endofpacket~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|count~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~0 .lut_mask = 64'h00AF00AFF0AFF0AF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y50_N44
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y47_N2
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|address_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[45]~8 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[45]~8_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~0_combout  & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & 
// (((!\u0|mm_interconnect_0|cmd_mux|src_data [88] & \u0|mm_interconnect_0|cmd_mux|src_data [74])))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [0])) ) 
// ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~0_combout  & ( (\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [0] & \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|src_data [88]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|src_data [74]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|use_reg~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[45]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[45]~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[45]~8 .lut_mask = 64'h005500550C550C55;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[45]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout  & 
// ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[45]~8_combout  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[48]~1_combout  & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[49]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[45]~8_combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[48]~1_combout ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_cmd_width_adapter|out_data[49]~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0 .lut_mask = 64'h00000000C000C000;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y49_N10
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y52_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )))) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q 
// ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q  & (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  
// & \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0])) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 .lut_mask = 64'h03230323F373F373;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y52_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ))))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q 
// )))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & 
// ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ))))) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q 
// )))) ) ) ) # ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & (((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  
// & !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )) # 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] 
// & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & ( (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )) ) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datae(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 .lut_mask = 64'h808080AA80BF80BF;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y52_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  = ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & ( 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ) # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ) # 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout )))) ) ) # ( 
// !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & 
// ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ) # 
// (!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout )))) ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 .lut_mask = 64'h03020302CFCECFCE;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y53_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_mux|sink1_ready (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|sink1_ready~combout  = ( \u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout  ) )

	.dataa(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|sink1_ready~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|sink1_ready .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_mux|sink1_ready .lut_mask = 64'h00000000AAAAAAAA;
defparam \u0|mm_interconnect_0|cmd_mux|sink1_ready .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y50_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  = ( \u0|hps_0|fpga_interfaces|h2f_AWVALID [0] & ( \u0|hps_0|fpga_interfaces|h2f_ARVALID [0] & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & (((\u0|hps_0|fpga_interfaces|h2f_WVALID [0] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])) # 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]))) ) ) ) # ( !\u0|hps_0|fpga_interfaces|h2f_AWVALID [0] & ( \u0|hps_0|fpga_interfaces|h2f_ARVALID [0] & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ) ) ) ) # ( \u0|hps_0|fpga_interfaces|h2f_AWVALID [0] & ( !\u0|hps_0|fpga_interfaces|h2f_ARVALID [0] & ( 
// (\u0|hps_0|fpga_interfaces|h2f_WVALID [0] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q )) ) ) )

	.dataa(!\u0|hps_0|fpga_interfaces|h2f_WVALID [0]),
	.datab(!\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(!\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datae(!\u0|hps_0|fpga_interfaces|h2f_AWVALID [0]),
	.dataf(!\u0|hps_0|fpga_interfaces|h2f_ARVALID [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid .lut_mask = 64'h00000011000F001F;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y52_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout  = ( 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout  ) ) 
// # ( !\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ) # (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ) ) 
// )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid~combout ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 .lut_mask = 64'h3F3F3F3F33333333;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y52_N46
dffeas \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y52_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|m0_write~0 (
// Equation(s):
// \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|m0_write~0_combout  = ( \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0] & ( 
// (\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [41])) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datac(!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg [41]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|onchip_memory2_0_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|m0_write~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|m0_write~0 .lut_mask = 64'h0000000000300030;
defparam \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_b [6],\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_b [5],\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_b [4],\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_b [3],
\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_b [2],\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_b [1],\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_b [0],\COMP_SYNC|row [3],\COMP_SYNC|row [2],\COMP_SYNC|row [1],\COMP_SYNC|row[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\fontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/main.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Font_Rom:fontRom|altsyncram:ROM_rtl_0|altsyncram_h2d1:auto_generated|ALTSYNCRAM";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N42
cyclonev_lcell_comb \COMP_SYNC|column[0]~0 (
// Equation(s):
// \COMP_SYNC|column[0]~0_combout  = ( \COMP_SYNC|column [0] & ( \COMP_SYNC|Add0~1_sumout  & ( ((!\COMP_SYNC|LessThan0~3_combout ) # (!\COMP_SYNC|Add0~37_sumout )) # (\COMP_SYNC|Add0~9_sumout ) ) ) ) # ( !\COMP_SYNC|column [0] & ( \COMP_SYNC|Add0~1_sumout  & 
// ( (!\COMP_SYNC|LessThan0~3_combout ) # ((!\COMP_SYNC|Add0~9_sumout  & !\COMP_SYNC|Add0~37_sumout )) ) ) ) # ( \COMP_SYNC|column [0] & ( !\COMP_SYNC|Add0~1_sumout  & ( (!\COMP_SYNC|LessThan0~3_combout ) # ((!\COMP_SYNC|Add0~37_sumout ) # 
// ((\COMP_SYNC|Add0~5_sumout  & \COMP_SYNC|Add0~9_sumout ))) ) ) ) # ( !\COMP_SYNC|column [0] & ( !\COMP_SYNC|Add0~1_sumout  & ( (!\COMP_SYNC|LessThan0~3_combout ) # ((!\COMP_SYNC|Add0~37_sumout  & ((!\COMP_SYNC|Add0~5_sumout ) # (!\COMP_SYNC|Add0~9_sumout 
// )))) ) ) )

	.dataa(!\COMP_SYNC|Add0~5_sumout ),
	.datab(!\COMP_SYNC|Add0~9_sumout ),
	.datac(!\COMP_SYNC|LessThan0~3_combout ),
	.datad(!\COMP_SYNC|Add0~37_sumout ),
	.datae(!\COMP_SYNC|column [0]),
	.dataf(!\COMP_SYNC|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|column[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|column[0]~0 .extended_lut = "off";
defparam \COMP_SYNC|column[0]~0 .lut_mask = 64'hFEF0FFF1FCF0FFF3;
defparam \COMP_SYNC|column[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y43_N44
dffeas \COMP_SYNC|column[0] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|column[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|column [0]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|column[0] .is_wysiwyg = "true";
defparam \COMP_SYNC|column[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_b [6],\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_b [5],\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_b [4],\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_b [3],
\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_b [2],\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_b [1],\u0|onchip_memory2_0|the_altsyncram|auto_generated|q_b [0],\COMP_SYNC|row [3],\COMP_SYNC|row [2],\COMP_SYNC|row [1],\COMP_SYNC|row[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\fontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/main.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "Font_Rom:fontRom|altsyncram:ROM_rtl_0|altsyncram_h2d1:auto_generated|ALTSYNCRAM";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \fontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: FF_X47_Y45_N38
dffeas \COMP_SYNC|column[2] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\COMP_SYNC|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\COMP_SYNC|LessThan6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|column [2]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|column[2] .is_wysiwyg = "true";
defparam \COMP_SYNC|column[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y45_N35
dffeas \COMP_SYNC|column[1] (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\COMP_SYNC|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\COMP_SYNC|LessThan6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|column [1]),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|column[1] .is_wysiwyg = "true";
defparam \COMP_SYNC|column[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N6
cyclonev_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = ( !\COMP_SYNC|column [1] & ( (!\COMP_SYNC|column [0] & ((((\COMP_SYNC|column [2]))) # (\fontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))) # (\COMP_SYNC|column [0] & (((\fontRom|ROM_rtl_0|auto_generated|ram_block1a7  & 
// (!\COMP_SYNC|column [2]))))) ) ) # ( \COMP_SYNC|column [1] & ( ((!\COMP_SYNC|column [0] & (((\fontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ) # (\COMP_SYNC|column [2])))) # (\COMP_SYNC|column [0] & 
// (\fontRom|ROM_rtl_0|auto_generated|ram_block1a5  & (!\COMP_SYNC|column [2])))) ) )

	.dataa(!\fontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\COMP_SYNC|column [0]),
	.datac(!\fontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\COMP_SYNC|column [2]),
	.datae(!\COMP_SYNC|column [1]),
	.dataf(!\fontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(!\fontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~4 .extended_lut = "on";
defparam \Mux0~4 .lut_mask = 64'h47CC03CC47CCCFCC;
defparam \Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y43_N24
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( !\COMP_SYNC|column [1] & ( ((!\Mux0~4_combout  & (((\fontRom|ROM_rtl_0|auto_generated|ram_block1a3  & \COMP_SYNC|column [2])))) # (\Mux0~4_combout  & (((!\COMP_SYNC|column [2])) # (\fontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))) ) 
// ) # ( \COMP_SYNC|column [1] & ( ((!\Mux0~4_combout  & (((\fontRom|ROM_rtl_0|auto_generated|ram_block1a1  & \COMP_SYNC|column [2])))) # (\Mux0~4_combout  & (((!\COMP_SYNC|column [2])) # (\fontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))) ) )

	.dataa(!\fontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\fontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\fontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\Mux0~4_combout ),
	.datae(!\COMP_SYNC|column [1]),
	.dataf(!\COMP_SYNC|column [2]),
	.datag(!\fontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "on";
defparam \Mux0~0 .lut_mask = 64'h00FF00FF0F330F55;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y43_N33
cyclonev_lcell_comb \COMP_SYNC|process_0~7 (
// Equation(s):
// \COMP_SYNC|process_0~7_combout  = ( \COMP_SYNC|process_0~4_combout  & ( (\COMP_SYNC|LessThan6~0_combout  & (((!\COMP_SYNC|v_count~0_combout  & !\COMP_SYNC|process_0~3_combout )) # (\COMP_SYNC|v_count~3_combout ))) ) ) # ( !\COMP_SYNC|process_0~4_combout  
// & ( (\COMP_SYNC|LessThan6~0_combout  & ((!\COMP_SYNC|v_count~0_combout ) # (\COMP_SYNC|v_count~3_combout ))) ) )

	.dataa(!\COMP_SYNC|v_count~0_combout ),
	.datab(!\COMP_SYNC|v_count~3_combout ),
	.datac(!\COMP_SYNC|process_0~3_combout ),
	.datad(!\COMP_SYNC|LessThan6~0_combout ),
	.datae(gnd),
	.dataf(!\COMP_SYNC|process_0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\COMP_SYNC|process_0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \COMP_SYNC|process_0~7 .extended_lut = "off";
defparam \COMP_SYNC|process_0~7 .lut_mask = 64'h00BB00BB00B300B3;
defparam \COMP_SYNC|process_0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y43_N34
dffeas \COMP_SYNC|disp_ena (
	.clk(\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\COMP_SYNC|process_0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\COMP_SYNC|disp_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \COMP_SYNC|disp_ena .is_wysiwyg = "true";
defparam \COMP_SYNC|disp_ena .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y41_N27
cyclonev_lcell_comb \pixOn~0 (
// Equation(s):
// \pixOn~0_combout  = ( \Mux0~0_combout  & ( \COMP_SYNC|disp_ena~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mux0~0_combout ),
	.dataf(!\COMP_SYNC|disp_ena~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixOn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixOn~0 .extended_lut = "off";
defparam \pixOn~0 .lut_mask = 64'h000000000000FFFF;
defparam \pixOn~0 .shared_arith = "off";
// synopsys translate_on

// Location: HPSINTERFACEDBGAPB_X52_Y80_N111
cyclonev_hps_interface_dbg_apb \u0|hps_0|fpga_interfaces|debug_apb (
	.p_slv_err(gnd),
	.p_ready(gnd),
	.p_clk(gnd),
	.p_clk_en(gnd),
	.dbg_apb_disable(gnd),
	.p_rdata(32'b00000000000000000000000000000000),
	.p_addr_31(\u0|hps_0|fpga_interfaces|debug_apb~O_P_ADDR_31 ),
	.p_write(),
	.p_sel(),
	.p_enable(),
	.p_reset_n(),
	.p_addr(),
	.p_wdata());
// synopsys translate_off
defparam \u0|hps_0|fpga_interfaces|debug_apb .dummy_param = 256;
// synopsys translate_on

// Location: HPSINTERFACETPIUTRACE_X52_Y39_N111
cyclonev_hps_interface_tpiu_trace \u0|hps_0|fpga_interfaces|tpiu (
	.traceclk_ctl(vcc),
	.traceclkin(gnd),
	.traceclk(),
	.trace_data(\u0|hps_0|fpga_interfaces|tpiu_TRACE_DATA_bus ));

// Location: HPSINTERFACEBOOTFROMFPGA_X52_Y74_N111
cyclonev_hps_interface_boot_from_fpga \u0|hps_0|fpga_interfaces|boot_from_fpga (
	.boot_from_fpga_on_failure(gnd),
	.boot_from_fpga_ready(gnd),
	.bsel_en(gnd),
	.csel_en(gnd),
	.bsel({gnd,gnd,vcc}),
	.csel({gnd,vcc}),
	.fake_dout(\u0|hps_0|fpga_interfaces|boot_from_fpga~fake_dout ));

// Location: HPSINTERFACEFPGA2HPS_X52_Y45_N111
cyclonev_hps_interface_fpga2hps \u0|hps_0|fpga_interfaces|fpga2hps (
	.arvalid(gnd),
	.awvalid(gnd),
	.bready(gnd),
	.clk(gnd),
	.rready(gnd),
	.wlast(gnd),
	.wvalid(gnd),
	.araddr(32'b00000000000000000000000000000000),
	.arburst(2'b00),
	.arcache(4'b0000),
	.arid(8'b00000000),
	.arlen(4'b0000),
	.arlock(2'b00),
	.arprot(3'b000),
	.arsize(3'b000),
	.aruser(5'b00000),
	.awaddr(32'b00000000000000000000000000000000),
	.awburst(2'b00),
	.awcache(4'b0000),
	.awid(8'b00000000),
	.awlen(4'b0000),
	.awlock(2'b00),
	.awprot(3'b000),
	.awsize(3'b000),
	.awuser(5'b00000),
	.port_size_config({vcc,vcc}),
	.wdata(128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.wid(8'b00000000),
	.wstrb(16'b0000000000000000),
	.arready(\u0|hps_0|fpga_interfaces|fpga2hps~arready ),
	.awready(),
	.bvalid(),
	.rlast(),
	.rvalid(),
	.wready(),
	.bid(),
	.bresp(),
	.rdata(),
	.rid(),
	.rresp());
// synopsys translate_off
defparam \u0|hps_0|fpga_interfaces|fpga2hps .data_width = 32;
// synopsys translate_on

// Location: HPSINTERFACEFPGA2SDRAM_X52_Y53_N111
cyclonev_hps_interface_fpga2sdram \u0|hps_0|fpga_interfaces|f2sdram (
	.cmd_port_clk_0(gnd),
	.cmd_port_clk_1(gnd),
	.cmd_port_clk_2(gnd),
	.cmd_port_clk_3(gnd),
	.cmd_port_clk_4(gnd),
	.cmd_port_clk_5(gnd),
	.cmd_valid_0(gnd),
	.cmd_valid_1(gnd),
	.cmd_valid_2(gnd),
	.cmd_valid_3(gnd),
	.cmd_valid_4(gnd),
	.cmd_valid_5(gnd),
	.rd_clk_0(gnd),
	.rd_clk_1(gnd),
	.rd_clk_2(gnd),
	.rd_clk_3(gnd),
	.rd_ready_0(gnd),
	.rd_ready_1(gnd),
	.rd_ready_2(gnd),
	.rd_ready_3(gnd),
	.wr_clk_0(gnd),
	.wr_clk_1(gnd),
	.wr_clk_2(gnd),
	.wr_clk_3(gnd),
	.wr_valid_0(gnd),
	.wr_valid_1(gnd),
	.wr_valid_2(gnd),
	.wr_valid_3(gnd),
	.wrack_ready_0(gnd),
	.wrack_ready_1(gnd),
	.wrack_ready_2(gnd),
	.wrack_ready_3(gnd),
	.wrack_ready_4(gnd),
	.wrack_ready_5(gnd),
	.cfg_axi_mm_select({gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_cport_rfifo_map({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_cport_type({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_cport_wfifo_map({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_port_width({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_rfifo_cport_map({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cfg_wfifo_cport_map({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.cmd_data_0(60'b000000000000000000000000000000000000000000000000000000000000),
	.cmd_data_1(60'b000000000000000000000000000000000000000000000000000000000000),
	.cmd_data_2(60'b000000000000000000000000000000000000000000000000000000000000),
	.cmd_data_3(60'b000000000000000000000000000000000000000000000000000000000000),
	.cmd_data_4(60'b000000000000000000000000000000000000000000000000000000000000),
	.cmd_data_5(60'b000000000000000000000000000000000000000000000000000000000000),
	.wr_data_0(90'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.wr_data_1(90'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.wr_data_2(90'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.wr_data_3(90'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.cmd_ready_0(),
	.cmd_ready_1(),
	.cmd_ready_2(),
	.cmd_ready_3(),
	.cmd_ready_4(),
	.cmd_ready_5(),
	.rd_valid_0(),
	.rd_valid_1(),
	.rd_valid_2(),
	.rd_valid_3(),
	.wr_ready_0(),
	.wr_ready_1(),
	.wr_ready_2(),
	.wr_ready_3(),
	.wrack_valid_0(),
	.wrack_valid_1(),
	.wrack_valid_2(),
	.wrack_valid_3(),
	.wrack_valid_4(),
	.wrack_valid_5(),
	.bonding_out_1(\u0|hps_0|fpga_interfaces|f2sdram_BONDING_OUT_1_bus ),
	.bonding_out_2(),
	.rd_data_0(),
	.rd_data_1(),
	.rd_data_2(),
	.rd_data_3(),
	.wrack_data_0(),
	.wrack_data_1(),
	.wrack_data_2(),
	.wrack_data_3(),
	.wrack_data_4(),
	.wrack_data_5());


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
