Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto ed8033d40e7f45dca0e6b30aa2257a87 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot piano_tb_behav xil_defaultlib.piano_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9,1,7,1,4)\]
Compiling architecture ibufg_v of entity unisim.IBUFG [\IBUFG(1,9,1,1,1,7)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=10.0...]
Compiling architecture mmcme2_base_v of entity unisim.MMCME2_BASE [\MMCME2_BASE(clkfbout_mult_f=10....]
Compiling architecture behavioral of entity xil_defaultlib.clk_dvd [clk_dvd_default]
Compiling architecture behavioral of entity xil_defaultlib.note_gen [note_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.seven_seg [seven_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.piano [piano_default]
Compiling architecture behavior of entity xil_defaultlib.piano_tb
Built simulation snapshot piano_tb_behav
