m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/Quartus Project/simulation/modelsim
T_opt
!s110 1740458550
VReP=5IW=CA1DGN1lP7h4f0
04 14 4 work Simulation_Pll fast 0
=1-40c2ba52dc6b-67bd4a36-11f-29f0
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.4;61
vpll
Z1 !s110 1740458549
!i10b 1
!s100 FH;7ldaNEY`_Xf0<QJ3Oc3
IX<>@S^UUnNYA2cdGA^^Xl3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1740458516
8D:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/RTL/pll.v
FD:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/RTL/pll.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1740458549.681000
!s107 D:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/RTL/pll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/RTL|D:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/RTL/pll.v|
!i113 0
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vPLL
R1
!i10b 1
!s100 9hie6_=o_6JE9@:jW1Y?@1
IBm;Y<b1AEzH6R=0c>bDKV1
R2
R0
w1740457007
8D:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/Quartus Project/IP_Core/PLL/PLL.v
FD:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/Quartus Project/IP_Core/PLL/PLL.v
L0 39
R3
r1
!s85 0
31
!s108 1740458549.761000
!s107 D:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/Quartus Project/IP_Core/PLL/PLL.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/Quartus Project/IP_Core/PLL|D:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/Quartus Project/IP_Core/PLL/PLL.v|
!i113 0
R4
!s92 -vlog01compat -work work {+incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/Quartus Project/IP_Core/PLL} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@p@l@l
vPLL_altpll
R1
!i10b 1
!s100 f<@3XW?zVOKKY;^DVcinJ0
I@Y40Oz6kJ2NiS@aiXCd4@2
R2
R0
w1740457043
8D:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/Quartus Project/db/pll_altpll.v
FD:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/Quartus Project/db/pll_altpll.v
L0 30
R3
r1
!s85 0
31
!s108 1740458549.858000
!s107 D:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/Quartus Project/db/pll_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/Quartus Project/db|D:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/Quartus Project/db/pll_altpll.v|
!i113 0
R4
!s92 -vlog01compat -work work {+incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/Quartus Project/db} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@p@l@l_altpll
vSimulation_Pll
R1
!i10b 1
!s100 _D6mon9JUzR7VUVG2l5[S1
I5GYFjMU<5dBzYHV0RASWV2
R2
R0
w1740458511
8D:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/Quartus Project/../Simulation/Simulation_Pll.v
FD:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/Quartus Project/../Simulation/Simulation_Pll.v
L0 3
R3
r1
!s85 0
31
!s108 1740458549.947000
!s107 D:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/Quartus Project/../Simulation/Simulation_Pll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/Quartus Project/../Simulation|D:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/Quartus Project/../Simulation/Simulation_Pll.v|
!i113 0
R4
!s92 -vlog01compat -work work {+incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250223-IP-PLL-Phase-Locked-Loop/Quartus Project/../Simulation} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@simulation_@pll
