TimeQuest Timing Analyzer report for Relogio
Fri May  5 19:27:35 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'Divisor50Clk:divisor_clk|clk_temp'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'Divisor50Clk:divisor_clk|clk_temp'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'Divisor50Clk:divisor_clk|clk_temp'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLOCK_50'
 27. Fast Model Setup: 'Divisor50Clk:divisor_clk|clk_temp'
 28. Fast Model Hold: 'CLOCK_50'
 29. Fast Model Hold: 'Divisor50Clk:divisor_clk|clk_temp'
 30. Fast Model Minimum Pulse Width: 'CLOCK_50'
 31. Fast Model Minimum Pulse Width: 'Divisor50Clk:divisor_clk|clk_temp'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Relogio                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; Clock Name                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; CLOCK_50                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                          ;
; Divisor50Clk:divisor_clk|clk_temp ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Divisor50Clk:divisor_clk|clk_temp } ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+


+-------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                 ;
+------------+-----------------+-----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note ;
+------------+-----------------+-----------------------------------+------+
; 227.01 MHz ; 227.01 MHz      ; CLOCK_50                          ;      ;
; 247.4 MHz  ; 247.4 MHz       ; Divisor50Clk:divisor_clk|clk_temp ;      ;
+------------+-----------------+-----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -3.405 ; -59.286       ;
; Divisor50Clk:divisor_clk|clk_temp ; -3.042 ; -76.149       ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -2.692 ; -2.692        ;
; Divisor50Clk:divisor_clk|clk_temp ; 0.445  ; 0.000         ;
+-----------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -1.631 ; -33.403       ;
; Divisor50Clk:divisor_clk|clk_temp ; -0.611 ; -73.320       ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                           ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.405 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.441      ;
; -3.391 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.428      ;
; -3.359 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.395      ;
; -3.347 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.384      ;
; -3.345 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.382      ;
; -3.301 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.338      ;
; -3.279 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.315      ;
; -3.265 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.302      ;
; -3.238 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.274      ;
; -3.232 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.269      ;
; -3.221 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.258      ;
; -3.192 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.228      ;
; -3.186 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.223      ;
; -3.170 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.206      ;
; -3.156 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.193      ;
; -3.112 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.149      ;
; -3.112 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.148      ;
; -3.106 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.143      ;
; -3.071 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.109      ;
; -3.070 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.108      ;
; -3.060 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.096      ;
; -3.052 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.090      ;
; -3.051 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.087      ;
; -3.051 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.089      ;
; -3.023 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.059      ;
; -3.014 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.050      ;
; -3.009 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.046      ;
; -3.005 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.041      ;
; -3.003 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.039      ;
; -2.997 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.034      ;
; -2.973 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.009      ;
; -2.965 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.003      ;
; -2.965 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.002      ;
; -2.951 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.990      ;
; -2.941 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.979      ;
; -2.940 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.978      ;
; -2.934 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.970      ;
; -2.927 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.963      ;
; -2.926 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.964      ;
; -2.925 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.963      ;
; -2.925 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.961      ;
; -2.907 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.946      ;
; -2.904 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.940      ;
; -2.894 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.930      ;
; -2.893 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.929      ;
; -2.890 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.927      ;
; -2.877 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.915      ;
; -2.876 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.914      ;
; -2.856 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.892      ;
; -2.854 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.892      ;
; -2.853 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.891      ;
; -2.850 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.887      ;
; -2.848 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.884      ;
; -2.847 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.883      ;
; -2.847 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.883      ;
; -2.846 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.883      ;
; -2.825 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.861      ;
; -2.820 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.856      ;
; -2.816 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.852      ;
; -2.806 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.843      ;
; -2.798 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.836      ;
; -2.792 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.831      ;
; -2.770 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.808      ;
; -2.769 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.807      ;
; -2.768 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.804      ;
; -2.767 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.803      ;
; -2.762 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.799      ;
; -2.745 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.781      ;
; -2.738 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.774      ;
; -2.737 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.773      ;
; -2.731 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.768      ;
; -2.731 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.768      ;
; -2.711 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.747      ;
; -2.709 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.745      ;
; -2.708 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.746      ;
; -2.707 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.745      ;
; -2.695 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.732      ;
; -2.692 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.729      ;
; -2.687 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.724      ;
; -2.678 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.714      ;
; -2.669 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.705      ;
; -2.659 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.695      ;
; -2.658 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.694      ;
; -2.655 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.692      ;
; -2.651 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.688      ;
; -2.646 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.683      ;
; -2.624 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.660      ;
; -2.611 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.649      ;
; -2.591 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.627      ;
; -2.589 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.627      ;
; -2.588 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.624      ;
; -2.588 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.626      ;
; -2.583 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.619      ;
; -2.581 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.617      ;
; -2.577 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.613      ;
; -2.576 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.614      ;
; -2.575 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.613      ;
; -2.572 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.609      ;
; -2.569 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.605      ;
; -2.567 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.604      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Divisor50Clk:divisor_clk|clk_temp'                                                                                                                      ;
+--------+---------------------------------+----------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node        ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+----------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -3.042 ; ContadorMod10:dezena_min|Q[2]   ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 4.081      ;
; -2.965 ; ContadorMod10:dezena_min|Q[2]   ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 4.004      ;
; -2.939 ; ContadorMod10:unidade_seg|Q[3]  ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 3.980      ;
; -2.928 ; ContadorMod10:unidade_min|Q[1]  ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 3.968      ;
; -2.921 ; ContadorMod10:dezena_seg|Q[0]   ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 3.959      ;
; -2.894 ; ContadorMod10:dezena_min|Q[2]   ; cont_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 3.933      ;
; -2.862 ; ContadorMod10:unidade_seg|Q[3]  ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 3.903      ;
; -2.857 ; ContadorMod10:dezena_seg|Q[3]   ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 3.895      ;
; -2.851 ; ContadorMod10:unidade_min|Q[1]  ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 3.891      ;
; -2.844 ; ContadorMod10:dezena_seg|Q[0]   ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 3.882      ;
; -2.816 ; ContadorMod10:unidade_seg|Q[0]  ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 3.857      ;
; -2.791 ; ContadorMod10:unidade_seg|Q[3]  ; cont_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 3.832      ;
; -2.780 ; ContadorMod10:unidade_min|Q[1]  ; cont_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 3.820      ;
; -2.780 ; ContadorMod10:dezena_seg|Q[3]   ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 3.818      ;
; -2.773 ; ContadorMod10:dezena_min|Q[2]   ; load_value[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 3.811      ;
; -2.773 ; ContadorMod10:dezena_min|Q[2]   ; load_value[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 3.811      ;
; -2.773 ; ContadorMod10:dezena_min|Q[2]   ; load_value[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 3.811      ;
; -2.773 ; ContadorMod10:dezena_min|Q[2]   ; load_value[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 3.811      ;
; -2.773 ; ContadorMod10:dezena_seg|Q[0]   ; cont_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 3.811      ;
; -2.748 ; ContadorMod10:unidade_min|Q[0]  ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 3.788      ;
; -2.739 ; ContadorMod10:unidade_seg|Q[0]  ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 3.780      ;
; -2.728 ; ContadorMod10:dezena_min|Q[3]   ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 3.767      ;
; -2.724 ; ContadorMod10:dezena_seg|Q[2]   ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 3.762      ;
; -2.709 ; ContadorMod10:dezena_seg|Q[3]   ; cont_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 3.747      ;
; -2.671 ; ContadorMod10:unidade_min|Q[0]  ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 3.711      ;
; -2.670 ; ContadorMod10:unidade_seg|Q[3]  ; load_value[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 3.710      ;
; -2.670 ; ContadorMod10:unidade_seg|Q[3]  ; load_value[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 3.710      ;
; -2.670 ; ContadorMod10:unidade_seg|Q[3]  ; load_value[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 3.710      ;
; -2.670 ; ContadorMod10:unidade_seg|Q[3]  ; load_value[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 3.710      ;
; -2.668 ; ContadorMod10:unidade_seg|Q[0]  ; cont_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 3.709      ;
; -2.659 ; ContadorMod10:unidade_min|Q[1]  ; load_value[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 3.698      ;
; -2.659 ; ContadorMod10:unidade_min|Q[1]  ; load_value[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 3.698      ;
; -2.659 ; ContadorMod10:unidade_min|Q[1]  ; load_value[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 3.698      ;
; -2.659 ; ContadorMod10:unidade_min|Q[1]  ; load_value[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 3.698      ;
; -2.652 ; ContadorMod10:dezena_seg|Q[0]   ; load_value[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 3.689      ;
; -2.652 ; ContadorMod10:dezena_seg|Q[0]   ; load_value[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 3.689      ;
; -2.652 ; ContadorMod10:dezena_seg|Q[0]   ; load_value[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 3.689      ;
; -2.652 ; ContadorMod10:dezena_seg|Q[0]   ; load_value[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 3.689      ;
; -2.651 ; ContadorMod10:dezena_min|Q[3]   ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 3.690      ;
; -2.647 ; ContadorMod10:dezena_seg|Q[2]   ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 3.685      ;
; -2.626 ; ContadorMod10:unidade_seg|Q[2]  ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 3.667      ;
; -2.601 ; ContadorMod10:dezena_min|Q[0]   ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 3.640      ;
; -2.600 ; ContadorMod10:unidade_min|Q[0]  ; cont_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 3.640      ;
; -2.588 ; ContadorMod10:dezena_seg|Q[3]   ; load_value[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 3.625      ;
; -2.588 ; ContadorMod10:dezena_seg|Q[3]   ; load_value[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 3.625      ;
; -2.588 ; ContadorMod10:dezena_seg|Q[3]   ; load_value[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 3.625      ;
; -2.588 ; ContadorMod10:dezena_seg|Q[3]   ; load_value[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 3.625      ;
; -2.580 ; ContadorMod10:dezena_min|Q[3]   ; cont_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 3.619      ;
; -2.576 ; ContadorMod10:dezena_seg|Q[2]   ; cont_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 3.614      ;
; -2.572 ; ContadorMod10:dezena_min|Q[2]   ; load_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 3.611      ;
; -2.568 ; ContadorMod10:dezena_min|Q[2]   ; load_enable[4] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 3.607      ;
; -2.555 ; ContadorMod10:dezena_seg|Q[1]   ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 3.593      ;
; -2.549 ; ContadorMod10:unidade_seg|Q[2]  ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 3.590      ;
; -2.548 ; ContadorMod10:unidade_seg|Q[1]  ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 3.589      ;
; -2.547 ; ContadorMod10:unidade_seg|Q[0]  ; load_value[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 3.587      ;
; -2.547 ; ContadorMod10:unidade_seg|Q[0]  ; load_value[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 3.587      ;
; -2.547 ; ContadorMod10:unidade_seg|Q[0]  ; load_value[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 3.587      ;
; -2.547 ; ContadorMod10:unidade_seg|Q[0]  ; load_value[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 3.587      ;
; -2.543 ; ContadorMod10:unidade_min|Q[3]  ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 3.583      ;
; -2.524 ; ContadorMod10:dezena_min|Q[0]   ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 3.563      ;
; -2.479 ; ContadorMod10:unidade_min|Q[0]  ; load_value[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 3.518      ;
; -2.479 ; ContadorMod10:unidade_min|Q[0]  ; load_value[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 3.518      ;
; -2.479 ; ContadorMod10:unidade_min|Q[0]  ; load_value[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 3.518      ;
; -2.479 ; ContadorMod10:unidade_min|Q[0]  ; load_value[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 3.518      ;
; -2.478 ; ContadorMod10:dezena_seg|Q[1]   ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 3.516      ;
; -2.478 ; ContadorMod10:unidade_seg|Q[2]  ; cont_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 3.519      ;
; -2.471 ; ContadorMod10:unidade_seg|Q[1]  ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 3.512      ;
; -2.469 ; ContadorMod10:unidade_seg|Q[3]  ; load_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 3.510      ;
; -2.466 ; ContadorMod10:unidade_min|Q[3]  ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 3.506      ;
; -2.465 ; ContadorMod10:unidade_seg|Q[3]  ; load_enable[4] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 3.506      ;
; -2.459 ; ContadorMod10:dezena_min|Q[3]   ; load_value[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 3.497      ;
; -2.459 ; ContadorMod10:dezena_min|Q[3]   ; load_value[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 3.497      ;
; -2.459 ; ContadorMod10:dezena_min|Q[3]   ; load_value[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 3.497      ;
; -2.459 ; ContadorMod10:dezena_min|Q[3]   ; load_value[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 3.497      ;
; -2.458 ; ContadorMod10:unidade_min|Q[1]  ; load_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 3.498      ;
; -2.455 ; ContadorMod10:dezena_seg|Q[2]   ; load_value[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 3.492      ;
; -2.455 ; ContadorMod10:dezena_seg|Q[2]   ; load_value[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 3.492      ;
; -2.455 ; ContadorMod10:dezena_seg|Q[2]   ; load_value[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 3.492      ;
; -2.455 ; ContadorMod10:dezena_seg|Q[2]   ; load_value[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 3.492      ;
; -2.454 ; ContadorMod10:unidade_min|Q[1]  ; load_enable[4] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 3.494      ;
; -2.453 ; ContadorMod10:dezena_min|Q[0]   ; cont_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 3.492      ;
; -2.451 ; ContadorMod10:dezena_seg|Q[0]   ; load_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 3.489      ;
; -2.447 ; ContadorMod10:dezena_seg|Q[0]   ; load_enable[4] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 3.485      ;
; -2.436 ; ContadorMod10:dezena_min|Q[1]   ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 3.475      ;
; -2.407 ; ContadorMod10:dezena_seg|Q[1]   ; cont_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 3.445      ;
; -2.404 ; ContadorMod10:unidade_min|Q[2]  ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 3.444      ;
; -2.400 ; ContadorMod10:unidade_seg|Q[1]  ; cont_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 3.441      ;
; -2.395 ; ContadorMod10:unidade_min|Q[3]  ; cont_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 3.435      ;
; -2.389 ; ContadorMod10:unidade_hora|Q[0] ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 3.425      ;
; -2.387 ; ContadorMod10:dezena_seg|Q[3]   ; load_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 3.425      ;
; -2.383 ; ContadorMod10:dezena_seg|Q[3]   ; load_enable[4] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 3.421      ;
; -2.359 ; ContadorMod10:dezena_min|Q[1]   ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 3.398      ;
; -2.357 ; ContadorMod10:unidade_seg|Q[2]  ; load_value[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 3.397      ;
; -2.357 ; ContadorMod10:unidade_seg|Q[2]  ; load_value[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 3.397      ;
; -2.357 ; ContadorMod10:unidade_seg|Q[2]  ; load_value[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 3.397      ;
; -2.357 ; ContadorMod10:unidade_seg|Q[2]  ; load_value[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 3.397      ;
; -2.346 ; ContadorMod10:unidade_seg|Q[0]  ; load_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 3.387      ;
; -2.342 ; ContadorMod10:unidade_seg|Q[0]  ; load_enable[4] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 3.383      ;
; -2.332 ; ContadorMod10:dezena_min|Q[0]   ; load_value[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 3.370      ;
; -2.332 ; ContadorMod10:dezena_min|Q[0]   ; load_value[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 3.370      ;
+--------+---------------------------------+----------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                 ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -2.692 ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50    ; 0.000        ; 2.860      ; 0.731      ;
; -2.192 ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50    ; -0.500       ; 2.860      ; 0.731      ;
; 0.972  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; Divisor50Clk:divisor_clk|Count[23] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.975  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.261      ;
; 0.976  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.980  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 1.012  ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.298      ;
; 1.012  ; Divisor50Clk:divisor_clk|Count[17] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.298      ;
; 1.013  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.299      ;
; 1.015  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[1]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.015  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.019  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.305      ;
; 1.249  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.535      ;
; 1.403  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.689      ;
; 1.404  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.690      ;
; 1.408  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.694      ;
; 1.411  ; Divisor50Clk:divisor_clk|Count[22] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.697      ;
; 1.414  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[1]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.700      ;
; 1.446  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.732      ;
; 1.448  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.734      ;
; 1.448  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.734      ;
; 1.452  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.738      ;
; 1.483  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.769      ;
; 1.487  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.773      ;
; 1.488  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.774      ;
; 1.490  ; Divisor50Clk:divisor_clk|Count[21] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.776      ;
; 1.494  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.780      ;
; 1.513  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.799      ;
; 1.525  ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.811      ;
; 1.528  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.814      ;
; 1.532  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.818      ;
; 1.563  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.849      ;
; 1.567  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.853      ;
; 1.568  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.854      ;
; 1.574  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.860      ;
; 1.593  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.879      ;
; 1.599  ; Divisor50Clk:divisor_clk|Count[22] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.885      ;
; 1.602  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.888      ;
; 1.606  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.892      ;
; 1.614  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.900      ;
; 1.615  ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 1.902      ;
; 1.622  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.908      ;
; 1.624  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 1.911      ;
; 1.643  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.929      ;
; 1.647  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.933      ;
; 1.686  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.972      ;
; 1.702  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.988      ;
; 1.702  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.988      ;
; 1.727  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.013      ;
; 1.748  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.034      ;
; 1.753  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.039      ;
; 1.754  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.041      ;
; 1.766  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.052      ;
; 1.769  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.056      ;
; 1.775  ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.062      ;
; 1.782  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.068      ;
; 1.787  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.074      ;
; 1.793  ; Divisor50Clk:divisor_clk|Count[21] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.079      ;
; 1.806  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.091      ;
; 1.828  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.114      ;
; 1.833  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.119      ;
; 1.846  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.132      ;
; 1.862  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.148      ;
; 1.886  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.171      ;
; 1.913  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.199      ;
; 1.914  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.201      ;
; 1.929  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.216      ;
; 1.939  ; Divisor50Clk:divisor_clk|Count[17] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.225      ;
; 1.942  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.228      ;
; 1.942  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.228      ;
; 1.966  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.251      ;
; 1.988  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.274      ;
; 1.989  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.276      ;
; 1.993  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.279      ;
; 1.994  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.279      ;
; 1.995  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.280      ;
; 1.996  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.281      ;
; 2.000  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.285      ;
; 2.001  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.286      ;
; 2.001  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.286      ;
; 2.002  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.287      ;
; 2.006  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.292      ;
; 2.007  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.293      ;
; 2.008  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.294      ;
; 2.012  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.298      ;
; 2.013  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.299      ;
; 2.013  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.299      ;
; 2.014  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.299      ;
; 2.014  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.300      ;
; 2.022  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.308      ;
; 2.022  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.308      ;
; 2.023  ; Divisor50Clk:divisor_clk|Count[23] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.309      ;
; 2.030  ; Divisor50Clk:divisor_clk|Count[21] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.316      ;
; 2.035  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.321      ;
; 2.038  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.324      ;
; 2.040  ; Divisor50Clk:divisor_clk|Count[18] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.327      ;
; 2.046  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.331      ;
; 2.047  ; Divisor50Clk:divisor_clk|Count[18] ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.333      ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Divisor50Clk:divisor_clk|clk_temp'                                                                                                                                       ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.445 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:dezena_seg|Q[2]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.640 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.926      ;
; 0.643 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.929      ;
; 0.643 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.929      ;
; 0.656 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.942      ;
; 0.660 ; ContadorMod10:unidade_seg|Q[0]  ; display0_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.946      ;
; 0.790 ; load_enable[1]                  ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.076      ;
; 0.797 ; ContadorMod10:unidade_seg|Q[1]  ; display0_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.083      ;
; 0.889 ; load_enable[1]                  ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.175      ;
; 0.892 ; load_enable[1]                  ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.178      ;
; 0.895 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.180      ;
; 0.896 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.181      ;
; 0.901 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.186      ;
; 0.901 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.186      ;
; 0.924 ; load_enable[1]                  ; ContadorMod10:dezena_seg|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.210      ;
; 0.932 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.218      ;
; 0.983 ; load_value[1]                   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.269      ;
; 0.989 ; load_enable_temp[2]             ; load_enable[2]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 1.276      ;
; 0.992 ; ContadorMod10:unidade_seg|Q[2]  ; display0_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.278      ;
; 0.995 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.281      ;
; 0.996 ; ContadorMod10:unidade_hora|Q[1] ; display2_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.281      ;
; 1.029 ; ContadorMod10:unidade_min|Q[0]  ; display0_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.314      ;
; 1.073 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.359      ;
; 1.073 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.359      ;
; 1.073 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.359      ;
; 1.073 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.359      ;
; 1.081 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.367      ;
; 1.081 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.367      ;
; 1.081 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.367      ;
; 1.081 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.367      ;
; 1.133 ; load_value[0]                   ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.003      ; 1.422      ;
; 1.142 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.428      ;
; 1.142 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.428      ;
; 1.142 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.428      ;
; 1.170 ; ContadorMod10:unidade_min|Q[3]  ; display0_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.455      ;
; 1.211 ; ContadorMod10:dezena_min|Q[2]   ; display1_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.496      ;
; 1.211 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.497      ;
; 1.212 ; load_value[2]                   ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.497      ;
; 1.212 ; ContadorMod10:dezena_min|Q[2]   ; display3_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.497      ;
; 1.215 ; load_value[2]                   ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.500      ;
; 1.217 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.503      ;
; 1.222 ; load_value[3]                   ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.507      ;
; 1.223 ; ContadorMod10:dezena_hora|Q[1]  ; display3_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.509      ;
; 1.223 ; load_value[3]                   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.509      ;
; 1.224 ; ContadorMod10:dezena_min|Q[3]   ; display1_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.509      ;
; 1.224 ; ContadorMod10:dezena_min|Q[3]   ; display3_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.509      ;
; 1.225 ; ContadorMod10:unidade_min|Q[0]  ; display2_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.510      ;
; 1.226 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.512      ;
; 1.239 ; load_enable_temp[3]             ; load_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.524      ;
; 1.244 ; ContadorMod10:unidade_min|Q[3]  ; display2_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.003      ; 1.533      ;
; 1.259 ; load_value[0]                   ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.544      ;
; 1.264 ; load_value[0]                   ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.549      ;
; 1.266 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.552      ;
; 1.281 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.567      ;
; 1.281 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.567      ;
; 1.281 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.567      ;
; 1.282 ; ContadorMod10:unidade_min|Q[2]  ; display2_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.567      ;
; 1.288 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.574      ;
; 1.288 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.574      ;
; 1.291 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.577      ;
; 1.296 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.002      ; 1.584      ;
; 1.311 ; load_value[1]                   ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.596      ;
; 1.321 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.607      ;
; 1.332 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.617      ;
; 1.332 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.617      ;
; 1.332 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.617      ;
; 1.332 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.617      ;
; 1.354 ; ContadorMod10:dezena_hora|Q[0]  ; display3_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.640      ;
; 1.371 ; ContadorMod10:dezena_min|Q[1]   ; display3_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.656      ;
; 1.381 ; ContadorMod10:unidade_hora|Q[2] ; display2_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.005     ; 1.662      ;
; 1.403 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.004     ; 1.685      ;
; 1.445 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.731      ;
; 1.447 ; load_enable_temp[4]             ; load_enable[4]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.732      ;
; 1.449 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.735      ;
; 1.449 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.735      ;
; 1.452 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.738      ;
; 1.460 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.002      ; 1.748      ;
; 1.462 ; ContadorMod10:unidade_min|Q[1]  ; display2_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.003      ; 1.751      ;
; 1.463 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.749      ;
; 1.465 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.751      ;
; 1.470 ; ContadorMod10:unidade_min|Q[1]  ; display0_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.755      ;
; 1.470 ; ContadorMod10:unidade_hora|Q[3] ; display2_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.755      ;
; 1.476 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.762      ;
; 1.479 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 1.763      ;
; 1.479 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 1.763      ;
; 1.479 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 1.763      ;
; 1.482 ; load_value[0]                   ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.768      ;
; 1.484 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.770      ;
; 1.485 ; ContadorMod10:dezena_min|Q[0]   ; display1_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.770      ;
; 1.485 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.771      ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[10] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[10] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[11] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[11] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[12] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[12] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[13] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[13] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[14] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[14] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[15] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[15] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[16] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[16] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[17] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[17] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[18] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[18] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[19] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[19] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[20] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[20] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[21] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[21] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[22] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[22] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[23] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[23] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[24] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[24] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[4]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[4]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[5]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[5]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[6]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[6]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[7]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[7]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[8]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[8]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[9]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[9]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[16]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[16]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[17]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[17]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[18]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[18]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[19]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[19]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[20]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[20]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[21]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[21]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[22]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[22]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[23]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[23]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[24]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[24]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[5]|clk           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Divisor50Clk:divisor_clk|clk_temp'                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[0]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[0]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[1]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[1]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[2]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[2]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[3]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[3]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[0]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[0]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[1]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[1]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[2]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[2]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[3]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[3]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[0]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[0]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[1]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[1]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[2]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[2]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[3]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[3]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[4]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[4]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[5]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[5]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[0]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[0]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[1]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[1]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[2]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[2]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[3]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[3]                  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 2.708 ; 2.708 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; 2.708 ; 2.708 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.092 ; 1.092 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; 2.153 ; 2.153 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; 2.062 ; 2.062 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; 2.177 ; 2.177 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; 2.086 ; 2.086 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.727 ; 0.727 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.918 ; 1.918 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; -0.070 ; -0.070 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.891 ; -0.891 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.844 ; -0.844 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; -1.905 ; -1.905 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; -1.814 ; -1.814 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.871 ; -0.871 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.593 ; -0.593 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.070 ; -0.070 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.220 ; -0.220 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.120 ; 8.120 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.036 ; 8.036 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.120 ; 8.120 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.380 ; 7.380 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.955 ; 7.955 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.740 ; 7.740 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.775 ; 7.775 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.779 ; 7.779 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 7.798 ; 7.798 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.798 ; 7.798 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.421 ; 7.421 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.420 ; 7.420 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.432 ; 7.432 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.444 ; 7.444 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.797 ; 7.797 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.680 ; 7.680 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.369 ; 8.369 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.134 ; 8.134 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.002 ; 8.002 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.042 ; 8.042 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.950 ; 7.950 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.239 ; 8.239 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.256 ; 8.256 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.369 ; 8.369 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 7.984 ; 7.984 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.696 ; 7.696 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.972 ; 7.972 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.984 ; 7.984 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.749 ; 7.749 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.730 ; 7.730 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.763 ; 7.763 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.802 ; 7.802 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 7.005 ; 7.005 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.849 ; 7.849 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.884 ; 7.884 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.005 ; 7.005 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.760 ; 7.760 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.543 ; 7.543 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.543 ; 7.543 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.500 ; 7.500 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 6.979 ; 6.979 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.360 ; 7.360 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 6.979 ; 6.979 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 6.980 ; 6.980 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 6.990 ; 6.990 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 6.999 ; 6.999 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.361 ; 7.361 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.243 ; 7.243 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 7.531 ; 7.531 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.754 ; 7.754 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.531 ; 7.531 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.570 ; 7.570 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.566 ; 7.566 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.765 ; 7.765 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.876 ; 7.876 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.891 ; 7.891 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 7.371 ; 7.371 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.398 ; 7.398 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.583 ; 7.583 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.596 ; 7.596 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.393 ; 7.393 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.373 ; 7.373 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.371 ; 7.371 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.413 ; 7.413 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -0.843 ; -9.905        ;
; Divisor50Clk:divisor_clk|clk_temp ; -0.520 ; -4.911        ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -1.719 ; -1.719        ;
; Divisor50Clk:divisor_clk|clk_temp ; 0.215  ; 0.000         ;
+-----------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -1.380 ; -27.380       ;
; Divisor50Clk:divisor_clk|clk_temp ; -0.500 ; -60.000       ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                           ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.843 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.873      ;
; -0.817 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.847      ;
; -0.797 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.826      ;
; -0.783 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.813      ;
; -0.782 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.812      ;
; -0.774 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.804      ;
; -0.771 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.800      ;
; -0.757 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.787      ;
; -0.748 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.778      ;
; -0.736 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.765      ;
; -0.732 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.762      ;
; -0.722 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.752      ;
; -0.713 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.743      ;
; -0.707 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.736      ;
; -0.686 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.715      ;
; -0.681 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.710      ;
; -0.672 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.702      ;
; -0.663 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.693      ;
; -0.660 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.689      ;
; -0.651 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.681      ;
; -0.646 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.675      ;
; -0.634 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.663      ;
; -0.611 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.640      ;
; -0.605 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.634      ;
; -0.604 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.634      ;
; -0.599 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.628      ;
; -0.596 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.625      ;
; -0.591 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.620      ;
; -0.591 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.621      ;
; -0.585 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.614      ;
; -0.582 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.612      ;
; -0.579 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.608      ;
; -0.572 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 1.605      ;
; -0.567 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.597      ;
; -0.566 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.596      ;
; -0.565 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.594      ;
; -0.558 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.587      ;
; -0.553 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.582      ;
; -0.550 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.579      ;
; -0.549 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.578      ;
; -0.545 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.577      ;
; -0.545 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.577      ;
; -0.545 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.574      ;
; -0.544 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.574      ;
; -0.541 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.571      ;
; -0.535 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.565      ;
; -0.534 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.564      ;
; -0.534 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.566      ;
; -0.534 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.566      ;
; -0.530 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.559      ;
; -0.526 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.558      ;
; -0.520 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.549      ;
; -0.519 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.548      ;
; -0.518 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.547      ;
; -0.515 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.544      ;
; -0.513 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.543      ;
; -0.512 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 1.545      ;
; -0.506 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.536      ;
; -0.506 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.536      ;
; -0.505 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.537      ;
; -0.505 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.537      ;
; -0.503 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 1.536      ;
; -0.500 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.529      ;
; -0.497 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.527      ;
; -0.495 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.527      ;
; -0.495 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.527      ;
; -0.488 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.517      ;
; -0.484 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.513      ;
; -0.480 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.509      ;
; -0.480 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.512      ;
; -0.480 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.512      ;
; -0.474 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.504      ;
; -0.468 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.497      ;
; -0.468 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.497      ;
; -0.468 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.497      ;
; -0.467 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.496      ;
; -0.465 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.495      ;
; -0.463 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.495      ;
; -0.463 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.495      ;
; -0.461 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.490      ;
; -0.460 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.490      ;
; -0.456 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.486      ;
; -0.454 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.483      ;
; -0.453 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.483      ;
; -0.444 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.474      ;
; -0.436 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.468      ;
; -0.436 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.465      ;
; -0.434 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.463      ;
; -0.428 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.457      ;
; -0.425 ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.455      ;
; -0.421 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.450      ;
; -0.419 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.448      ;
; -0.414 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.443      ;
; -0.408 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.440      ;
; -0.408 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.440      ;
; -0.400 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.430      ;
; -0.399 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.428      ;
; -0.399 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.431      ;
; -0.399 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.431      ;
; -0.393 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.422      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Divisor50Clk:divisor_clk|clk_temp'                                                                                                                      ;
+--------+---------------------------------+----------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node        ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+----------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.520 ; ContadorMod10:unidade_min|Q[1]  ; load_value[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 1.553      ;
; -0.520 ; ContadorMod10:unidade_min|Q[1]  ; load_value[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 1.553      ;
; -0.520 ; ContadorMod10:unidade_min|Q[1]  ; load_value[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 1.553      ;
; -0.520 ; ContadorMod10:unidade_min|Q[1]  ; load_value[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 1.553      ;
; -0.509 ; ContadorMod10:dezena_min|Q[2]   ; load_value[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.541      ;
; -0.509 ; ContadorMod10:dezena_min|Q[2]   ; load_value[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.541      ;
; -0.509 ; ContadorMod10:dezena_min|Q[2]   ; load_value[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.541      ;
; -0.509 ; ContadorMod10:dezena_min|Q[2]   ; load_value[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.541      ;
; -0.505 ; ContadorMod10:unidade_min|Q[1]  ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 1.540      ;
; -0.494 ; ContadorMod10:dezena_min|Q[2]   ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.528      ;
; -0.486 ; ContadorMod10:dezena_seg|Q[3]   ; load_value[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 1.516      ;
; -0.486 ; ContadorMod10:dezena_seg|Q[3]   ; load_value[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 1.516      ;
; -0.486 ; ContadorMod10:dezena_seg|Q[3]   ; load_value[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 1.516      ;
; -0.486 ; ContadorMod10:dezena_seg|Q[3]   ; load_value[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 1.516      ;
; -0.484 ; ContadorMod10:dezena_seg|Q[0]   ; load_value[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 1.514      ;
; -0.484 ; ContadorMod10:dezena_seg|Q[0]   ; load_value[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 1.514      ;
; -0.484 ; ContadorMod10:dezena_seg|Q[0]   ; load_value[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 1.514      ;
; -0.484 ; ContadorMod10:dezena_seg|Q[0]   ; load_value[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 1.514      ;
; -0.483 ; ContadorMod10:unidade_min|Q[1]  ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 1.518      ;
; -0.472 ; ContadorMod10:dezena_min|Q[2]   ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.506      ;
; -0.471 ; ContadorMod10:dezena_seg|Q[3]   ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.503      ;
; -0.469 ; ContadorMod10:dezena_seg|Q[0]   ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.501      ;
; -0.464 ; ContadorMod10:unidade_seg|Q[3]  ; load_value[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.498      ;
; -0.464 ; ContadorMod10:unidade_seg|Q[3]  ; load_value[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.498      ;
; -0.464 ; ContadorMod10:unidade_seg|Q[3]  ; load_value[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.498      ;
; -0.464 ; ContadorMod10:unidade_seg|Q[3]  ; load_value[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.498      ;
; -0.452 ; ContadorMod10:unidade_min|Q[1]  ; cont_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 1.487      ;
; -0.449 ; ContadorMod10:unidade_seg|Q[3]  ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.004      ; 1.485      ;
; -0.449 ; ContadorMod10:dezena_seg|Q[3]   ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.481      ;
; -0.447 ; ContadorMod10:dezena_seg|Q[0]   ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.479      ;
; -0.441 ; ContadorMod10:unidade_seg|Q[0]  ; load_value[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.475      ;
; -0.441 ; ContadorMod10:unidade_seg|Q[0]  ; load_value[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.475      ;
; -0.441 ; ContadorMod10:unidade_seg|Q[0]  ; load_value[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.475      ;
; -0.441 ; ContadorMod10:unidade_seg|Q[0]  ; load_value[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.475      ;
; -0.441 ; ContadorMod10:dezena_min|Q[2]   ; cont_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.475      ;
; -0.437 ; ContadorMod10:dezena_seg|Q[2]   ; load_value[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 1.467      ;
; -0.437 ; ContadorMod10:dezena_seg|Q[2]   ; load_value[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 1.467      ;
; -0.437 ; ContadorMod10:dezena_seg|Q[2]   ; load_value[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 1.467      ;
; -0.437 ; ContadorMod10:dezena_seg|Q[2]   ; load_value[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 1.467      ;
; -0.430 ; ContadorMod10:unidade_min|Q[0]  ; load_value[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 1.463      ;
; -0.430 ; ContadorMod10:unidade_min|Q[0]  ; load_value[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 1.463      ;
; -0.430 ; ContadorMod10:unidade_min|Q[0]  ; load_value[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 1.463      ;
; -0.430 ; ContadorMod10:unidade_min|Q[0]  ; load_value[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 1.463      ;
; -0.427 ; ContadorMod10:unidade_seg|Q[3]  ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.004      ; 1.463      ;
; -0.426 ; ContadorMod10:unidade_seg|Q[0]  ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.004      ; 1.462      ;
; -0.425 ; ContadorMod10:dezena_min|Q[3]   ; load_value[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.457      ;
; -0.425 ; ContadorMod10:dezena_min|Q[3]   ; load_value[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.457      ;
; -0.425 ; ContadorMod10:dezena_min|Q[3]   ; load_value[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.457      ;
; -0.425 ; ContadorMod10:dezena_min|Q[3]   ; load_value[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.457      ;
; -0.422 ; ContadorMod10:dezena_seg|Q[2]   ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.454      ;
; -0.418 ; ContadorMod10:dezena_seg|Q[3]   ; cont_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.450      ;
; -0.416 ; ContadorMod10:dezena_seg|Q[0]   ; cont_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.448      ;
; -0.415 ; ContadorMod10:unidade_min|Q[0]  ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 1.450      ;
; -0.410 ; ContadorMod10:dezena_min|Q[3]   ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.444      ;
; -0.404 ; ContadorMod10:unidade_seg|Q[0]  ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.004      ; 1.440      ;
; -0.400 ; ContadorMod10:dezena_seg|Q[2]   ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.432      ;
; -0.396 ; ContadorMod10:unidade_seg|Q[3]  ; cont_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.004      ; 1.432      ;
; -0.393 ; ContadorMod10:unidade_min|Q[0]  ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 1.428      ;
; -0.388 ; ContadorMod10:dezena_min|Q[3]   ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.422      ;
; -0.385 ; ContadorMod10:dezena_min|Q[0]   ; load_value[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.417      ;
; -0.385 ; ContadorMod10:dezena_min|Q[0]   ; load_value[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.417      ;
; -0.385 ; ContadorMod10:dezena_min|Q[0]   ; load_value[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.417      ;
; -0.385 ; ContadorMod10:dezena_min|Q[0]   ; load_value[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.417      ;
; -0.377 ; ContadorMod10:unidade_min|Q[3]  ; load_value[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 1.410      ;
; -0.377 ; ContadorMod10:unidade_min|Q[3]  ; load_value[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 1.410      ;
; -0.377 ; ContadorMod10:unidade_min|Q[3]  ; load_value[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 1.410      ;
; -0.377 ; ContadorMod10:unidade_min|Q[3]  ; load_value[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 1.410      ;
; -0.373 ; ContadorMod10:unidade_seg|Q[0]  ; cont_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.004      ; 1.409      ;
; -0.370 ; ContadorMod10:dezena_min|Q[0]   ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.404      ;
; -0.369 ; ContadorMod10:dezena_seg|Q[2]   ; cont_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.401      ;
; -0.362 ; ContadorMod10:unidade_min|Q[3]  ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 1.397      ;
; -0.362 ; ContadorMod10:unidade_min|Q[0]  ; cont_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 1.397      ;
; -0.361 ; ContadorMod10:unidade_seg|Q[2]  ; load_value[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.395      ;
; -0.361 ; ContadorMod10:unidade_seg|Q[2]  ; load_value[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.395      ;
; -0.361 ; ContadorMod10:unidade_seg|Q[2]  ; load_value[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.395      ;
; -0.361 ; ContadorMod10:unidade_seg|Q[2]  ; load_value[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.395      ;
; -0.357 ; ContadorMod10:dezena_min|Q[3]   ; cont_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.391      ;
; -0.351 ; ContadorMod10:dezena_seg|Q[1]   ; load_value[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 1.381      ;
; -0.351 ; ContadorMod10:dezena_seg|Q[1]   ; load_value[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 1.381      ;
; -0.351 ; ContadorMod10:dezena_seg|Q[1]   ; load_value[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 1.381      ;
; -0.351 ; ContadorMod10:dezena_seg|Q[1]   ; load_value[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 1.381      ;
; -0.348 ; ContadorMod10:dezena_min|Q[0]   ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.382      ;
; -0.346 ; ContadorMod10:unidade_seg|Q[2]  ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.004      ; 1.382      ;
; -0.340 ; ContadorMod10:unidade_min|Q[1]  ; load_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 1.375      ;
; -0.340 ; ContadorMod10:unidade_min|Q[3]  ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 1.375      ;
; -0.338 ; ContadorMod10:unidade_min|Q[1]  ; load_enable[4] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 1.373      ;
; -0.336 ; ContadorMod10:dezena_seg|Q[1]   ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.368      ;
; -0.329 ; ContadorMod10:dezena_min|Q[2]   ; load_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.363      ;
; -0.327 ; ContadorMod10:dezena_min|Q[2]   ; load_enable[4] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.361      ;
; -0.325 ; ContadorMod10:unidade_seg|Q[1]  ; load_value[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.359      ;
; -0.325 ; ContadorMod10:unidade_seg|Q[1]  ; load_value[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.359      ;
; -0.325 ; ContadorMod10:unidade_seg|Q[1]  ; load_value[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.359      ;
; -0.325 ; ContadorMod10:unidade_seg|Q[1]  ; load_value[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.359      ;
; -0.324 ; ContadorMod10:unidade_seg|Q[2]  ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.004      ; 1.360      ;
; -0.317 ; ContadorMod10:dezena_min|Q[0]   ; cont_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.351      ;
; -0.314 ; ContadorMod10:dezena_seg|Q[1]   ; load_enable[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.346      ;
; -0.310 ; ContadorMod10:unidade_seg|Q[1]  ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.004      ; 1.346      ;
; -0.309 ; ContadorMod10:unidade_min|Q[3]  ; cont_enable[5] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.003      ; 1.344      ;
; -0.308 ; ContadorMod10:unidade_hora|Q[0] ; load_enable[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 1.339      ;
; -0.306 ; ContadorMod10:unidade_min|Q[2]  ; load_value[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 1.339      ;
+--------+---------------------------------+----------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                 ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -1.719 ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50    ; 0.000        ; 1.793      ; 0.367      ;
; -1.219 ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50    ; -0.500       ; 1.793      ; 0.367      ;
; 0.358  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; Divisor50Clk:divisor_clk|Count[23] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.362  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.365  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.369  ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; Divisor50Clk:divisor_clk|Count[17] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.372  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[1]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.485  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.637      ;
; 0.496  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.497  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.500  ; Divisor50Clk:divisor_clk|Count[22] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.500  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.505  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[1]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.512  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.664      ;
; 0.514  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.532  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.684      ;
; 0.535  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.687      ;
; 0.535  ; Divisor50Clk:divisor_clk|Count[21] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.687      ;
; 0.535  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.687      ;
; 0.540  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.692      ;
; 0.544  ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.696      ;
; 0.549  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.701      ;
; 0.549  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.701      ;
; 0.558  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.710      ;
; 0.567  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.719      ;
; 0.570  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.722      ;
; 0.570  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.722      ;
; 0.574  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.727      ;
; 0.575  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.727      ;
; 0.580  ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.733      ;
; 0.582  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.734      ;
; 0.593  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.745      ;
; 0.602  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.754      ;
; 0.604  ; Divisor50Clk:divisor_clk|Count[22] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.756      ;
; 0.605  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.757      ;
; 0.608  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.760      ;
; 0.609  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.761      ;
; 0.615  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.767      ;
; 0.617  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.769      ;
; 0.626  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.779      ;
; 0.640  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.643  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.643  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.645  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.798      ;
; 0.647  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.800      ;
; 0.648  ; Divisor50Clk:divisor_clk|Count[21] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.800      ;
; 0.650  ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.803      ;
; 0.652  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.804      ;
; 0.663  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.815      ;
; 0.669  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.821      ;
; 0.678  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.830      ;
; 0.687  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.839      ;
; 0.690  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 0.840      ;
; 0.696  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.849      ;
; 0.698  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.850      ;
; 0.704  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.856      ;
; 0.713  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.865      ;
; 0.717  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.870      ;
; 0.725  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 0.875      ;
; 0.733  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.885      ;
; 0.737  ; Divisor50Clk:divisor_clk|Count[23] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.889      ;
; 0.741  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.892      ;
; 0.742  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.893      ;
; 0.742  ; Divisor50Clk:divisor_clk|Count[21] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.894      ;
; 0.743  ; Divisor50Clk:divisor_clk|Count[17] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.895      ;
; 0.744  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.895      ;
; 0.745  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.898      ;
; 0.747  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.898      ;
; 0.748  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.748  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.749  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.900      ;
; 0.749  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.900      ;
; 0.750  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.901      ;
; 0.750  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.902      ;
; 0.759  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.760  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 0.910      ;
; 0.760  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.912      ;
; 0.762  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.914      ;
; 0.763  ; Divisor50Clk:divisor_clk|Count[18] ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.764  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.765  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.917      ;
; 0.767  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.767  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.768  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.920      ;
; 0.768  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.920      ;
; 0.772  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.924      ;
; 0.773  ; Divisor50Clk:divisor_clk|Count[18] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.926      ;
; 0.774  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.926      ;
; 0.776  ; Divisor50Clk:divisor_clk|Count[22] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.928      ;
; 0.778  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 0.928      ;
; 0.783  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.935      ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Divisor50Clk:divisor_clk|clk_temp'                                                                                                                                       ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:dezena_seg|Q[2]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.253 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.405      ;
; 0.255 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.408      ;
; 0.260 ; ContadorMod10:unidade_seg|Q[0]  ; display0_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.412      ;
; 0.300 ; load_enable[1]                  ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.452      ;
; 0.302 ; ContadorMod10:unidade_seg|Q[1]  ; display0_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.454      ;
; 0.347 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 0.497      ;
; 0.348 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 0.498      ;
; 0.353 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 0.503      ;
; 0.353 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 0.503      ;
; 0.370 ; ContadorMod10:unidade_hora|Q[1] ; display2_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.521      ;
; 0.370 ; load_enable[1]                  ; ContadorMod10:dezena_seg|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; load_enable[1]                  ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; load_value[1]                   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; ContadorMod10:unidade_seg|Q[2]  ; display0_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; load_enable[1]                  ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.526      ;
; 0.377 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.529      ;
; 0.390 ; ContadorMod10:unidade_min|Q[0]  ; display0_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.541      ;
; 0.395 ; load_enable_temp[2]             ; load_enable[2]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.548      ;
; 0.427 ; load_value[0]                   ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.003      ; 0.582      ;
; 0.430 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.582      ;
; 0.430 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.582      ;
; 0.430 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.582      ;
; 0.450 ; ContadorMod10:unidade_min|Q[3]  ; display0_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.601      ;
; 0.452 ; load_enable_temp[3]             ; load_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.604      ;
; 0.452 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.604      ;
; 0.452 ; load_value[2]                   ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.603      ;
; 0.454 ; load_value[2]                   ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.605      ;
; 0.454 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.606      ;
; 0.459 ; load_value[3]                   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.611      ;
; 0.459 ; load_value[3]                   ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.610      ;
; 0.462 ; ContadorMod10:unidade_min|Q[0]  ; display2_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.613      ;
; 0.462 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.614      ;
; 0.464 ; ContadorMod10:dezena_min|Q[2]   ; display1_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.615      ;
; 0.465 ; ContadorMod10:dezena_min|Q[2]   ; display3_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.616      ;
; 0.466 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.618      ;
; 0.469 ; ContadorMod10:dezena_hora|Q[1]  ; display3_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.621      ;
; 0.470 ; load_value[0]                   ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.621      ;
; 0.472 ; ContadorMod10:dezena_min|Q[3]   ; display1_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.623      ;
; 0.473 ; ContadorMod10:unidade_min|Q[3]  ; display2_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.003      ; 0.628      ;
; 0.474 ; ContadorMod10:dezena_min|Q[3]   ; display3_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.625      ;
; 0.475 ; load_value[0]                   ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.626      ;
; 0.481 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.633      ;
; 0.481 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.633      ;
; 0.484 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.636      ;
; 0.494 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.647      ;
; 0.496 ; load_value[1]                   ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.647      ;
; 0.499 ; ContadorMod10:unidade_min|Q[2]  ; display2_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.650      ;
; 0.500 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.653      ;
; 0.507 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.659      ;
; 0.507 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.659      ;
; 0.507 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.659      ;
; 0.507 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.659      ;
; 0.511 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; ContadorMod10:dezena_hora|Q[0]  ; display3_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.664      ;
; 0.516 ; ContadorMod10:unidade_hora|Q[2] ; display2_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.005     ; 0.663      ;
; 0.522 ; ContadorMod10:dezena_min|Q[1]   ; display3_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.673      ;
; 0.528 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.004     ; 0.676      ;
; 0.533 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.685      ;
; 0.537 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.689      ;
; 0.538 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.690      ;
; 0.543 ; ContadorMod10:unidade_min|Q[1]  ; display0_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.694      ;
; 0.543 ; ContadorMod10:unidade_hora|Q[3] ; display2_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.694      ;
; 0.547 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.699      ;
; 0.548 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.700      ;
; 0.550 ; load_value[0]                   ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.702      ;
; 0.554 ; ContadorMod10:unidade_seg|Q[3]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.706      ;
; 0.554 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.706      ;
; 0.554 ; ContadorMod10:unidade_min|Q[1]  ; display2_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.003      ; 0.709      ;
; 0.554 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.706      ;
; 0.555 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.708      ;
; 0.555 ; load_value[3]                   ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.003      ; 0.710      ;
; 0.559 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.003     ; 0.708      ;
; 0.559 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.003     ; 0.708      ;
; 0.559 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.003     ; 0.708      ;
; 0.562 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.714      ;
; 0.562 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.714      ;
; 0.564 ; ContadorMod10:dezena_min|Q[0]   ; display1_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.715      ;
; 0.564 ; ContadorMod10:dezena_min|Q[0]   ; display3_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.715      ;
; 0.565 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.717      ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[16]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[16]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[17]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[17]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[18]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[18]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[19]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[19]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[20]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[20]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[21]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[21]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[22]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[22]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[23]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[23]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[24]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[24]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[5]|clk           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Divisor50Clk:divisor_clk|clk_temp'                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[5]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[5]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[3]                  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 0.746  ; 0.746  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.746  ; 0.746  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.053  ; 0.053  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.524  ; 0.524  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.477  ; 0.477  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.491  ; 0.491  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.453  ; 0.453  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.117 ; -0.117 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.283  ; 0.283  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 0.401  ; 0.401  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.041  ; 0.041  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.067  ; 0.067  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.404 ; -0.404 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.357 ; -0.357 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.001 ; -0.001 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.141  ; 0.141  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.401  ; 0.401  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.294  ; 0.294  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.060 ; 4.060 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.025 ; 4.025 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.060 ; 4.060 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.768 ; 3.768 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.999 ; 3.999 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.931 ; 3.931 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.931 ; 3.931 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.931 ; 3.931 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 3.953 ; 3.953 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.953 ; 3.953 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.783 ; 3.783 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.781 ; 3.781 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.801 ; 3.801 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.810 ; 3.810 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.944 ; 3.944 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.892 ; 3.892 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.179 ; 4.179 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.108 ; 4.108 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.026 ; 4.026 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.066 ; 4.066 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.063 ; 4.063 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.118 ; 4.118 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.159 ; 4.159 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.179 ; 4.179 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.075 ; 4.075 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.928 ; 3.928 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.072 ; 4.072 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.075 ; 4.075 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.928 ; 3.928 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.910 ; 3.910 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.912 ; 3.912 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.945 ; 3.945 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 3.643 ; 3.643 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.950 ; 3.950 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.985 ; 3.985 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.643 ; 3.643 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.924 ; 3.924 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.856 ; 3.856 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.856 ; 3.856 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.856 ; 3.856 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 3.644 ; 3.644 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.811 ; 3.811 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.644 ; 3.644 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.644 ; 3.644 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.654 ; 3.654 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.664 ; 3.664 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.811 ; 3.811 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.760 ; 3.760 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 3.851 ; 3.851 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.930 ; 3.930 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.851 ; 3.851 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.891 ; 3.891 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.891 ; 3.891 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.939 ; 3.939 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.986 ; 3.986 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.000 ; 4.000 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 3.780 ; 3.780 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.801 ; 3.801 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.946 ; 3.946 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.949 ; 3.949 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.802 ; 3.802 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.784 ; 3.784 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.780 ; 3.780 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.819 ; 3.819 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                              ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                   ; -3.405   ; -2.692 ; N/A      ; N/A     ; -1.631              ;
;  CLOCK_50                          ; -3.405   ; -2.692 ; N/A      ; N/A     ; -1.631              ;
;  Divisor50Clk:divisor_clk|clk_temp ; -3.042   ; 0.215  ; N/A      ; N/A     ; -0.611              ;
; Design-wide TNS                    ; -135.435 ; -2.692 ; 0.0      ; 0.0     ; -106.723            ;
;  CLOCK_50                          ; -59.286  ; -2.692 ; N/A      ; N/A     ; -33.403             ;
;  Divisor50Clk:divisor_clk|clk_temp ; -76.149  ; 0.000  ; N/A      ; N/A     ; -73.320             ;
+------------------------------------+----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 2.708 ; 2.708 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; 2.708 ; 2.708 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.092 ; 1.092 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; 2.153 ; 2.153 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; 2.062 ; 2.062 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; 2.177 ; 2.177 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; 2.086 ; 2.086 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.727 ; 0.727 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.918 ; 1.918 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 0.401  ; 0.401  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.041  ; 0.041  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.067  ; 0.067  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.404 ; -0.404 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.357 ; -0.357 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.001 ; -0.001 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.141  ; 0.141  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.401  ; 0.401  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.294  ; 0.294  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.120 ; 8.120 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.036 ; 8.036 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.120 ; 8.120 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.380 ; 7.380 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.955 ; 7.955 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.740 ; 7.740 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.775 ; 7.775 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.779 ; 7.779 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 7.798 ; 7.798 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.798 ; 7.798 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.421 ; 7.421 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.420 ; 7.420 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.432 ; 7.432 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.444 ; 7.444 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.797 ; 7.797 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.680 ; 7.680 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.369 ; 8.369 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.134 ; 8.134 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.002 ; 8.002 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.042 ; 8.042 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.950 ; 7.950 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.239 ; 8.239 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.256 ; 8.256 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.369 ; 8.369 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 7.984 ; 7.984 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.696 ; 7.696 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.972 ; 7.972 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.984 ; 7.984 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.749 ; 7.749 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.730 ; 7.730 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.763 ; 7.763 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.802 ; 7.802 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 3.643 ; 3.643 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.950 ; 3.950 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.985 ; 3.985 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.643 ; 3.643 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.924 ; 3.924 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.856 ; 3.856 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.856 ; 3.856 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.856 ; 3.856 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 3.644 ; 3.644 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.811 ; 3.811 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.644 ; 3.644 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.644 ; 3.644 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.654 ; 3.654 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.664 ; 3.664 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.811 ; 3.811 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.760 ; 3.760 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 3.851 ; 3.851 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.930 ; 3.930 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.851 ; 3.851 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.891 ; 3.891 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.891 ; 3.891 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.939 ; 3.939 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.986 ; 3.986 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.000 ; 4.000 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 3.780 ; 3.780 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.801 ; 3.801 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.946 ; 3.946 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.949 ; 3.949 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.802 ; 3.802 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.784 ; 3.784 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.780 ; 3.780 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.819 ; 3.819 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; CLOCK_50                          ; CLOCK_50                          ; 675      ; 0        ; 0        ; 0        ;
; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50                          ; 1        ; 1        ; 0        ; 0        ;
; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 518      ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; CLOCK_50                          ; CLOCK_50                          ; 675      ; 0        ; 0        ; 0        ;
; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50                          ; 1        ; 1        ; 0        ; 0        ;
; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 518      ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 73    ; 73   ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 112   ; 112  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May  5 19:27:34 2017
Info: Command: quartus_sta ex2c -c Relogio
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Relogio.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Divisor50Clk:divisor_clk|clk_temp Divisor50Clk:divisor_clk|clk_temp
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.405
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.405       -59.286 CLOCK_50 
    Info (332119):    -3.042       -76.149 Divisor50Clk:divisor_clk|clk_temp 
Info (332146): Worst-case hold slack is -2.692
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.692        -2.692 CLOCK_50 
    Info (332119):     0.445         0.000 Divisor50Clk:divisor_clk|clk_temp 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.631       -33.403 CLOCK_50 
    Info (332119):    -0.611       -73.320 Divisor50Clk:divisor_clk|clk_temp 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.843
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.843        -9.905 CLOCK_50 
    Info (332119):    -0.520        -4.911 Divisor50Clk:divisor_clk|clk_temp 
Info (332146): Worst-case hold slack is -1.719
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.719        -1.719 CLOCK_50 
    Info (332119):     0.215         0.000 Divisor50Clk:divisor_clk|clk_temp 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -27.380 CLOCK_50 
    Info (332119):    -0.500       -60.000 Divisor50Clk:divisor_clk|clk_temp 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 302 megabytes
    Info: Processing ended: Fri May  5 19:27:35 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


