<session jtag_chain="DE-SoC [USB-1]" jtag_device="@2: 5CSEBA6(.|ES)/5CSEMA6/.. (0x02D020DD)" sof_file="../proj_quartus/output_files/risk_v_multicycle.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <global_info>
    <multi attribute="column width" size="23" value="34,34,680,74,203,78,95,96,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
    <single attribute="active instance" value="0"/>
    <single attribute="lock mode" value="0"/>
    <multi attribute="frame size" size="2" value="1920,1009"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="jtag widget size" size="2" value="376,137"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="sof manager visible" value="0"/>
  </global_info>
  <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="data horizontal scroll position" value="0"/>
      <single attribute="zoom level numerator" value="1"/>
      <single attribute="zoom level denominator" value="4"/>
      <single attribute="zoom offset numerator" value="458752"/>
      <single attribute="zoom offset denominator" value="1"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2023/03/19 23:06:19  #0">
      <clock name="control_unit:cu|clk" polarity="posedge" tap_mode="classic"/>
      <config pipeline_level="0" ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="65536" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse|end_bit_time" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse|end_half_time" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[0]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[1]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[2]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[3]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[4]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[5]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[6]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[7]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[8]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|d" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|rx_flag" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|rx_flag_clr" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Bit_Rate_Pulse:baudrate_counter|end_bit_time" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Delayer:delay_5ms|rst" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|transmit_data" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[0]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[1]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[2]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[3]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[4]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[5]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[6]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[7]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_finish" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_send" tap_mode="classic"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse|end_bit_time" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse|end_half_time" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[0]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[1]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[2]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[3]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[4]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[5]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[6]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[7]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[8]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|d" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|rx_flag" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|rx_flag_clr" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Bit_Rate_Pulse:baudrate_counter|end_bit_time" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Delayer:delay_5ms|rst" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|transmit_data" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[0]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[1]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[2]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[3]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[4]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[5]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[6]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[7]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_finish" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_send" tap_mode="classic"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse|end_bit_time" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse|end_half_time" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[0]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[1]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[2]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[3]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[4]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[5]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[6]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[7]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[8]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|d" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|rx_flag" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|rx_flag_clr" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Bit_Rate_Pulse:baudrate_counter|end_bit_time" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Delayer:delay_5ms|rst" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|transmit_data" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[0]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[1]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[2]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[3]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[4]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[5]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[6]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[7]" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_finish" tap_mode="classic"/>
          <wire name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_send" tap_mode="classic"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_send" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[7..0]" order="msb_to_lsb" type="combinatorial">
            <node data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[7]" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <node data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[6]" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <node data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[5]" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <node data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[4]" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <node data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[3]" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
            <node data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[2]" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
            <node data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[1]" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
            <node data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[0]" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
          </node>
          <node data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|transmit_data" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
          <node data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_finish" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
          <node data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Bit_Rate_Pulse:baudrate_counter|end_bit_time" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
          <node data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Delayer:delay_5ms|rst" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
          <node data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="falling edge" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|d" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[8..0]" order="msb_to_lsb" type="combinatorial">
            <node data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[8]" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <node data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[7]" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <node data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[6]" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <node data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[5]" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <node data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[4]" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <node data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[3]" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <node data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[2]" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <node data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[1]" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <node data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[0]" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
          </node>
          <node data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|rx_flag" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
          <node data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|rx_flag_clr" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
          <node data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse|end_bit_time" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <node data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse|end_half_time" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
        </unified_setup_data_view>
        <data_view>
          <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_send" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[7..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[7]" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[6]" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[5]" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[4]" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[3]" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[2]" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
            <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[1]" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[0]" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
          </bus>
          <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|transmit_data" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
          <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_finish" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
          <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Bit_Rate_Pulse:baudrate_counter|end_bit_time" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
          <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Delayer:delay_5ms|rst" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
          <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="falling edge" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|d" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[8..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[8]" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[7]" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[6]" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[5]" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[4]" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[3]" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[2]" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[1]" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[0]" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
          </bus>
          <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|rx_flag" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
          <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|rx_flag_clr" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse|end_bit_time" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse|end_half_time" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
        </data_view>
        <setup_view>
          <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_send" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[7..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[7]" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[6]" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[5]" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[4]" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[3]" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[2]" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
            <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[1]" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_data[0]" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
          </bus>
          <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|transmit_data" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
          <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|tx_finish" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
          <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Bit_Rate_Pulse:baudrate_counter|end_bit_time" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
          <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|uart_tx:tx_uart|Delayer:delay_5ms|rst" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
          <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="falling edge" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|d" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[8..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[8]" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[7]" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[6]" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[5]" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[4]" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[3]" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[2]" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[1]" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|Q[0]" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
          </bus>
          <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|rx_flag" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
          <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|rx_flag_clr" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse|end_bit_time" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Bit_Rate_Pulse:BR_pulse|end_half_time" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2023/03/19 23:11:38  #0" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="8192" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'uart_IP:uart_IP_module|uart_full_duplex:UART_full_duplex|UART_Rx:rx_uart|Shift_Register_R_Param:shift_reg|d' == falling edge
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>111111111111111111111111111
            <pwr_up_transitional>111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
</session>
