

================================================================
== Vitis HLS Report for 'train_step_Pipeline_VITIS_LOOP_136_1'
================================================================
* Date:           Wed May 14 09:49:19 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        train_step
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.442 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_136_1  |       16|       16|         4|          4|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    136|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    132|    -|
|Register         |        -|    -|      22|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      22|    292|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |sparsemux_9_2_2_1_1_U156  |sparsemux_9_2_2_1_1  |        0|   0|  0|  17|    0|
    |sparsemux_9_2_2_1_1_U157  |sparsemux_9_2_2_1_1  |        0|   0|  0|  17|    0|
    |sparsemux_9_2_2_1_1_U158  |sparsemux_9_2_2_1_1  |        0|   0|  0|  17|    0|
    |sparsemux_9_2_2_1_1_U159  |sparsemux_9_2_2_1_1  |        0|   0|  0|  17|    0|
    |sparsemux_9_2_2_1_1_U160  |sparsemux_9_2_2_1_1  |        0|   0|  0|  17|    0|
    |sparsemux_9_2_2_1_1_U161  |sparsemux_9_2_2_1_1  |        0|   0|  0|  17|    0|
    |sparsemux_9_2_2_1_1_U162  |sparsemux_9_2_2_1_1  |        0|   0|  0|  17|    0|
    |sparsemux_9_2_2_1_1_U163  |sparsemux_9_2_2_1_1  |        0|   0|  0|  17|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   0|  0| 136|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln136_fu_405_p2   |         +|   0|  0|  11|           3|           1|
    |icmp_ln136_fu_399_p2  |      icmp|   0|  0|  13|           3|           4|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  24|           6|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |W1_out_address0_local  |  21|          5|    5|         25|
    |W1_out_address1_local  |  21|          5|    5|         25|
    |W1_out_d0_local        |  21|          5|    8|         40|
    |W1_out_d1_local        |  21|          5|    8|         40|
    |ap_NS_fsm              |  21|          5|    1|          5|
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2   |   9|          2|    3|          6|
    |j_fu_122               |   9|          2|    3|          6|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 132|         31|   34|        149|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |ap_CS_fsm            |  4|   0|    4|          0|
    |ap_done_reg          |  1|   0|    1|          0|
    |j_fu_122             |  3|   0|    3|          0|
    |tmp_2_reg_764        |  2|   0|    2|          0|
    |tmp_3_reg_769        |  2|   0|    2|          0|
    |tmp_4_reg_774        |  2|   0|    2|          0|
    |tmp_5_reg_779        |  2|   0|    2|          0|
    |tmp_6_reg_784        |  2|   0|    2|          0|
    |tmp_7_reg_789        |  2|   0|    2|          0|
    |trunc_ln136_reg_754  |  2|   0|    2|          0|
    +---------------------+---+----+-----+-----------+
    |Total                | 22|   0|   22|          0|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  train_step_Pipeline_VITIS_LOOP_136_1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  train_step_Pipeline_VITIS_LOOP_136_1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  train_step_Pipeline_VITIS_LOOP_136_1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  train_step_Pipeline_VITIS_LOOP_136_1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  train_step_Pipeline_VITIS_LOOP_136_1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  train_step_Pipeline_VITIS_LOOP_136_1|  return value|
|W1_out_address0  |  out|    5|   ap_memory|                                W1_out|         array|
|W1_out_ce0       |  out|    1|   ap_memory|                                W1_out|         array|
|W1_out_we0       |  out|    1|   ap_memory|                                W1_out|         array|
|W1_out_d0        |  out|    8|   ap_memory|                                W1_out|         array|
|W1_out_address1  |  out|    5|   ap_memory|                                W1_out|         array|
|W1_out_ce1       |  out|    1|   ap_memory|                                W1_out|         array|
|W1_out_we1       |  out|    1|   ap_memory|                                W1_out|         array|
|W1_out_d1        |  out|    8|   ap_memory|                                W1_out|         array|
|W1_0_0_load      |   in|    2|     ap_none|                           W1_0_0_load|        scalar|
|W1_0_1_load      |   in|    2|     ap_none|                           W1_0_1_load|        scalar|
|W1_0_2_load      |   in|    2|     ap_none|                           W1_0_2_load|        scalar|
|W1_0_3_load      |   in|    2|     ap_none|                           W1_0_3_load|        scalar|
|W1_1_0_load      |   in|    2|     ap_none|                           W1_1_0_load|        scalar|
|W1_1_1_load      |   in|    2|     ap_none|                           W1_1_1_load|        scalar|
|W1_1_2_load      |   in|    2|     ap_none|                           W1_1_2_load|        scalar|
|W1_1_3_load      |   in|    2|     ap_none|                           W1_1_3_load|        scalar|
|W1_2_0_load      |   in|    2|     ap_none|                           W1_2_0_load|        scalar|
|W1_2_1_load      |   in|    2|     ap_none|                           W1_2_1_load|        scalar|
|W1_2_2_load      |   in|    2|     ap_none|                           W1_2_2_load|        scalar|
|W1_2_3_load      |   in|    2|     ap_none|                           W1_2_3_load|        scalar|
|W1_3_0_load      |   in|    2|     ap_none|                           W1_3_0_load|        scalar|
|W1_3_1_load      |   in|    2|     ap_none|                           W1_3_1_load|        scalar|
|W1_3_2_load      |   in|    2|     ap_none|                           W1_3_2_load|        scalar|
|W1_3_3_load      |   in|    2|     ap_none|                           W1_3_3_load|        scalar|
|W1_4_0_load      |   in|    2|     ap_none|                           W1_4_0_load|        scalar|
|W1_4_1_load      |   in|    2|     ap_none|                           W1_4_1_load|        scalar|
|W1_4_2_load      |   in|    2|     ap_none|                           W1_4_2_load|        scalar|
|W1_4_3_load      |   in|    2|     ap_none|                           W1_4_3_load|        scalar|
|W1_5_0_load      |   in|    2|     ap_none|                           W1_5_0_load|        scalar|
|W1_5_1_load      |   in|    2|     ap_none|                           W1_5_1_load|        scalar|
|W1_5_2_load      |   in|    2|     ap_none|                           W1_5_2_load|        scalar|
|W1_5_3_load      |   in|    2|     ap_none|                           W1_5_3_load|        scalar|
|W1_6_0_load      |   in|    2|     ap_none|                           W1_6_0_load|        scalar|
|W1_6_1_load      |   in|    2|     ap_none|                           W1_6_1_load|        scalar|
|W1_6_2_load      |   in|    2|     ap_none|                           W1_6_2_load|        scalar|
|W1_6_3_load      |   in|    2|     ap_none|                           W1_6_3_load|        scalar|
|W1_7_0_load      |   in|    2|     ap_none|                           W1_7_0_load|        scalar|
|W1_7_1_load      |   in|    2|     ap_none|                           W1_7_1_load|        scalar|
|W1_7_2_load      |   in|    2|     ap_none|                           W1_7_2_load|        scalar|
|W1_7_3_load      |   in|    2|     ap_none|                           W1_7_3_load|        scalar|
+-----------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.44>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../src/forward_fw.cpp:136]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %W1_out, void @empty_16, i32 0, i32 0, void @empty_23, i32 4294967295, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%W1_7_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_7_3_load"   --->   Operation 9 'read' 'W1_7_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%W1_7_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_7_2_load"   --->   Operation 10 'read' 'W1_7_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%W1_7_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_7_1_load"   --->   Operation 11 'read' 'W1_7_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%W1_7_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_7_0_load"   --->   Operation 12 'read' 'W1_7_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%W1_6_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_6_3_load"   --->   Operation 13 'read' 'W1_6_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%W1_6_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_6_2_load"   --->   Operation 14 'read' 'W1_6_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%W1_6_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_6_1_load"   --->   Operation 15 'read' 'W1_6_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%W1_6_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_6_0_load"   --->   Operation 16 'read' 'W1_6_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%W1_5_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_5_3_load"   --->   Operation 17 'read' 'W1_5_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%W1_5_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_5_2_load"   --->   Operation 18 'read' 'W1_5_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%W1_5_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_5_1_load"   --->   Operation 19 'read' 'W1_5_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%W1_5_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_5_0_load"   --->   Operation 20 'read' 'W1_5_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%W1_4_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_4_3_load"   --->   Operation 21 'read' 'W1_4_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%W1_4_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_4_2_load"   --->   Operation 22 'read' 'W1_4_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%W1_4_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_4_1_load"   --->   Operation 23 'read' 'W1_4_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%W1_4_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_4_0_load"   --->   Operation 24 'read' 'W1_4_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%W1_3_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_3_3_load"   --->   Operation 25 'read' 'W1_3_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%W1_3_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_3_2_load"   --->   Operation 26 'read' 'W1_3_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%W1_3_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_3_1_load"   --->   Operation 27 'read' 'W1_3_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%W1_3_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_3_0_load"   --->   Operation 28 'read' 'W1_3_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%W1_2_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_2_3_load"   --->   Operation 29 'read' 'W1_2_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%W1_2_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_2_2_load"   --->   Operation 30 'read' 'W1_2_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%W1_2_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_2_1_load"   --->   Operation 31 'read' 'W1_2_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%W1_2_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_2_0_load"   --->   Operation 32 'read' 'W1_2_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%W1_1_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_1_3_load"   --->   Operation 33 'read' 'W1_1_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%W1_1_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_1_2_load"   --->   Operation 34 'read' 'W1_1_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%W1_1_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_1_1_load"   --->   Operation 35 'read' 'W1_1_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%W1_1_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_1_0_load"   --->   Operation 36 'read' 'W1_1_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%W1_0_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_0_3_load"   --->   Operation 37 'read' 'W1_0_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%W1_0_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_0_2_load"   --->   Operation 38 'read' 'W1_0_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%W1_0_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_0_1_load"   --->   Operation 39 'read' 'W1_0_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%W1_0_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %W1_0_0_load"   --->   Operation 40 'read' 'W1_0_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.61ns)   --->   "%store_ln136 = store i3 0, i3 %j" [../src/forward_fw.cpp:136]   --->   Operation 41 'store' 'store_ln136' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_137_2"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%j_2 = load i3 %j" [../src/forward_fw.cpp:136]   --->   Operation 43 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.68ns)   --->   "%icmp_ln136 = icmp_eq  i3 %j_2, i3 4" [../src/forward_fw.cpp:136]   --->   Operation 44 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.68ns)   --->   "%add_ln136 = add i3 %j_2, i3 1" [../src/forward_fw.cpp:136]   --->   Operation 45 'add' 'add_ln136' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %VITIS_LOOP_137_2.split, void %for.inc31.preheader.exitStub" [../src/forward_fw.cpp:136]   --->   Operation 46 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i3 %j_2" [../src/forward_fw.cpp:136]   --->   Operation 47 'trunc' 'trunc_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln136, i3 0" [../src/forward_fw.cpp:138]   --->   Operation 48 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i5 %tmp_8" [../src/forward_fw.cpp:138]   --->   Operation 49 'zext' 'zext_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%W1_out_addr = getelementptr i8 %W1_out, i64 0, i64 %zext_ln138" [../src/forward_fw.cpp:138]   --->   Operation 50 'getelementptr' 'W1_out_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln136, i3 1" [../src/forward_fw.cpp:138]   --->   Operation 51 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i5 %tmp_9" [../src/forward_fw.cpp:138]   --->   Operation 52 'zext' 'zext_ln138_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%W1_out_addr_1 = getelementptr i8 %W1_out, i64 0, i64 %zext_ln138_1" [../src/forward_fw.cpp:138]   --->   Operation 53 'getelementptr' 'W1_out_addr_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.67ns)   --->   "%tmp = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.4i2.i2.i2, i2 0, i2 %W1_0_0_load_read, i2 1, i2 %W1_0_1_load_read, i2 2, i2 %W1_0_2_load_read, i2 3, i2 %W1_0_3_load_read, i2 0, i2 %trunc_ln136" [../src/forward_fw.cpp:136]   --->   Operation 54 'sparsemux' 'tmp' <Predicate = (!icmp_ln136)> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_cast = sext i2 %tmp" [../src/forward_fw.cpp:136]   --->   Operation 55 'sext' 'tmp_cast' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.67ns)   --->   "%tmp_1 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.4i2.i2.i2, i2 0, i2 %W1_1_0_load_read, i2 1, i2 %W1_1_1_load_read, i2 2, i2 %W1_1_2_load_read, i2 3, i2 %W1_1_3_load_read, i2 0, i2 %trunc_ln136" [../src/forward_fw.cpp:136]   --->   Operation 56 'sparsemux' 'tmp_1' <Predicate = (!icmp_ln136)> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_1_cast = sext i2 %tmp_1" [../src/forward_fw.cpp:136]   --->   Operation 57 'sext' 'tmp_1_cast' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.67ns)   --->   "%tmp_2 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.4i2.i2.i2, i2 0, i2 %W1_2_0_load_read, i2 1, i2 %W1_2_1_load_read, i2 2, i2 %W1_2_2_load_read, i2 3, i2 %W1_2_3_load_read, i2 0, i2 %trunc_ln136" [../src/forward_fw.cpp:136]   --->   Operation 58 'sparsemux' 'tmp_2' <Predicate = (!icmp_ln136)> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.67ns)   --->   "%tmp_3 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.4i2.i2.i2, i2 0, i2 %W1_3_0_load_read, i2 1, i2 %W1_3_1_load_read, i2 2, i2 %W1_3_2_load_read, i2 3, i2 %W1_3_3_load_read, i2 0, i2 %trunc_ln136" [../src/forward_fw.cpp:136]   --->   Operation 59 'sparsemux' 'tmp_3' <Predicate = (!icmp_ln136)> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.67ns)   --->   "%tmp_4 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.4i2.i2.i2, i2 0, i2 %W1_4_0_load_read, i2 1, i2 %W1_4_1_load_read, i2 2, i2 %W1_4_2_load_read, i2 3, i2 %W1_4_3_load_read, i2 0, i2 %trunc_ln136" [../src/forward_fw.cpp:136]   --->   Operation 60 'sparsemux' 'tmp_4' <Predicate = (!icmp_ln136)> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.67ns)   --->   "%tmp_5 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.4i2.i2.i2, i2 0, i2 %W1_5_0_load_read, i2 1, i2 %W1_5_1_load_read, i2 2, i2 %W1_5_2_load_read, i2 3, i2 %W1_5_3_load_read, i2 0, i2 %trunc_ln136" [../src/forward_fw.cpp:136]   --->   Operation 61 'sparsemux' 'tmp_5' <Predicate = (!icmp_ln136)> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.67ns)   --->   "%tmp_6 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.4i2.i2.i2, i2 0, i2 %W1_6_0_load_read, i2 1, i2 %W1_6_1_load_read, i2 2, i2 %W1_6_2_load_read, i2 3, i2 %W1_6_3_load_read, i2 0, i2 %trunc_ln136" [../src/forward_fw.cpp:136]   --->   Operation 62 'sparsemux' 'tmp_6' <Predicate = (!icmp_ln136)> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.67ns)   --->   "%tmp_7 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.4i2.i2.i2, i2 0, i2 %W1_7_0_load_read, i2 1, i2 %W1_7_1_load_read, i2 2, i2 %W1_7_2_load_read, i2 3, i2 %W1_7_3_load_read, i2 0, i2 %trunc_ln136" [../src/forward_fw.cpp:136]   --->   Operation 63 'sparsemux' 'tmp_7' <Predicate = (!icmp_ln136)> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln138 = store i8 %tmp_cast, i5 %W1_out_addr" [../src/forward_fw.cpp:138]   --->   Operation 64 'store' 'store_ln138' <Predicate = (!icmp_ln136)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 65 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln138 = store i8 %tmp_1_cast, i5 %W1_out_addr_1" [../src/forward_fw.cpp:138]   --->   Operation 65 'store' 'store_ln138' <Predicate = (!icmp_ln136)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 66 [1/1] (1.61ns)   --->   "%store_ln136 = store i3 %add_ln136, i3 %j" [../src/forward_fw.cpp:136]   --->   Operation 66 'store' 'store_ln136' <Predicate = (!icmp_ln136)> <Delay = 1.61>
ST_1 : Operation 101 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 101 'ret' 'ret_ln0' <Predicate = (icmp_ln136)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln136, i3 2" [../src/forward_fw.cpp:138]   --->   Operation 67 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln138_2 = zext i5 %tmp_s" [../src/forward_fw.cpp:138]   --->   Operation 68 'zext' 'zext_ln138_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%W1_out_addr_2 = getelementptr i8 %W1_out, i64 0, i64 %zext_ln138_2" [../src/forward_fw.cpp:138]   --->   Operation 69 'getelementptr' 'W1_out_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln136, i3 3" [../src/forward_fw.cpp:138]   --->   Operation 70 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln138_3 = zext i5 %tmp_10" [../src/forward_fw.cpp:138]   --->   Operation 71 'zext' 'zext_ln138_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%W1_out_addr_3 = getelementptr i8 %W1_out, i64 0, i64 %zext_ln138_3" [../src/forward_fw.cpp:138]   --->   Operation 72 'getelementptr' 'W1_out_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_2_cast = sext i2 %tmp_2" [../src/forward_fw.cpp:136]   --->   Operation 73 'sext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i2 %tmp_3" [../src/forward_fw.cpp:136]   --->   Operation 74 'sext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln138 = store i8 %tmp_2_cast, i5 %W1_out_addr_2" [../src/forward_fw.cpp:138]   --->   Operation 75 'store' 'store_ln138' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 76 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln138 = store i8 %tmp_3_cast, i5 %W1_out_addr_3" [../src/forward_fw.cpp:138]   --->   Operation 76 'store' 'store_ln138' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln136, i3 4" [../src/forward_fw.cpp:138]   --->   Operation 77 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln138_4 = zext i5 %tmp_11" [../src/forward_fw.cpp:138]   --->   Operation 78 'zext' 'zext_ln138_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%W1_out_addr_4 = getelementptr i8 %W1_out, i64 0, i64 %zext_ln138_4" [../src/forward_fw.cpp:138]   --->   Operation 79 'getelementptr' 'W1_out_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln136, i3 5" [../src/forward_fw.cpp:138]   --->   Operation 80 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln138_5 = zext i5 %tmp_12" [../src/forward_fw.cpp:138]   --->   Operation 81 'zext' 'zext_ln138_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%W1_out_addr_5 = getelementptr i8 %W1_out, i64 0, i64 %zext_ln138_5" [../src/forward_fw.cpp:138]   --->   Operation 82 'getelementptr' 'W1_out_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_4_cast = sext i2 %tmp_4" [../src/forward_fw.cpp:136]   --->   Operation 83 'sext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_5_cast = sext i2 %tmp_5" [../src/forward_fw.cpp:136]   --->   Operation 84 'sext' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln138 = store i8 %tmp_4_cast, i5 %W1_out_addr_4" [../src/forward_fw.cpp:138]   --->   Operation 85 'store' 'store_ln138' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 86 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln138 = store i8 %tmp_5_cast, i5 %W1_out_addr_5" [../src/forward_fw.cpp:138]   --->   Operation 86 'store' 'store_ln138' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln136, i3 6" [../src/forward_fw.cpp:138]   --->   Operation 87 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln138_6 = zext i5 %tmp_13" [../src/forward_fw.cpp:138]   --->   Operation 88 'zext' 'zext_ln138_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%W1_out_addr_6 = getelementptr i8 %W1_out, i64 0, i64 %zext_ln138_6" [../src/forward_fw.cpp:138]   --->   Operation 89 'getelementptr' 'W1_out_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln136, i3 7" [../src/forward_fw.cpp:138]   --->   Operation 90 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln138_7 = zext i5 %tmp_14" [../src/forward_fw.cpp:138]   --->   Operation 91 'zext' 'zext_ln138_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%W1_out_addr_7 = getelementptr i8 %W1_out, i64 0, i64 %zext_ln138_7" [../src/forward_fw.cpp:138]   --->   Operation 92 'getelementptr' 'W1_out_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_23" [../src/forward_fw.cpp:136]   --->   Operation 93 'specpipeline' 'specpipeline_ln136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%speclooptripcount_ln136 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [../src/forward_fw.cpp:136]   --->   Operation 94 'speclooptripcount' 'speclooptripcount_ln136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/forward_fw.cpp:136]   --->   Operation 95 'specloopname' 'specloopname_ln136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_6_cast = sext i2 %tmp_6" [../src/forward_fw.cpp:136]   --->   Operation 96 'sext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i2 %tmp_7" [../src/forward_fw.cpp:138]   --->   Operation 97 'sext' 'sext_ln138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln138 = store i8 %tmp_6_cast, i5 %W1_out_addr_6" [../src/forward_fw.cpp:138]   --->   Operation 98 'store' 'store_ln138' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 99 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln138 = store i8 %sext_ln138, i5 %W1_out_addr_7" [../src/forward_fw.cpp:138]   --->   Operation 99 'store' 'store_ln138' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln136 = br void %VITIS_LOOP_137_2" [../src/forward_fw.cpp:136]   --->   Operation 100 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ W1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ W1_0_0_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_0_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_0_2_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_0_3_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_1_0_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_1_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_1_2_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_1_3_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_2_0_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_2_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_2_2_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_2_3_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_3_0_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_3_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_3_2_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_3_3_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_4_0_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_4_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_4_2_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_4_3_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_5_0_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_5_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_5_2_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_5_3_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_6_0_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_6_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_6_2_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_6_3_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_7_0_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_7_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_7_2_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W1_7_3_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 01000]
specinterface_ln0       (specinterface    ) [ 00000]
W1_7_3_load_read        (read             ) [ 00000]
W1_7_2_load_read        (read             ) [ 00000]
W1_7_1_load_read        (read             ) [ 00000]
W1_7_0_load_read        (read             ) [ 00000]
W1_6_3_load_read        (read             ) [ 00000]
W1_6_2_load_read        (read             ) [ 00000]
W1_6_1_load_read        (read             ) [ 00000]
W1_6_0_load_read        (read             ) [ 00000]
W1_5_3_load_read        (read             ) [ 00000]
W1_5_2_load_read        (read             ) [ 00000]
W1_5_1_load_read        (read             ) [ 00000]
W1_5_0_load_read        (read             ) [ 00000]
W1_4_3_load_read        (read             ) [ 00000]
W1_4_2_load_read        (read             ) [ 00000]
W1_4_1_load_read        (read             ) [ 00000]
W1_4_0_load_read        (read             ) [ 00000]
W1_3_3_load_read        (read             ) [ 00000]
W1_3_2_load_read        (read             ) [ 00000]
W1_3_1_load_read        (read             ) [ 00000]
W1_3_0_load_read        (read             ) [ 00000]
W1_2_3_load_read        (read             ) [ 00000]
W1_2_2_load_read        (read             ) [ 00000]
W1_2_1_load_read        (read             ) [ 00000]
W1_2_0_load_read        (read             ) [ 00000]
W1_1_3_load_read        (read             ) [ 00000]
W1_1_2_load_read        (read             ) [ 00000]
W1_1_1_load_read        (read             ) [ 00000]
W1_1_0_load_read        (read             ) [ 00000]
W1_0_3_load_read        (read             ) [ 00000]
W1_0_2_load_read        (read             ) [ 00000]
W1_0_1_load_read        (read             ) [ 00000]
W1_0_0_load_read        (read             ) [ 00000]
store_ln136             (store            ) [ 00000]
br_ln0                  (br               ) [ 00000]
j_2                     (load             ) [ 00000]
icmp_ln136              (icmp             ) [ 01000]
add_ln136               (add              ) [ 00000]
br_ln136                (br               ) [ 00000]
trunc_ln136             (trunc            ) [ 00111]
tmp_8                   (bitconcatenate   ) [ 00000]
zext_ln138              (zext             ) [ 00000]
W1_out_addr             (getelementptr    ) [ 00000]
tmp_9                   (bitconcatenate   ) [ 00000]
zext_ln138_1            (zext             ) [ 00000]
W1_out_addr_1           (getelementptr    ) [ 00000]
tmp                     (sparsemux        ) [ 00000]
tmp_cast                (sext             ) [ 00000]
tmp_1                   (sparsemux        ) [ 00000]
tmp_1_cast              (sext             ) [ 00000]
tmp_2                   (sparsemux        ) [ 00100]
tmp_3                   (sparsemux        ) [ 00100]
tmp_4                   (sparsemux        ) [ 00110]
tmp_5                   (sparsemux        ) [ 00110]
tmp_6                   (sparsemux        ) [ 00111]
tmp_7                   (sparsemux        ) [ 00111]
store_ln138             (store            ) [ 00000]
store_ln138             (store            ) [ 00000]
store_ln136             (store            ) [ 00000]
tmp_s                   (bitconcatenate   ) [ 00000]
zext_ln138_2            (zext             ) [ 00000]
W1_out_addr_2           (getelementptr    ) [ 00000]
tmp_10                  (bitconcatenate   ) [ 00000]
zext_ln138_3            (zext             ) [ 00000]
W1_out_addr_3           (getelementptr    ) [ 00000]
tmp_2_cast              (sext             ) [ 00000]
tmp_3_cast              (sext             ) [ 00000]
store_ln138             (store            ) [ 00000]
store_ln138             (store            ) [ 00000]
tmp_11                  (bitconcatenate   ) [ 00000]
zext_ln138_4            (zext             ) [ 00000]
W1_out_addr_4           (getelementptr    ) [ 00000]
tmp_12                  (bitconcatenate   ) [ 00000]
zext_ln138_5            (zext             ) [ 00000]
W1_out_addr_5           (getelementptr    ) [ 00000]
tmp_4_cast              (sext             ) [ 00000]
tmp_5_cast              (sext             ) [ 00000]
store_ln138             (store            ) [ 00000]
store_ln138             (store            ) [ 00000]
tmp_13                  (bitconcatenate   ) [ 00000]
zext_ln138_6            (zext             ) [ 00000]
W1_out_addr_6           (getelementptr    ) [ 00000]
tmp_14                  (bitconcatenate   ) [ 00000]
zext_ln138_7            (zext             ) [ 00000]
W1_out_addr_7           (getelementptr    ) [ 00000]
specpipeline_ln136      (specpipeline     ) [ 00000]
speclooptripcount_ln136 (speclooptripcount) [ 00000]
specloopname_ln136      (specloopname     ) [ 00000]
tmp_6_cast              (sext             ) [ 00000]
sext_ln138              (sext             ) [ 00000]
store_ln138             (store            ) [ 00000]
store_ln138             (store            ) [ 00000]
br_ln136                (br               ) [ 00000]
ret_ln0                 (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="W1_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_out"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="W1_0_0_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_0_0_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="W1_0_1_load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_0_1_load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="W1_0_2_load">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_0_2_load"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="W1_0_3_load">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_0_3_load"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="W1_1_0_load">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_1_0_load"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="W1_1_1_load">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_1_1_load"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="W1_1_2_load">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_1_2_load"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="W1_1_3_load">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_1_3_load"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="W1_2_0_load">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_2_0_load"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="W1_2_1_load">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_2_1_load"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="W1_2_2_load">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_2_2_load"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="W1_2_3_load">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_2_3_load"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="W1_3_0_load">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_3_0_load"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="W1_3_1_load">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_3_1_load"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="W1_3_2_load">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_3_2_load"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="W1_3_3_load">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_3_3_load"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="W1_4_0_load">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_4_0_load"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="W1_4_1_load">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_4_1_load"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="W1_4_2_load">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_4_2_load"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="W1_4_3_load">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_4_3_load"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="W1_5_0_load">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_5_0_load"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="W1_5_1_load">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_5_1_load"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="W1_5_2_load">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_5_2_load"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="W1_5_3_load">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_5_3_load"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="W1_6_0_load">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_6_0_load"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="W1_6_1_load">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_6_1_load"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="W1_6_2_load">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_6_2_load"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="W1_6_3_load">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_6_3_load"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="W1_7_0_load">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_7_0_load"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="W1_7_1_load">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_7_1_load"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="W1_7_2_load">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_7_2_load"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="W1_7_3_load">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1_7_3_load"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i2.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="j_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="W1_7_3_load_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="0" index="1" bw="2" slack="0"/>
<pin id="129" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_7_3_load_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="W1_7_2_load_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="2" slack="0"/>
<pin id="135" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_7_2_load_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="W1_7_1_load_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="2" slack="0"/>
<pin id="141" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_7_1_load_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="W1_7_0_load_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="0" index="1" bw="2" slack="0"/>
<pin id="147" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_7_0_load_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="W1_6_3_load_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="0"/>
<pin id="152" dir="0" index="1" bw="2" slack="0"/>
<pin id="153" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_6_3_load_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="W1_6_2_load_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="0"/>
<pin id="158" dir="0" index="1" bw="2" slack="0"/>
<pin id="159" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_6_2_load_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="W1_6_1_load_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="0"/>
<pin id="164" dir="0" index="1" bw="2" slack="0"/>
<pin id="165" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_6_1_load_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="W1_6_0_load_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="0"/>
<pin id="170" dir="0" index="1" bw="2" slack="0"/>
<pin id="171" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_6_0_load_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="W1_5_3_load_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="0"/>
<pin id="176" dir="0" index="1" bw="2" slack="0"/>
<pin id="177" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_5_3_load_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="W1_5_2_load_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="0" index="1" bw="2" slack="0"/>
<pin id="183" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_5_2_load_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="W1_5_1_load_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="0"/>
<pin id="188" dir="0" index="1" bw="2" slack="0"/>
<pin id="189" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_5_1_load_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="W1_5_0_load_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="0" index="1" bw="2" slack="0"/>
<pin id="195" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_5_0_load_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="W1_4_3_load_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="0"/>
<pin id="200" dir="0" index="1" bw="2" slack="0"/>
<pin id="201" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_4_3_load_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="W1_4_2_load_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="0" index="1" bw="2" slack="0"/>
<pin id="207" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_4_2_load_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="W1_4_1_load_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="0" index="1" bw="2" slack="0"/>
<pin id="213" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_4_1_load_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="W1_4_0_load_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="0" index="1" bw="2" slack="0"/>
<pin id="219" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_4_0_load_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="W1_3_3_load_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="0"/>
<pin id="224" dir="0" index="1" bw="2" slack="0"/>
<pin id="225" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_3_3_load_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="W1_3_2_load_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="0" index="1" bw="2" slack="0"/>
<pin id="231" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_3_2_load_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="W1_3_1_load_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="0" index="1" bw="2" slack="0"/>
<pin id="237" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_3_1_load_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="W1_3_0_load_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="0"/>
<pin id="242" dir="0" index="1" bw="2" slack="0"/>
<pin id="243" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_3_0_load_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="W1_2_3_load_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="2" slack="0"/>
<pin id="248" dir="0" index="1" bw="2" slack="0"/>
<pin id="249" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_2_3_load_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="W1_2_2_load_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="0"/>
<pin id="254" dir="0" index="1" bw="2" slack="0"/>
<pin id="255" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_2_2_load_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="W1_2_1_load_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="0"/>
<pin id="260" dir="0" index="1" bw="2" slack="0"/>
<pin id="261" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_2_1_load_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="W1_2_0_load_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="0"/>
<pin id="266" dir="0" index="1" bw="2" slack="0"/>
<pin id="267" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_2_0_load_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="W1_1_3_load_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="0" index="1" bw="2" slack="0"/>
<pin id="273" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_1_3_load_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="W1_1_2_load_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="0"/>
<pin id="278" dir="0" index="1" bw="2" slack="0"/>
<pin id="279" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_1_2_load_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="W1_1_1_load_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="0"/>
<pin id="284" dir="0" index="1" bw="2" slack="0"/>
<pin id="285" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_1_1_load_read/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="W1_1_0_load_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="0"/>
<pin id="290" dir="0" index="1" bw="2" slack="0"/>
<pin id="291" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_1_0_load_read/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="W1_0_3_load_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="0" index="1" bw="2" slack="0"/>
<pin id="297" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_0_3_load_read/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="W1_0_2_load_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="0"/>
<pin id="302" dir="0" index="1" bw="2" slack="0"/>
<pin id="303" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_0_2_load_read/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="W1_0_1_load_read_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="2" slack="0"/>
<pin id="308" dir="0" index="1" bw="2" slack="0"/>
<pin id="309" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_0_1_load_read/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="W1_0_0_load_read_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="0"/>
<pin id="314" dir="0" index="1" bw="2" slack="0"/>
<pin id="315" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W1_0_0_load_read/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="W1_out_addr_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="5" slack="0"/>
<pin id="322" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W1_out_addr/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="W1_out_addr_1_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="5" slack="0"/>
<pin id="329" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W1_out_addr_1/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="0" index="2" bw="0" slack="0"/>
<pin id="337" dir="0" index="4" bw="5" slack="0"/>
<pin id="338" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="339" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="340" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/1 store_ln138/1 store_ln138/2 store_ln138/2 store_ln138/3 store_ln138/3 store_ln138/4 store_ln138/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="W1_out_addr_2_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="5" slack="0"/>
<pin id="347" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W1_out_addr_2/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="W1_out_addr_3_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="5" slack="0"/>
<pin id="354" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W1_out_addr_3/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="W1_out_addr_4_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="5" slack="0"/>
<pin id="363" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W1_out_addr_4/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="W1_out_addr_5_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="5" slack="0"/>
<pin id="370" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W1_out_addr_5/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="W1_out_addr_6_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="5" slack="0"/>
<pin id="379" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W1_out_addr_6/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="W1_out_addr_7_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="5" slack="0"/>
<pin id="386" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W1_out_addr_7/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln136_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="3" slack="0"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="j_2_load_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="3" slack="0"/>
<pin id="398" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln136_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="3" slack="0"/>
<pin id="401" dir="0" index="1" bw="3" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln136_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="3" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="trunc_ln136_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="3" slack="0"/>
<pin id="413" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_8_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="0" index="1" bw="2" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln138_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_9_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="5" slack="0"/>
<pin id="430" dir="0" index="1" bw="2" slack="0"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln138_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="0"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_1/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="2" slack="0"/>
<pin id="443" dir="0" index="1" bw="2" slack="0"/>
<pin id="444" dir="0" index="2" bw="2" slack="0"/>
<pin id="445" dir="0" index="3" bw="2" slack="0"/>
<pin id="446" dir="0" index="4" bw="2" slack="0"/>
<pin id="447" dir="0" index="5" bw="2" slack="0"/>
<pin id="448" dir="0" index="6" bw="2" slack="0"/>
<pin id="449" dir="0" index="7" bw="2" slack="0"/>
<pin id="450" dir="0" index="8" bw="2" slack="0"/>
<pin id="451" dir="0" index="9" bw="2" slack="0"/>
<pin id="452" dir="0" index="10" bw="2" slack="0"/>
<pin id="453" dir="1" index="11" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_cast_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="2" slack="0"/>
<pin id="467" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="2" slack="0"/>
<pin id="472" dir="0" index="1" bw="2" slack="0"/>
<pin id="473" dir="0" index="2" bw="2" slack="0"/>
<pin id="474" dir="0" index="3" bw="2" slack="0"/>
<pin id="475" dir="0" index="4" bw="2" slack="0"/>
<pin id="476" dir="0" index="5" bw="2" slack="0"/>
<pin id="477" dir="0" index="6" bw="2" slack="0"/>
<pin id="478" dir="0" index="7" bw="2" slack="0"/>
<pin id="479" dir="0" index="8" bw="2" slack="0"/>
<pin id="480" dir="0" index="9" bw="2" slack="0"/>
<pin id="481" dir="0" index="10" bw="2" slack="0"/>
<pin id="482" dir="1" index="11" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_1_cast_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="2" slack="0"/>
<pin id="496" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_cast/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_2_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="2" slack="0"/>
<pin id="501" dir="0" index="1" bw="2" slack="0"/>
<pin id="502" dir="0" index="2" bw="2" slack="0"/>
<pin id="503" dir="0" index="3" bw="2" slack="0"/>
<pin id="504" dir="0" index="4" bw="2" slack="0"/>
<pin id="505" dir="0" index="5" bw="2" slack="0"/>
<pin id="506" dir="0" index="6" bw="2" slack="0"/>
<pin id="507" dir="0" index="7" bw="2" slack="0"/>
<pin id="508" dir="0" index="8" bw="2" slack="0"/>
<pin id="509" dir="0" index="9" bw="2" slack="0"/>
<pin id="510" dir="0" index="10" bw="2" slack="0"/>
<pin id="511" dir="1" index="11" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_3_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="2" slack="0"/>
<pin id="525" dir="0" index="1" bw="2" slack="0"/>
<pin id="526" dir="0" index="2" bw="2" slack="0"/>
<pin id="527" dir="0" index="3" bw="2" slack="0"/>
<pin id="528" dir="0" index="4" bw="2" slack="0"/>
<pin id="529" dir="0" index="5" bw="2" slack="0"/>
<pin id="530" dir="0" index="6" bw="2" slack="0"/>
<pin id="531" dir="0" index="7" bw="2" slack="0"/>
<pin id="532" dir="0" index="8" bw="2" slack="0"/>
<pin id="533" dir="0" index="9" bw="2" slack="0"/>
<pin id="534" dir="0" index="10" bw="2" slack="0"/>
<pin id="535" dir="1" index="11" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_4_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="2" slack="0"/>
<pin id="549" dir="0" index="1" bw="2" slack="0"/>
<pin id="550" dir="0" index="2" bw="2" slack="0"/>
<pin id="551" dir="0" index="3" bw="2" slack="0"/>
<pin id="552" dir="0" index="4" bw="2" slack="0"/>
<pin id="553" dir="0" index="5" bw="2" slack="0"/>
<pin id="554" dir="0" index="6" bw="2" slack="0"/>
<pin id="555" dir="0" index="7" bw="2" slack="0"/>
<pin id="556" dir="0" index="8" bw="2" slack="0"/>
<pin id="557" dir="0" index="9" bw="2" slack="0"/>
<pin id="558" dir="0" index="10" bw="2" slack="0"/>
<pin id="559" dir="1" index="11" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_5_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="2" slack="0"/>
<pin id="573" dir="0" index="1" bw="2" slack="0"/>
<pin id="574" dir="0" index="2" bw="2" slack="0"/>
<pin id="575" dir="0" index="3" bw="2" slack="0"/>
<pin id="576" dir="0" index="4" bw="2" slack="0"/>
<pin id="577" dir="0" index="5" bw="2" slack="0"/>
<pin id="578" dir="0" index="6" bw="2" slack="0"/>
<pin id="579" dir="0" index="7" bw="2" slack="0"/>
<pin id="580" dir="0" index="8" bw="2" slack="0"/>
<pin id="581" dir="0" index="9" bw="2" slack="0"/>
<pin id="582" dir="0" index="10" bw="2" slack="0"/>
<pin id="583" dir="1" index="11" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_6_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="2" slack="0"/>
<pin id="597" dir="0" index="1" bw="2" slack="0"/>
<pin id="598" dir="0" index="2" bw="2" slack="0"/>
<pin id="599" dir="0" index="3" bw="2" slack="0"/>
<pin id="600" dir="0" index="4" bw="2" slack="0"/>
<pin id="601" dir="0" index="5" bw="2" slack="0"/>
<pin id="602" dir="0" index="6" bw="2" slack="0"/>
<pin id="603" dir="0" index="7" bw="2" slack="0"/>
<pin id="604" dir="0" index="8" bw="2" slack="0"/>
<pin id="605" dir="0" index="9" bw="2" slack="0"/>
<pin id="606" dir="0" index="10" bw="2" slack="0"/>
<pin id="607" dir="1" index="11" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_7_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="2" slack="0"/>
<pin id="621" dir="0" index="1" bw="2" slack="0"/>
<pin id="622" dir="0" index="2" bw="2" slack="0"/>
<pin id="623" dir="0" index="3" bw="2" slack="0"/>
<pin id="624" dir="0" index="4" bw="2" slack="0"/>
<pin id="625" dir="0" index="5" bw="2" slack="0"/>
<pin id="626" dir="0" index="6" bw="2" slack="0"/>
<pin id="627" dir="0" index="7" bw="2" slack="0"/>
<pin id="628" dir="0" index="8" bw="2" slack="0"/>
<pin id="629" dir="0" index="9" bw="2" slack="0"/>
<pin id="630" dir="0" index="10" bw="2" slack="0"/>
<pin id="631" dir="1" index="11" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="643" class="1004" name="store_ln136_store_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="3" slack="0"/>
<pin id="645" dir="0" index="1" bw="3" slack="0"/>
<pin id="646" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_s_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="5" slack="0"/>
<pin id="650" dir="0" index="1" bw="2" slack="1"/>
<pin id="651" dir="0" index="2" bw="3" slack="0"/>
<pin id="652" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="zext_ln138_2_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="5" slack="0"/>
<pin id="657" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_2/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_10_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="5" slack="0"/>
<pin id="662" dir="0" index="1" bw="2" slack="1"/>
<pin id="663" dir="0" index="2" bw="3" slack="0"/>
<pin id="664" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="zext_ln138_3_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="5" slack="0"/>
<pin id="669" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_3/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_2_cast_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="2" slack="1"/>
<pin id="674" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_cast/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_3_cast_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="2" slack="1"/>
<pin id="678" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_11_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="5" slack="0"/>
<pin id="682" dir="0" index="1" bw="2" slack="2"/>
<pin id="683" dir="0" index="2" bw="3" slack="0"/>
<pin id="684" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="zext_ln138_4_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="5" slack="0"/>
<pin id="689" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_4/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_12_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="5" slack="0"/>
<pin id="694" dir="0" index="1" bw="2" slack="2"/>
<pin id="695" dir="0" index="2" bw="3" slack="0"/>
<pin id="696" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln138_5_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="5" slack="0"/>
<pin id="701" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_5/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_4_cast_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="2" slack="2"/>
<pin id="706" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4_cast/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_5_cast_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="2" slack="2"/>
<pin id="710" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_cast/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_13_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="5" slack="0"/>
<pin id="714" dir="0" index="1" bw="2" slack="3"/>
<pin id="715" dir="0" index="2" bw="2" slack="0"/>
<pin id="716" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="719" class="1004" name="zext_ln138_6_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="5" slack="0"/>
<pin id="721" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_6/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_14_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="5" slack="0"/>
<pin id="726" dir="0" index="1" bw="2" slack="3"/>
<pin id="727" dir="0" index="2" bw="1" slack="0"/>
<pin id="728" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="731" class="1004" name="zext_ln138_7_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="5" slack="0"/>
<pin id="733" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_7/4 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_6_cast_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="2" slack="3"/>
<pin id="738" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_cast/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="sext_ln138_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="2" slack="3"/>
<pin id="742" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln138/4 "/>
</bind>
</comp>

<comp id="744" class="1005" name="j_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="3" slack="0"/>
<pin id="746" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="754" class="1005" name="trunc_ln136_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="2" slack="1"/>
<pin id="756" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln136 "/>
</bind>
</comp>

<comp id="764" class="1005" name="tmp_2_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="2" slack="1"/>
<pin id="766" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="769" class="1005" name="tmp_3_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="2" slack="1"/>
<pin id="771" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="774" class="1005" name="tmp_4_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="2" slack="2"/>
<pin id="776" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="779" class="1005" name="tmp_5_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="2" slack="2"/>
<pin id="781" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="784" class="1005" name="tmp_6_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="2" slack="3"/>
<pin id="786" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="789" class="1005" name="tmp_7_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="2" slack="3"/>
<pin id="791" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="66" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="78" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="64" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="78" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="62" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="78" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="60" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="78" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="58" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="78" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="56" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="78" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="54" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="78" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="52" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="78" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="50" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="78" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="48" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="78" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="46" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="78" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="44" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="78" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="42" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="78" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="40" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="78" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="38" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="78" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="78" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="78" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="78" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="78" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="78" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="26" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="78" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="78" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="22" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="78" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="20" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="78" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="18" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="78" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="16" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="78" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="14" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="78" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="12" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="78" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="10" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="78" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="8" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="78" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="6" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="78" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="4" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="78" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="2" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="0" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="88" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="0" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="88" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="341"><net_src comp="318" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="342"><net_src comp="325" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="348"><net_src comp="0" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="88" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="0" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="88" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="343" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="358"><net_src comp="350" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="364"><net_src comp="0" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="88" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="371"><net_src comp="0" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="88" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="359" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="374"><net_src comp="366" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="380"><net_src comp="0" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="88" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="0" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="88" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="375" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="390"><net_src comp="382" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="395"><net_src comp="80" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="403"><net_src comp="396" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="82" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="396" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="84" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="396" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="86" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="411" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="80" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="433"><net_src comp="86" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="411" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="84" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="439"><net_src comp="428" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="454"><net_src comp="90" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="455"><net_src comp="92" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="456"><net_src comp="312" pin="2"/><net_sink comp="441" pin=2"/></net>

<net id="457"><net_src comp="94" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="458"><net_src comp="306" pin="2"/><net_sink comp="441" pin=4"/></net>

<net id="459"><net_src comp="96" pin="0"/><net_sink comp="441" pin=5"/></net>

<net id="460"><net_src comp="300" pin="2"/><net_sink comp="441" pin=6"/></net>

<net id="461"><net_src comp="98" pin="0"/><net_sink comp="441" pin=7"/></net>

<net id="462"><net_src comp="294" pin="2"/><net_sink comp="441" pin=8"/></net>

<net id="463"><net_src comp="100" pin="0"/><net_sink comp="441" pin=9"/></net>

<net id="464"><net_src comp="411" pin="1"/><net_sink comp="441" pin=10"/></net>

<net id="468"><net_src comp="441" pin="11"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="332" pin=4"/></net>

<net id="483"><net_src comp="90" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="484"><net_src comp="92" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="485"><net_src comp="288" pin="2"/><net_sink comp="470" pin=2"/></net>

<net id="486"><net_src comp="94" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="487"><net_src comp="282" pin="2"/><net_sink comp="470" pin=4"/></net>

<net id="488"><net_src comp="96" pin="0"/><net_sink comp="470" pin=5"/></net>

<net id="489"><net_src comp="276" pin="2"/><net_sink comp="470" pin=6"/></net>

<net id="490"><net_src comp="98" pin="0"/><net_sink comp="470" pin=7"/></net>

<net id="491"><net_src comp="270" pin="2"/><net_sink comp="470" pin=8"/></net>

<net id="492"><net_src comp="100" pin="0"/><net_sink comp="470" pin=9"/></net>

<net id="493"><net_src comp="411" pin="1"/><net_sink comp="470" pin=10"/></net>

<net id="497"><net_src comp="470" pin="11"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="512"><net_src comp="90" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="513"><net_src comp="92" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="514"><net_src comp="264" pin="2"/><net_sink comp="499" pin=2"/></net>

<net id="515"><net_src comp="94" pin="0"/><net_sink comp="499" pin=3"/></net>

<net id="516"><net_src comp="258" pin="2"/><net_sink comp="499" pin=4"/></net>

<net id="517"><net_src comp="96" pin="0"/><net_sink comp="499" pin=5"/></net>

<net id="518"><net_src comp="252" pin="2"/><net_sink comp="499" pin=6"/></net>

<net id="519"><net_src comp="98" pin="0"/><net_sink comp="499" pin=7"/></net>

<net id="520"><net_src comp="246" pin="2"/><net_sink comp="499" pin=8"/></net>

<net id="521"><net_src comp="100" pin="0"/><net_sink comp="499" pin=9"/></net>

<net id="522"><net_src comp="411" pin="1"/><net_sink comp="499" pin=10"/></net>

<net id="536"><net_src comp="90" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="537"><net_src comp="92" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="538"><net_src comp="240" pin="2"/><net_sink comp="523" pin=2"/></net>

<net id="539"><net_src comp="94" pin="0"/><net_sink comp="523" pin=3"/></net>

<net id="540"><net_src comp="234" pin="2"/><net_sink comp="523" pin=4"/></net>

<net id="541"><net_src comp="96" pin="0"/><net_sink comp="523" pin=5"/></net>

<net id="542"><net_src comp="228" pin="2"/><net_sink comp="523" pin=6"/></net>

<net id="543"><net_src comp="98" pin="0"/><net_sink comp="523" pin=7"/></net>

<net id="544"><net_src comp="222" pin="2"/><net_sink comp="523" pin=8"/></net>

<net id="545"><net_src comp="100" pin="0"/><net_sink comp="523" pin=9"/></net>

<net id="546"><net_src comp="411" pin="1"/><net_sink comp="523" pin=10"/></net>

<net id="560"><net_src comp="90" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="561"><net_src comp="92" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="562"><net_src comp="216" pin="2"/><net_sink comp="547" pin=2"/></net>

<net id="563"><net_src comp="94" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="564"><net_src comp="210" pin="2"/><net_sink comp="547" pin=4"/></net>

<net id="565"><net_src comp="96" pin="0"/><net_sink comp="547" pin=5"/></net>

<net id="566"><net_src comp="204" pin="2"/><net_sink comp="547" pin=6"/></net>

<net id="567"><net_src comp="98" pin="0"/><net_sink comp="547" pin=7"/></net>

<net id="568"><net_src comp="198" pin="2"/><net_sink comp="547" pin=8"/></net>

<net id="569"><net_src comp="100" pin="0"/><net_sink comp="547" pin=9"/></net>

<net id="570"><net_src comp="411" pin="1"/><net_sink comp="547" pin=10"/></net>

<net id="584"><net_src comp="90" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="585"><net_src comp="92" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="586"><net_src comp="192" pin="2"/><net_sink comp="571" pin=2"/></net>

<net id="587"><net_src comp="94" pin="0"/><net_sink comp="571" pin=3"/></net>

<net id="588"><net_src comp="186" pin="2"/><net_sink comp="571" pin=4"/></net>

<net id="589"><net_src comp="96" pin="0"/><net_sink comp="571" pin=5"/></net>

<net id="590"><net_src comp="180" pin="2"/><net_sink comp="571" pin=6"/></net>

<net id="591"><net_src comp="98" pin="0"/><net_sink comp="571" pin=7"/></net>

<net id="592"><net_src comp="174" pin="2"/><net_sink comp="571" pin=8"/></net>

<net id="593"><net_src comp="100" pin="0"/><net_sink comp="571" pin=9"/></net>

<net id="594"><net_src comp="411" pin="1"/><net_sink comp="571" pin=10"/></net>

<net id="608"><net_src comp="90" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="609"><net_src comp="92" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="610"><net_src comp="168" pin="2"/><net_sink comp="595" pin=2"/></net>

<net id="611"><net_src comp="94" pin="0"/><net_sink comp="595" pin=3"/></net>

<net id="612"><net_src comp="162" pin="2"/><net_sink comp="595" pin=4"/></net>

<net id="613"><net_src comp="96" pin="0"/><net_sink comp="595" pin=5"/></net>

<net id="614"><net_src comp="156" pin="2"/><net_sink comp="595" pin=6"/></net>

<net id="615"><net_src comp="98" pin="0"/><net_sink comp="595" pin=7"/></net>

<net id="616"><net_src comp="150" pin="2"/><net_sink comp="595" pin=8"/></net>

<net id="617"><net_src comp="100" pin="0"/><net_sink comp="595" pin=9"/></net>

<net id="618"><net_src comp="411" pin="1"/><net_sink comp="595" pin=10"/></net>

<net id="632"><net_src comp="90" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="633"><net_src comp="92" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="634"><net_src comp="144" pin="2"/><net_sink comp="619" pin=2"/></net>

<net id="635"><net_src comp="94" pin="0"/><net_sink comp="619" pin=3"/></net>

<net id="636"><net_src comp="138" pin="2"/><net_sink comp="619" pin=4"/></net>

<net id="637"><net_src comp="96" pin="0"/><net_sink comp="619" pin=5"/></net>

<net id="638"><net_src comp="132" pin="2"/><net_sink comp="619" pin=6"/></net>

<net id="639"><net_src comp="98" pin="0"/><net_sink comp="619" pin=7"/></net>

<net id="640"><net_src comp="126" pin="2"/><net_sink comp="619" pin=8"/></net>

<net id="641"><net_src comp="100" pin="0"/><net_sink comp="619" pin=9"/></net>

<net id="642"><net_src comp="411" pin="1"/><net_sink comp="619" pin=10"/></net>

<net id="647"><net_src comp="405" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="653"><net_src comp="86" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="102" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="658"><net_src comp="648" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="665"><net_src comp="86" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="104" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="670"><net_src comp="660" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="675"><net_src comp="672" pin="1"/><net_sink comp="332" pin=4"/></net>

<net id="679"><net_src comp="676" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="685"><net_src comp="86" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="82" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="690"><net_src comp="680" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="697"><net_src comp="86" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="106" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="702"><net_src comp="692" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="707"><net_src comp="704" pin="1"/><net_sink comp="332" pin=4"/></net>

<net id="711"><net_src comp="708" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="717"><net_src comp="86" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="108" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="722"><net_src comp="712" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="729"><net_src comp="86" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="110" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="734"><net_src comp="724" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="739"><net_src comp="736" pin="1"/><net_sink comp="332" pin=4"/></net>

<net id="743"><net_src comp="740" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="747"><net_src comp="122" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="750"><net_src comp="744" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="757"><net_src comp="411" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="760"><net_src comp="754" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="761"><net_src comp="754" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="762"><net_src comp="754" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="763"><net_src comp="754" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="767"><net_src comp="499" pin="11"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="772"><net_src comp="523" pin="11"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="777"><net_src comp="547" pin="11"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="782"><net_src comp="571" pin="11"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="787"><net_src comp="595" pin="11"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="792"><net_src comp="619" pin="11"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="740" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: W1_out | {1 2 3 4 }
 - Input state : 
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_out | {}
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_0_0_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_0_1_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_0_2_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_0_3_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_1_0_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_1_1_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_1_2_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_1_3_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_2_0_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_2_1_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_2_2_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_2_3_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_3_0_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_3_1_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_3_2_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_3_3_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_4_0_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_4_1_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_4_2_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_4_3_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_5_0_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_5_1_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_5_2_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_5_3_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_6_0_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_6_1_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_6_2_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_6_3_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_7_0_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_7_1_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_7_2_load | {1 }
	Port: train_step_Pipeline_VITIS_LOOP_136_1 : W1_7_3_load | {1 }
  - Chain level:
	State 1
		store_ln136 : 1
		j_2 : 1
		icmp_ln136 : 2
		add_ln136 : 2
		br_ln136 : 3
		trunc_ln136 : 2
		tmp_8 : 3
		zext_ln138 : 4
		W1_out_addr : 5
		tmp_9 : 3
		zext_ln138_1 : 4
		W1_out_addr_1 : 5
		tmp : 3
		tmp_cast : 4
		tmp_1 : 3
		tmp_1_cast : 4
		tmp_2 : 3
		tmp_3 : 3
		tmp_4 : 3
		tmp_5 : 3
		tmp_6 : 3
		tmp_7 : 3
		store_ln138 : 6
		store_ln138 : 6
		store_ln136 : 3
	State 2
		zext_ln138_2 : 1
		W1_out_addr_2 : 2
		zext_ln138_3 : 1
		W1_out_addr_3 : 2
		store_ln138 : 3
		store_ln138 : 3
	State 3
		zext_ln138_4 : 1
		W1_out_addr_4 : 2
		zext_ln138_5 : 1
		W1_out_addr_5 : 2
		store_ln138 : 3
		store_ln138 : 3
	State 4
		zext_ln138_6 : 1
		W1_out_addr_6 : 2
		zext_ln138_7 : 1
		W1_out_addr_7 : 2
		store_ln138 : 3
		store_ln138 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |          tmp_fu_441          |    0    |    17   |
|          |         tmp_1_fu_470         |    0    |    17   |
|          |         tmp_2_fu_499         |    0    |    17   |
| sparsemux|         tmp_3_fu_523         |    0    |    17   |
|          |         tmp_4_fu_547         |    0    |    17   |
|          |         tmp_5_fu_571         |    0    |    17   |
|          |         tmp_6_fu_595         |    0    |    17   |
|          |         tmp_7_fu_619         |    0    |    17   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln136_fu_399      |    0    |    11   |
|----------|------------------------------|---------|---------|
|    add   |       add_ln136_fu_405       |    0    |    11   |
|----------|------------------------------|---------|---------|
|          | W1_7_3_load_read_read_fu_126 |    0    |    0    |
|          | W1_7_2_load_read_read_fu_132 |    0    |    0    |
|          | W1_7_1_load_read_read_fu_138 |    0    |    0    |
|          | W1_7_0_load_read_read_fu_144 |    0    |    0    |
|          | W1_6_3_load_read_read_fu_150 |    0    |    0    |
|          | W1_6_2_load_read_read_fu_156 |    0    |    0    |
|          | W1_6_1_load_read_read_fu_162 |    0    |    0    |
|          | W1_6_0_load_read_read_fu_168 |    0    |    0    |
|          | W1_5_3_load_read_read_fu_174 |    0    |    0    |
|          | W1_5_2_load_read_read_fu_180 |    0    |    0    |
|          | W1_5_1_load_read_read_fu_186 |    0    |    0    |
|          | W1_5_0_load_read_read_fu_192 |    0    |    0    |
|          | W1_4_3_load_read_read_fu_198 |    0    |    0    |
|          | W1_4_2_load_read_read_fu_204 |    0    |    0    |
|          | W1_4_1_load_read_read_fu_210 |    0    |    0    |
|   read   | W1_4_0_load_read_read_fu_216 |    0    |    0    |
|          | W1_3_3_load_read_read_fu_222 |    0    |    0    |
|          | W1_3_2_load_read_read_fu_228 |    0    |    0    |
|          | W1_3_1_load_read_read_fu_234 |    0    |    0    |
|          | W1_3_0_load_read_read_fu_240 |    0    |    0    |
|          | W1_2_3_load_read_read_fu_246 |    0    |    0    |
|          | W1_2_2_load_read_read_fu_252 |    0    |    0    |
|          | W1_2_1_load_read_read_fu_258 |    0    |    0    |
|          | W1_2_0_load_read_read_fu_264 |    0    |    0    |
|          | W1_1_3_load_read_read_fu_270 |    0    |    0    |
|          | W1_1_2_load_read_read_fu_276 |    0    |    0    |
|          | W1_1_1_load_read_read_fu_282 |    0    |    0    |
|          | W1_1_0_load_read_read_fu_288 |    0    |    0    |
|          | W1_0_3_load_read_read_fu_294 |    0    |    0    |
|          | W1_0_2_load_read_read_fu_300 |    0    |    0    |
|          | W1_0_1_load_read_read_fu_306 |    0    |    0    |
|          | W1_0_0_load_read_read_fu_312 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln136_fu_411      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_8_fu_415         |    0    |    0    |
|          |         tmp_9_fu_428         |    0    |    0    |
|          |         tmp_s_fu_648         |    0    |    0    |
|bitconcatenate|         tmp_10_fu_660        |    0    |    0    |
|          |         tmp_11_fu_680        |    0    |    0    |
|          |         tmp_12_fu_692        |    0    |    0    |
|          |         tmp_13_fu_712        |    0    |    0    |
|          |         tmp_14_fu_724        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln138_fu_423      |    0    |    0    |
|          |      zext_ln138_1_fu_436     |    0    |    0    |
|          |      zext_ln138_2_fu_655     |    0    |    0    |
|   zext   |      zext_ln138_3_fu_667     |    0    |    0    |
|          |      zext_ln138_4_fu_687     |    0    |    0    |
|          |      zext_ln138_5_fu_699     |    0    |    0    |
|          |      zext_ln138_6_fu_719     |    0    |    0    |
|          |      zext_ln138_7_fu_731     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        tmp_cast_fu_465       |    0    |    0    |
|          |       tmp_1_cast_fu_494      |    0    |    0    |
|          |       tmp_2_cast_fu_672      |    0    |    0    |
|   sext   |       tmp_3_cast_fu_676      |    0    |    0    |
|          |       tmp_4_cast_fu_704      |    0    |    0    |
|          |       tmp_5_cast_fu_708      |    0    |    0    |
|          |       tmp_6_cast_fu_736      |    0    |    0    |
|          |       sext_ln138_fu_740      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   158   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     j_reg_744     |    3   |
|   tmp_2_reg_764   |    2   |
|   tmp_3_reg_769   |    2   |
|   tmp_4_reg_774   |    2   |
|   tmp_5_reg_779   |    2   |
|   tmp_6_reg_784   |    2   |
|   tmp_7_reg_789   |    2   |
|trunc_ln136_reg_754|    2   |
+-------------------+--------+
|       Total       |   17   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_332 |  p0  |   4  |   5  |   20   ||    0    ||    17   |
| grp_access_fu_332 |  p1  |   4  |   8  |   32   ||    0    ||    17   |
| grp_access_fu_332 |  p2  |   4  |   0  |    0   ||    0    ||    17   |
| grp_access_fu_332 |  p4  |   4  |   5  |   20   ||    0    ||    17   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   72   || 6.69943 ||    0    ||    68   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   158  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    0   |   68   |
|  Register |    -   |   17   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   17   |   226  |
+-----------+--------+--------+--------+
