set_false_path -to [get_pins [list uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/GEN_NIDRU.NIDRU/nidru_rst_sync/data_sync/D \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/GEN_NIDRU.NIDRU/nidru_rst_sync/data_sync_reg/D \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/SYNC_FRZ_INPUT/data_sync/D \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/SYNC_FRZ_INPUT/data_sync_reg/D \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/SYNC_FRZ_INPUT/data_sync/D \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/SYNC_FRZ_INPUT/data_sync_reg/D \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/SYNC_TXRESETDONE_SYNC/data_sync/D \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/SYNC_TXRESETDONE_SYNC/data_sync_reg/D \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rcv_st352_always_axi2rxclk/data_sync_reg[0][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rcv_st352_always_axi2rxclk/data_sync_reg[1][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rcv_st352_always_axi2rxclk/data_sync_reg[2][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_clr_errcnt_axi2sys/req_sync_to_out_clk/data_sync_reg[0][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_clr_errcnt_axi2sys/req_sync_to_out_clk/data_sync_reg[1][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_clr_errcnt_axi2sys/req_sync_to_out_clk/data_sync_reg[2][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][10]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][11]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][12]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][13]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][14]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][15]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][16]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][17]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][18]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][19]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][20]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][21]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][22]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][23]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][24]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][25]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][26]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][27]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][28]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][29]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][30]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][31]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][3]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][4]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][5]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][6]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][7]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][8]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][9]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][10]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][11]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][12]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][13]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][14]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][15]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][16]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][17]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][18]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][19]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][20]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][21]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][22]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][23]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][24]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][25]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][26]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][27]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][28]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][29]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][30]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][31]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][3]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][4]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][5]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][6]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][7]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][8]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][9]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][10]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][11]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][12]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][13]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][14]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][15]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][16]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][17]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][18]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][19]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][20]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][21]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][22]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][23]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][24]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][25]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][26]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][27]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][28]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][29]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][30]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][31]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][3]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][4]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][5]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][6]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][7]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][8]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][9]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_in_axi4s_overflow_sync2axi/data_sync_reg[0][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_in_axi4s_overflow_sync2axi/data_sync_reg[1][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_in_axi4s_overflow_sync2axi/data_sync_reg[2][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_in_axi4s_underflow_sync2axi/data_sync_reg[0][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_in_axi4s_underflow_sync2axi/data_sync_reg[1][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_in_axi4s_underflow_sync2axi/data_sync_reg[2][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_lock_st352_vld_int_sys2axi/req_sync_to_out_clk/data_sync_reg[0][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_lock_st352_vld_int_sys2axi/req_sync_to_out_clk/data_sync_reg[1][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_lock_st352_vld_int_sys2axi/req_sync_to_out_clk/data_sync_reg[2][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_int_sys2axi/req_sync_to_out_clk/data_sync_reg[0][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_int_sys2axi/req_sync_to_out_clk/data_sync_reg[1][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_int_sys2axi/req_sync_to_out_clk/data_sync_reg[2][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_unlock_int_sys2axi/req_sync_to_out_clk/data_sync_reg[0][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_unlock_int_sys2axi/req_sync_to_out_clk/data_sync_reg[1][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_unlock_int_sys2axi/req_sync_to_out_clk/data_sync_reg[2][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/rx_fabric_rst_sync2axis_clk/data_sync_reg[0][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/rx_fabric_rst_sync2axis_clk/data_sync_reg[1][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/rx_fabric_rst_sync2axis_clk/data_sync_reg[2][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/rx_rst_int_sync2sys/data_sync_reg[0][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/rx_rst_int_sync2sys/data_sync_reg[1][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/rx_rst_int_sync2sys/data_sync_reg[2][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][10]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][11]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][12]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][13]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][14]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][15]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][16]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][17]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][18]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][19]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][20]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][21]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][22]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][23]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][24]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][25]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][26]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][27]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][28]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][29]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][30]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][31]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][3]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][4]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][5]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][6]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][7]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][8]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][9]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][10]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][11]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][12]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][13]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][14]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][15]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][16]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][17]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][18]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][19]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][20]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][21]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][22]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][23]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][24]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][25]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][26]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][27]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][28]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][29]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][30]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][31]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][3]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][4]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][5]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][6]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][7]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][8]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][9]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][10]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][11]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][12]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][13]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][14]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][15]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][16]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][17]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][18]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][19]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][20]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][21]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][22]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][23]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][24]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][25]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][26]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][27]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][28]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][29]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][30]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][31]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][3]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][4]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][5]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][6]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][7]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][8]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][9]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/vid_in_axi4s_module_enable_sync2axis_clk/data_sync_reg[0][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/vid_in_axi4s_module_enable_sync2axis_clk/data_sync_reg[1][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/vid_in_axi4s_module_enable_sync2axis_clk/data_sync_reg[2][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/vid_in_axi4s_module_enable_sync2sys/data_sync_reg[0][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/vid_in_axi4s_module_enable_sync2sys/data_sync_reg[1][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/vid_in_axi4s_module_enable_sync2sys/data_sync_reg[2][0]/D}]]
set_false_path -to [get_pins [list {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/D} \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/rx_m_sync1_cdc_to_reg/D \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/rx_mode_sync1_cdc_to_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/rx_mode_sync1_cdc_to_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/rx_mode_sync1_cdc_to_reg[2]/D} \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/tx_m_sync1_cdc_to_reg_reg/D \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/tx_mode_sync1_cdc_to_reg_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/tx_mode_sync1_cdc_to_reg_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/tx_mode_sync1_cdc_to_reg_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[10]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[11]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[12]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[13]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[14]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[15]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[3]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[4]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[5]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[6]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[7]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[8]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[9]/D}]]
set_false_path -to [get_pins [list {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/tx_rst_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/tx_rst_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/tx_rst_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync2_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync3_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/D[1]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/D[0]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/D[1]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/D[0]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync2_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync3_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync2_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync3_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_sync2_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_sync3_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_sync2_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_sync3_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_sync2_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_sync3_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_sync2_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_sync3_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_sync2_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_sync3_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_sync2_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_sync3_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_sync2_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_sync3_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync2_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync3_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync3_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync2_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync3_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/D} \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/GEN_NIDRU.NIDRU/nidru_rst_sync/data_sync/D \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/GEN_NIDRU.NIDRU/nidru_rst_sync/data_sync_reg/D \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/rx_m_sync1_cdc_to_reg/D \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/rx_m_sync2_reg_reg/D \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/rx_mode_sync1_cdc_to_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/rx_mode_sync1_cdc_to_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/rx_mode_sync1_cdc_to_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/rx_mode_sync2_reg_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/rx_mode_sync2_reg_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/rx_mode_sync2_reg_reg[2]/D} \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/SYNC_FRZ_INPUT/data_sync/D \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/SYNC_FRZ_INPUT/data_sync_reg/D \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/tx_m_sync1_cdc_to_reg_reg/D \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/tx_m_sync2_reg_reg/D \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/tx_mode_sync1_cdc_to_reg_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/tx_mode_sync1_cdc_to_reg_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/tx_mode_sync1_cdc_to_reg_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/tx_mode_sync2_reg_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/tx_mode_sync2_reg_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/tx_mode_sync2_reg_reg[2]/D} \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/SYNC_FRZ_INPUT/data_sync/D \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/SYNC_FRZ_INPUT/data_sync_reg/D \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/SYNC_TXRESETDONE_SYNC/data_sync/D \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/SYNC_TXRESETDONE_SYNC/data_sync_reg/D \
          uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_frmbuf_wr_0/inst/ap_sync_reg_AXIvideo2MultiPixStr_U0_ap_ready_reg/D \
          uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_frmbuf_wr_0/inst/ap_sync_reg_Block_proc1745_U0_ap_ready_reg/D \
          uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_proc_ss_0/inst/hsc/inst/ap_sync_reg_AXIvideo2MultiPixStr_U0_ap_ready_reg/D \
          uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_proc_ss_0/inst/hsc/inst/ap_sync_reg_hscale_core_polyphas_U0_ap_ready_reg/D \
          uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_proc_ss_0/inst/hsc/inst/ap_sync_reg_v_hscaler_entry401_U0_ap_ready_reg/D \
          uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_proc_ss_0/inst/vsc/inst/ap_sync_reg_AXIvideo2MultiPixStr_U0_ap_ready_reg/D \
          uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_proc_ss_0/inst/vsc/inst/ap_sync_reg_Block_crit_edge910_U0_ap_ready_reg/D \
          uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_proc_ss_0/inst/vsc/inst/ap_sync_reg_vscale_core_polyphas_U0_ap_ready_reg/D \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/D[11]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/D[10]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/D[9]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/D[8]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/D[7]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/D[6]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/D[5]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/D[4]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/D[3]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/D[2]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/D[1]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/D[0]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[10]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[11]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[12]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[13]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[14]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[15]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[3]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[4]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[5]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[6]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[7]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[8]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[9]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[10]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[11]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[12]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[13]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[14]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[15]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[3]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[4]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[5]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[6]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[7]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[8]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[9]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[10]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[11]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[12]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[13]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[14]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[15]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[3]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[4]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[5]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[6]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[7]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[8]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[9]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_en_axi2sys/D[12]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_en_axi2sys/D[11]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_en_axi2sys/D[10]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_en_axi2sys/D[9]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_en_axi2sys/D[8]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_en_axi2sys/D[7]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_en_axi2sys/D[6]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_en_axi2sys/D[5]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_en_axi2sys/D[4]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_en_axi2sys/D[3]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_en_axi2sys/D[2]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_en_axi2sys/D[1]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_en_axi2sys/D[0]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/D[9]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/D[8]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/D[7]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/D[6]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/D[5]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/D[4]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/D[3]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/D[2]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/D[1]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/D[0]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[31]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[30]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[29]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[28]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[27]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[26]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[25]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[24]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[23]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[22]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[21]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[20]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[19]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[18]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[17]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[16]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[15]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[14]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[13]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[12]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[11]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[10]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[9]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[8]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[7]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[6]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[5]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[4]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[3]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[2]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[1]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/D[0]} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/ack_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/ack_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/ack_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/req_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/req_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/req_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/ack_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/ack_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/ack_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/req_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/req_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/req_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rcv_st352_always_axi2rxclk/data_sync_reg[0][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rcv_st352_always_axi2rxclk/data_sync_reg[1][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rcv_st352_always_axi2rxclk/data_sync_reg[2][0]/D} \
          uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_clr_errcnt_axi2sys/req_synced_d1_reg/D \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_clr_errcnt_axi2sys/req_sync_to_out_clk/data_sync_reg[0][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_clr_errcnt_axi2sys/req_sync_to_out_clk/data_sync_reg[1][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_clr_errcnt_axi2sys/req_sync_to_out_clk/data_sync_reg[2][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_en_axi2sys/ack_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_en_axi2sys/ack_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_en_axi2sys/ack_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_en_axi2sys/req_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_en_axi2sys/req_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_en_axi2sys/req_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_sys2axi/ack_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_sys2axi/ack_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_sys2axi/ack_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_sys2axi/req_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_sys2axi/req_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_sys2axi/req_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_sts_sys2axi/ack_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_sts_sys2axi/ack_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_sts_sys2axi/ack_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_sts_sys2axi/req_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_sts_sys2axi/req_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_sts_sys2axi/req_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_0_sys2axi/ack_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_0_sys2axi/ack_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_0_sys2axi/ack_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_0_sys2axi/req_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_0_sys2axi/req_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_0_sys2axi/req_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_10_sys2axi/ack_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_10_sys2axi/ack_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_10_sys2axi/ack_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_10_sys2axi/req_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_10_sys2axi/req_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_10_sys2axi/req_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_11_sys2axi/ack_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_11_sys2axi/ack_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_11_sys2axi/ack_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_11_sys2axi/req_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_11_sys2axi/req_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_11_sys2axi/req_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_12_sys2axi/ack_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_12_sys2axi/ack_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_12_sys2axi/ack_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_12_sys2axi/req_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_12_sys2axi/req_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_12_sys2axi/req_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_13_sys2axi/ack_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_13_sys2axi/ack_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_13_sys2axi/ack_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_13_sys2axi/req_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_13_sys2axi/req_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_13_sys2axi/req_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_14_sys2axi/ack_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_14_sys2axi/ack_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_14_sys2axi/ack_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_14_sys2axi/req_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_14_sys2axi/req_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_14_sys2axi/req_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_15_sys2axi/ack_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_15_sys2axi/ack_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_15_sys2axi/ack_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_15_sys2axi/req_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_15_sys2axi/req_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_15_sys2axi/req_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_1_sys2axi/ack_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_1_sys2axi/ack_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_1_sys2axi/ack_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_1_sys2axi/req_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_1_sys2axi/req_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_1_sys2axi/req_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_2_sys2axi/ack_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_2_sys2axi/ack_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_2_sys2axi/ack_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_2_sys2axi/req_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_2_sys2axi/req_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_2_sys2axi/req_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_3_sys2axi/ack_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_3_sys2axi/ack_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_3_sys2axi/ack_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_3_sys2axi/req_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_3_sys2axi/req_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_3_sys2axi/req_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_4_sys2axi/ack_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_4_sys2axi/ack_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_4_sys2axi/ack_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_4_sys2axi/req_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_4_sys2axi/req_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_4_sys2axi/req_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_5_sys2axi/ack_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_5_sys2axi/ack_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_5_sys2axi/ack_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_5_sys2axi/req_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_5_sys2axi/req_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_5_sys2axi/req_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_6_sys2axi/ack_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_6_sys2axi/ack_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_6_sys2axi/ack_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_6_sys2axi/req_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_6_sys2axi/req_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_6_sys2axi/req_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_7_sys2axi/ack_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_7_sys2axi/ack_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_7_sys2axi/ack_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_7_sys2axi/req_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_7_sys2axi/req_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_7_sys2axi/req_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_8_sys2axi/ack_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_8_sys2axi/ack_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_8_sys2axi/ack_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_8_sys2axi/req_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_8_sys2axi/req_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_8_sys2axi/req_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_9_sys2axi/ack_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_9_sys2axi/ack_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_9_sys2axi/ack_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_9_sys2axi/req_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_9_sys2axi/req_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_9_sys2axi/req_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/ack_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/ack_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/ack_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/req_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/req_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/req_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_ctrl_sync2sys/ack_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_ctrl_sync2sys/ack_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_ctrl_sync2sys/ack_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_ctrl_sync2sys/req_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_ctrl_sync2sys/req_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_ctrl_sync2sys/req_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_sts_sync2axi/ack_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_sts_sync2axi/ack_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_sts_sync2axi/ack_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_sts_sync2axi/req_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_sts_sync2axi/req_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_sts_sync2axi/req_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][10]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][11]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][12]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][13]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][14]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][15]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][16]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][17]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][18]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][19]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][20]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][21]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][22]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][23]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][24]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][25]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][26]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][27]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][28]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][29]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][30]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][31]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][3]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][4]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][5]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][6]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][7]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][8]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][9]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][10]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][11]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][12]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][13]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][14]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][15]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][16]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][17]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][18]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][19]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][20]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][21]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][22]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][23]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][24]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][25]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][26]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][27]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][28]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][29]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][30]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][31]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][3]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][4]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][5]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][6]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][7]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][8]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][9]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][10]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][11]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][12]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][13]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][14]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][15]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][16]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][17]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][18]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][19]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][20]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][21]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][22]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][23]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][24]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][25]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][26]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][27]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][28]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][29]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][30]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][31]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][3]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][4]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][5]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][6]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][7]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][8]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][9]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/ack_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/ack_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/ack_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/req_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/req_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/req_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_in_axi4s_overflow_sync2axi/data_sync_reg[0][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_in_axi4s_overflow_sync2axi/data_sync_reg[1][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_in_axi4s_overflow_sync2axi/data_sync_reg[2][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_in_axi4s_underflow_sync2axi/data_sync_reg[0][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_in_axi4s_underflow_sync2axi/data_sync_reg[1][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_in_axi4s_underflow_sync2axi/data_sync_reg[2][0]/D} \
          uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_lock_st352_vld_int_sys2axi/req_synced_d1_reg/D \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_lock_st352_vld_int_sys2axi/req_sync_to_out_clk/data_sync_reg[0][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_lock_st352_vld_int_sys2axi/req_sync_to_out_clk/data_sync_reg[1][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_lock_st352_vld_int_sys2axi/req_sync_to_out_clk/data_sync_reg[2][0]/D} \
          uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_int_sys2axi/req_synced_d1_reg/D \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_int_sys2axi/req_sync_to_out_clk/data_sync_reg[0][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_int_sys2axi/req_sync_to_out_clk/data_sync_reg[1][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_int_sys2axi/req_sync_to_out_clk/data_sync_reg[2][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/ack_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/ack_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/ack_sync_reg[2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/req_sync_reg[0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/req_sync_reg[1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/req_sync_reg[2]/D} \
          uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_unlock_int_sys2axi/req_synced_d1_reg/D \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_unlock_int_sys2axi/req_sync_to_out_clk/data_sync_reg[0][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_unlock_int_sys2axi/req_sync_to_out_clk/data_sync_reg[1][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_unlock_int_sys2axi/req_sync_to_out_clk/data_sync_reg[2][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/rx_fabric_rst_sync2axis_clk/data_sync_reg[0][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/rx_fabric_rst_sync2axis_clk/data_sync_reg[1][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/rx_fabric_rst_sync2axis_clk/data_sync_reg[2][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/rx_rst_int_sync2sys/data_sync_reg[0][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/rx_rst_int_sync2sys/data_sync_reg[1][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/rx_rst_int_sync2sys/data_sync_reg[2][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][10]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][11]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][12]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][13]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][14]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][15]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][16]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][17]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][18]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][19]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][20]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][21]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][22]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][23]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][24]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][25]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][26]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][27]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][28]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][29]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][30]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][31]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][3]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][4]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][5]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][6]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][7]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][8]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][9]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][10]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][11]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][12]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][13]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][14]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][15]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][16]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][17]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][18]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][19]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][20]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][21]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][22]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][23]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][24]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][25]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][26]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][27]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][28]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][29]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][30]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][31]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][3]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][4]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][5]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][6]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][7]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][8]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][9]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][10]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][11]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][12]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][13]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][14]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][15]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][16]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][17]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][18]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][19]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][1]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][20]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][21]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][22]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][23]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][24]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][25]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][26]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][27]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][28]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][29]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][2]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][30]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][31]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][3]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][4]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][5]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][6]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][7]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][8]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][9]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/vid_in_axi4s_module_enable_sync2axis_clk/data_sync_reg[0][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/vid_in_axi4s_module_enable_sync2axis_clk/data_sync_reg[1][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/vid_in_axi4s_module_enable_sync2axis_clk/data_sync_reg[2][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/vid_in_axi4s_module_enable_sync2sys/data_sync_reg[0][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/vid_in_axi4s_module_enable_sync2sys/data_sync_reg[1][0]/D} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/vid_in_axi4s_module_enable_sync2sys/data_sync_reg[2][0]/D} \
          uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_vid_in_axi4s/inst/FORMATTER_INST/v_blank_sync_2_reg/D]]
set_false_path -to [get_pins [list {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/CE} \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/rx_m_sync1_cdc_to_reg/CE \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/rx_mode_sync1_cdc_to_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/rx_mode_sync1_cdc_to_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/rx_mode_sync1_cdc_to_reg[2]/CE} \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/tx_m_sync1_cdc_to_reg_reg/CE \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/tx_mode_sync1_cdc_to_reg_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/tx_mode_sync1_cdc_to_reg_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/tx_mode_sync1_cdc_to_reg_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[10]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[11]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[12]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[13]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[14]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[15]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[3]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[4]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[5]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[6]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[7]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[8]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[9]/CE}]]
set_false_path -to [get_pins [list {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/tx_rst_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/tx_rst_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/tx_rst_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync2_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync3_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync2_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync3_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync2_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync3_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_sync2_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_sync3_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_sync2_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_sync3_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_sync2_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_sync3_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_sync2_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_sync3_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_sync2_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_sync3_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_sync2_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_sync3_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_sync2_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_sync3_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync2_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync3_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync3_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync2_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync3_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gt_channel_gthe4_inst.uhdsdi_link/inst/gen_gtwizard_gthe4_top.uhdsdi_gtwiz_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/CE} \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/GEN_NIDRU.NIDRU/nidru_rst_sync/data_sync/CE \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/GEN_NIDRU.NIDRU/nidru_rst_sync/data_sync_reg/CE \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/rx_m_sync1_cdc_to_reg/CE \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/rx_m_sync2_reg_reg/CE \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/rx_mode_sync1_cdc_to_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/rx_mode_sync1_cdc_to_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/rx_mode_sync1_cdc_to_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/rx_mode_sync2_reg_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/rx_mode_sync2_reg_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/rx_mode_sync2_reg_reg[2]/CE} \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/SYNC_FRZ_INPUT/data_sync/CE \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/RXCTRL/SYNC_FRZ_INPUT/data_sync_reg/CE \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/tx_m_sync1_cdc_to_reg_reg/CE \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/tx_m_sync2_reg_reg/CE \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/tx_mode_sync1_cdc_to_reg_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/tx_mode_sync1_cdc_to_reg_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/tx_mode_sync1_cdc_to_reg_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/tx_mode_sync2_reg_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/tx_mode_sync2_reg_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/tx_mode_sync2_reg_reg[2]/CE} \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/SYNC_FRZ_INPUT/data_sync/CE \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/SYNC_FRZ_INPUT/data_sync_reg/CE \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/SYNC_TXRESETDONE_SYNC/data_sync/CE \
          uhdsdi_demo/i_system_basic/system_basic_i/compact_gt_wrapper/compact_gt/uhdsdi_gt_0/inst/uhdsdi_ctrl_0/TXCTRL/SYNC_TXRESETDONE_SYNC/data_sync_reg/CE \
          uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_frmbuf_wr_0/inst/ap_sync_reg_AXIvideo2MultiPixStr_U0_ap_ready_reg/CE \
          uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_frmbuf_wr_0/inst/ap_sync_reg_Block_proc1745_U0_ap_ready_reg/CE \
          uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_proc_ss_0/inst/hsc/inst/ap_sync_reg_AXIvideo2MultiPixStr_U0_ap_ready_reg/CE \
          uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_proc_ss_0/inst/hsc/inst/ap_sync_reg_hscale_core_polyphas_U0_ap_ready_reg/CE \
          uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_proc_ss_0/inst/hsc/inst/ap_sync_reg_v_hscaler_entry401_U0_ap_ready_reg/CE \
          uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_proc_ss_0/inst/vsc/inst/ap_sync_reg_AXIvideo2MultiPixStr_U0_ap_ready_reg/CE \
          uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_proc_ss_0/inst/vsc/inst/ap_sync_reg_Block_crit_edge910_U0_ap_ready_reg/CE \
          uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_proc_ss_0/inst/vsc/inst/ap_sync_reg_vscale_core_polyphas_U0_ap_ready_reg/CE \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[10]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[11]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[12]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[13]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[14]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[15]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[3]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[4]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[5]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[6]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[7]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[8]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_last_reg_reg[9]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[10]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[11]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[12]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[13]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[14]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[15]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[3]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[4]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[5]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[6]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[7]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[8]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync1_cdc_to_reg[9]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[10]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[11]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[12]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[13]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[14]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[15]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[3]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[4]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[5]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[6]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[7]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[8]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_crc_err_int_sync2_reg_reg[9]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/ack_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/ack_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/ack_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/req_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/req_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/req_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/ack_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/ack_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/ack_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/req_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/req_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/req_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rcv_st352_always_axi2rxclk/data_sync_reg[0][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rcv_st352_always_axi2rxclk/data_sync_reg[1][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rcv_st352_always_axi2rxclk/data_sync_reg[2][0]/CE} \
          uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_clr_errcnt_axi2sys/req_synced_d1_reg/CE \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_clr_errcnt_axi2sys/req_sync_to_out_clk/data_sync_reg[0][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_clr_errcnt_axi2sys/req_sync_to_out_clk/data_sync_reg[1][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_clr_errcnt_axi2sys/req_sync_to_out_clk/data_sync_reg[2][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_en_axi2sys/ack_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_en_axi2sys/ack_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_en_axi2sys/ack_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_en_axi2sys/req_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_en_axi2sys/req_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_en_axi2sys/req_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_sys2axi/ack_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_sys2axi/ack_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_sys2axi/ack_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_sys2axi/req_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_sys2axi/req_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_errcnt_sys2axi/req_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_sts_sys2axi/ack_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_sts_sys2axi/ack_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_sts_sys2axi/ack_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_sts_sys2axi/req_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_sts_sys2axi/req_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_sts_sys2axi/req_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_0_sys2axi/ack_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_0_sys2axi/ack_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_0_sys2axi/ack_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_0_sys2axi/req_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_0_sys2axi/req_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_0_sys2axi/req_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_10_sys2axi/ack_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_10_sys2axi/ack_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_10_sys2axi/ack_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_10_sys2axi/req_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_10_sys2axi/req_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_10_sys2axi/req_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_11_sys2axi/ack_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_11_sys2axi/ack_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_11_sys2axi/ack_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_11_sys2axi/req_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_11_sys2axi/req_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_11_sys2axi/req_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_12_sys2axi/ack_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_12_sys2axi/ack_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_12_sys2axi/ack_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_12_sys2axi/req_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_12_sys2axi/req_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_12_sys2axi/req_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_13_sys2axi/ack_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_13_sys2axi/ack_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_13_sys2axi/ack_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_13_sys2axi/req_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_13_sys2axi/req_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_13_sys2axi/req_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_14_sys2axi/ack_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_14_sys2axi/ack_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_14_sys2axi/ack_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_14_sys2axi/req_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_14_sys2axi/req_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_14_sys2axi/req_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_15_sys2axi/ack_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_15_sys2axi/ack_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_15_sys2axi/ack_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_15_sys2axi/req_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_15_sys2axi/req_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_15_sys2axi/req_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_1_sys2axi/ack_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_1_sys2axi/ack_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_1_sys2axi/ack_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_1_sys2axi/req_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_1_sys2axi/req_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_1_sys2axi/req_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_2_sys2axi/ack_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_2_sys2axi/ack_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_2_sys2axi/ack_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_2_sys2axi/req_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_2_sys2axi/req_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_2_sys2axi/req_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_3_sys2axi/ack_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_3_sys2axi/ack_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_3_sys2axi/ack_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_3_sys2axi/req_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_3_sys2axi/req_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_3_sys2axi/req_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_4_sys2axi/ack_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_4_sys2axi/ack_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_4_sys2axi/ack_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_4_sys2axi/req_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_4_sys2axi/req_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_4_sys2axi/req_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_5_sys2axi/ack_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_5_sys2axi/ack_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_5_sys2axi/ack_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_5_sys2axi/req_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_5_sys2axi/req_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_5_sys2axi/req_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_6_sys2axi/ack_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_6_sys2axi/ack_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_6_sys2axi/ack_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_6_sys2axi/req_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_6_sys2axi/req_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_6_sys2axi/req_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_7_sys2axi/ack_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_7_sys2axi/ack_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_7_sys2axi/ack_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_7_sys2axi/req_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_7_sys2axi/req_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_7_sys2axi/req_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_8_sys2axi/ack_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_8_sys2axi/ack_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_8_sys2axi/ack_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_8_sys2axi/req_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_8_sys2axi/req_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_8_sys2axi/req_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_9_sys2axi/ack_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_9_sys2axi/ack_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_9_sys2axi/ack_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_9_sys2axi/req_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_9_sys2axi/req_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_9_sys2axi/req_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/ack_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/ack_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/ack_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/req_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/req_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/req_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_ctrl_sync2sys/ack_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_ctrl_sync2sys/ack_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_ctrl_sync2sys/ack_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_ctrl_sync2sys/req_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_ctrl_sync2sys/req_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_ctrl_sync2sys/req_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_sts_sync2axi/ack_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_sts_sync2axi/ack_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_sts_sync2axi/ack_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_sts_sync2axi/req_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_sts_sync2axi/req_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sdi_rx_bridge_sts_sync2axi/req_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][10]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][11]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][12]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][13]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][14]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][15]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][16]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][17]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][18]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][19]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][20]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][21]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][22]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][23]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][24]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][25]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][26]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][27]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][28]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][29]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][30]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][31]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][3]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][4]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][5]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][6]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][7]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][8]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[0][9]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][10]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][11]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][12]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][13]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][14]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][15]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][16]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][17]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][18]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][19]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][20]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][21]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][22]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][23]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][24]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][25]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][26]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][27]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][28]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][29]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][30]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][31]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][3]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][4]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][5]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][6]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][7]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][8]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[1][9]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][10]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][11]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][12]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][13]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][14]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][15]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][16]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][17]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][18]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][19]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][20]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][21]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][22]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][23]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][24]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][25]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][26]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][27]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][28]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][29]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][30]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][31]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][3]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][4]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][5]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][6]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][7]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][8]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.sts_sb_sync2axi/data_sync_reg[2][9]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/ack_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/ack_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/ack_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/req_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/req_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/req_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_in_axi4s_overflow_sync2axi/data_sync_reg[0][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_in_axi4s_overflow_sync2axi/data_sync_reg[1][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_in_axi4s_overflow_sync2axi/data_sync_reg[2][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_in_axi4s_underflow_sync2axi/data_sync_reg[0][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_in_axi4s_underflow_sync2axi/data_sync_reg[1][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_in_axi4s_underflow_sync2axi/data_sync_reg[2][0]/CE} \
          uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_lock_st352_vld_int_sys2axi/req_synced_d1_reg/CE \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_lock_st352_vld_int_sys2axi/req_sync_to_out_clk/data_sync_reg[0][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_lock_st352_vld_int_sys2axi/req_sync_to_out_clk/data_sync_reg[1][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.vid_lock_st352_vld_int_sys2axi/req_sync_to_out_clk/data_sync_reg[2][0]/CE} \
          uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_int_sys2axi/req_synced_d1_reg/CE \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_int_sys2axi/req_sync_to_out_clk/data_sync_reg[0][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_int_sys2axi/req_sync_to_out_clk/data_sync_reg[1][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_int_sys2axi/req_sync_to_out_clk/data_sync_reg[2][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/ack_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/ack_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/ack_sync_reg[2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/req_sync_reg[0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/req_sync_reg[1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/req_sync_reg[2]/CE} \
          uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_unlock_int_sys2axi/req_synced_d1_reg/CE \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_unlock_int_sys2axi/req_sync_to_out_clk/data_sync_reg[0][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_unlock_int_sys2axi/req_sync_to_out_clk/data_sync_reg[1][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_unlock_int_sys2axi/req_sync_to_out_clk/data_sync_reg[2][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/rx_fabric_rst_sync2axis_clk/data_sync_reg[0][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/rx_fabric_rst_sync2axis_clk/data_sync_reg[1][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/rx_fabric_rst_sync2axis_clk/data_sync_reg[2][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/rx_rst_int_sync2sys/data_sync_reg[0][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/rx_rst_int_sync2sys/data_sync_reg[1][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/rx_rst_int_sync2sys/data_sync_reg[2][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][10]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][11]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][12]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][13]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][14]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][15]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][16]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][17]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][18]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][19]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][20]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][21]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][22]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][23]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][24]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][25]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][26]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][27]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][28]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][29]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][30]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][31]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][3]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][4]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][5]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][6]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][7]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][8]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[0][9]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][10]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][11]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][12]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][13]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][14]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][15]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][16]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][17]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][18]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][19]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][20]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][21]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][22]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][23]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][24]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][25]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][26]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][27]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][28]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][29]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][30]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][31]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][3]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][4]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][5]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][6]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][7]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][8]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[1][9]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][10]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][11]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][12]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][13]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][14]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][15]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][16]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][17]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][18]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][19]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][1]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][20]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][21]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][22]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][23]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][24]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][25]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][26]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][27]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][28]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][29]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][2]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][30]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][31]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][3]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][4]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][5]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][6]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][7]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][8]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/sts_sb_sync2sys/data_sync_reg[2][9]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/vid_in_axi4s_module_enable_sync2axis_clk/data_sync_reg[0][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/vid_in_axi4s_module_enable_sync2axis_clk/data_sync_reg[1][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/vid_in_axi4s_module_enable_sync2axis_clk/data_sync_reg[2][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/vid_in_axi4s_module_enable_sync2sys/data_sync_reg[0][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/vid_in_axi4s_module_enable_sync2sys/data_sync_reg[1][0]/CE} \
          {uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_smpte_uhdsdi_rx/inst/vid_in_axi4s_module_enable_sync2sys/data_sync_reg[2][0]/CE} \
          uhdsdi_demo/i_system_basic/system_basic_i/sdi_rx_input/v_smpte_uhdsdi_rx_ss/inst/v_vid_in_axi4s/inst/FORMATTER_INST/v_blank_sync_2_reg/CE]]
#------------------------------------------------------------------------------
#   ____  ____
#  /   /\/   /
# /___/  \  /    Vendor: Xilinx
# \   \   \/     Version: $Revision: #1 $
# #  /   /         Filename: $File: zcu102_uhdsdi_demo.xdc $
# /___/   /\     Timestamp: $DateTime: 2014/04/16
# \   \  /
#  \___\/\___ #
# Description:
#   This is the Vivado constraints file defining the location of all pins used
#   in the zcu106 SDI demo.
#------------------------------------------------------------------------------

# Clock Constraints
#300MHz system clock
#USER_SI570_P/N
#set_property IOSTANDARD DIFF_SSTL12 [get_ports SYSCLK_300_P]
##set_property PACKAGE_PIN AH12 [get_ports SYSCLK_300_P]
#set_property PACKAGE_PIN AJ12 [get_ports SYSCLK_300_N]
#set_property IOSTANDARD DIFF_SSTL12 [get_ports SYSCLK_300_N]

#CLK_125MHz
#set_property IOSTANDARD LVDS [get_ports SYSCLK_300_P]
#set_property IOSTANDARD LVDS [get_ports SYSCLK_300_N]
#set_property PACKAGE_PIN H9 [get_ports SYSCLK_300_P]
#set_property PACKAGE_PIN G9 [get_ports SYSCLK_300_N]


##Reset Bank 34 CPU_RESET
#set_property PACKAGE_PIN G13 [get_ports CPU_RESET]
#set_property IOSTANDARD LVCMOS18 [get_ports CPU_RESET]
#set_false_path -from [get_ports CPU_RESET]

# False path constraint for synchronizer
set_false_path -to [get_pins -hier *data_sync*/D]
set_false_path -to [get_pins -hier *_sync1*/D]
set_false_path -to [get_pins -hier *_sync*/D]
set_false_path -to [get_pins -hier *_sync1*/CE]
set_false_path -to [get_pins -hier *_sync*/CE]

#USER_MGT_SI570 (default 156.2Mhz,pls program it to 148.5Mhz)
set_property PACKAGE_PIN U9 [get_ports USER_MGT_SI570_CLOCK1_C_N]
set_property PACKAGE_PIN U10 [get_ports USER_MGT_SI570_CLOCK1_C_P]

#SDI TX/RX
set_property PACKAGE_PIN AC2 [get_ports gtrxp]
set_property PACKAGE_PIN AC1 [get_ports gtrxn]
set_property PACKAGE_PIN AC6 [get_ports gttxp]
set_property PACKAGE_PIN AC5 [get_ports gttxn]

##27 MHz Clock
#set_property IOSTANDARD LVDS [get_ports FMC_HPC_CLK0_M2C_N]
#set_property PACKAGE_PIN AE7 [get_ports FMC_HPC_CLK0_M2C_P]
#set_property PACKAGE_PIN AF7 [get_ports FMC_HPC_CLK0_M2C_N]
#set_property IOSTANDARD LVDS [get_ports FMC_HPC_CLK0_M2C_P]

#148.5 MHz Clock
#set_property PACKAGE_PIN G28 [get_ports FMC_HPC_GBTCLK0_M2C_C_N]
#set_property PACKAGE_PIN G27 [get_ports FMC_HPC_GBTCLK0_M2C_C_P]

#148.35 MHz Clock
#set_property PACKAGE_PIN E28 [get_ports FMC_HPC_GBTCLK1_M2C_C_N]
#set_property PACKAGE_PIN E27 [get_ports FMC_HPC_GBTCLK1_M2C_C_P]


# LEDs
set_property PACKAGE_PIN AL11 [get_ports GPIO_LED_0_LS]
set_property IOSTANDARD LVCMOS12 [get_ports GPIO_LED_0_LS]
set_property PACKAGE_PIN AL13 [get_ports GPIO_LED_1_LS]
set_property IOSTANDARD LVCMOS12 [get_ports GPIO_LED_1_LS]
set_property PACKAGE_PIN AK13 [get_ports GPIO_LED_2_LS]
set_property IOSTANDARD LVCMOS12 [get_ports GPIO_LED_2_LS]
set_property PACKAGE_PIN AP8 [get_ports GPIO_LED_3_LS]
set_property IOSTANDARD LVCMOS12 [get_ports GPIO_LED_3_LS]
set_property PACKAGE_PIN AM8 [get_ports GPIO_LED_4_LS]
set_property IOSTANDARD LVCMOS12 [get_ports GPIO_LED_4_LS]
set_property PACKAGE_PIN AM9 [get_ports GPIO_LED_5_LS]
set_property IOSTANDARD LVCMOS12 [get_ports GPIO_LED_5_LS]
set_property PACKAGE_PIN AM10 [get_ports GPIO_LED_6_LS]
set_property IOSTANDARD LVCMOS12 [get_ports GPIO_LED_6_LS]
set_property PACKAGE_PIN AM11 [get_ports GPIO_LED_7_LS]
set_property IOSTANDARD LVCMOS12 [get_ports GPIO_LED_7_LS]



