/* hifone */
#ifndef __HI_CHIP_REGS_H__
#define __HI_CHIP_REGS_H__

#define REG_BASE_SCTL                   0xF8000000

#define REG_BASE_TIMER01                0xF8002000
#define REG_BASE_TIMER23                0xF8A29000
#define REG_BASE_TIMER45                0xF8A2A000
#define REG_BASE_TIMER67                0xF8A2B000

#define REG_BASE_GPIO5                  0xF8004000

#define REG_BASE_CRG                    0xF8A22000

#define REG_BASE_UART0                  0xF8B00000
#define REG_BASE_UART1                  0xF8006000
#define REG_BASE_UART2                  0xF8B02000
#define REG_BASE_UART3                  0xF8B03000
#define REG_BASE_UART4                  0xF8B04000
#define REG_BASE_PERI_CTRL              0xF8A20000
#define REG_BASE_WDG0                   0xF8A2C000
#define REG_BASE_WDG1                   0xF8A2D000
#define REG_BASE_IO_CONFIG              0xF8A21000
#define MEM_BASE_NAND                   0xFE000000
#define MEM_BASE_SPI                    0xFA000000
#define MEM_BASE_SPI_NAND               0xFC000000
#define REG_BASE_NANDC                  0xF9810000
#define REG_BASE_SFC                    0xF9800000
#define REG_BASE_SPI_NAND               0xF9940000
#define REG_BASE_SATA                   0xF9900000
#define REG_BASE_OHCI                   0XF9880000
#define REG_BASE_OHCI1                  0XF9920000
#define REG_BASE_EHCI                   0XF9890000
#define REG_BASE_EHCI1                  0xf9930000
#define REG_BASE_USB2_DEVICE            0XF98C0000
#define REG_BASE_SF                     0XF9840000
#define REG_BASE_MCI                    0xF9830000
#define REG_BASE_GPIO0                  0xF8B20000
#define REG_BASE_GPIO5                  0xF8004000
#define GPIO_SIZE                       (0x1000)
#define MAX_GPIO_NUMS                   (18)

#define REG_OTP_CTRL                    0xF8AB0080
#define REG_OTP_BOOT_SEL                0x04
#define REG_OTP_BOOT_MODE               0x00
#define OTP_BOOT_SEL_OFFSET             18
#define OTP_BOOT_SEL_MASK               (1 << OTP_BOOT_SEL_OFFSET)
//TODO: XXX
#define REG_OTP_ID_WORD                 0xF8AB0128
#define OTP_ID_WORD_VALUE_NORMAL        0x2A13C812
#define OTP_ID_WORD_VALUE_SECURE        0x6EDBE953

#define REG_SC_CTRL                     0x0000
#define REG_SC_SYSRES                   0x0004
#define REG_SC_APLLFREQCTRL0            0x0018
#define REG_SC_APLLFREQCTRL1            0x001C
#define REG_SC_LOW_POWER_CTRL           0x0040
#define REG_SC_IO_REUSE_SEL             0x0044
#define REG_SC_SRST_REQ_CTRL            0x0048
#define REG_SC_CA_RST_CTRL              0x004C
#define REG_SC_WDG_RST_CTRL             0x0050
#define REG_SC_DDRC_DFI_RST_CTRL        0x0054
#define REG_SC_PLLLOCK_STAT             0x0070

#define REG_SC_GEN0                     0x0080
#define REG_SC_GEN1                     0x0084
#define REG_SC_GEN2                     0x0088
#define REG_SC_GEN3                     0x008C
#define REG_SC_GEN4                     0x0090
#define REG_SC_GEN5                     0x0094
#define REG_SC_GEN6                     0x0098
#define REG_SC_GEN7                     0x009C
#define REG_SC_GEN8                     0x00A0
#define REG_SC_GEN9                     0x00A4
#define REG_SC_GEN10                    0x00A8
#define REG_SC_GEN11                    0x00AC
#define REG_SC_GEN12                    0x00B0
#define REG_SC_GEN13                    0x00B4
#define REG_SC_GEN14                    0x00B8
#define REG_SC_GEN15                    0x00BC
#define REG_SC_GEN16                    0x00C0
#define REG_SC_GEN17                    0x00C4
#define REG_SC_GEN18                    0x00C8
#define REG_SC_GEN19                    0x00CC
#define REG_SC_GEN20                    0x00D0
#define REG_SC_GEN21                    0x00D4
#define REG_SC_GEN22                    0x00D8
#define REG_SC_GEN23                    0x00DC
#define REG_SC_GEN24                    0x00E0
#define REG_SC_GEN25                    0x00e4
#define REG_SC_GEN26                    0x00e8
#define REG_SC_GEN27                    0x00ec
#define REG_SC_GEN28                    0x00F0
#define REG_SC_GEN29                    0x00F4
#define REG_SC_GEN30                    0x00F8
#define REG_SC_GEN31                    0x00FC
#define REG_SC_GEN32                    0x0F00
#define REG_SC_GEN33                    0x0F04
#define REG_SC_GEN34                    0x0F08
#define REG_SC_GEN35                    0x0F0C
#define REG_SC_GEN36                    0x0F10
#define REG_SC_GEN37                    0x0F14
#define REG_SC_GEN38                    0x0F18
#define REG_SC_GEN39                    0x0F1C
#define REG_SC_GEN40                    0x0F20
#define REG_SC_GEN41                    0x0F24
#define REG_SC_GEN42                    0x0F28
#define REG_SC_GEN43                    0x0F2C
#define REG_SC_GEN44                    0x0F30
#define REG_SC_GEN45                    0x0F34
#define REG_SC_GEN46                    0x0F38
#define REG_SC_GEN47                    0x0F3C
#define REG_SC_GEN48                    0x0F40
#define REG_SC_GEN49                    0x0F44
#define REG_SC_GEN50                    0x0F48
#define REG_SC_GEN51                    0x0F4C
#define REG_SC_GEN52                    0x0F50
#define REG_SC_GEN53                    0x0F54
#define REG_SC_GEN54                    0x0F58
#define REG_SC_GEN55                    0x0F5C
#define REG_SC_GEN56                    0x0F60
#define REG_SC_GEN57                    0x0F64
#define REG_SC_GEN58                    0x0F68
#define REG_SC_GEN59                    0x0F6C
#define REG_SC_GEN60                    0x0F70
#define REG_SC_GEN61                    0x0F74
#define REG_SC_GEN62                    0x0F78
#define REG_SC_GEN63                    0x0F7C

/* WDG CRG REG */
#define REG_PERI_CRG94                  0x178

/* DDR REG */
#define REG_DDRC_BASE                   0xF8A30000
#define REG_DDR_DMC0_CTRL_SREF          (REG_DDRC_BASE + 0x8000)
#define REG_DDR_DMC1_CTRL_SREF          (REG_DDRC_BASE + 0x9000)
#define REG_DDR_DMC0_CURR_FUNC2         (REG_DDRC_BASE + 0x8298)
#define REG_DDR_DMC1_CURR_FUNC2         (REG_DDRC_BASE + 0x9298)
#define REG_DDR_DMC0_CFG_TIMING2	(REG_DDRC_BASE + 0x8108)
#define REG_DDR_DMC1_CFG_TIMING2	(REG_DDRC_BASE + 0x9108)
#define REG_DDR_PHY0_INITCTRL           (REG_DDRC_BASE + 0xC004)
#define REG_DDR_PHY1_INITCTRL           (REG_DDRC_BASE + 0xE004)

/* Pin Mux REG */
//TODO: XXX
#define REG_BASE_IOSHARE                0xF8A21000

#define REG_IOSHARE_EBI_DQ7             (REG_BASE_IOSHARE + 0x000)
#define REG_IOSHARE_EBI_DQ6             (REG_BASE_IOSHARE + 0x004)
#define REG_IOSHARE_EBI_DQ5             (REG_BASE_IOSHARE + 0x008)
#define REG_IOSHARE_EBI_DQ4             (REG_BASE_IOSHARE + 0x00C)

/* SDIO REG */
#define REG_PERI_CRG39               0x9C
#define REG_PERI_CRG40               0xA0
#define REG_PERI_CRG160              0x280
#define REG_PERI_CRG163              0x28C
#define REG_PERI_CRG164              0x290
#define REG_EMMC_PERI_CRG            REG_PERI_CRG40
#define REG_SDCARD_PERI_CRG          REG_PERI_CRG39

#define SDIO_DRV_PS_MASK             (0x7 << 16)
#define SDIO_SAP_PS_MASK             (0x7 << 12)
#define SDIO_CLK_MASK                (0x7 << 8)

#define SDIO_CLK_MODE                (0x1 << 19)

#define SDIO_DRV_PS_0_0              (0b000 << 16)
#define SDIO_DRV_PS_45_22DOT5        (0b001 << 16)
#define SDIO_DRV_PS_90_45            (0b010 << 16)
#define SDIO_DRV_PS_135_67DOT5       (0b011 << 16)
#define SDIO_DRV_PS_180_90           (0b100 << 16)
#define SDIO_DRV_PS_225_112DOT5      (0b101 << 16)
#define SDIO_DRV_PS_270_145          (0b110 << 16)
#define SDIO_DRV_PS_315_167DOT5      (0b111 << 16)

#define SDIO_SAP_PS_0_0              (0b000 << 12)
#define SDIO_SAP_PS_45_22DOT5        (0b001 << 12)
#define SDIO_SAP_PS_90_45            (0b010 << 12)
#define SDIO_SAP_PS_135_67DOT5       (0b011 << 12)
#define SDIO_SAP_PS_180_90           (0b100 << 12)
#define SDIO_SAP_PS_225_112DOT5      (0b101 << 12)
#define SDIO_SAP_PS_270_145          (0b110 << 12)
#define SDIO_SAP_PS_315_167DOT5      (0b111 << 12)

#define SDIO_PHASE_NUM               (8)
#define SDIO_SAP_PS_MASK             (0x7 << 12)

#define SDIO_CLK_75M               (0b000 << 8)
#define SDIO_CLK_100M              (0b001 << 8)
#define SDIO_CLK_50M               (0b010 << 8)
#define SDIO_CLK_25M               (0b011 << 8)
#define SDIO_CLK_200M              (0b100 << 8)
#define SDIO_CLK_150M              (0b101 << 8)

#define SDIO_SRST_REQ                  (0x1 << 4)
#define SDIO_CKEN                      (0x1 << 1)
#define SDIO_BUS_CKEN                  (0x1 << 0)

#define DRV_STENGTH_MASK               (0xf << 11)
#define DRV_STENGTH_18V_4MA            (0b1100 << 11)
#define DRV_STENGTH_18V_6MA            (0b1011 << 11)
#define DRV_STENGTH_18V_8MA            (0b1001 << 11)
#define DRV_STENGTH_18V_9MA            (0b1000 << 11)
#define DRV_STENGTH_18V_13MA           (0b0100 << 11)
#define DRV_STENGTH_18V_18MA           (0b0000 << 11)

#define DRV_SLEV_RATE                  (0x1<<10)

#define HIGMACV300_MAC0_IF              0x300C
#define HIGMACV300_MAC1_IF              0x3010
#define HISFV300_MAC0_PORTSEL           0x0200

#define REG_START_MODE                  0x0000
#define REG_PERI_STAT                   0x0004
#define REG_PERI_CTRL                   0x0008
#define REG_PERI_CRG26                  0x00A8
#define NF_BOOTBW_MASK                  (1<<12)

#define REG_TIMER_RELOAD                0x000
#define REG_TIMER_VALUE                 0x004
#define REG_TIMER_CONTROL               0x008

#define HIFONE_OSC_FREQ                24000000

#define MEM_BASE_DDR                    0x00000000

#define DEFAULT_UART_CLK                54000000

#define BOOT_FROM_DDR                   0x8
#define BOOT_FROM_SYNC_NAND             0x5
#define BOOT_FROM_SPI_NAND              0x4
#define BOOT_FROM_EMMC                  0x3
#define BOOT_FROM_SD                    0x2
#define BOOT_FROM_NAND                  0x1
#define BOOT_FROM_SPI                   0x0

#define REG_START_FLAG                  (REG_BASE_SCTL + REG_SC_GEN12)
#define REG_USB_UART_FLAG               (REG_BASE_SCTL + REG_SC_GEN2)
#define CONFIG_START_MAGIC              (0x444f574e)
#define RAM_START_ADRS                  0xFFFE0C00

#define HINFC504_BOOT_CFG               0xC4

#define REG_SC_SYSID0                   0x0EE0
#define REG_SC_SYSID1                   0x0EE4
#define REG_SC_SYSID2                   0x0EE8
#define REG_SC_SYSID3                   0x0EEC

#define REG_PERI_SOC_FUSE               0x840
#define NORMAL_BOOTMODE_OFFSET          9
#define NORMAL_BOOTMODE_MASK            7
/*********************************************************************/
/*
 * 0x1-> init item1
 * 0x2-> init item2
 * 0x3->init item1 & item2
 */
#define INIT_REG_ITEM1                  1
#define INIT_REG_ITEM2                  2
#define INIT_REG_ITEM1_ITEM2            (INIT_REG_ITEM1 | INIT_REG_ITEM2)

/******************************************************************************/
#include <asm/platform_common.h>

#define MERGE_IMAGE_BOOTADDR            0x02000000

#endif /*End of __HI_BOARD_H__ */

