<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_noc /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_misc /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_cache
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_dram_ctrl.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_dram_ctrl.v</a>
time_elapsed: 0.158s
ram usage: 12412 KB
</pre>
<pre class="log">

module bsg_cache_to_dram_ctrl (
	clk_i,
	reset_i,
	dma_pkt_i,
	dma_pkt_v_i,
	dma_pkt_yumi_o,
	dma_data_o,
	dma_data_v_o,
	dma_data_ready_i,
	dma_data_i,
	dma_data_v_i,
	dma_data_yumi_o,
	app_en_o,
	app_rdy_i,
	app_cmd_o,
	app_addr_o,
	app_wdf_wren_o,
	app_wdf_rdy_i,
	app_wdf_data_o,
	app_wdf_mask_o,
	app_wdf_end_o,
	app_rd_data_valid_i,
	app_rd_data_i,
	app_rd_data_end_i
);
	localparam [0:0] WAIT = 0;
	localparam [0:0] SEND_REQ = 1;
	localparam [3:0] e_dma_nop = 4&#39;b0000;
	localparam [3:0] e_dma_send_fill_addr = 4&#39;b0001;
	localparam [3:0] e_dma_send_evict_addr = 4&#39;b0010;
	localparam [3:0] e_dma_get_fill_data = 4&#39;b0100;
	localparam [3:0] e_dma_send_evict_data = 4&#39;b1000;
	localparam [4:0] LB = 5&#39;b00000;
	localparam [4:0] LH = 5&#39;b00001;
	localparam [4:0] LW = 5&#39;b00010;
	localparam [4:0] LD = 5&#39;b00011;
	localparam [4:0] LBU = 5&#39;b00100;
	localparam [4:0] LHU = 5&#39;b00101;
	localparam [4:0] LWU = 5&#39;b00110;
	localparam [4:0] LDU = 5&#39;b00111;
	localparam [4:0] SB = 5&#39;b01000;
	localparam [4:0] SH = 5&#39;b01001;
	localparam [4:0] SW = 5&#39;b01010;
	localparam [4:0] SD = 5&#39;b01011;
	localparam [4:0] LM = 5&#39;b01100;
	localparam [4:0] SM = 5&#39;b01101;
	localparam [4:0] TAGST = 5&#39;b10000;
	localparam [4:0] TAGFL = 5&#39;b10001;
	localparam [4:0] TAGLV = 5&#39;b10010;
	localparam [4:0] TAGLA = 5&#39;b10011;
	localparam [4:0] AFL = 5&#39;b11000;
	localparam [4:0] AFLINV = 5&#39;b11001;
	localparam [4:0] AINV = 5&#39;b11010;
	localparam [4:0] ALOCK = 5&#39;b11011;
	localparam [4:0] AUNLOCK = 5&#39;b11100;
	parameter num_cache_p = &#34;inv&#34;;
	parameter addr_width_p = &#34;inv&#34;;
	parameter data_width_p = &#34;inv&#34;;
	parameter block_size_in_words_p = &#34;inv&#34;;
	parameter dram_ctrl_burst_len_p = &#34;inv&#34;;
	localparam mask_width_lp = (data_width_p &gt;&gt; 3);
	localparam lg_num_cache_lp = ((num_cache_p == 1) ? 1 : $clog2(num_cache_p));
	localparam dram_ctrl_addr_width_lp = (addr_width_p + lg_num_cache_lp);
	localparam dma_pkt_width_lp = (1 + addr_width_p);
	localparam num_req_lp = (block_size_in_words_p / dram_ctrl_burst_len_p);
	input clk_i;
	input reset_i;
	input [(((num_cache_p - 1) &gt;= 0) ? (((dma_pkt_width_lp - 1) &gt;= 0) ? (((((num_cache_p - 1) &gt;= 0) ? num_cache_p : (2 - num_cache_p)) * (((dma_pkt_width_lp - 1) &gt;= 0) ? dma_pkt_width_lp : (2 - dma_pkt_width_lp))) + -1) : (((((num_cache_p - 1) &gt;= 0) ? num_cache_p : (2 - num_cache_p)) * ((0 &gt;= (dma_pkt_width_lp - 1)) ? (2 - dma_pkt_width_lp) : dma_pkt_width_lp)) + ((dma_pkt_width_lp - 1) - 1))) : (((dma_pkt_width_lp - 1) &gt;= 0) ? ((((0 &gt;= (num_cache_p - 1)) ? (2 - num_cache_p) : num_cache_p) * (((dma_pkt_width_lp - 1) &gt;= 0) ? dma_pkt_width_lp : (2 - dma_pkt_width_lp))) + (((num_cache_p - 1) * (((dma_pkt_width_lp - 1) &gt;= 0) ? dma_pkt_width_lp : (2 - dma_pkt_width_lp))) - 1)) : ((((0 &gt;= (num_cache_p - 1)) ? (2 - num_cache_p) : num_cache_p) * ((0 &gt;= (dma_pkt_width_lp - 1)) ? (2 - dma_pkt_width_lp) : dma_pkt_width_lp)) + (((dma_pkt_width_lp - 1) + ((num_cache_p - 1) * ((0 &gt;= (dma_pkt_width_lp - 1)) ? (2 - dma_pkt_width_lp) : dma_pkt_width_lp))) - 1)))):(((num_cache_p - 1) &gt;= 0) ? (((dma_pkt_width_lp - 1) &gt;= 0) ? 0 : (dma_pkt_width_lp - 1)) : (((dma_pkt_width_lp - 1) &gt;= 0) ? ((num_cache_p - 1) * (((dma_pkt_width_lp - 1) &gt;= 0) ? dma_pkt_width_lp : (2 - dma_pkt_width_lp))) : ((dma_pkt_width_lp - 1) + ((num_cache_p - 1) * ((0 &gt;= (dma_pkt_width_lp - 1)) ? (2 - dma_pkt_width_lp) : dma_pkt_width_lp)))))] dma_pkt_i;
	input [(num_cache_p - 1):0] dma_pkt_v_i;
	output wire [(num_cache_p - 1):0] dma_pkt_yumi_o;
	output wire [(((num_cache_p - 1) &gt;= 0) ? (((data_width_p - 1) &gt;= 0) ? (((((num_cache_p - 1) &gt;= 0) ? num_cache_p : (2 - num_cache_p)) * (((data_width_p - 1) &gt;= 0) ? data_width_p : (2 - data_width_p))) + -1) : (((((num_cache_p - 1) &gt;= 0) ? num_cache_p : (2 - num_cache_p)) * ((0 &gt;= (data_width_p - 1)) ? (2 - data_width_p) : data_width_p)) + ((data_width_p - 1) - 1))) : (((data_width_p - 1) &gt;= 0) ? ((((0 &gt;= (num_cache_p - 1)) ? (2 - num_cache_p) : num_cache_p) * (((data_width_p - 1) &gt;= 0) ? data_width_p : (2 - data_width_p))) + (((num_cache_p - 1) * (((data_width_p - 1) &gt;= 0) ? data_width_p : (2 - data_width_p))) - 1)) : ((((0 &gt;= (num_cache_p - 1)) ? (2 - num_cache_p) : num_cache_p) * ((0 &gt;= (data_width_p - 1)) ? (2 - data_width_p) : data_width_p)) + (((data_width_p - 1) + ((num_cache_p - 1) * ((0 &gt;= (data_width_p - 1)) ? (2 - data_width_p) : data_width_p))) - 1)))):(((num_cache_p - 1) &gt;= 0) ? (((data_width_p - 1) &gt;= 0) ? 0 : (data_width_p - 1)) : (((data_width_p - 1) &gt;= 0) ? ((num_cache_p - 1) * (((data_width_p - 1) &gt;= 0) ? data_width_p : (2 - data_width_p))) : ((data_width_p - 1) + ((num_cache_p - 1) * ((0 &gt;= (data_width_p - 1)) ? (2 - data_width_p) : data_width_p)))))] dma_data_o;
	output wire [(num_cache_p - 1):0] dma_data_v_o;
	input [(num_cache_p - 1):0] dma_data_ready_i;
	input [(((num_cache_p - 1) &gt;= 0) ? (((data_width_p - 1) &gt;= 0) ? (((((num_cache_p - 1) &gt;= 0) ? num_cache_p : (2 - num_cache_p)) * (((data_width_p - 1) &gt;= 0) ? data_width_p : (2 - data_width_p))) + -1) : (((((num_cache_p - 1) &gt;= 0) ? num_cache_p : (2 - num_cache_p)) * ((0 &gt;= (data_width_p - 1)) ? (2 - data_width_p) : data_width_p)) + ((data_width_p - 1) - 1))) : (((data_width_p - 1) &gt;= 0) ? ((((0 &gt;= (num_cache_p - 1)) ? (2 - num_cache_p) : num_cache_p) * (((data_width_p - 1) &gt;= 0) ? data_width_p : (2 - data_width_p))) + (((num_cache_p - 1) * (((data_width_p - 1) &gt;= 0) ? data_width_p : (2 - data_width_p))) - 1)) : ((((0 &gt;= (num_cache_p - 1)) ? (2 - num_cache_p) : num_cache_p) * ((0 &gt;= (data_width_p - 1)) ? (2 - data_width_p) : data_width_p)) + (((data_width_p - 1) + ((num_cache_p - 1) * ((0 &gt;= (data_width_p - 1)) ? (2 - data_width_p) : data_width_p))) - 1)))):(((num_cache_p - 1) &gt;= 0) ? (((data_width_p - 1) &gt;= 0) ? 0 : (data_width_p - 1)) : (((data_width_p - 1) &gt;= 0) ? ((num_cache_p - 1) * (((data_width_p - 1) &gt;= 0) ? data_width_p : (2 - data_width_p))) : ((data_width_p - 1) + ((num_cache_p - 1) * ((0 &gt;= (data_width_p - 1)) ? (2 - data_width_p) : data_width_p)))))] dma_data_i;
	input [(num_cache_p - 1):0] dma_data_v_i;
	output wire [(num_cache_p - 1):0] dma_data_yumi_o;
	output reg app_en_o;
	input app_rdy_i;
	output reg [2:0] app_cmd_o;
	output wire [(dram_ctrl_addr_width_lp - 1):0] app_addr_o;
	output wire app_wdf_wren_o;
	input app_wdf_rdy_i;
	output wire [(data_width_p - 1):0] app_wdf_data_o;
	output wire [(mask_width_lp - 1):0] app_wdf_mask_o;
	output wire app_wdf_end_o;
	input app_rd_data_valid_i;
	input [(data_width_p - 1):0] app_rd_data_i;
	input app_rd_data_end_i;
	wire [((1 + (((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))) - 1):0] dma_pkt;
	wire rr_v_lo;
	wire [(lg_num_cache_lp - 1):0] rr_tag_lo;
	reg rr_yumi_li;
	bsg_round_robin_n_to_1 #(
		.width_p(dma_pkt_width_lp),
		.num_in_p(num_cache_p),
		.strict_p(0)
	) cache_rr(
		.clk_i(clk_i),
		.reset_i(reset_i),
		.data_i(dma_pkt_i),
		.v_i(dma_pkt_v_i),
		.yumi_o(dma_pkt_yumi_o),
		.v_o(rr_v_lo),
		.data_o(dma_pkt),
		.tag_o(rr_tag_lo),
		.yumi_i(rr_yumi_li)
	);
	reg [(lg_num_cache_lp - 1):0] tag_r;
	reg [(lg_num_cache_lp - 1):0] tag_n;
	reg rx_v_li;
	wire rx_ready_lo;
	bsg_cache_to_dram_ctrl_rx #(
		.num_cache_p(num_cache_p),
		.data_width_p(data_width_p),
		.block_size_in_words_p(block_size_in_words_p),
		.dram_ctrl_burst_len_p(dram_ctrl_burst_len_p)
	) rx(
		.clk_i(clk_i),
		.reset_i(reset_i),
		.v_i(rx_v_li),
		.tag_i(tag_r),
		.ready_o(rx_ready_lo),
		.dma_data_o(dma_data_o),
		.dma_data_v_o(dma_data_v_o),
		.dma_data_ready_i(dma_data_ready_i),
		.app_rd_data_valid_i(app_rd_data_valid_i),
		.app_rd_data_i(app_rd_data_i),
		.app_rd_data_end_i(app_rd_data_end_i)
	);
	reg tx_v_li;
	wire tx_ready_lo;
	bsg_cache_to_dram_ctrl_tx #(
		.num_cache_p(num_cache_p),
		.data_width_p(data_width_p),
		.block_size_in_words_p(block_size_in_words_p),
		.dram_ctrl_burst_len_p(dram_ctrl_burst_len_p)
	) tx(
		.clk_i(clk_i),
		.reset_i(reset_i),
		.v_i(tx_v_li),
		.tag_i(tag_r),
		.ready_o(tx_ready_lo),
		.dma_data_i(dma_data_i),
		.dma_data_v_i(dma_data_v_i),
		.dma_data_yumi_o(dma_data_yumi_o),
		.app_wdf_wren_o(app_wdf_wren_o),
		.app_wdf_rdy_i(app_wdf_rdy_i),
		.app_wdf_data_o(app_wdf_data_o),
		.app_wdf_mask_o(app_wdf_mask_o),
		.app_wdf_end_o(app_wdf_end_o)
	);
	reg [0:0] req_state_r;
	reg [0:0] req_state_n;
	reg [(addr_width_p - 1):0] addr_r;
	reg [(addr_width_p - 1):0] addr_n;
	reg write_not_read_r;
	reg write_not_read_n;
	reg [(((num_req_lp == 1) ? 1 : $clog2((block_size_in_words_p / dram_ctrl_burst_len_p))) - 1):0] req_cnt_r;
	reg [(((num_req_lp == 1) ? 1 : $clog2((block_size_in_words_p / dram_ctrl_burst_len_p))) - 1):0] req_cnt_n;
	always @(*) begin
		app_en_o = 1&#39;b0;
		app_cmd_o = 3&#39;b000;
		rr_yumi_li = 1&#39;b0;
		tag_n = tag_r;
		write_not_read_n = write_not_read_r;
		rx_v_li = 1&#39;b0;
		tx_v_li = 1&#39;b0;
		req_state_n = req_state_r;
		req_cnt_n = req_cnt_r;
		case (req_state_r)
			WAIT:
				if (rr_v_lo) begin
					rr_yumi_li = 1&#39;b1;
					tag_n = rr_tag_lo;
					addr_n = dma_pkt[((((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p)) + -1):0];
					write_not_read_n = dma_pkt[(1 + ((((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p)) + -1)):(((addr_width_p - 1) &gt;= 0) ? addr_width_p : (2 - addr_width_p))];
					req_cnt_n = 1&#39;sb0;
					req_state_n = SEND_REQ;
				end
			SEND_REQ: begin
				app_en_o = (write_not_read_r ? tx_ready_lo : rx_ready_lo);
				app_cmd_o = (write_not_read_r ? 3&#39;b000 : 3&#39;b001);
				rx_v_li = ((~write_not_read_r &amp; rx_ready_lo) &amp; app_rdy_i);
				tx_v_li = ((write_not_read_r &amp; tx_ready_lo) &amp; app_rdy_i);
				addr_n = ((app_rdy_i &amp; app_en_o) ? (addr_r + (1 &lt;&lt; ((((dram_ctrl_burst_len_p * data_width_p) / 8) == 1) ? 1 : $clog2(((dram_ctrl_burst_len_p * data_width_p) / 8))))) : addr_r);
				req_cnt_n = ((app_rdy_i &amp; app_en_o) ? (req_cnt_r + 1) : req_cnt_r);
				req_state_n = (((app_rdy_i &amp; app_en_o) &amp; (req_cnt_r == (num_req_lp - 1))) ? WAIT : SEND_REQ);
			end
		endcase
	end
	assign app_addr_o = {tag_r, addr_r};
	always @(posedge clk_i)
		if (reset_i) begin
			req_state_r &lt;= WAIT;
			tag_r &lt;= 1&#39;sb0;
			addr_r &lt;= 1&#39;sb0;
			req_cnt_r &lt;= 1&#39;sb0;
			write_not_read_r &lt;= 1&#39;b0;
		end
		else begin
			req_state_r &lt;= req_state_n;
			tag_r &lt;= tag_n;
			addr_r &lt;= addr_n;
			req_cnt_r &lt;= req_cnt_n;
			write_not_read_r &lt;= write_not_read_n;
		end
endmodule

</pre>
</body>