<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>first_system</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>first_system</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>540b634c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>first_system</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7850ca89</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>first_system_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>46a23bee</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>led</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>btn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>constrs_1/imports/Digital-System-Design-FPGA-book/Cmod-A7-Master.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/first_system.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_7850ca89</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sources_1/new/first_system.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim_1/new/first_system_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/first_system_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>first_system_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">first_system_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>first_system_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-07-24T04:41:51Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7394932_ARCHIVE_LOCATION">/home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a98943e_ARCHIVE_LOCATION">/home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b3ea203_ARCHIVE_LOCATION">/home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5feff522_ARCHIVE_LOCATION">/home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@431e9cc6_ARCHIVE_LOCATION">/home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d6b5d47_ARCHIVE_LOCATION">/home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d2eda52_ARCHIVE_LOCATION">/home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33cddbdc_ARCHIVE_LOCATION">/home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74eee23a_ARCHIVE_LOCATION">/home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76723c25_ARCHIVE_LOCATION">/home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78e5f0d6_ARCHIVE_LOCATION">/home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c0ca2d0_ARCHIVE_LOCATION">/home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73aacb6c_ARCHIVE_LOCATION">/home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c11c968_ARCHIVE_LOCATION">/home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@432c89ac_ARCHIVE_LOCATION">/home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.srcs</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1.1_AR75516</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="277bb1f3"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e561e5a6"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="fd1cf130"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
