0.6
2019.1
May 24 2019
14:51:52
/home/alphadelta1803/projects/RV32I-4Stage/Pipeline-4-stage.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/Pipeline-4-stage.srcs/sources_1/new/FyraVortex.sv,1729949267,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/src/decoderTemp.sv,,FyraVortex,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/src/DWB.sv,1729935285,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/src/ID.sv,,DWB,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/src/ID.sv,1729945933,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/src/IE.sv,,ID,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/src/IE.sv,1729837766,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/src/IF.sv,,IE,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/src/IF.sv,1729839451,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/src/adder.sv,,IF,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/src/adder.sv,1728150205,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/src/alu.sv,,adder,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/src/alu.sv,1728147949,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/src/and2.sv,,alu,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/src/and2.sv,1728238873,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/src/branchCtrl.sv,,and2,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/src/branchCtrl.sv,1729838804,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/src/controller.sv,,branchCtrl,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/src/controller.sv,1729953355,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/src/dataMem.sv,,controller,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/src/dataMem.sv,1729935045,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/src/decoder.sv,,dataMem,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/src/decoder.sv,1728207828,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/src/forward.sv,,decoder,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/src/decoderTemp.sv,1729951514,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/testbench/tb_mem_controller.sv,,decoderTemp,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/src/forward.sv,1728147872,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/src/instMem.sv,,forward,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/src/instMem.sv,1729841075,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/src/memCtrlr.sv,,instMem,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/src/memCtrlr.sv,1729935681,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/src/mux21.sv,,memCtrlr,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/src/mux21.sv,1728238862,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/src/mux31.sv,,mux21,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/src/mux31.sv,1728238880,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/src/or2.sv,,mux31,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/src/or2.sv,1728238866,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/src/regFile.sv,,or2,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/src/regFile.sv,1729838355,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/src/regs.sv,,regFile,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/src/regs.sv,1728147080,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/src/signExt.sv,,regs,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/src/signExt.sv,1729838766,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/Pipeline-4-stage.srcs/sources_1/new/FyraVortex.sv,,signExt,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/testbench/tb_controller.sv,1729953249,systemVerilog,,,,tb_controller,,,,,,,,
/home/alphadelta1803/projects/RV32I-4Stage/testbench/tb_mem_controller.sv,1723726657,systemVerilog,,/home/alphadelta1803/projects/RV32I-4Stage/testbench/tb_controller.sv,,,,,,,,,,
