<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			M2S010VF400STD (Microchip)

Click here to go to specific block report:
<a href="rpt_Filterwheel_areasrr.htm#Filterwheel"><h5 align="center">Filterwheel</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Filterwheel.FCCC_C0"><h5 align="center">FCCC_C0</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#FCCC_C0.FCCC_C0_FCCC_C0_0_FCCC"><h5 align="center">FCCC_C0_FCCC_C0_0_FCCC</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Filterwheel.Filterwheel_sb"><h5 align="center">Filterwheel_sb</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Filterwheel_sb.Filterwheel_sb_CCC_0_FCCC"><h5 align="center">Filterwheel_sb_CCC_0_FCCC</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Filterwheel_sb.CoreAPB3_Z1_layer0"><h5 align="center">CoreAPB3_Z1_layer0</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Filterwheel_sb.CoreResetP_Z2_layer0"><h5 align="center">CoreResetP_Z2_layer0</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Filterwheel_sb.Filterwheel_sb_FABOSC_0_OSC"><h5 align="center">Filterwheel_sb_FABOSC_0_OSC</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Filterwheel_sb.Filterwheel_sb_MSS"><h5 align="center">Filterwheel_sb_MSS</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Filterwheel.Main"><h5 align="center">Main</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.OneShotPorts_work_main_architecture_main_0layer1"><h5 align="center">OneShotPorts_work_main_architecture_main_0layer1</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP2Ports"><h5 align="center">IBufP2Ports</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP2Ports_1"><h5 align="center">IBufP2Ports_1</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports"><h5 align="center">IBufP1Ports</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_0"><h5 align="center">IBufP1Ports_0</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_1"><h5 align="center">IBufP1Ports_1</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_2"><h5 align="center">IBufP1Ports_2</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_3"><h5 align="center">IBufP1Ports_3</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_4"><h5 align="center">IBufP1Ports_4</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_5"><h5 align="center">IBufP1Ports_5</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_6"><h5 align="center">IBufP1Ports_6</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_7"><h5 align="center">IBufP1Ports_7</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_8"><h5 align="center">IBufP1Ports_8</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_9"><h5 align="center">IBufP1Ports_9</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_10"><h5 align="center">IBufP1Ports_10</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_11"><h5 align="center">IBufP1Ports_11</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_12"><h5 align="center">IBufP1Ports_12</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_13"><h5 align="center">IBufP1Ports_13</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_14"><h5 align="center">IBufP1Ports_14</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_15"><h5 align="center">IBufP1Ports_15</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_16"><h5 align="center">IBufP1Ports_16</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_17"><h5 align="center">IBufP1Ports_17</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_18"><h5 align="center">IBufP1Ports_18</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_19"><h5 align="center">IBufP1Ports_19</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_20"><h5 align="center">IBufP1Ports_20</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_21"><h5 align="center">IBufP1Ports_21</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_22"><h5 align="center">IBufP1Ports_22</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_23"><h5 align="center">IBufP1Ports_23</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_24"><h5 align="center">IBufP1Ports_24</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_25"><h5 align="center">IBufP1Ports_25</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_26"><h5 align="center">IBufP1Ports_26</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_27"><h5 align="center">IBufP1Ports_27</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_28"><h5 align="center">IBufP1Ports_28</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_29"><h5 align="center">IBufP1Ports_29</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_30"><h5 align="center">IBufP1Ports_30</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_31"><h5 align="center">IBufP1Ports_31</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_32"><h5 align="center">IBufP1Ports_32</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_33"><h5 align="center">IBufP1Ports_33</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_34"><h5 align="center">IBufP1Ports_34</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_35"><h5 align="center">IBufP1Ports_35</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_36"><h5 align="center">IBufP1Ports_36</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_37"><h5 align="center">IBufP1Ports_37</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_38"><h5 align="center">IBufP1Ports_38</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_39"><h5 align="center">IBufP1Ports_39</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP1Ports_40"><h5 align="center">IBufP1Ports_40</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.RegisterSpacePorts_10"><h5 align="center">RegisterSpacePorts_10</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP3Ports"><h5 align="center">IBufP3Ports</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP3Ports_0"><h5 align="center">IBufP3Ports_0</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.SpiDevicePorts_work_main_architecture_main_0layer1"><h5 align="center">SpiDevicePorts_work_main_architecture_main_0layer1</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#SpiDevicePorts_work_main_architecture_main_0layer1.SpiMasterPorts_work_main_architecture_main_1layer1"><h5 align="center">SpiMasterPorts_work_main_architecture_main_1layer1</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.VariableClockDividerPorts_work_main_architecture_main_0layer1_3"><h5 align="center">VariableClockDividerPorts_work_main_architecture_main_0layer1_3</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.ClockDividerPorts_work_main_architecture_main_0layer1_5"><h5 align="center">ClockDividerPorts_work_main_architecture_main_0layer1_5</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP3Ports_7"><h5 align="center">IBufP3Ports_7</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.UartRxFifoExtClk_10_5"><h5 align="center">UartRxFifoExtClk_10_5</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxFifoExtClk_10_5.UartRxExtClk_0"><h5 align="center">UartRxExtClk_0</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxExtClk_0.IBufP2Ports_0_0"><h5 align="center">IBufP2Ports_0_0</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxExtClk_0.UartRxRaw_0"><h5 align="center">UartRxRaw_0</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxFifoExtClk_10_5.IBufP2Ports_0"><h5 align="center">IBufP2Ports_0</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxFifoExtClk_10_5.gated_fifo_8_10_0"><h5 align="center">gated_fifo_8_10_0</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#gated_fifo_8_10_0.fifo_8_10_0"><h5 align="center">fifo_8_10_0</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.UartTxFifoExtClk_10_5"><h5 align="center">UartTxFifoExtClk_10_5</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartTxFifoExtClk_10_5.IBufP2Ports_4"><h5 align="center">IBufP2Ports_4</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartTxFifoExtClk_10_5.UartTx_0"><h5 align="center">UartTx_0</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartTxFifoExtClk_10_5.IBufP2Ports_0_6"><h5 align="center">IBufP2Ports_0_6</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartTxFifoExtClk_10_5.gated_fifo_8_10_1_0"><h5 align="center">gated_fifo_8_10_1_0</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#gated_fifo_8_10_1_0.fifo_8_10_1_0"><h5 align="center">fifo_8_10_1_0</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.VariableClockDividerPorts_work_main_architecture_main_0layer1_2"><h5 align="center">VariableClockDividerPorts_work_main_architecture_main_0layer1_2</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.ClockDividerPorts_work_main_architecture_main_0layer1_4"><h5 align="center">ClockDividerPorts_work_main_architecture_main_0layer1_4</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP3Ports_7_0"><h5 align="center">IBufP3Ports_7_0</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.UartRxFifoExtClk_10_4"><h5 align="center">UartRxFifoExtClk_10_4</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxFifoExtClk_10_4.UartRxExtClk_1"><h5 align="center">UartRxExtClk_1</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxExtClk_1.IBufP2Ports_0_1"><h5 align="center">IBufP2Ports_0_1</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxExtClk_1.UartRxRaw_1"><h5 align="center">UartRxRaw_1</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxFifoExtClk_10_4.IBufP2Ports_0_7"><h5 align="center">IBufP2Ports_0_7</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxFifoExtClk_10_4.gated_fifo_8_10_1_1"><h5 align="center">gated_fifo_8_10_1_1</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#gated_fifo_8_10_1_1.fifo_8_10_1_1"><h5 align="center">fifo_8_10_1_1</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.UartTxFifoExtClk_10_4"><h5 align="center">UartTxFifoExtClk_10_4</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartTxFifoExtClk_10_4.IBufP2Ports_8_3"><h5 align="center">IBufP2Ports_8_3</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartTxFifoExtClk_10_4.UartTx_1"><h5 align="center">UartTx_1</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartTxFifoExtClk_10_4.IBufP2Ports_0_8"><h5 align="center">IBufP2Ports_0_8</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartTxFifoExtClk_10_4.gated_fifo_8_10_1_2"><h5 align="center">gated_fifo_8_10_1_2</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#gated_fifo_8_10_1_2.fifo_8_10_1_2"><h5 align="center">fifo_8_10_1_2</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.VariableClockDividerPorts_work_main_architecture_main_0layer1_1"><h5 align="center">VariableClockDividerPorts_work_main_architecture_main_0layer1_1</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.ClockDividerPorts_work_main_architecture_main_0layer1_3"><h5 align="center">ClockDividerPorts_work_main_architecture_main_0layer1_3</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP3Ports_7_1"><h5 align="center">IBufP3Ports_7_1</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.UartRxFifoExtClk_10_3"><h5 align="center">UartRxFifoExtClk_10_3</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxFifoExtClk_10_3.UartRxExtClk_2"><h5 align="center">UartRxExtClk_2</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxExtClk_2.IBufP2Ports_0_2"><h5 align="center">IBufP2Ports_0_2</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxExtClk_2.UartRxRaw_2"><h5 align="center">UartRxRaw_2</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxFifoExtClk_10_3.IBufP2Ports_0_9"><h5 align="center">IBufP2Ports_0_9</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxFifoExtClk_10_3.gated_fifo_8_10_1_3"><h5 align="center">gated_fifo_8_10_1_3</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#gated_fifo_8_10_1_3.fifo_8_10_1_3"><h5 align="center">fifo_8_10_1_3</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.UartTxFifoExtClk_10_3"><h5 align="center">UartTxFifoExtClk_10_3</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartTxFifoExtClk_10_3.IBufP2Ports_8_7"><h5 align="center">IBufP2Ports_8_7</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartTxFifoExtClk_10_3.UartTx_2"><h5 align="center">UartTx_2</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartTxFifoExtClk_10_3.IBufP2Ports_0_10"><h5 align="center">IBufP2Ports_0_10</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartTxFifoExtClk_10_3.gated_fifo_8_10_1_4"><h5 align="center">gated_fifo_8_10_1_4</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#gated_fifo_8_10_1_4.fifo_8_10_1_4"><h5 align="center">fifo_8_10_1_4</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.VariableClockDividerPorts_work_main_architecture_main_0layer1_0"><h5 align="center">VariableClockDividerPorts_work_main_architecture_main_0layer1_0</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.ClockDividerPorts_work_main_architecture_main_0layer1_2"><h5 align="center">ClockDividerPorts_work_main_architecture_main_0layer1_2</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP3Ports_7_2"><h5 align="center">IBufP3Ports_7_2</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.UartRxFifoExtClk_10_2"><h5 align="center">UartRxFifoExtClk_10_2</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxFifoExtClk_10_2.UartRxExtClk_3"><h5 align="center">UartRxExtClk_3</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxExtClk_3.IBufP2Ports_0_3"><h5 align="center">IBufP2Ports_0_3</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxExtClk_3.UartRxRaw_3"><h5 align="center">UartRxRaw_3</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxFifoExtClk_10_2.IBufP2Ports_0_11"><h5 align="center">IBufP2Ports_0_11</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxFifoExtClk_10_2.gated_fifo_8_10_1_5"><h5 align="center">gated_fifo_8_10_1_5</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#gated_fifo_8_10_1_5.fifo_8_10_1_5"><h5 align="center">fifo_8_10_1_5</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.UartTxFifoExtClk_10_2"><h5 align="center">UartTxFifoExtClk_10_2</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartTxFifoExtClk_10_2.IBufP2Ports_8_11"><h5 align="center">IBufP2Ports_8_11</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartTxFifoExtClk_10_2.UartTx_3"><h5 align="center">UartTx_3</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartTxFifoExtClk_10_2.IBufP2Ports_0_12"><h5 align="center">IBufP2Ports_0_12</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartTxFifoExtClk_10_2.gated_fifo_8_10_1_6"><h5 align="center">gated_fifo_8_10_1_6</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#gated_fifo_8_10_1_6.fifo_8_10_1_6"><h5 align="center">fifo_8_10_1_6</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.ClockDividerPorts_work_main_architecture_main_1layer1"><h5 align="center">ClockDividerPorts_work_main_architecture_main_1layer1</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.ClockDividerPorts_work_main_architecture_main_0layer1_1"><h5 align="center">ClockDividerPorts_work_main_architecture_main_0layer1_1</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP3Ports_1"><h5 align="center">IBufP3Ports_1</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.UartRxFifoExtClk_10_1"><h5 align="center">UartRxFifoExtClk_10_1</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxFifoExtClk_10_1.UartRxExtClk_4"><h5 align="center">UartRxExtClk_4</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxExtClk_4.IBufP2Ports_0_4"><h5 align="center">IBufP2Ports_0_4</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxExtClk_4.UartRxRaw_4"><h5 align="center">UartRxRaw_4</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxFifoExtClk_10_1.IBufP2Ports_0_13"><h5 align="center">IBufP2Ports_0_13</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxFifoExtClk_10_1.gated_fifo_8_10_1_7"><h5 align="center">gated_fifo_8_10_1_7</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#gated_fifo_8_10_1_7.fifo_8_10_1_7"><h5 align="center">fifo_8_10_1_7</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.UartTxFifoExtClk_10_1"><h5 align="center">UartTxFifoExtClk_10_1</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartTxFifoExtClk_10_1.IBufP2Ports_8_15"><h5 align="center">IBufP2Ports_8_15</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartTxFifoExtClk_10_1.UartTx_4"><h5 align="center">UartTx_4</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartTxFifoExtClk_10_1.IBufP2Ports_0_14"><h5 align="center">IBufP2Ports_0_14</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartTxFifoExtClk_10_1.gated_fifo_8_10_1_8"><h5 align="center">gated_fifo_8_10_1_8</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#gated_fifo_8_10_1_8.fifo_8_10_1_8"><h5 align="center">fifo_8_10_1_8</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.ClockDividerPorts_work_main_architecture_main_2layer1"><h5 align="center">ClockDividerPorts_work_main_architecture_main_2layer1</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.ClockDividerPorts_work_main_architecture_main_0layer1_0"><h5 align="center">ClockDividerPorts_work_main_architecture_main_0layer1_0</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP3Ports_7_3"><h5 align="center">IBufP3Ports_7_3</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.UartRxFifoExtClk_10_0"><h5 align="center">UartRxFifoExtClk_10_0</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxFifoExtClk_10_0.UartRxExtClk_5"><h5 align="center">UartRxExtClk_5</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxExtClk_5.IBufP2Ports_0_5"><h5 align="center">IBufP2Ports_0_5</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxExtClk_5.UartRxRaw_5"><h5 align="center">UartRxRaw_5</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxFifoExtClk_10_0.IBufP2Ports_0_15"><h5 align="center">IBufP2Ports_0_15</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartRxFifoExtClk_10_0.gated_fifo_8_10_1_9"><h5 align="center">gated_fifo_8_10_1_9</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#gated_fifo_8_10_1_9.fifo_8_10_1_9"><h5 align="center">fifo_8_10_1_9</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.UartTxFifoExtClk_10_0"><h5 align="center">UartTxFifoExtClk_10_0</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartTxFifoExtClk_10_0.IBufP2Ports_8_19"><h5 align="center">IBufP2Ports_8_19</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartTxFifoExtClk_10_0.UartTx_5"><h5 align="center">UartTx_5</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartTxFifoExtClk_10_0.IBufP2Ports_0_16"><h5 align="center">IBufP2Ports_0_16</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#UartTxFifoExtClk_10_0.gated_fifo_8_10_1_10"><h5 align="center">gated_fifo_8_10_1_10</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#gated_fifo_8_10_1_10.fifo_8_10_1_10"><h5 align="center">fifo_8_10_1_10</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.IBufP2Ports_2"><h5 align="center">IBufP2Ports_2</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.PPSCountPorts_work_main_architecture_main_0layer1"><h5 align="center">PPSCountPorts_work_main_architecture_main_0layer1</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.SpiDacPorts_102000000_16"><h5 align="center">SpiDacPorts_102000000_16</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#SpiDacPorts_102000000_16.SpiMasterPorts_work_main_architecture_main_0layer1"><h5 align="center">SpiMasterPorts_work_main_architecture_main_0layer1</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.OneShotPorts_work_main_architecture_main_1layer1_3"><h5 align="center">OneShotPorts_work_main_architecture_main_1layer1_3</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.OneShotPorts_work_main_architecture_main_1layer1_2"><h5 align="center">OneShotPorts_work_main_architecture_main_1layer1_2</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.OneShotPorts_work_main_architecture_main_1layer1_1"><h5 align="center">OneShotPorts_work_main_architecture_main_1layer1_1</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.OneShotPorts_work_main_architecture_main_1layer1_0"><h5 align="center">OneShotPorts_work_main_architecture_main_1layer1_0</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#Main.FourWireStepperMotorDriverPorts_102000000_0®010000"><h5 align="center">FourWireStepperMotorDriverPorts_102000000_0®010000</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#FourWireStepperMotorDriverPorts_102000000_0®010000.OneShotPorts_work_main_architecture_main_2layer1"><h5 align="center">OneShotPorts_work_main_architecture_main_2layer1</h5></a><br><a href="rpt_Filterwheel_areasrr.htm#FourWireStepperMotorDriverPorts_102000000_0®010000.FourWireStepperMotorPorts"><h5 align="center">FourWireStepperMotorPorts</h5></a><br><a name=Filterwheel>
---------------------------------------------------------------------------
########   Utilization report for  Top level view:   Filterwheel   ########
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2397               100 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block Filterwheel:	2397 (40.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2336               100 %                
ARI1          733                100 %                
BLACK BOX     6                  100 %                
======================================================
Total COMBINATIONAL LOGIC in the block Filterwheel:	3075 (51.94 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     12                 100 %                
====================================================
Total MEMORY ELEMENTS in the block Filterwheel:	12 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     34                 100 %                
===================================================
Total GLOBAL BUFFERS in the block Filterwheel:	34 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       68                 100 %                
=================================================
Total IO PADS in the block Filterwheel:	68 (1.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Filterwheel.FCCC_C0>
-------------------------------------------------------------
########   Utilization report for  cell:   FCCC_C0   ########
Instance path:   Filterwheel.FCCC_C0                         
=============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  16.7 %               
======================================================
Total COMBINATIONAL LOGIC in the block Filterwheel.FCCC_C0:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  5.88 %               
===================================================
Total GLOBAL BUFFERS in the block Filterwheel.FCCC_C0:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  1.47 %               
=================================================
Total IO PADS in the block Filterwheel.FCCC_C0:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FCCC_C0.FCCC_C0_FCCC_C0_0_FCCC>
----------------------------------------------------------------------------
########   Utilization report for  cell:   FCCC_C0_FCCC_C0_0_FCCC   ########
Instance path:   FCCC_C0.FCCC_C0_FCCC_C0_0_FCCC                             
============================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  16.7 %               
======================================================
Total COMBINATIONAL LOGIC in the block FCCC_C0.FCCC_C0_FCCC_C0_0_FCCC:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  5.88 %               
===================================================
Total GLOBAL BUFFERS in the block FCCC_C0.FCCC_C0_FCCC_C0_0_FCCC:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  1.47 %               
=================================================
Total IO PADS in the block FCCC_C0.FCCC_C0_FCCC_C0_0_FCCC:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Filterwheel.Filterwheel_sb>
--------------------------------------------------------------------
########   Utilization report for  cell:   Filterwheel_sb   ########
Instance path:   Filterwheel.Filterwheel_sb                         
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      46                 1.92 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Filterwheel.Filterwheel_sb:	46 (0.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           11                 0.4710 %             
BLACK BOX     5                  83.3 %               
======================================================
Total COMBINATIONAL LOGIC in the block Filterwheel.Filterwheel_sb:	16 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     4                  11.8 %               
===================================================
Total GLOBAL BUFFERS in the block Filterwheel.Filterwheel_sb:	4 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Filterwheel_sb.CoreAPB3_Z1_layer0>
------------------------------------------------------------------------
########   Utilization report for  cell:   CoreAPB3_Z1_layer0   ########
Instance path:   Filterwheel_sb.CoreAPB3_Z1_layer0                      
========================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.08560 %            
=================================================
Total COMBINATIONAL LOGIC in the block Filterwheel_sb.CoreAPB3_Z1_layer0:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Filterwheel_sb.CoreResetP_Z2_layer0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CoreResetP_Z2_layer0   ########
Instance path:   Filterwheel_sb.CoreResetP_Z2_layer0                      
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      46                 1.92 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Filterwheel_sb.CoreResetP_Z2_layer0:	46 (0.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9                  0.3850 %             
=================================================
Total COMBINATIONAL LOGIC in the block Filterwheel_sb.CoreResetP_Z2_layer0:	9 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  5.88 %               
===================================================
Total GLOBAL BUFFERS in the block Filterwheel_sb.CoreResetP_Z2_layer0:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Filterwheel_sb.Filterwheel_sb_CCC_0_FCCC>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   Filterwheel_sb_CCC_0_FCCC   ########
Instance path:   Filterwheel_sb.Filterwheel_sb_CCC_0_FCCC                      
===============================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  16.7 %               
======================================================
Total COMBINATIONAL LOGIC in the block Filterwheel_sb.Filterwheel_sb_CCC_0_FCCC:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  2.94 %               
===================================================
Total GLOBAL BUFFERS in the block Filterwheel_sb.Filterwheel_sb_CCC_0_FCCC:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Filterwheel_sb.Filterwheel_sb_FABOSC_0_OSC>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   Filterwheel_sb_FABOSC_0_OSC   ########
Instance path:   Filterwheel_sb.Filterwheel_sb_FABOSC_0_OSC                      
=================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  33.3 %               
======================================================
Total COMBINATIONAL LOGIC in the block Filterwheel_sb.Filterwheel_sb_FABOSC_0_OSC:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  2.94 %               
===================================================
Total GLOBAL BUFFERS in the block Filterwheel_sb.Filterwheel_sb_FABOSC_0_OSC:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Filterwheel_sb.Filterwheel_sb_MSS>
------------------------------------------------------------------------
########   Utilization report for  cell:   Filterwheel_sb_MSS   ########
Instance path:   Filterwheel_sb.Filterwheel_sb_MSS                      
========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  16.7 %               
======================================================
Total COMBINATIONAL LOGIC in the block Filterwheel_sb.Filterwheel_sb_MSS:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Filterwheel.Main>
----------------------------------------------------------
########   Utilization report for  cell:   Main   ########
Instance path:   Filterwheel.Main                         
==========================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2351               98.1 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Filterwheel.Main:	2351 (39.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2319               99.3 %               
ARI1     733                100 %                
=================================================
Total COMBINATIONAL LOGIC in the block Filterwheel.Main:	3052 (51.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     12                 100 %                
====================================================
Total MEMORY ELEMENTS in the block Filterwheel.Main:	12 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     28                 82.4 %               
===================================================
Total GLOBAL BUFFERS in the block Filterwheel.Main:	28 (0.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.ClockDividerPorts_work_main_architecture_main_0layer1_0>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ClockDividerPorts_work_main_architecture_main_0layer1_0   ########
Instance path:   Main.ClockDividerPorts_work_main_architecture_main_0layer1_0                                
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.1670 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.ClockDividerPorts_work_main_architecture_main_0layer1_0:	4 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.08560 %            
=================================================
Total COMBINATIONAL LOGIC in the block Main.ClockDividerPorts_work_main_architecture_main_0layer1_0:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  2.94 %               
===================================================
Total GLOBAL BUFFERS in the block Main.ClockDividerPorts_work_main_architecture_main_0layer1_0:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.ClockDividerPorts_work_main_architecture_main_0layer1_1>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ClockDividerPorts_work_main_architecture_main_0layer1_1   ########
Instance path:   Main.ClockDividerPorts_work_main_architecture_main_0layer1_1                                
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.1670 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.ClockDividerPorts_work_main_architecture_main_0layer1_1:	4 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.08560 %            
=================================================
Total COMBINATIONAL LOGIC in the block Main.ClockDividerPorts_work_main_architecture_main_0layer1_1:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  2.94 %               
===================================================
Total GLOBAL BUFFERS in the block Main.ClockDividerPorts_work_main_architecture_main_0layer1_1:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.ClockDividerPorts_work_main_architecture_main_0layer1_2>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ClockDividerPorts_work_main_architecture_main_0layer1_2   ########
Instance path:   Main.ClockDividerPorts_work_main_architecture_main_0layer1_2                                
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.1670 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.ClockDividerPorts_work_main_architecture_main_0layer1_2:	4 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.08560 %            
=================================================
Total COMBINATIONAL LOGIC in the block Main.ClockDividerPorts_work_main_architecture_main_0layer1_2:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  2.94 %               
===================================================
Total GLOBAL BUFFERS in the block Main.ClockDividerPorts_work_main_architecture_main_0layer1_2:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.ClockDividerPorts_work_main_architecture_main_0layer1_3>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ClockDividerPorts_work_main_architecture_main_0layer1_3   ########
Instance path:   Main.ClockDividerPorts_work_main_architecture_main_0layer1_3                                
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.1670 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.ClockDividerPorts_work_main_architecture_main_0layer1_3:	4 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.5990 %             
=================================================
Total COMBINATIONAL LOGIC in the block Main.ClockDividerPorts_work_main_architecture_main_0layer1_3:	14 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  2.94 %               
===================================================
Total GLOBAL BUFFERS in the block Main.ClockDividerPorts_work_main_architecture_main_0layer1_3:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.ClockDividerPorts_work_main_architecture_main_0layer1_4>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ClockDividerPorts_work_main_architecture_main_0layer1_4   ########
Instance path:   Main.ClockDividerPorts_work_main_architecture_main_0layer1_4                                
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.1670 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.ClockDividerPorts_work_main_architecture_main_0layer1_4:	4 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.08560 %            
=================================================
Total COMBINATIONAL LOGIC in the block Main.ClockDividerPorts_work_main_architecture_main_0layer1_4:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  2.94 %               
===================================================
Total GLOBAL BUFFERS in the block Main.ClockDividerPorts_work_main_architecture_main_0layer1_4:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.ClockDividerPorts_work_main_architecture_main_0layer1_5>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ClockDividerPorts_work_main_architecture_main_0layer1_5   ########
Instance path:   Main.ClockDividerPorts_work_main_architecture_main_0layer1_5                                
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.1670 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.ClockDividerPorts_work_main_architecture_main_0layer1_5:	4 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.08560 %            
=================================================
Total COMBINATIONAL LOGIC in the block Main.ClockDividerPorts_work_main_architecture_main_0layer1_5:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  2.94 %               
===================================================
Total GLOBAL BUFFERS in the block Main.ClockDividerPorts_work_main_architecture_main_0layer1_5:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.ClockDividerPorts_work_main_architecture_main_1layer1>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ClockDividerPorts_work_main_architecture_main_1layer1   ########
Instance path:   Main.ClockDividerPorts_work_main_architecture_main_1layer1                                
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.250 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.ClockDividerPorts_work_main_architecture_main_1layer1:	6 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.3420 %             
=================================================
Total COMBINATIONAL LOGIC in the block Main.ClockDividerPorts_work_main_architecture_main_1layer1:	8 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  2.94 %               
===================================================
Total GLOBAL BUFFERS in the block Main.ClockDividerPorts_work_main_architecture_main_1layer1:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.ClockDividerPorts_work_main_architecture_main_2layer1>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ClockDividerPorts_work_main_architecture_main_2layer1   ########
Instance path:   Main.ClockDividerPorts_work_main_architecture_main_2layer1                                
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.4170 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.ClockDividerPorts_work_main_architecture_main_2layer1:	10 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.1710 %             
ARI1     10                 1.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block Main.ClockDividerPorts_work_main_architecture_main_2layer1:	14 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  2.94 %               
===================================================
Total GLOBAL BUFFERS in the block Main.ClockDividerPorts_work_main_architecture_main_2layer1:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.FourWireStepperMotorDriverPorts_102000000_0®010000>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   FourWireStepperMotorDriverPorts_102000000_0\.010000   ########
Instance path:   Main.FourWireStepperMotorDriverPorts_102000000_0\.010000                                
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      47                 1.96 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.FourWireStepperMotorDriverPorts_102000000_0\.010000:	47 (0.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      20                 0.8560 %             
ARI1     61                 8.32 %               
=================================================
Total COMBINATIONAL LOGIC in the block Main.FourWireStepperMotorDriverPorts_102000000_0\.010000:	81 (1.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     5                  14.7 %               
===================================================
Total GLOBAL BUFFERS in the block Main.FourWireStepperMotorDriverPorts_102000000_0\.010000:	5 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FourWireStepperMotorDriverPorts_102000000_0®010000.FourWireStepperMotorPorts>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   FourWireStepperMotorPorts   ########               
Instance path:   FourWireStepperMotorDriverPorts_102000000_0\.010000.FourWireStepperMotorPorts
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.2920 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block FourWireStepperMotorDriverPorts_102000000_0\.010000.FourWireStepperMotorPorts:	7 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.1280 %             
=================================================
Total COMBINATIONAL LOGIC in the block FourWireStepperMotorDriverPorts_102000000_0\.010000.FourWireStepperMotorPorts:	3 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FourWireStepperMotorDriverPorts_102000000_0®010000.OneShotPorts_work_main_architecture_main_2layer1>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   OneShotPorts_work_main_architecture_main_2layer1   ########               
Instance path:   FourWireStepperMotorDriverPorts_102000000_0\.010000.OneShotPorts_work_main_architecture_main_2layer1
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      21                 0.8760 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block FourWireStepperMotorDriverPorts_102000000_0\.010000.OneShotPorts_work_main_architecture_main_2layer1:	21 (0.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.4280 %             
ARI1     20                 2.73 %               
=================================================
Total COMBINATIONAL LOGIC in the block FourWireStepperMotorDriverPorts_102000000_0\.010000.OneShotPorts_work_main_architecture_main_2layer1:	30 (0.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports>
-----------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports   ########
Instance path:   Main.IBufP1Ports                                
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_0   ########
Instance path:   Main.IBufP1Ports_0                                
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_0:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_1>
-------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_1   ########
Instance path:   Main.IBufP1Ports_1                                
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_1:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_10>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_10   ########
Instance path:   Main.IBufP1Ports_10                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_10:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_11>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_11   ########
Instance path:   Main.IBufP1Ports_11                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_11:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_12>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_12   ########
Instance path:   Main.IBufP1Ports_12                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_12:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_13>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_13   ########
Instance path:   Main.IBufP1Ports_13                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_13:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_14>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_14   ########
Instance path:   Main.IBufP1Ports_14                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_14:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_15>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_15   ########
Instance path:   Main.IBufP1Ports_15                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_15:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_16>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_16   ########
Instance path:   Main.IBufP1Ports_16                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_16:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_17>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_17   ########
Instance path:   Main.IBufP1Ports_17                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_17:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_18>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_18   ########
Instance path:   Main.IBufP1Ports_18                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_18:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_19>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_19   ########
Instance path:   Main.IBufP1Ports_19                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_19:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_2>
-------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_2   ########
Instance path:   Main.IBufP1Ports_2                                
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_2:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_20>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_20   ########
Instance path:   Main.IBufP1Ports_20                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_20:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_21>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_21   ########
Instance path:   Main.IBufP1Ports_21                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_21:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_22>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_22   ########
Instance path:   Main.IBufP1Ports_22                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_22:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_23>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_23   ########
Instance path:   Main.IBufP1Ports_23                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_23:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_24>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_24   ########
Instance path:   Main.IBufP1Ports_24                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_24:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_25>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_25   ########
Instance path:   Main.IBufP1Ports_25                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_25:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_26>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_26   ########
Instance path:   Main.IBufP1Ports_26                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_26:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_27>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_27   ########
Instance path:   Main.IBufP1Ports_27                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_27:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_28>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_28   ########
Instance path:   Main.IBufP1Ports_28                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_28:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_29>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_29   ########
Instance path:   Main.IBufP1Ports_29                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_29:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_3>
-------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_3   ########
Instance path:   Main.IBufP1Ports_3                                
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_3:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_30>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_30   ########
Instance path:   Main.IBufP1Ports_30                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_30:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_31>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_31   ########
Instance path:   Main.IBufP1Ports_31                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_31:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_32>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_32   ########
Instance path:   Main.IBufP1Ports_32                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_32:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_33>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_33   ########
Instance path:   Main.IBufP1Ports_33                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_33:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_34>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_34   ########
Instance path:   Main.IBufP1Ports_34                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_34:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_35>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_35   ########
Instance path:   Main.IBufP1Ports_35                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_35:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_36>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_36   ########
Instance path:   Main.IBufP1Ports_36                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_36:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_37>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_37   ########
Instance path:   Main.IBufP1Ports_37                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_37:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_38>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_38   ########
Instance path:   Main.IBufP1Ports_38                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_38:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_39>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_39   ########
Instance path:   Main.IBufP1Ports_39                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_39:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_4>
-------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_4   ########
Instance path:   Main.IBufP1Ports_4                                
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_4:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_40>
--------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_40   ########
Instance path:   Main.IBufP1Ports_40                                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_40:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_5>
-------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_5   ########
Instance path:   Main.IBufP1Ports_5                                
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_5:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_6>
-------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_6   ########
Instance path:   Main.IBufP1Ports_6                                
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_6:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_7>
-------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_7   ########
Instance path:   Main.IBufP1Ports_7                                
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_7:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_8>
-------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_8   ########
Instance path:   Main.IBufP1Ports_8                                
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_8:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP1Ports_9>
-------------------------------------------------------------------
########   Utilization report for  cell:   IBufP1Ports_9   ########
Instance path:   Main.IBufP1Ports_9                                
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP1Ports_9:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP2Ports>
-----------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports   ########
Instance path:   Main.IBufP2Ports                                
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP2Ports:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP2Ports_1>
-------------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports_1   ########
Instance path:   Main.IBufP2Ports_1                                
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP2Ports_1:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.08560 %            
=================================================
Total COMBINATIONAL LOGIC in the block Main.IBufP2Ports_1:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP2Ports_2>
-------------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports_2   ########
Instance path:   Main.IBufP2Ports_2                                
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP2Ports_2:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP3Ports>
-----------------------------------------------------------------
########   Utilization report for  cell:   IBufP3Ports   ########
Instance path:   Main.IBufP3Ports                                
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.1250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP3Ports:	3 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP3Ports_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   IBufP3Ports_0   ########
Instance path:   Main.IBufP3Ports_0                                
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.1250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP3Ports_0:	3 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP3Ports_1>
-------------------------------------------------------------------
########   Utilization report for  cell:   IBufP3Ports_1   ########
Instance path:   Main.IBufP3Ports_1                                
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.1250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP3Ports_1:	3 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP3Ports_7>
-------------------------------------------------------------------
########   Utilization report for  cell:   IBufP3Ports_7   ########
Instance path:   Main.IBufP3Ports_7                                
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.1250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP3Ports_7:	3 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP3Ports_7_0>
---------------------------------------------------------------------
########   Utilization report for  cell:   IBufP3Ports_7_0   ########
Instance path:   Main.IBufP3Ports_7_0                                
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.1250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP3Ports_7_0:	3 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP3Ports_7_1>
---------------------------------------------------------------------
########   Utilization report for  cell:   IBufP3Ports_7_1   ########
Instance path:   Main.IBufP3Ports_7_1                                
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.1250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP3Ports_7_1:	3 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP3Ports_7_2>
---------------------------------------------------------------------
########   Utilization report for  cell:   IBufP3Ports_7_2   ########
Instance path:   Main.IBufP3Ports_7_2                                
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.1250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP3Ports_7_2:	3 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.IBufP3Ports_7_3>
---------------------------------------------------------------------
########   Utilization report for  cell:   IBufP3Ports_7_3   ########
Instance path:   Main.IBufP3Ports_7_3                                
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.1250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.IBufP3Ports_7_3:	3 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.OneShotPorts_work_main_architecture_main_0layer1>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   OneShotPorts_work_main_architecture_main_0layer1   ########
Instance path:   Main.OneShotPorts_work_main_architecture_main_0layer1                                
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      12                 0.5010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.OneShotPorts_work_main_architecture_main_0layer1:	12 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      87                 3.72 %               
ARI1     10                 1.36 %               
=================================================
Total COMBINATIONAL LOGIC in the block Main.OneShotPorts_work_main_architecture_main_0layer1:	97 (1.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  2.94 %               
===================================================
Total GLOBAL BUFFERS in the block Main.OneShotPorts_work_main_architecture_main_0layer1:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.OneShotPorts_work_main_architecture_main_1layer1_0>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   OneShotPorts_work_main_architecture_main_1layer1_0   ########
Instance path:   Main.OneShotPorts_work_main_architecture_main_1layer1_0                                
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.7510 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.OneShotPorts_work_main_architecture_main_1layer1_0:	18 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.3420 %             
ARI1     17                 2.32 %               
=================================================
Total COMBINATIONAL LOGIC in the block Main.OneShotPorts_work_main_architecture_main_1layer1_0:	25 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.OneShotPorts_work_main_architecture_main_1layer1_1>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   OneShotPorts_work_main_architecture_main_1layer1_1   ########
Instance path:   Main.OneShotPorts_work_main_architecture_main_1layer1_1                                
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.7510 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.OneShotPorts_work_main_architecture_main_1layer1_1:	18 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.3420 %             
ARI1     17                 2.32 %               
=================================================
Total COMBINATIONAL LOGIC in the block Main.OneShotPorts_work_main_architecture_main_1layer1_1:	25 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.OneShotPorts_work_main_architecture_main_1layer1_2>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   OneShotPorts_work_main_architecture_main_1layer1_2   ########
Instance path:   Main.OneShotPorts_work_main_architecture_main_1layer1_2                                
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.7510 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.OneShotPorts_work_main_architecture_main_1layer1_2:	18 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.3420 %             
ARI1     17                 2.32 %               
=================================================
Total COMBINATIONAL LOGIC in the block Main.OneShotPorts_work_main_architecture_main_1layer1_2:	25 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.OneShotPorts_work_main_architecture_main_1layer1_3>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   OneShotPorts_work_main_architecture_main_1layer1_3   ########
Instance path:   Main.OneShotPorts_work_main_architecture_main_1layer1_3                                
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.7510 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.OneShotPorts_work_main_architecture_main_1layer1_3:	18 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.3420 %             
ARI1     17                 2.32 %               
=================================================
Total COMBINATIONAL LOGIC in the block Main.OneShotPorts_work_main_architecture_main_1layer1_3:	25 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.PPSCountPorts_work_main_architecture_main_0layer1>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PPSCountPorts_work_main_architecture_main_0layer1   ########
Instance path:   Main.PPSCountPorts_work_main_architecture_main_0layer1                                
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      67                 2.8 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.PPSCountPorts_work_main_architecture_main_0layer1:	67 (1.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.4710 %             
ARI1     63                 8.59 %               
=================================================
Total COMBINATIONAL LOGIC in the block Main.PPSCountPorts_work_main_architecture_main_0layer1:	74 (1.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.RegisterSpacePorts_10>
---------------------------------------------------------------------------
########   Utilization report for  cell:   RegisterSpacePorts_10   ########
Instance path:   Main.RegisterSpacePorts_10                                
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      204                8.51 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.RegisterSpacePorts_10:	204 (3.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1249               53.5 %               
=================================================
Total COMBINATIONAL LOGIC in the block Main.RegisterSpacePorts_10:	1249 (21.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  5.88 %               
===================================================
Total GLOBAL BUFFERS in the block Main.RegisterSpacePorts_10:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.SpiDacPorts_102000000_16>
------------------------------------------------------------------------------
########   Utilization report for  cell:   SpiDacPorts_102000000_16   ########
Instance path:   Main.SpiDacPorts_102000000_16                                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      71                 2.96 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.SpiDacPorts_102000000_16:	71 (1.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      60                 2.57 %               
ARI1     19                 2.59 %               
=================================================
Total COMBINATIONAL LOGIC in the block Main.SpiDacPorts_102000000_16:	79 (1.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  2.94 %               
===================================================
Total GLOBAL BUFFERS in the block Main.SpiDacPorts_102000000_16:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SpiDacPorts_102000000_16.SpiMasterPorts_work_main_architecture_main_0layer1>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   SpiMasterPorts_work_main_architecture_main_0layer1   ########
Instance path:   SpiDacPorts_102000000_16.SpiMasterPorts_work_main_architecture_main_0layer1            
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      51                 2.13 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block SpiDacPorts_102000000_16.SpiMasterPorts_work_main_architecture_main_0layer1:	51 (0.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      55                 2.35 %               
ARI1     19                 2.59 %               
=================================================
Total COMBINATIONAL LOGIC in the block SpiDacPorts_102000000_16.SpiMasterPorts_work_main_architecture_main_0layer1:	74 (1.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.SpiDevicePorts_work_main_architecture_main_0layer1>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   SpiDevicePorts_work_main_architecture_main_0layer1   ########
Instance path:   Main.SpiDevicePorts_work_main_architecture_main_0layer1                                
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      47                 1.96 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.SpiDevicePorts_work_main_architecture_main_0layer1:	47 (0.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      71                 3.04 %               
ARI1     12                 1.64 %               
=================================================
Total COMBINATIONAL LOGIC in the block Main.SpiDevicePorts_work_main_architecture_main_0layer1:	83 (1.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  2.94 %               
===================================================
Total GLOBAL BUFFERS in the block Main.SpiDevicePorts_work_main_architecture_main_0layer1:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SpiDevicePorts_work_main_architecture_main_0layer1.SpiMasterPorts_work_main_architecture_main_1layer1>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   SpiMasterPorts_work_main_architecture_main_1layer1   ########              
Instance path:   SpiDevicePorts_work_main_architecture_main_0layer1.SpiMasterPorts_work_main_architecture_main_1layer1
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      34                 1.42 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block SpiDevicePorts_work_main_architecture_main_0layer1.SpiMasterPorts_work_main_architecture_main_1layer1:	34 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      66                 2.83 %               
ARI1     12                 1.64 %               
=================================================
Total COMBINATIONAL LOGIC in the block SpiDevicePorts_work_main_architecture_main_0layer1.SpiMasterPorts_work_main_architecture_main_1layer1:	78 (1.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.UartRxFifoExtClk_10_0>
---------------------------------------------------------------------------
########   Utilization report for  cell:   UartRxFifoExtClk_10_0   ########
Instance path:   Main.UartRxFifoExtClk_10_0                                
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      85                 3.55 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.UartRxFifoExtClk_10_0:	85 (1.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      71                 3.04 %               
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block Main.UartRxFifoExtClk_10_0:	104 (1.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block Main.UartRxFifoExtClk_10_0:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxFifoExtClk_10_0.IBufP2Ports_0_15>
----------------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports_0_15   ########
Instance path:   UartRxFifoExtClk_10_0.IBufP2Ports_0_15               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxFifoExtClk_10_0.IBufP2Ports_0_15:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxFifoExtClk_10_0.UartRxExtClk_5>
--------------------------------------------------------------------
########   Utilization report for  cell:   UartRxExtClk_5   ########
Instance path:   UartRxFifoExtClk_10_0.UartRxExtClk_5               
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      27                 1.13 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxFifoExtClk_10_0.UartRxExtClk_5:	27 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      36                 1.54 %               
=================================================
Total COMBINATIONAL LOGIC in the block UartRxFifoExtClk_10_0.UartRxExtClk_5:	36 (0.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxExtClk_5.IBufP2Ports_0_5>
---------------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports_0_5   ########
Instance path:   UartRxExtClk_5.IBufP2Ports_0_5                      
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxExtClk_5.IBufP2Ports_0_5:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxExtClk_5.UartRxRaw_5>
-----------------------------------------------------------------
########   Utilization report for  cell:   UartRxRaw_5   ########
Instance path:   UartRxExtClk_5.UartRxRaw_5                      
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 1.04 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxExtClk_5.UartRxRaw_5:	25 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      36                 1.54 %               
=================================================
Total COMBINATIONAL LOGIC in the block UartRxExtClk_5.UartRxRaw_5:	36 (0.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxFifoExtClk_10_0.gated_fifo_8_10_1_9>
-------------------------------------------------------------------------
########   Utilization report for  cell:   gated_fifo_8_10_1_9   ########
Instance path:   UartRxFifoExtClk_10_0.gated_fifo_8_10_1_9               
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      56                 2.34 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxFifoExtClk_10_0.gated_fifo_8_10_1_9:	56 (0.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      35                 1.5 %                
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block UartRxFifoExtClk_10_0.gated_fifo_8_10_1_9:	68 (1.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block UartRxFifoExtClk_10_0.gated_fifo_8_10_1_9:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=gated_fifo_8_10_1_9.fifo_8_10_1_9>
-------------------------------------------------------------------
########   Utilization report for  cell:   fifo_8_10_1_9   ########
Instance path:   gated_fifo_8_10_1_9.fifo_8_10_1_9                 
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      52                 2.17 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block gated_fifo_8_10_1_9.fifo_8_10_1_9:	52 (0.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      33                 1.41 %               
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block gated_fifo_8_10_1_9.fifo_8_10_1_9:	66 (1.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block gated_fifo_8_10_1_9.fifo_8_10_1_9:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.UartRxFifoExtClk_10_1>
---------------------------------------------------------------------------
########   Utilization report for  cell:   UartRxFifoExtClk_10_1   ########
Instance path:   Main.UartRxFifoExtClk_10_1                                
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      85                 3.55 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.UartRxFifoExtClk_10_1:	85 (1.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      70                 3 %                  
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block Main.UartRxFifoExtClk_10_1:	103 (1.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block Main.UartRxFifoExtClk_10_1:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxFifoExtClk_10_1.IBufP2Ports_0_13>
----------------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports_0_13   ########
Instance path:   UartRxFifoExtClk_10_1.IBufP2Ports_0_13               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxFifoExtClk_10_1.IBufP2Ports_0_13:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxFifoExtClk_10_1.UartRxExtClk_4>
--------------------------------------------------------------------
########   Utilization report for  cell:   UartRxExtClk_4   ########
Instance path:   UartRxFifoExtClk_10_1.UartRxExtClk_4               
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      27                 1.13 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxFifoExtClk_10_1.UartRxExtClk_4:	27 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      35                 1.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block UartRxFifoExtClk_10_1.UartRxExtClk_4:	35 (0.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxExtClk_4.IBufP2Ports_0_4>
---------------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports_0_4   ########
Instance path:   UartRxExtClk_4.IBufP2Ports_0_4                      
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxExtClk_4.IBufP2Ports_0_4:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxExtClk_4.UartRxRaw_4>
-----------------------------------------------------------------
########   Utilization report for  cell:   UartRxRaw_4   ########
Instance path:   UartRxExtClk_4.UartRxRaw_4                      
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 1.04 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxExtClk_4.UartRxRaw_4:	25 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      35                 1.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block UartRxExtClk_4.UartRxRaw_4:	35 (0.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxFifoExtClk_10_1.gated_fifo_8_10_1_7>
-------------------------------------------------------------------------
########   Utilization report for  cell:   gated_fifo_8_10_1_7   ########
Instance path:   UartRxFifoExtClk_10_1.gated_fifo_8_10_1_7               
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      56                 2.34 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxFifoExtClk_10_1.gated_fifo_8_10_1_7:	56 (0.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      35                 1.5 %                
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block UartRxFifoExtClk_10_1.gated_fifo_8_10_1_7:	68 (1.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block UartRxFifoExtClk_10_1.gated_fifo_8_10_1_7:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=gated_fifo_8_10_1_7.fifo_8_10_1_7>
-------------------------------------------------------------------
########   Utilization report for  cell:   fifo_8_10_1_7   ########
Instance path:   gated_fifo_8_10_1_7.fifo_8_10_1_7                 
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      52                 2.17 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block gated_fifo_8_10_1_7.fifo_8_10_1_7:	52 (0.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      33                 1.41 %               
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block gated_fifo_8_10_1_7.fifo_8_10_1_7:	66 (1.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block gated_fifo_8_10_1_7.fifo_8_10_1_7:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.UartRxFifoExtClk_10_2>
---------------------------------------------------------------------------
########   Utilization report for  cell:   UartRxFifoExtClk_10_2   ########
Instance path:   Main.UartRxFifoExtClk_10_2                                
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      85                 3.55 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.UartRxFifoExtClk_10_2:	85 (1.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      70                 3 %                  
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block Main.UartRxFifoExtClk_10_2:	103 (1.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block Main.UartRxFifoExtClk_10_2:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxFifoExtClk_10_2.IBufP2Ports_0_11>
----------------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports_0_11   ########
Instance path:   UartRxFifoExtClk_10_2.IBufP2Ports_0_11               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxFifoExtClk_10_2.IBufP2Ports_0_11:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxFifoExtClk_10_2.UartRxExtClk_3>
--------------------------------------------------------------------
########   Utilization report for  cell:   UartRxExtClk_3   ########
Instance path:   UartRxFifoExtClk_10_2.UartRxExtClk_3               
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      27                 1.13 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxFifoExtClk_10_2.UartRxExtClk_3:	27 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      35                 1.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block UartRxFifoExtClk_10_2.UartRxExtClk_3:	35 (0.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxExtClk_3.IBufP2Ports_0_3>
---------------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports_0_3   ########
Instance path:   UartRxExtClk_3.IBufP2Ports_0_3                      
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxExtClk_3.IBufP2Ports_0_3:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxExtClk_3.UartRxRaw_3>
-----------------------------------------------------------------
########   Utilization report for  cell:   UartRxRaw_3   ########
Instance path:   UartRxExtClk_3.UartRxRaw_3                      
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 1.04 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxExtClk_3.UartRxRaw_3:	25 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      35                 1.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block UartRxExtClk_3.UartRxRaw_3:	35 (0.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxFifoExtClk_10_2.gated_fifo_8_10_1_5>
-------------------------------------------------------------------------
########   Utilization report for  cell:   gated_fifo_8_10_1_5   ########
Instance path:   UartRxFifoExtClk_10_2.gated_fifo_8_10_1_5               
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      56                 2.34 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxFifoExtClk_10_2.gated_fifo_8_10_1_5:	56 (0.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      35                 1.5 %                
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block UartRxFifoExtClk_10_2.gated_fifo_8_10_1_5:	68 (1.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block UartRxFifoExtClk_10_2.gated_fifo_8_10_1_5:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=gated_fifo_8_10_1_5.fifo_8_10_1_5>
-------------------------------------------------------------------
########   Utilization report for  cell:   fifo_8_10_1_5   ########
Instance path:   gated_fifo_8_10_1_5.fifo_8_10_1_5                 
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      52                 2.17 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block gated_fifo_8_10_1_5.fifo_8_10_1_5:	52 (0.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      33                 1.41 %               
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block gated_fifo_8_10_1_5.fifo_8_10_1_5:	66 (1.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block gated_fifo_8_10_1_5.fifo_8_10_1_5:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.UartRxFifoExtClk_10_3>
---------------------------------------------------------------------------
########   Utilization report for  cell:   UartRxFifoExtClk_10_3   ########
Instance path:   Main.UartRxFifoExtClk_10_3                                
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      85                 3.55 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.UartRxFifoExtClk_10_3:	85 (1.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      72                 3.08 %               
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block Main.UartRxFifoExtClk_10_3:	105 (1.77 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block Main.UartRxFifoExtClk_10_3:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxFifoExtClk_10_3.IBufP2Ports_0_9>
---------------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports_0_9   ########
Instance path:   UartRxFifoExtClk_10_3.IBufP2Ports_0_9               
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxFifoExtClk_10_3.IBufP2Ports_0_9:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxFifoExtClk_10_3.UartRxExtClk_2>
--------------------------------------------------------------------
########   Utilization report for  cell:   UartRxExtClk_2   ########
Instance path:   UartRxFifoExtClk_10_3.UartRxExtClk_2               
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      27                 1.13 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxFifoExtClk_10_3.UartRxExtClk_2:	27 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      37                 1.58 %               
=================================================
Total COMBINATIONAL LOGIC in the block UartRxFifoExtClk_10_3.UartRxExtClk_2:	37 (0.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxExtClk_2.IBufP2Ports_0_2>
---------------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports_0_2   ########
Instance path:   UartRxExtClk_2.IBufP2Ports_0_2                      
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxExtClk_2.IBufP2Ports_0_2:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxExtClk_2.UartRxRaw_2>
-----------------------------------------------------------------
########   Utilization report for  cell:   UartRxRaw_2   ########
Instance path:   UartRxExtClk_2.UartRxRaw_2                      
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 1.04 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxExtClk_2.UartRxRaw_2:	25 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      37                 1.58 %               
=================================================
Total COMBINATIONAL LOGIC in the block UartRxExtClk_2.UartRxRaw_2:	37 (0.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxFifoExtClk_10_3.gated_fifo_8_10_1_3>
-------------------------------------------------------------------------
########   Utilization report for  cell:   gated_fifo_8_10_1_3   ########
Instance path:   UartRxFifoExtClk_10_3.gated_fifo_8_10_1_3               
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      56                 2.34 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxFifoExtClk_10_3.gated_fifo_8_10_1_3:	56 (0.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      35                 1.5 %                
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block UartRxFifoExtClk_10_3.gated_fifo_8_10_1_3:	68 (1.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block UartRxFifoExtClk_10_3.gated_fifo_8_10_1_3:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=gated_fifo_8_10_1_3.fifo_8_10_1_3>
-------------------------------------------------------------------
########   Utilization report for  cell:   fifo_8_10_1_3   ########
Instance path:   gated_fifo_8_10_1_3.fifo_8_10_1_3                 
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      52                 2.17 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block gated_fifo_8_10_1_3.fifo_8_10_1_3:	52 (0.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      33                 1.41 %               
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block gated_fifo_8_10_1_3.fifo_8_10_1_3:	66 (1.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block gated_fifo_8_10_1_3.fifo_8_10_1_3:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.UartRxFifoExtClk_10_4>
---------------------------------------------------------------------------
########   Utilization report for  cell:   UartRxFifoExtClk_10_4   ########
Instance path:   Main.UartRxFifoExtClk_10_4                                
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      85                 3.55 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.UartRxFifoExtClk_10_4:	85 (1.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      71                 3.04 %               
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block Main.UartRxFifoExtClk_10_4:	104 (1.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block Main.UartRxFifoExtClk_10_4:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxFifoExtClk_10_4.IBufP2Ports_0_7>
---------------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports_0_7   ########
Instance path:   UartRxFifoExtClk_10_4.IBufP2Ports_0_7               
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxFifoExtClk_10_4.IBufP2Ports_0_7:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxFifoExtClk_10_4.UartRxExtClk_1>
--------------------------------------------------------------------
########   Utilization report for  cell:   UartRxExtClk_1   ########
Instance path:   UartRxFifoExtClk_10_4.UartRxExtClk_1               
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      27                 1.13 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxFifoExtClk_10_4.UartRxExtClk_1:	27 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      36                 1.54 %               
=================================================
Total COMBINATIONAL LOGIC in the block UartRxFifoExtClk_10_4.UartRxExtClk_1:	36 (0.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxExtClk_1.IBufP2Ports_0_1>
---------------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports_0_1   ########
Instance path:   UartRxExtClk_1.IBufP2Ports_0_1                      
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxExtClk_1.IBufP2Ports_0_1:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxExtClk_1.UartRxRaw_1>
-----------------------------------------------------------------
########   Utilization report for  cell:   UartRxRaw_1   ########
Instance path:   UartRxExtClk_1.UartRxRaw_1                      
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 1.04 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxExtClk_1.UartRxRaw_1:	25 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      36                 1.54 %               
=================================================
Total COMBINATIONAL LOGIC in the block UartRxExtClk_1.UartRxRaw_1:	36 (0.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxFifoExtClk_10_4.gated_fifo_8_10_1_1>
-------------------------------------------------------------------------
########   Utilization report for  cell:   gated_fifo_8_10_1_1   ########
Instance path:   UartRxFifoExtClk_10_4.gated_fifo_8_10_1_1               
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      56                 2.34 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxFifoExtClk_10_4.gated_fifo_8_10_1_1:	56 (0.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      35                 1.5 %                
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block UartRxFifoExtClk_10_4.gated_fifo_8_10_1_1:	68 (1.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block UartRxFifoExtClk_10_4.gated_fifo_8_10_1_1:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=gated_fifo_8_10_1_1.fifo_8_10_1_1>
-------------------------------------------------------------------
########   Utilization report for  cell:   fifo_8_10_1_1   ########
Instance path:   gated_fifo_8_10_1_1.fifo_8_10_1_1                 
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      52                 2.17 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block gated_fifo_8_10_1_1.fifo_8_10_1_1:	52 (0.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      33                 1.41 %               
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block gated_fifo_8_10_1_1.fifo_8_10_1_1:	66 (1.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block gated_fifo_8_10_1_1.fifo_8_10_1_1:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.UartRxFifoExtClk_10_5>
---------------------------------------------------------------------------
########   Utilization report for  cell:   UartRxFifoExtClk_10_5   ########
Instance path:   Main.UartRxFifoExtClk_10_5                                
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      85                 3.55 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.UartRxFifoExtClk_10_5:	85 (1.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      70                 3 %                  
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block Main.UartRxFifoExtClk_10_5:	103 (1.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block Main.UartRxFifoExtClk_10_5:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxFifoExtClk_10_5.IBufP2Ports_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports_0   ########
Instance path:   UartRxFifoExtClk_10_5.IBufP2Ports_0               
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxFifoExtClk_10_5.IBufP2Ports_0:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxFifoExtClk_10_5.UartRxExtClk_0>
--------------------------------------------------------------------
########   Utilization report for  cell:   UartRxExtClk_0   ########
Instance path:   UartRxFifoExtClk_10_5.UartRxExtClk_0               
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      27                 1.13 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxFifoExtClk_10_5.UartRxExtClk_0:	27 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      35                 1.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block UartRxFifoExtClk_10_5.UartRxExtClk_0:	35 (0.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxExtClk_0.IBufP2Ports_0_0>
---------------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports_0_0   ########
Instance path:   UartRxExtClk_0.IBufP2Ports_0_0                      
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxExtClk_0.IBufP2Ports_0_0:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxExtClk_0.UartRxRaw_0>
-----------------------------------------------------------------
########   Utilization report for  cell:   UartRxRaw_0   ########
Instance path:   UartRxExtClk_0.UartRxRaw_0                      
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 1.04 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxExtClk_0.UartRxRaw_0:	25 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      35                 1.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block UartRxExtClk_0.UartRxRaw_0:	35 (0.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartRxFifoExtClk_10_5.gated_fifo_8_10_0>
-----------------------------------------------------------------------
########   Utilization report for  cell:   gated_fifo_8_10_0   ########
Instance path:   UartRxFifoExtClk_10_5.gated_fifo_8_10_0               
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      56                 2.34 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UartRxFifoExtClk_10_5.gated_fifo_8_10_0:	56 (0.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      35                 1.5 %                
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block UartRxFifoExtClk_10_5.gated_fifo_8_10_0:	68 (1.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block UartRxFifoExtClk_10_5.gated_fifo_8_10_0:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=gated_fifo_8_10_0.fifo_8_10_0>
-----------------------------------------------------------------
########   Utilization report for  cell:   fifo_8_10_0   ########
Instance path:   gated_fifo_8_10_0.fifo_8_10_0                   
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      52                 2.17 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block gated_fifo_8_10_0.fifo_8_10_0:	52 (0.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      33                 1.41 %               
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block gated_fifo_8_10_0.fifo_8_10_0:	66 (1.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block gated_fifo_8_10_0.fifo_8_10_0:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.UartTxFifoExtClk_10_0>
---------------------------------------------------------------------------
########   Utilization report for  cell:   UartTxFifoExtClk_10_0   ########
Instance path:   Main.UartTxFifoExtClk_10_0                                
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      65                 2.71 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.UartTxFifoExtClk_10_0:	65 (1.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      49                 2.1 %                
ARI1     38                 5.18 %               
=================================================
Total COMBINATIONAL LOGIC in the block Main.UartTxFifoExtClk_10_0:	87 (1.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block Main.UartTxFifoExtClk_10_0:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartTxFifoExtClk_10_0.IBufP2Ports_0_16>
----------------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports_0_16   ########
Instance path:   UartTxFifoExtClk_10_0.IBufP2Ports_0_16               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UartTxFifoExtClk_10_0.IBufP2Ports_0_16:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartTxFifoExtClk_10_0.IBufP2Ports_8_19>
----------------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports_8_19   ########
Instance path:   UartTxFifoExtClk_10_0.IBufP2Ports_8_19               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UartTxFifoExtClk_10_0.IBufP2Ports_8_19:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartTxFifoExtClk_10_0.UartTx_5>
--------------------------------------------------------------
########   Utilization report for  cell:   UartTx_5   ########
Instance path:   UartTxFifoExtClk_10_0.UartTx_5               
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.2920 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UartTxFifoExtClk_10_0.UartTx_5:	7 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.5990 %             
ARI1     5                  0.6820 %             
=================================================
Total COMBINATIONAL LOGIC in the block UartTxFifoExtClk_10_0.UartTx_5:	19 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartTxFifoExtClk_10_0.gated_fifo_8_10_1_10>
--------------------------------------------------------------------------
########   Utilization report for  cell:   gated_fifo_8_10_1_10   ########
Instance path:   UartTxFifoExtClk_10_0.gated_fifo_8_10_1_10               
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      48                 2 %                  
=================================================
Total SEQUENTIAL ELEMENTS in the block UartTxFifoExtClk_10_0.gated_fifo_8_10_1_10:	48 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      28                 1.2 %                
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block UartTxFifoExtClk_10_0.gated_fifo_8_10_1_10:	61 (1.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block UartTxFifoExtClk_10_0.gated_fifo_8_10_1_10:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=gated_fifo_8_10_1_10.fifo_8_10_1_10>
--------------------------------------------------------------------
########   Utilization report for  cell:   fifo_8_10_1_10   ########
Instance path:   gated_fifo_8_10_1_10.fifo_8_10_1_10                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      43                 1.79 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block gated_fifo_8_10_1_10.fifo_8_10_1_10:	43 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      25                 1.07 %               
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block gated_fifo_8_10_1_10.fifo_8_10_1_10:	58 (0.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block gated_fifo_8_10_1_10.fifo_8_10_1_10:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.UartTxFifoExtClk_10_1>
---------------------------------------------------------------------------
########   Utilization report for  cell:   UartTxFifoExtClk_10_1   ########
Instance path:   Main.UartTxFifoExtClk_10_1                                
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      65                 2.71 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.UartTxFifoExtClk_10_1:	65 (1.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      50                 2.14 %               
ARI1     38                 5.18 %               
=================================================
Total COMBINATIONAL LOGIC in the block Main.UartTxFifoExtClk_10_1:	88 (1.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block Main.UartTxFifoExtClk_10_1:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartTxFifoExtClk_10_1.IBufP2Ports_0_14>
----------------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports_0_14   ########
Instance path:   UartTxFifoExtClk_10_1.IBufP2Ports_0_14               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UartTxFifoExtClk_10_1.IBufP2Ports_0_14:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartTxFifoExtClk_10_1.IBufP2Ports_8_15>
----------------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports_8_15   ########
Instance path:   UartTxFifoExtClk_10_1.IBufP2Ports_8_15               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UartTxFifoExtClk_10_1.IBufP2Ports_8_15:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartTxFifoExtClk_10_1.UartTx_4>
--------------------------------------------------------------
########   Utilization report for  cell:   UartTx_4   ########
Instance path:   UartTxFifoExtClk_10_1.UartTx_4               
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.2920 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UartTxFifoExtClk_10_1.UartTx_4:	7 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.6420 %             
ARI1     5                  0.6820 %             
=================================================
Total COMBINATIONAL LOGIC in the block UartTxFifoExtClk_10_1.UartTx_4:	20 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartTxFifoExtClk_10_1.gated_fifo_8_10_1_8>
-------------------------------------------------------------------------
########   Utilization report for  cell:   gated_fifo_8_10_1_8   ########
Instance path:   UartTxFifoExtClk_10_1.gated_fifo_8_10_1_8               
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      48                 2 %                  
=================================================
Total SEQUENTIAL ELEMENTS in the block UartTxFifoExtClk_10_1.gated_fifo_8_10_1_8:	48 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      28                 1.2 %                
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block UartTxFifoExtClk_10_1.gated_fifo_8_10_1_8:	61 (1.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block UartTxFifoExtClk_10_1.gated_fifo_8_10_1_8:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=gated_fifo_8_10_1_8.fifo_8_10_1_8>
-------------------------------------------------------------------
########   Utilization report for  cell:   fifo_8_10_1_8   ########
Instance path:   gated_fifo_8_10_1_8.fifo_8_10_1_8                 
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      43                 1.79 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block gated_fifo_8_10_1_8.fifo_8_10_1_8:	43 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      25                 1.07 %               
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block gated_fifo_8_10_1_8.fifo_8_10_1_8:	58 (0.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block gated_fifo_8_10_1_8.fifo_8_10_1_8:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.UartTxFifoExtClk_10_2>
---------------------------------------------------------------------------
########   Utilization report for  cell:   UartTxFifoExtClk_10_2   ########
Instance path:   Main.UartTxFifoExtClk_10_2                                
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      65                 2.71 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.UartTxFifoExtClk_10_2:	65 (1.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      49                 2.1 %                
ARI1     38                 5.18 %               
=================================================
Total COMBINATIONAL LOGIC in the block Main.UartTxFifoExtClk_10_2:	87 (1.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block Main.UartTxFifoExtClk_10_2:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartTxFifoExtClk_10_2.IBufP2Ports_0_12>
----------------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports_0_12   ########
Instance path:   UartTxFifoExtClk_10_2.IBufP2Ports_0_12               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UartTxFifoExtClk_10_2.IBufP2Ports_0_12:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartTxFifoExtClk_10_2.IBufP2Ports_8_11>
----------------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports_8_11   ########
Instance path:   UartTxFifoExtClk_10_2.IBufP2Ports_8_11               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UartTxFifoExtClk_10_2.IBufP2Ports_8_11:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartTxFifoExtClk_10_2.UartTx_3>
--------------------------------------------------------------
########   Utilization report for  cell:   UartTx_3   ########
Instance path:   UartTxFifoExtClk_10_2.UartTx_3               
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.2920 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UartTxFifoExtClk_10_2.UartTx_3:	7 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.5990 %             
ARI1     5                  0.6820 %             
=================================================
Total COMBINATIONAL LOGIC in the block UartTxFifoExtClk_10_2.UartTx_3:	19 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartTxFifoExtClk_10_2.gated_fifo_8_10_1_6>
-------------------------------------------------------------------------
########   Utilization report for  cell:   gated_fifo_8_10_1_6   ########
Instance path:   UartTxFifoExtClk_10_2.gated_fifo_8_10_1_6               
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      48                 2 %                  
=================================================
Total SEQUENTIAL ELEMENTS in the block UartTxFifoExtClk_10_2.gated_fifo_8_10_1_6:	48 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      28                 1.2 %                
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block UartTxFifoExtClk_10_2.gated_fifo_8_10_1_6:	61 (1.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block UartTxFifoExtClk_10_2.gated_fifo_8_10_1_6:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=gated_fifo_8_10_1_6.fifo_8_10_1_6>
-------------------------------------------------------------------
########   Utilization report for  cell:   fifo_8_10_1_6   ########
Instance path:   gated_fifo_8_10_1_6.fifo_8_10_1_6                 
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      43                 1.79 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block gated_fifo_8_10_1_6.fifo_8_10_1_6:	43 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      25                 1.07 %               
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block gated_fifo_8_10_1_6.fifo_8_10_1_6:	58 (0.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block gated_fifo_8_10_1_6.fifo_8_10_1_6:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.UartTxFifoExtClk_10_3>
---------------------------------------------------------------------------
########   Utilization report for  cell:   UartTxFifoExtClk_10_3   ########
Instance path:   Main.UartTxFifoExtClk_10_3                                
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      65                 2.71 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.UartTxFifoExtClk_10_3:	65 (1.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      49                 2.1 %                
ARI1     38                 5.18 %               
=================================================
Total COMBINATIONAL LOGIC in the block Main.UartTxFifoExtClk_10_3:	87 (1.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block Main.UartTxFifoExtClk_10_3:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartTxFifoExtClk_10_3.IBufP2Ports_0_10>
----------------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports_0_10   ########
Instance path:   UartTxFifoExtClk_10_3.IBufP2Ports_0_10               
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UartTxFifoExtClk_10_3.IBufP2Ports_0_10:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartTxFifoExtClk_10_3.IBufP2Ports_8_7>
---------------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports_8_7   ########
Instance path:   UartTxFifoExtClk_10_3.IBufP2Ports_8_7               
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UartTxFifoExtClk_10_3.IBufP2Ports_8_7:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartTxFifoExtClk_10_3.UartTx_2>
--------------------------------------------------------------
########   Utilization report for  cell:   UartTx_2   ########
Instance path:   UartTxFifoExtClk_10_3.UartTx_2               
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.2920 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UartTxFifoExtClk_10_3.UartTx_2:	7 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.5990 %             
ARI1     5                  0.6820 %             
=================================================
Total COMBINATIONAL LOGIC in the block UartTxFifoExtClk_10_3.UartTx_2:	19 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartTxFifoExtClk_10_3.gated_fifo_8_10_1_4>
-------------------------------------------------------------------------
########   Utilization report for  cell:   gated_fifo_8_10_1_4   ########
Instance path:   UartTxFifoExtClk_10_3.gated_fifo_8_10_1_4               
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      48                 2 %                  
=================================================
Total SEQUENTIAL ELEMENTS in the block UartTxFifoExtClk_10_3.gated_fifo_8_10_1_4:	48 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      28                 1.2 %                
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block UartTxFifoExtClk_10_3.gated_fifo_8_10_1_4:	61 (1.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block UartTxFifoExtClk_10_3.gated_fifo_8_10_1_4:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=gated_fifo_8_10_1_4.fifo_8_10_1_4>
-------------------------------------------------------------------
########   Utilization report for  cell:   fifo_8_10_1_4   ########
Instance path:   gated_fifo_8_10_1_4.fifo_8_10_1_4                 
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      43                 1.79 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block gated_fifo_8_10_1_4.fifo_8_10_1_4:	43 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      25                 1.07 %               
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block gated_fifo_8_10_1_4.fifo_8_10_1_4:	58 (0.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block gated_fifo_8_10_1_4.fifo_8_10_1_4:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.UartTxFifoExtClk_10_4>
---------------------------------------------------------------------------
########   Utilization report for  cell:   UartTxFifoExtClk_10_4   ########
Instance path:   Main.UartTxFifoExtClk_10_4                                
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      65                 2.71 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.UartTxFifoExtClk_10_4:	65 (1.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      49                 2.1 %                
ARI1     38                 5.18 %               
=================================================
Total COMBINATIONAL LOGIC in the block Main.UartTxFifoExtClk_10_4:	87 (1.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block Main.UartTxFifoExtClk_10_4:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartTxFifoExtClk_10_4.IBufP2Ports_0_8>
---------------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports_0_8   ########
Instance path:   UartTxFifoExtClk_10_4.IBufP2Ports_0_8               
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UartTxFifoExtClk_10_4.IBufP2Ports_0_8:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartTxFifoExtClk_10_4.IBufP2Ports_8_3>
---------------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports_8_3   ########
Instance path:   UartTxFifoExtClk_10_4.IBufP2Ports_8_3               
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UartTxFifoExtClk_10_4.IBufP2Ports_8_3:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartTxFifoExtClk_10_4.UartTx_1>
--------------------------------------------------------------
########   Utilization report for  cell:   UartTx_1   ########
Instance path:   UartTxFifoExtClk_10_4.UartTx_1               
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.2920 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UartTxFifoExtClk_10_4.UartTx_1:	7 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.5990 %             
ARI1     5                  0.6820 %             
=================================================
Total COMBINATIONAL LOGIC in the block UartTxFifoExtClk_10_4.UartTx_1:	19 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartTxFifoExtClk_10_4.gated_fifo_8_10_1_2>
-------------------------------------------------------------------------
########   Utilization report for  cell:   gated_fifo_8_10_1_2   ########
Instance path:   UartTxFifoExtClk_10_4.gated_fifo_8_10_1_2               
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      48                 2 %                  
=================================================
Total SEQUENTIAL ELEMENTS in the block UartTxFifoExtClk_10_4.gated_fifo_8_10_1_2:	48 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      28                 1.2 %                
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block UartTxFifoExtClk_10_4.gated_fifo_8_10_1_2:	61 (1.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block UartTxFifoExtClk_10_4.gated_fifo_8_10_1_2:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=gated_fifo_8_10_1_2.fifo_8_10_1_2>
-------------------------------------------------------------------
########   Utilization report for  cell:   fifo_8_10_1_2   ########
Instance path:   gated_fifo_8_10_1_2.fifo_8_10_1_2                 
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      43                 1.79 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block gated_fifo_8_10_1_2.fifo_8_10_1_2:	43 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      25                 1.07 %               
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block gated_fifo_8_10_1_2.fifo_8_10_1_2:	58 (0.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block gated_fifo_8_10_1_2.fifo_8_10_1_2:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.UartTxFifoExtClk_10_5>
---------------------------------------------------------------------------
########   Utilization report for  cell:   UartTxFifoExtClk_10_5   ########
Instance path:   Main.UartTxFifoExtClk_10_5                                
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      65                 2.71 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.UartTxFifoExtClk_10_5:	65 (1.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      49                 2.1 %                
ARI1     38                 5.18 %               
=================================================
Total COMBINATIONAL LOGIC in the block Main.UartTxFifoExtClk_10_5:	87 (1.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block Main.UartTxFifoExtClk_10_5:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartTxFifoExtClk_10_5.IBufP2Ports_0_6>
---------------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports_0_6   ########
Instance path:   UartTxFifoExtClk_10_5.IBufP2Ports_0_6               
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UartTxFifoExtClk_10_5.IBufP2Ports_0_6:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartTxFifoExtClk_10_5.IBufP2Ports_4>
-------------------------------------------------------------------
########   Utilization report for  cell:   IBufP2Ports_4   ########
Instance path:   UartTxFifoExtClk_10_5.IBufP2Ports_4               
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UartTxFifoExtClk_10_5.IBufP2Ports_4:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartTxFifoExtClk_10_5.UartTx_0>
--------------------------------------------------------------
########   Utilization report for  cell:   UartTx_0   ########
Instance path:   UartTxFifoExtClk_10_5.UartTx_0               
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.2920 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UartTxFifoExtClk_10_5.UartTx_0:	7 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.5990 %             
ARI1     5                  0.6820 %             
=================================================
Total COMBINATIONAL LOGIC in the block UartTxFifoExtClk_10_5.UartTx_0:	19 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UartTxFifoExtClk_10_5.gated_fifo_8_10_1_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   gated_fifo_8_10_1_0   ########
Instance path:   UartTxFifoExtClk_10_5.gated_fifo_8_10_1_0               
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      48                 2 %                  
=================================================
Total SEQUENTIAL ELEMENTS in the block UartTxFifoExtClk_10_5.gated_fifo_8_10_1_0:	48 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      28                 1.2 %                
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block UartTxFifoExtClk_10_5.gated_fifo_8_10_1_0:	61 (1.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block UartTxFifoExtClk_10_5.gated_fifo_8_10_1_0:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=gated_fifo_8_10_1_0.fifo_8_10_1_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   fifo_8_10_1_0   ########
Instance path:   gated_fifo_8_10_1_0.fifo_8_10_1_0                 
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      43                 1.79 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block gated_fifo_8_10_1_0.fifo_8_10_1_0:	43 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      25                 1.07 %               
ARI1     33                 4.5 %                
=================================================
Total COMBINATIONAL LOGIC in the block gated_fifo_8_10_1_0.fifo_8_10_1_0:	58 (0.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     1                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block gated_fifo_8_10_1_0.fifo_8_10_1_0:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.VariableClockDividerPorts_work_main_architecture_main_0layer1_0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   VariableClockDividerPorts_work_main_architecture_main_0layer1_0   ########
Instance path:   Main.VariableClockDividerPorts_work_main_architecture_main_0layer1_0                                
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.3340 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.VariableClockDividerPorts_work_main_architecture_main_0layer1_0:	8 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.04280 %            
ARI1     16                 2.18 %               
=================================================
Total COMBINATIONAL LOGIC in the block Main.VariableClockDividerPorts_work_main_architecture_main_0layer1_0:	17 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  2.94 %               
===================================================
Total GLOBAL BUFFERS in the block Main.VariableClockDividerPorts_work_main_architecture_main_0layer1_0:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.VariableClockDividerPorts_work_main_architecture_main_0layer1_1>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   VariableClockDividerPorts_work_main_architecture_main_0layer1_1   ########
Instance path:   Main.VariableClockDividerPorts_work_main_architecture_main_0layer1_1                                
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.3340 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.VariableClockDividerPorts_work_main_architecture_main_0layer1_1:	8 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.04280 %            
ARI1     16                 2.18 %               
=================================================
Total COMBINATIONAL LOGIC in the block Main.VariableClockDividerPorts_work_main_architecture_main_0layer1_1:	17 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  2.94 %               
===================================================
Total GLOBAL BUFFERS in the block Main.VariableClockDividerPorts_work_main_architecture_main_0layer1_1:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.VariableClockDividerPorts_work_main_architecture_main_0layer1_2>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   VariableClockDividerPorts_work_main_architecture_main_0layer1_2   ########
Instance path:   Main.VariableClockDividerPorts_work_main_architecture_main_0layer1_2                                
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.3340 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.VariableClockDividerPorts_work_main_architecture_main_0layer1_2:	8 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.04280 %            
ARI1     16                 2.18 %               
=================================================
Total COMBINATIONAL LOGIC in the block Main.VariableClockDividerPorts_work_main_architecture_main_0layer1_2:	17 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  2.94 %               
===================================================
Total GLOBAL BUFFERS in the block Main.VariableClockDividerPorts_work_main_architecture_main_0layer1_2:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Main.VariableClockDividerPorts_work_main_architecture_main_0layer1_3>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   VariableClockDividerPorts_work_main_architecture_main_0layer1_3   ########
Instance path:   Main.VariableClockDividerPorts_work_main_architecture_main_0layer1_3                                
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.3340 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Main.VariableClockDividerPorts_work_main_architecture_main_0layer1_3:	8 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.04280 %            
ARI1     16                 2.18 %               
=================================================
Total COMBINATIONAL LOGIC in the block Main.VariableClockDividerPorts_work_main_architecture_main_0layer1_3:	17 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  2.94 %               
===================================================
Total GLOBAL BUFFERS in the block Main.VariableClockDividerPorts_work_main_architecture_main_0layer1_3:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

##### END OF AREA REPORT #####]
</a></body></html>
