

================================================================
== Vitis HLS Report for 'bnn_Pipeline_READ_INPUT'
================================================================
* Date:           Fri Dec 12 17:09:20 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       27|       27|  0.270 us|  0.270 us|   26|   26|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- READ_INPUT  |       25|       25|         2|          1|          1|    25|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [bnn.cpp:127]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_22 = alloca i32 1"   --->   Operation 7 'alloca' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_23 = alloca i32 1"   --->   Operation 8 'alloca' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_24 = alloca i32 1"   --->   Operation 9 'alloca' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_25 = alloca i32 1"   --->   Operation 10 'alloca' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_26 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_27 = alloca i32 1"   --->   Operation 12 'alloca' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_28 = alloca i32 1"   --->   Operation 13 'alloca' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_29 = alloca i32 1"   --->   Operation 14 'alloca' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_30 = alloca i32 1"   --->   Operation 15 'alloca' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_31 = alloca i32 1"   --->   Operation 16 'alloca' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_32 = alloca i32 1"   --->   Operation 17 'alloca' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_33 = alloca i32 1"   --->   Operation 18 'alloca' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_34 = alloca i32 1"   --->   Operation 19 'alloca' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_35 = alloca i32 1"   --->   Operation 20 'alloca' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_36 = alloca i32 1"   --->   Operation 21 'alloca' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_37 = alloca i32 1"   --->   Operation 22 'alloca' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_38 = alloca i32 1"   --->   Operation 23 'alloca' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_39 = alloca i32 1"   --->   Operation 24 'alloca' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_40 = alloca i32 1"   --->   Operation 25 'alloca' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_41 = alloca i32 1"   --->   Operation 26 'alloca' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_42 = alloca i32 1"   --->   Operation 27 'alloca' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_43 = alloca i32 1"   --->   Operation 28 'alloca' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_44 = alloca i32 1"   --->   Operation 29 'alloca' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_45 = alloca i32 1"   --->   Operation 30 'alloca' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln127_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln127"   --->   Operation 31 'read' 'sext_ln127_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln127_cast = sext i62 %sext_ln127_read"   --->   Operation 32 'sext' 'sext_ln127_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_0, i32 0, i32 0, void @empty_11, i32 0, i32 25, void @empty_13, void @empty_14, void @empty_11, i32 16, i32 16, i32 32, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln127 = store i5 0, i5 %i" [bnn.cpp:127]   --->   Operation 34 'store' 'store_ln127' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_3 = load i5 %i" [bnn.cpp:127]   --->   Operation 36 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.78ns)   --->   "%icmp_ln127 = icmp_eq  i5 %i_3, i5 25" [bnn.cpp:127]   --->   Operation 38 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.78ns)   --->   "%add_ln127 = add i5 %i_3, i5 1" [bnn.cpp:127]   --->   Operation 39 'add' 'add_ln127' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %for.inc.split, void %for.end.exitStub" [bnn.cpp:127]   --->   Operation 40 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.78ns)   --->   "%switch_ln129 = switch i5 %i_3, void %arrayidx2.case.24, i5 0, void %arrayidx2.case.0, i5 1, void %arrayidx2.case.1, i5 2, void %arrayidx2.case.2, i5 3, void %arrayidx2.case.3, i5 4, void %arrayidx2.case.4, i5 5, void %arrayidx2.case.5, i5 6, void %arrayidx2.case.6, i5 7, void %arrayidx2.case.7, i5 8, void %arrayidx2.case.8, i5 9, void %arrayidx2.case.9, i5 10, void %arrayidx2.case.10, i5 11, void %arrayidx2.case.11, i5 12, void %arrayidx2.case.12, i5 13, void %arrayidx2.case.13, i5 14, void %arrayidx2.case.14, i5 15, void %arrayidx2.case.15, i5 16, void %arrayidx2.case.16, i5 17, void %arrayidx2.case.17, i5 18, void %arrayidx2.case.18, i5 19, void %arrayidx2.case.19, i5 20, void %arrayidx2.case.20, i5 21, void %arrayidx2.case.21, i5 22, void %arrayidx2.case.22, i5 23, void %for.inc.split.arrayidx2.exit_crit_edge" [bnn.cpp:129]   --->   Operation 41 'switch' 'switch_ln129' <Predicate = (!icmp_ln127)> <Delay = 1.78>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln127 = store i5 %add_ln127, i5 %i" [bnn.cpp:127]   --->   Operation 42 'store' 'store_ln127' <Predicate = (!icmp_ln127)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln127 = br void %for.inc" [bnn.cpp:127]   --->   Operation 43 'br' 'br_ln127' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_load26 = load i32 %empty"   --->   Operation 99 'load' 'p_load26' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_load25 = load i32 %empty_22"   --->   Operation 100 'load' 'p_load25' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_load24 = load i32 %empty_23"   --->   Operation 101 'load' 'p_load24' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%p_load23 = load i32 %empty_24"   --->   Operation 102 'load' 'p_load23' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_load22 = load i32 %empty_25"   --->   Operation 103 'load' 'p_load22' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%p_load21 = load i32 %empty_26"   --->   Operation 104 'load' 'p_load21' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_load20 = load i32 %empty_27"   --->   Operation 105 'load' 'p_load20' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%p_load19 = load i32 %empty_28"   --->   Operation 106 'load' 'p_load19' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p_load18 = load i32 %empty_29"   --->   Operation 107 'load' 'p_load18' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_load17 = load i32 %empty_30"   --->   Operation 108 'load' 'p_load17' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_load16 = load i32 %empty_31"   --->   Operation 109 'load' 'p_load16' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%p_load15 = load i32 %empty_32"   --->   Operation 110 'load' 'p_load15' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%p_load14 = load i32 %empty_33"   --->   Operation 111 'load' 'p_load14' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_load13 = load i32 %empty_34"   --->   Operation 112 'load' 'p_load13' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%p_load12 = load i32 %empty_35"   --->   Operation 113 'load' 'p_load12' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_load11 = load i32 %empty_36"   --->   Operation 114 'load' 'p_load11' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%p_load10 = load i32 %empty_37"   --->   Operation 115 'load' 'p_load10' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%p_load9 = load i32 %empty_38"   --->   Operation 116 'load' 'p_load9' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%p_load8 = load i32 %empty_39"   --->   Operation 117 'load' 'p_load8' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%p_load7 = load i32 %empty_40"   --->   Operation 118 'load' 'p_load7' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%p_load6 = load i32 %empty_41"   --->   Operation 119 'load' 'p_load6' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_load5 = load i32 %empty_42"   --->   Operation 120 'load' 'p_load5' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_load4 = load i32 %empty_43"   --->   Operation 121 'load' 'p_load4' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%p_load3 = load i32 %empty_44"   --->   Operation 122 'load' 'p_load3' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_45"   --->   Operation 123 'load' 'p_load' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out, i32 %p_load"   --->   Operation 124 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out1, i32 %p_load3"   --->   Operation 125 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out2, i32 %p_load4"   --->   Operation 126 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out3, i32 %p_load5"   --->   Operation 127 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out4, i32 %p_load6"   --->   Operation 128 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out5, i32 %p_load7"   --->   Operation 129 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out6, i32 %p_load8"   --->   Operation 130 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out7, i32 %p_load9"   --->   Operation 131 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out8, i32 %p_load10"   --->   Operation 132 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out9, i32 %p_load11"   --->   Operation 133 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out10, i32 %p_load12"   --->   Operation 134 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out11, i32 %p_load13"   --->   Operation 135 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out12, i32 %p_load14"   --->   Operation 136 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out13, i32 %p_load15"   --->   Operation 137 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out14, i32 %p_load16"   --->   Operation 138 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out15, i32 %p_load17"   --->   Operation 139 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out16, i32 %p_load18"   --->   Operation 140 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out17, i32 %p_load19"   --->   Operation 141 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out18, i32 %p_load20"   --->   Operation 142 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out19, i32 %p_load21"   --->   Operation 143 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out20, i32 %p_load22"   --->   Operation 144 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out21, i32 %p_load23"   --->   Operation 145 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out22, i32 %p_load24"   --->   Operation 146 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out23, i32 %p_load25"   --->   Operation 147 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out24, i32 %p_load26"   --->   Operation 148 'write' 'write_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 149 'ret' 'ret_ln0' <Predicate = (icmp_ln127)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln127_cast" [bnn.cpp:127]   --->   Operation 44 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln128 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_11" [bnn.cpp:128]   --->   Operation 45 'specpipeline' 'specpipeline_ln128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln127 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [bnn.cpp:127]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [bnn.cpp:127]   --->   Operation 47 'specloopname' 'specloopname_ln127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [bnn.cpp:129]   --->   Operation 48 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty" [bnn.cpp:129]   --->   Operation 49 'store' 'store_ln129' <Predicate = (i_3 == 23)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 50 'br' 'br_ln129' <Predicate = (i_3 == 23)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_22" [bnn.cpp:129]   --->   Operation 51 'store' 'store_ln129' <Predicate = (i_3 == 22)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 52 'br' 'br_ln129' <Predicate = (i_3 == 22)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_23" [bnn.cpp:129]   --->   Operation 53 'store' 'store_ln129' <Predicate = (i_3 == 21)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 54 'br' 'br_ln129' <Predicate = (i_3 == 21)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_24" [bnn.cpp:129]   --->   Operation 55 'store' 'store_ln129' <Predicate = (i_3 == 20)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 56 'br' 'br_ln129' <Predicate = (i_3 == 20)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_25" [bnn.cpp:129]   --->   Operation 57 'store' 'store_ln129' <Predicate = (i_3 == 19)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 58 'br' 'br_ln129' <Predicate = (i_3 == 19)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_26" [bnn.cpp:129]   --->   Operation 59 'store' 'store_ln129' <Predicate = (i_3 == 18)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 60 'br' 'br_ln129' <Predicate = (i_3 == 18)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_27" [bnn.cpp:129]   --->   Operation 61 'store' 'store_ln129' <Predicate = (i_3 == 17)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 62 'br' 'br_ln129' <Predicate = (i_3 == 17)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_28" [bnn.cpp:129]   --->   Operation 63 'store' 'store_ln129' <Predicate = (i_3 == 16)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 64 'br' 'br_ln129' <Predicate = (i_3 == 16)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_29" [bnn.cpp:129]   --->   Operation 65 'store' 'store_ln129' <Predicate = (i_3 == 15)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 66 'br' 'br_ln129' <Predicate = (i_3 == 15)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_30" [bnn.cpp:129]   --->   Operation 67 'store' 'store_ln129' <Predicate = (i_3 == 14)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 68 'br' 'br_ln129' <Predicate = (i_3 == 14)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_31" [bnn.cpp:129]   --->   Operation 69 'store' 'store_ln129' <Predicate = (i_3 == 13)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 70 'br' 'br_ln129' <Predicate = (i_3 == 13)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_32" [bnn.cpp:129]   --->   Operation 71 'store' 'store_ln129' <Predicate = (i_3 == 12)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 72 'br' 'br_ln129' <Predicate = (i_3 == 12)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_33" [bnn.cpp:129]   --->   Operation 73 'store' 'store_ln129' <Predicate = (i_3 == 11)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 74 'br' 'br_ln129' <Predicate = (i_3 == 11)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_34" [bnn.cpp:129]   --->   Operation 75 'store' 'store_ln129' <Predicate = (i_3 == 10)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 76 'br' 'br_ln129' <Predicate = (i_3 == 10)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_35" [bnn.cpp:129]   --->   Operation 77 'store' 'store_ln129' <Predicate = (i_3 == 9)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 78 'br' 'br_ln129' <Predicate = (i_3 == 9)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_36" [bnn.cpp:129]   --->   Operation 79 'store' 'store_ln129' <Predicate = (i_3 == 8)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 80 'br' 'br_ln129' <Predicate = (i_3 == 8)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_37" [bnn.cpp:129]   --->   Operation 81 'store' 'store_ln129' <Predicate = (i_3 == 7)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 82 'br' 'br_ln129' <Predicate = (i_3 == 7)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_38" [bnn.cpp:129]   --->   Operation 83 'store' 'store_ln129' <Predicate = (i_3 == 6)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 84 'br' 'br_ln129' <Predicate = (i_3 == 6)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_39" [bnn.cpp:129]   --->   Operation 85 'store' 'store_ln129' <Predicate = (i_3 == 5)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 86 'br' 'br_ln129' <Predicate = (i_3 == 5)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_40" [bnn.cpp:129]   --->   Operation 87 'store' 'store_ln129' <Predicate = (i_3 == 4)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 88 'br' 'br_ln129' <Predicate = (i_3 == 4)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_41" [bnn.cpp:129]   --->   Operation 89 'store' 'store_ln129' <Predicate = (i_3 == 3)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 90 'br' 'br_ln129' <Predicate = (i_3 == 3)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_42" [bnn.cpp:129]   --->   Operation 91 'store' 'store_ln129' <Predicate = (i_3 == 2)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 92 'br' 'br_ln129' <Predicate = (i_3 == 2)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_43" [bnn.cpp:129]   --->   Operation 93 'store' 'store_ln129' <Predicate = (i_3 == 1)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 94 'br' 'br_ln129' <Predicate = (i_3 == 1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_44" [bnn.cpp:129]   --->   Operation 95 'store' 'store_ln129' <Predicate = (i_3 == 0)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 96 'br' 'br_ln129' <Predicate = (i_3 == 0)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%store_ln129 = store i32 %gmem_addr_read, i32 %empty_45" [bnn.cpp:129]   --->   Operation 97 'store' 'store_ln129' <Predicate = (i_3 == 31) | (i_3 == 30) | (i_3 == 29) | (i_3 == 28) | (i_3 == 27) | (i_3 == 26) | (i_3 == 25) | (i_3 == 24)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx2.exit" [bnn.cpp:129]   --->   Operation 98 'br' 'br_ln129' <Predicate = (i_3 == 31) | (i_3 == 30) | (i_3 == 29) | (i_3 == 28) | (i_3 == 27) | (i_3 == 26) | (i_3 == 25) | (i_3 == 24)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.956ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln127', bnn.cpp:127) of constant 0 on local variable 'i', bnn.cpp:127 [57]  (1.588 ns)
	'load' operation 5 bit ('i', bnn.cpp:127) on local variable 'i', bnn.cpp:127 [60]  (0.000 ns)
	'add' operation 5 bit ('add_ln127', bnn.cpp:127) [63]  (1.780 ns)
	'store' operation 0 bit ('store_ln127', bnn.cpp:127) of variable 'add_ln127', bnn.cpp:127 on local variable 'i', bnn.cpp:127 [148]  (1.588 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr', bnn.cpp:127) [66]  (0.000 ns)
	bus read operation ('gmem_addr_read', bnn.cpp:129) on port 'gmem' (bnn.cpp:129) [70]  (7.300 ns)
	'store' operation 0 bit ('store_ln129', bnn.cpp:129) of variable 'gmem_addr_read', bnn.cpp:129 on local variable 'empty_30' [100]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
