
*** Running vivado
    with args -log decoders.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source decoders.tcl


****** Vivado v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:09:46 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source decoders.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/imports/apsk_mdem/apskmod'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/ip/rscodeco/rsdecode'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/ip/rscodeco/rscode'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/imports/apsk_mdem/apskdemod'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top decoders -part xcvu37p-fsvh2892-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu37p'
INFO: [Device 21-403] Loading part xcvu37p-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 175396
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3316.270 ; gain = 185.684 ; free physical = 10192 ; free virtual = 56587
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'decoders' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/synth/decoders.v:58]
INFO: [Synth 8-6157] synthesizing module 'decode_rs' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs.v:12]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_alpha_to' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_alpha_to.v:55]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_alpha_to_ram' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_alpha_to.v:6]
INFO: [Synth 8-3876] $readmem data file './decode_rs_alpha_to_ram.dat' is read successfully [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_alpha_to.v:27]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_alpha_to_ram' (1#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_alpha_to.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_alpha_to' (2#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_alpha_to.v:55]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_index_of' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_index_of.v:40]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_index_of_ram' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_index_of.v:6]
INFO: [Synth 8-3876] $readmem data file './decode_rs_index_of_ram.dat' is read successfully [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_index_of.v:22]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_index_of_ram' (3#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_index_of.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_index_of' (4#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_index_of.v:40]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_gg' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_gg.v:55]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_gg_ram' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_gg.v:6]
INFO: [Synth 8-3876] $readmem data file './decode_rs_gg_ram.dat' is read successfully [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_gg.v:27]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_gg_ram' (5#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_gg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_gg' (6#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_gg.v:55]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_recd' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_recd.v:55]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_recd_ram' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_recd.v:6]
INFO: [Synth 8-3876] $readmem data file './decode_rs_recd_ram.dat' is read successfully [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_recd.v:27]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_recd_ram' (7#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_recd.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_recd' (8#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_recd.v:55]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_elp' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_elp.v:52]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_elp_ram' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_elp.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_elp_ram' (9#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_elp.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_elp' (10#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_elp.v:52]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_d' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_d.v:37]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_d_ram' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_d.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_d_ram' (11#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_d.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_d' (12#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_d.v:37]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_l' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_l.v:50]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_l_ram' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_l.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_l_ram' (13#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_l.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_l' (14#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_l.v:50]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_u_lu' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_u_lu.v:47]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_u_lu_ram' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_u_lu.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_u_lu_ram' (15#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_u_lu.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_u_lu' (16#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_u_lu.v:47]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_s' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_s.v:37]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_s_ram' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_s_ram' (17#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_s' (18#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_s.v:37]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_root' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_root.v:37]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_root_ram' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_root.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_root_ram' (19#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_root.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_root' (20#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_root.v:37]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_loc' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_loc.v:37]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_loc_ram' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_loc.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_loc_ram' (21#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_loc.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_loc' (22#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_loc.v:37]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_z' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_z.v:37]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_z_ram' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_z.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_z_ram' (23#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_z.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_z' (24#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_z.v:37]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_reg' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_reg.v:46]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_reg_ram' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_reg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_reg_ram' (25#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_reg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_reg' (26#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_reg.v:46]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_srem_10ns_9ns_8_14_1' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_10ns_9ns_8_14_1.v:152]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_srem_10ns_9ns_8_14_1_div' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_10ns_9ns_8_14_1.v:73]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_srem_10ns_9ns_8_14_1_div_u' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_10ns_9ns_8_14_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_srem_10ns_9ns_8_14_1_div_u' (27#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_10ns_9ns_8_14_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_srem_10ns_9ns_8_14_1_div' (28#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_10ns_9ns_8_14_1.v:73]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_srem_10ns_9ns_8_14_1' (29#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_10ns_9ns_8_14_1.v:152]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_srem_10ns_9ns_8_14_seq_1' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_10ns_9ns_8_14_seq_1.v:178]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_srem_10ns_9ns_8_14_seq_1_div' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_10ns_9ns_8_14_seq_1.v:87]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_srem_10ns_9ns_8_14_seq_1_div_u' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_10ns_9ns_8_14_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_srem_10ns_9ns_8_14_seq_1_div_u' (30#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_10ns_9ns_8_14_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_srem_10ns_9ns_8_14_seq_1_div' (31#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_10ns_9ns_8_14_seq_1.v:87]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_srem_10ns_9ns_8_14_seq_1' (32#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_10ns_9ns_8_14_seq_1.v:178]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_srem_32ns_9ns_8_36_1' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_32ns_9ns_8_36_1.v:152]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_srem_32ns_9ns_8_36_1_div' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_32ns_9ns_8_36_1.v:73]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_srem_32ns_9ns_8_36_1_div_u' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_32ns_9ns_8_36_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_srem_32ns_9ns_8_36_1_div_u' (33#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_32ns_9ns_8_36_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_srem_32ns_9ns_8_36_1_div' (34#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_32ns_9ns_8_36_1.v:73]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_srem_32ns_9ns_8_36_1' (35#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_32ns_9ns_8_36_1.v:152]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_srem_32ns_9ns_32_36_1' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_32ns_9ns_32_36_1.v:152]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_srem_32ns_9ns_32_36_1_div' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_32ns_9ns_32_36_1.v:73]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_srem_32ns_9ns_32_36_1_div_u' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_32ns_9ns_32_36_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_srem_32ns_9ns_32_36_1_div_u' (36#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_32ns_9ns_32_36_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_srem_32ns_9ns_32_36_1_div' (37#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_32ns_9ns_32_36_1.v:73]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_srem_32ns_9ns_32_36_1' (38#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_32ns_9ns_32_36_1.v:152]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_srem_14s_9ns_8_18_1' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_14s_9ns_8_18_1.v:152]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_srem_14s_9ns_8_18_1_div' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_14s_9ns_8_18_1.v:73]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_srem_14s_9ns_8_18_1_div_u' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_14s_9ns_8_18_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_srem_14s_9ns_8_18_1_div_u' (39#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_14s_9ns_8_18_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_srem_14s_9ns_8_18_1_div' (40#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_14s_9ns_8_18_1.v:73]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_srem_14s_9ns_8_18_1' (41#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_14s_9ns_8_18_1.v:152]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_urem_10ns_9ns_10_14_1' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_urem_10ns_9ns_10_14_1.v:127]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_urem_10ns_9ns_10_14_1_div' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_urem_10ns_9ns_10_14_1.v:67]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_urem_10ns_9ns_10_14_1_div_u' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_urem_10ns_9ns_10_14_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_urem_10ns_9ns_10_14_1_div_u' (42#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_urem_10ns_9ns_10_14_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_urem_10ns_9ns_10_14_1_div' (43#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_urem_10ns_9ns_10_14_1.v:67]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_urem_10ns_9ns_10_14_1' (44#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_urem_10ns_9ns_10_14_1.v:127]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_srem_32ns_9ns_9_36_seq_1' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_32ns_9ns_9_36_seq_1.v:178]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_srem_32ns_9ns_9_36_seq_1_div' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_32ns_9ns_9_36_seq_1.v:87]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_srem_32ns_9ns_9_36_seq_1_div_u' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_32ns_9ns_9_36_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_srem_32ns_9ns_9_36_seq_1_div_u' (45#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_32ns_9ns_9_36_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_srem_32ns_9ns_9_36_seq_1_div' (46#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_32ns_9ns_9_36_seq_1.v:87]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_srem_32ns_9ns_9_36_seq_1' (47#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_32ns_9ns_9_36_seq_1.v:178]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_srem_11ns_9ns_8_15_seq_1' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_11ns_9ns_8_15_seq_1.v:178]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_srem_11ns_9ns_8_15_seq_1_div' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_11ns_9ns_8_15_seq_1.v:87]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_srem_11ns_9ns_8_15_seq_1_div_u' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_11ns_9ns_8_15_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_srem_11ns_9ns_8_15_seq_1_div_u' (48#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_11ns_9ns_8_15_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_srem_11ns_9ns_8_15_seq_1_div' (49#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_11ns_9ns_8_15_seq_1.v:87]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_srem_11ns_9ns_8_15_seq_1' (50#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_srem_11ns_9ns_8_15_seq_1.v:178]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_mac_muladd_9ns_4ns_9s_14_4_1' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_mac_muladd_9ns_4ns_9s_14_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_mac_muladd_9ns_4ns_9s_14_4_1_DSP48_0' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_mac_muladd_9ns_4ns_9s_14_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_mac_muladd_9ns_4ns_9s_14_4_1_DSP48_0' (51#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_mac_muladd_9ns_4ns_9s_14_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_mac_muladd_9ns_4ns_9s_14_4_1' (52#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_mac_muladd_9ns_4ns_9s_14_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'decode_rs_regslice_both' [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs_regslice_both' (53#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'decode_rs' (54#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/hdl/verilog/decode_rs.v:12]
INFO: [Synth 8-6155] done synthesizing module 'decoders' (55#1) [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/synth/decoders.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3439.176 ; gain = 308.590 ; free physical = 8966 ; free virtual = 55367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3448.082 ; gain = 317.496 ; free physical = 9069 ; free virtual = 55470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3448.082 ; gain = 317.496 ; free physical = 9069 ; free virtual = 55470
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3448.082 ; gain = 0.000 ; free physical = 9223 ; free virtual = 55624
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/constraints/decode_rs_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.gen/sources_1/ip/decoders/constraints/decode_rs_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/decoders_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/decoders_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.457 ; gain = 0.000 ; free physical = 7872 ; free virtual = 54301
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3696.426 ; gain = 3.969 ; free physical = 7885 ; free virtual = 54314
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 3696.426 ; gain = 565.840 ; free physical = 7229 ; free virtual = 53660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu37p-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 3696.426 ; gain = 565.840 ; free physical = 7225 ; free virtual = 53656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/decoders_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 3696.426 ; gain = 565.840 ; free physical = 7214 ; free virtual = 53644
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "decode_rs_alpha_to_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "decode_rs_alpha_to_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "decode_rs_index_of_ram:/ram_reg" of size (depth=256 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "decode_rs_gg_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "decode_rs_gg_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "decode_rs_recd_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "decode_rs_recd_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "decode_rs_elp_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "decode_rs_elp_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "decode_rs_d_ram:/ram_reg" of size (depth=22 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "decode_rs_l_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "decode_rs_l_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "decode_rs_u_lu_ram:/ram0_reg" of size (depth=22 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "decode_rs_s_ram:/ram_reg" of size (depth=21 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "decode_rs_root_ram:/ram_reg" of size (depth=10 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "decode_rs_loc_ram:/ram_reg" of size (depth=10 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "decode_rs_z_ram:/ram_reg" of size (depth=11 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "decode_rs_reg_ram:/ram_reg" of size (depth=11 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 3696.426 ; gain = 565.840 ; free physical = 7059 ; free virtual = 53502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 2     
	   3 Input   33 Bit       Adders := 129   
	   2 Input   32 Bit       Adders := 16    
	   4 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 14    
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 33    
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 30    
	   3 Input    9 Bit       Adders := 2     
	   4 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 28    
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 8     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 9     
+---XORs : 
	   2 Input     32 Bit         XORs := 10    
	   3 Input     32 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               64 Bit    Registers := 5     
	               60 Bit    Registers := 1     
	               59 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 183   
	               31 Bit    Registers := 125   
	               28 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               14 Bit    Registers := 16    
	               13 Bit    Registers := 14    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 46    
	                9 Bit    Registers := 247   
	                8 Bit    Registers := 58    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 29    
	                4 Bit    Registers := 55    
	                2 Bit    Registers := 175   
	                1 Bit    Registers := 654   
+---RAMs : 
	              13K Bit	(440 X 32 bit)          RAMs := 1     
	               8K Bit	(256 X 32 bit)          RAMs := 1     
	               7K Bit	(255 X 32 bit)          RAMs := 1     
	               2K Bit	(256 X 9 bit)          RAMs := 1     
	              704 Bit	(22 X 32 bit)          RAMs := 2     
	              672 Bit	(21 X 32 bit)          RAMs := 1     
	              352 Bit	(11 X 32 bit)          RAMs := 1     
	              198 Bit	(22 X 9 bit)          RAMs := 1     
	              189 Bit	(21 X 9 bit)          RAMs := 1     
	               99 Bit	(11 X 9 bit)          RAMs := 1     
	               90 Bit	(10 X 9 bit)          RAMs := 1     
	               80 Bit	(10 X 8 bit)          RAMs := 1     
+---Muxes : 
	   3 Input  206 Bit        Muxes := 1     
	   2 Input  206 Bit        Muxes := 1     
	 207 Input  206 Bit        Muxes := 1     
	   3 Input  204 Bit        Muxes := 1     
	   2 Input  203 Bit        Muxes := 1     
	   2 Input  202 Bit        Muxes := 1     
	   3 Input  152 Bit        Muxes := 1     
	   3 Input  149 Bit        Muxes := 1     
	   2 Input  147 Bit        Muxes := 1     
	   2 Input  146 Bit        Muxes := 1     
	   3 Input  145 Bit        Muxes := 1     
	   2 Input  144 Bit        Muxes := 1     
	   3 Input  142 Bit        Muxes := 1     
	   2 Input  137 Bit        Muxes := 1     
	   3 Input  136 Bit        Muxes := 1     
	   2 Input  135 Bit        Muxes := 1     
	   2 Input  134 Bit        Muxes := 1     
	   3 Input  134 Bit        Muxes := 1     
	   2 Input  131 Bit        Muxes := 1     
	   3 Input  131 Bit        Muxes := 1     
	   2 Input  129 Bit        Muxes := 2     
	   3 Input  129 Bit        Muxes := 1     
	   3 Input  127 Bit        Muxes := 1     
	   2 Input  126 Bit        Muxes := 1     
	   2 Input  125 Bit        Muxes := 1     
	   2 Input  123 Bit        Muxes := 1     
	   3 Input  123 Bit        Muxes := 1     
	   3 Input  119 Bit        Muxes := 1     
	   2 Input  117 Bit        Muxes := 1     
	   2 Input  116 Bit        Muxes := 1     
	   2 Input  115 Bit        Muxes := 1     
	   3 Input  115 Bit        Muxes := 2     
	   2 Input  112 Bit        Muxes := 2     
	   2 Input   71 Bit        Muxes := 1     
	   2 Input   68 Bit        Muxes := 1     
	   3 Input   68 Bit        Muxes := 1     
	   2 Input   66 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   60 Bit        Muxes := 1     
	   2 Input   58 Bit        Muxes := 1     
	   3 Input   56 Bit        Muxes := 1     
	   3 Input   53 Bit        Muxes := 1     
	   3 Input   51 Bit        Muxes := 1     
	   3 Input   49 Bit        Muxes := 1     
	   3 Input   47 Bit        Muxes := 1     
	   3 Input   45 Bit        Muxes := 1     
	   2 Input   44 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 79    
	   2 Input   31 Bit        Muxes := 125   
	   3 Input   27 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 13    
	   2 Input   11 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 7     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 55    
	   2 Input    8 Bit        Muxes := 26    
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 13    
	   2 Input    4 Bit        Muxes := 13    
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 73    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "inst/index_of_U/decode_rs_index_of_ram_U/ram_reg" of size (depth=256 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/z_U/decode_rs_z_ram_U/ram_reg" of size (depth=11 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/root_U/decode_rs_root_ram_U/ram_reg" of size (depth=10 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mac_muladd_9ns_4ns_9s_14_4_1_U12/decode_rs_mac_muladd_9ns_4ns_9s_14_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register mac_muladd_9ns_4ns_9s_14_4_1_U12/decode_rs_mac_muladd_9ns_4ns_9s_14_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9ns_4ns_9s_14_4_1_U12/decode_rs_mac_muladd_9ns_4ns_9s_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9ns_4ns_9s_14_4_1_U12/decode_rs_mac_muladd_9ns_4ns_9s_14_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9ns_4ns_9s_14_4_1_U12/decode_rs_mac_muladd_9ns_4ns_9s_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9ns_4ns_9s_14_4_1_U12/decode_rs_mac_muladd_9ns_4ns_9s_14_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9ns_4ns_9s_14_4_1_U12/decode_rs_mac_muladd_9ns_4ns_9s_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register z_load_reg_5204_pp25_iter2_reg_reg is absorbed into DSP mac_muladd_9ns_4ns_9s_14_4_1_U12/decode_rs_mac_muladd_9ns_4ns_9s_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9ns_4ns_9s_14_4_1_U12/decode_rs_mac_muladd_9ns_4ns_9s_14_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9ns_4ns_9s_14_4_1_U12/decode_rs_mac_muladd_9ns_4ns_9s_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9ns_4ns_9s_14_4_1_U12/decode_rs_mac_muladd_9ns_4ns_9s_14_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9ns_4ns_9s_14_4_1_U12/decode_rs_mac_muladd_9ns_4ns_9s_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9ns_4ns_9s_14_4_1_U12/decode_rs_mac_muladd_9ns_4ns_9s_14_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9ns_4ns_9s_14_4_1_U12/decode_rs_mac_muladd_9ns_4ns_9s_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9ns_4ns_9s_14_4_1_U12/decode_rs_mac_muladd_9ns_4ns_9s_14_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9ns_4ns_9s_14_4_1_U12/decode_rs_mac_muladd_9ns_4ns_9s_14_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-6904] The RAM "inst/s_U/decode_rs_s_ram_U/ram_reg" of size (depth=21 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/u_lu_U/decode_rs_u_lu_ram_U/ram0_reg" of size (depth=22 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/d_U/decode_rs_d_ram_U/ram_reg" of size (depth=22 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/reg_U/decode_rs_reg_ram_U/ram_reg" of size (depth=11 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/loc_U/decode_rs_loc_ram_U/ram_reg" of size (depth=10 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("inst/gg_U/decode_rs_gg_ram_U/ram_reg") is too shallow (depth = 21) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/gg_U/decode_rs_gg_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/gg_U/decode_rs_gg_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("inst/recd_U/decode_rs_recd_ram_U/ram_reg") is too shallow (depth = 255) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/recd_U/decode_rs_recd_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/recd_U/decode_rs_recd_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("inst/elp_U/decode_rs_elp_ram_U/ram_reg") is too shallow (depth = 440) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/elp_U/decode_rs_elp_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/elp_U/decode_rs_elp_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("inst/l_U/decode_rs_l_ram_U/ram_reg") is too shallow (depth = 22) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/l_U/decode_rs_l_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/l_U/decode_rs_l_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "inst/index_of_U/decode_rs_index_of_ram_U/ram_reg" of size (depth=256 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/z_U/decode_rs_z_ram_U/ram_reg" of size (depth=11 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/root_U/decode_rs_root_ram_U/ram_reg" of size (depth=10 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/s_U/decode_rs_s_ram_U/ram_reg" of size (depth=21 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/u_lu_U/decode_rs_u_lu_ram_U/ram0_reg" of size (depth=22 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/d_U/decode_rs_d_ram_U/ram_reg" of size (depth=22 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/reg_U/decode_rs_reg_ram_U/ram_reg" of size (depth=11 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/loc_U/decode_rs_loc_ram_U/ram_reg" of size (depth=10 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 3696.426 ; gain = 565.840 ; free physical = 22756 ; free virtual = 69187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst        | gg_U/decode_rs_gg_ram_U/ram_reg             | 21 x 32(READ_FIRST)    | W | R | 21 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 1               | 
|inst        | recd_U/decode_rs_recd_ram_U/ram_reg         | 255 x 32(READ_FIRST)   | W | R | 255 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst        | elp_U/decode_rs_elp_ram_U/ram_reg           | 440 x 32(READ_FIRST)   | W | R | 440 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst        | l_U/decode_rs_l_ram_U/ram_reg               | 22 x 32(NO_CHANGE)     | W |   | 22 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 1               | 
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                                  | Inference | Size (Depth x Width) | Primitives     | 
+------------+---------------------------------------------+-----------+----------------------+----------------+
|inst        | index_of_U/decode_rs_index_of_ram_U/ram_reg | Implied   | 256 x 9              | RAM256X1S x 9  | 
|inst        | z_U/decode_rs_z_ram_U/ram_reg               | Implied   | 16 x 9               | RAM16X1S x 9   | 
|inst        | root_U/decode_rs_root_ram_U/ram_reg         | Implied   | 16 x 9               | RAM16X1S x 9   | 
|inst        | s_U/decode_rs_s_ram_U/ram_reg               | Implied   | 32 x 9               | RAM16X1S x 18  | 
|inst        | u_lu_U/decode_rs_u_lu_ram_U/ram0_reg        | Implied   | 32 x 32              | RAM16X1D x 64  | 
|inst        | d_U/decode_rs_d_ram_U/ram_reg               | Implied   | 32 x 9               | RAM16X1S x 18  | 
|inst        | reg_U/decode_rs_reg_ram_U/ram_reg           | Implied   | 16 x 32              | RAM32M16 x 3   | 
|inst        | loc_U/decode_rs_loc_ram_U/ram_reg           | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+---------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|decode_rs   | (C'+(A''*B2)')' | 14     | 14     | 9      | -      | 14     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 3923.051 ; gain = 792.465 ; free physical = 22262 ; free virtual = 68693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 4050.277 ; gain = 919.691 ; free physical = 22175 ; free virtual = 68606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg | 256 x 32(READ_FIRST)   | W | R | 256 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst        | gg_U/decode_rs_gg_ram_U/ram_reg             | 21 x 32(READ_FIRST)    | W | R | 21 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 1               | 
|inst        | recd_U/decode_rs_recd_ram_U/ram_reg         | 255 x 32(READ_FIRST)   | W | R | 255 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst        | elp_U/decode_rs_elp_ram_U/ram_reg           | 440 x 32(READ_FIRST)   | W | R | 440 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|inst        | l_U/decode_rs_l_ram_U/ram_reg               | 22 x 32(NO_CHANGE)     | W |   | 22 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 1               | 
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+------------+---------------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                                  | Inference | Size (Depth x Width) | Primitives     | 
+------------+---------------------------------------------+-----------+----------------------+----------------+
|inst        | index_of_U/decode_rs_index_of_ram_U/ram_reg | Implied   | 256 x 9              | RAM256X1S x 9  | 
|inst        | z_U/decode_rs_z_ram_U/ram_reg               | Implied   | 16 x 9               | RAM16X1S x 9   | 
|inst        | root_U/decode_rs_root_ram_U/ram_reg         | Implied   | 16 x 9               | RAM16X1S x 9   | 
|inst        | s_U/decode_rs_s_ram_U/ram_reg               | Implied   | 32 x 9               | RAM16X1S x 18  | 
|inst        | u_lu_U/decode_rs_u_lu_ram_U/ram0_reg        | Implied   | 32 x 32              | RAM16X1D x 64  | 
|inst        | d_U/decode_rs_d_ram_U/ram_reg               | Implied   | 32 x 9               | RAM16X1S x 18  | 
|inst        | reg_U/decode_rs_reg_ram_U/ram_reg           | Implied   | 16 x 32              | RAM32M16 x 3   | 
|inst        | loc_U/decode_rs_loc_ram_U/ram_reg           | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+---------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gg_U/decode_rs_gg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gg_U/decode_rs_gg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/recd_U/decode_rs_recd_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/recd_U/decode_rs_recd_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/elp_U/decode_rs_elp_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/elp_U/decode_rs_elp_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 4050.277 ; gain = 919.691 ; free physical = 22207 ; free virtual = 68638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 4050.277 ; gain = 919.691 ; free physical = 22333 ; free virtual = 68764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 4050.277 ; gain = 919.691 ; free physical = 22333 ; free virtual = 68764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 4050.277 ; gain = 919.691 ; free physical = 22299 ; free virtual = 68730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 4050.277 ; gain = 919.691 ; free physical = 22299 ; free virtual = 68731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 4050.277 ; gain = 919.691 ; free physical = 22282 ; free virtual = 68713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 4050.277 ; gain = 919.691 ; free physical = 22277 ; free virtual = 68708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|decode_rs   | srem_32ns_9ns_8_36_1_U3/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[6].dividend_tmp_reg[7][31]      | 8      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U3/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[7].dividend_tmp_reg[8][31]      | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U3/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[8].dividend_tmp_reg[9][31]      | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U3/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[9].dividend_tmp_reg[10][31]     | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U3/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[10].dividend_tmp_reg[11][31]    | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U3/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[11].dividend_tmp_reg[12][31]    | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U3/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[12].dividend_tmp_reg[13][31]    | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U3/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[13].dividend_tmp_reg[14][31]    | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U3/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[14].dividend_tmp_reg[15][31]    | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U3/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[15].dividend_tmp_reg[16][31]    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U3/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[16].dividend_tmp_reg[17][31]    | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U3/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[17].dividend_tmp_reg[18][31]    | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U3/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[18].dividend_tmp_reg[19][31]    | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U3/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[19].dividend_tmp_reg[20][31]    | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U3/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[20].dividend_tmp_reg[21][31]    | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U3/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[21].dividend_tmp_reg[22][31]    | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U3/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[22].dividend_tmp_reg[23][31]    | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U3/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[23].dividend_tmp_reg[24][31]    | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U3/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[24].dividend_tmp_reg[25][31]    | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U3/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[25].dividend_tmp_reg[26][31]    | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U3/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[26].dividend_tmp_reg[27][31]    | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U3/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[27].dividend_tmp_reg[28][31]    | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U3/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[28].dividend_tmp_reg[29][31]    | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U3/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[29].dividend_tmp_reg[30][31]    | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U3/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[30].dividend_tmp_reg[31][31]    | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U3/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[31].sign_tmp_reg[32][0]         | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U4/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[6].dividend_tmp_reg[7][31]      | 8      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U4/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[7].dividend_tmp_reg[8][31]      | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U4/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[8].dividend_tmp_reg[9][31]      | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U4/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[9].dividend_tmp_reg[10][31]     | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U4/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[10].dividend_tmp_reg[11][31]    | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U4/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[11].dividend_tmp_reg[12][31]    | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U4/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[12].dividend_tmp_reg[13][31]    | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U4/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[13].dividend_tmp_reg[14][31]    | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U4/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[14].dividend_tmp_reg[15][31]    | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U4/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[15].dividend_tmp_reg[16][31]    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U4/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[16].dividend_tmp_reg[17][31]    | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U4/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[17].dividend_tmp_reg[18][31]    | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U4/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[18].dividend_tmp_reg[19][31]    | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U4/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[19].dividend_tmp_reg[20][31]    | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U4/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[20].dividend_tmp_reg[21][31]    | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U4/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[21].dividend_tmp_reg[22][31]    | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U4/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[22].dividend_tmp_reg[23][31]    | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U4/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[23].dividend_tmp_reg[24][31]    | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U4/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[24].dividend_tmp_reg[25][31]    | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U4/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[25].dividend_tmp_reg[26][31]    | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U4/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[26].dividend_tmp_reg[27][31]    | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U4/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[27].dividend_tmp_reg[28][31]    | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U4/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[28].dividend_tmp_reg[29][31]    | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U4/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[29].dividend_tmp_reg[30][31]    | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U4/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[30].dividend_tmp_reg[31][31]    | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U4/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[31].sign_tmp_reg[32][0]         | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U7/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[6].dividend_tmp_reg[7][31]      | 8      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U7/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[7].dividend_tmp_reg[8][31]      | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U7/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[8].dividend_tmp_reg[9][31]      | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U7/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[9].dividend_tmp_reg[10][31]     | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U7/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[10].dividend_tmp_reg[11][31]    | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U7/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[11].dividend_tmp_reg[12][31]    | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U7/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[12].dividend_tmp_reg[13][31]    | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U7/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[13].dividend_tmp_reg[14][31]    | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U7/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[14].dividend_tmp_reg[15][31]    | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U7/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[15].dividend_tmp_reg[16][31]    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U7/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[16].dividend_tmp_reg[17][31]    | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U7/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[17].dividend_tmp_reg[18][31]    | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U7/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[18].dividend_tmp_reg[19][31]    | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U7/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[19].dividend_tmp_reg[20][31]    | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U7/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[20].dividend_tmp_reg[21][31]    | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U7/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[21].dividend_tmp_reg[22][31]    | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U7/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[22].dividend_tmp_reg[23][31]    | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U7/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[23].dividend_tmp_reg[24][31]    | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U7/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[24].dividend_tmp_reg[25][31]    | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U7/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[25].dividend_tmp_reg[26][31]    | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U7/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[26].dividend_tmp_reg[27][31]    | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U7/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[27].dividend_tmp_reg[28][31]    | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U7/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[28].dividend_tmp_reg[29][31]    | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U7/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[29].dividend_tmp_reg[30][31]    | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U7/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[30].dividend_tmp_reg[31][31]    | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_8_36_1_U7/decode_rs_srem_32ns_9ns_8_36_1_div_U/decode_rs_srem_32ns_9ns_8_36_1_div_u_0/loop[31].sign_tmp_reg[32][0]         | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_10ns_9ns_8_14_1_U1/decode_rs_srem_10ns_9ns_8_14_1_div_U/decode_rs_srem_10ns_9ns_8_14_1_div_u_0/loop[6].dividend_tmp_reg[7][9]       | 8      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|decode_rs   | srem_10ns_9ns_8_14_1_U1/decode_rs_srem_10ns_9ns_8_14_1_div_U/decode_rs_srem_10ns_9ns_8_14_1_div_u_0/loop[7].dividend_tmp_reg[8][9]       | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_10ns_9ns_8_14_1_U1/decode_rs_srem_10ns_9ns_8_14_1_div_U/decode_rs_srem_10ns_9ns_8_14_1_div_u_0/loop[8].dividend_tmp_reg[9][9]       | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_10ns_9ns_8_14_1_U1/decode_rs_srem_10ns_9ns_8_14_1_div_U/decode_rs_srem_10ns_9ns_8_14_1_div_u_0/loop[9].sign_tmp_reg[10][0]          | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_10ns_9ns_8_14_1_U5/decode_rs_srem_10ns_9ns_8_14_1_div_U/decode_rs_srem_10ns_9ns_8_14_1_div_u_0/loop[6].dividend_tmp_reg[7][9]       | 8      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|decode_rs   | srem_10ns_9ns_8_14_1_U5/decode_rs_srem_10ns_9ns_8_14_1_div_U/decode_rs_srem_10ns_9ns_8_14_1_div_u_0/loop[7].dividend_tmp_reg[8][9]       | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_10ns_9ns_8_14_1_U5/decode_rs_srem_10ns_9ns_8_14_1_div_U/decode_rs_srem_10ns_9ns_8_14_1_div_u_0/loop[8].dividend_tmp_reg[9][9]       | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_10ns_9ns_8_14_1_U5/decode_rs_srem_10ns_9ns_8_14_1_div_U/decode_rs_srem_10ns_9ns_8_14_1_div_u_0/loop[9].sign_tmp_reg[10][0]          | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_14s_9ns_8_18_1_U8/decode_rs_srem_14s_9ns_8_18_1_div_U/decode_rs_srem_14s_9ns_8_18_1_div_u_0/loop[6].dividend_tmp_reg[7][13]         | 8      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|decode_rs   | srem_14s_9ns_8_18_1_U8/decode_rs_srem_14s_9ns_8_18_1_div_U/decode_rs_srem_14s_9ns_8_18_1_div_u_0/loop[7].dividend_tmp_reg[8][13]         | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_14s_9ns_8_18_1_U8/decode_rs_srem_14s_9ns_8_18_1_div_U/decode_rs_srem_14s_9ns_8_18_1_div_u_0/loop[8].dividend_tmp_reg[9][13]         | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_14s_9ns_8_18_1_U8/decode_rs_srem_14s_9ns_8_18_1_div_U/decode_rs_srem_14s_9ns_8_18_1_div_u_0/loop[9].dividend_tmp_reg[10][13]        | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_14s_9ns_8_18_1_U8/decode_rs_srem_14s_9ns_8_18_1_div_U/decode_rs_srem_14s_9ns_8_18_1_div_u_0/loop[10].dividend_tmp_reg[11][13]       | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_14s_9ns_8_18_1_U8/decode_rs_srem_14s_9ns_8_18_1_div_U/decode_rs_srem_14s_9ns_8_18_1_div_u_0/loop[11].dividend_tmp_reg[12][13]       | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_14s_9ns_8_18_1_U8/decode_rs_srem_14s_9ns_8_18_1_div_U/decode_rs_srem_14s_9ns_8_18_1_div_u_0/loop[12].dividend_tmp_reg[13][13]       | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_14s_9ns_8_18_1_U8/decode_rs_srem_14s_9ns_8_18_1_div_U/decode_rs_srem_14s_9ns_8_18_1_div_u_0/loop[13].sign_tmp_reg[14][0]            | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | urem_10ns_9ns_10_14_1_U9/decode_rs_urem_10ns_9ns_10_14_1_div_U/decode_rs_urem_10ns_9ns_10_14_1_div_u_0/loop[6].dividend_tmp_reg[7][9]    | 9      | 8     | NO           | YES                | YES               | 8      | 0       | 
|decode_rs   | urem_10ns_9ns_10_14_1_U9/decode_rs_urem_10ns_9ns_10_14_1_div_U/decode_rs_urem_10ns_9ns_10_14_1_div_u_0/loop[7].dividend_tmp_reg[8][9]    | 10     | 1     | NO           | YES                | YES               | 1      | 0       | 
|decode_rs   | urem_10ns_9ns_10_14_1_U9/decode_rs_urem_10ns_9ns_10_14_1_div_U/decode_rs_urem_10ns_9ns_10_14_1_div_u_0/loop[8].dividend_tmp_reg[9][9]    | 11     | 1     | NO           | YES                | YES               | 1      | 0       | 
|decode_rs   | icmp_ln96_reg_4373_pp9_iter36_reg_reg[0]                                                                                                 | 35     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|decode_rs   | icmp_ln97_reg_4382_pp9_iter36_reg_reg[0]                                                                                                 | 35     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|decode_rs   | icmp_ln205_1_reg_4946_pp21_iter35_reg_reg[0]                                                                                             | 34     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|decode_rs   | icmp_ln206_reg_4961_pp21_iter35_reg_reg[0]                                                                                               | 34     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|decode_rs   | icmp_ln249_reg_5190_pp25_iter21_reg_reg[0]                                                                                               | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | icmp_ln250_reg_5209_pp25_iter21_reg_reg[0]                                                                                               | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | icmp_ln231_reg_5080_pp23_iter37_reg_reg[0]                                                                                               | 36     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|decode_rs   | icmp_ln232_reg_5099_pp23_iter37_reg_reg[0]                                                                                               | 36     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|decode_rs   | icmp_ln232_1_reg_5108_pp23_iter37_reg_reg[0]                                                                                             | 35     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|decode_rs   | icmp_ln185_2_reg_4797_pp17_iter16_reg_reg[0]                                                                                             | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | icmp_ln186_reg_4821_pp17_iter16_reg_reg[0]                                                                                               | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | icmp_ln186_1_reg_4825_pp17_iter16_reg_reg[0]                                                                                             | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | reg_addr_1_reg_4950_pp21_iter35_reg_reg[3]                                                                                               | 34     | 4     | NO           | NO                 | YES               | 0      | 8       | 
|decode_rs   | icmp_ln257_reg_5256_pp26_iter15_reg_reg[0]                                                                                               | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | icmp_ln256_reg_5252_pp26_iter15_reg_reg[0]                                                                                               | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_32_36_1_U6/decode_rs_srem_32ns_9ns_32_36_1_div_U/decode_rs_srem_32ns_9ns_32_36_1_div_u_0/loop[6].dividend_tmp_reg[7][31]   | 8      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|decode_rs   | srem_32ns_9ns_32_36_1_U6/decode_rs_srem_32ns_9ns_32_36_1_div_U/decode_rs_srem_32ns_9ns_32_36_1_div_u_0/loop[7].dividend_tmp_reg[8][31]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_32_36_1_U6/decode_rs_srem_32ns_9ns_32_36_1_div_U/decode_rs_srem_32ns_9ns_32_36_1_div_u_0/loop[8].dividend_tmp_reg[9][31]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_32_36_1_U6/decode_rs_srem_32ns_9ns_32_36_1_div_U/decode_rs_srem_32ns_9ns_32_36_1_div_u_0/loop[9].dividend_tmp_reg[10][31]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_32_36_1_U6/decode_rs_srem_32ns_9ns_32_36_1_div_U/decode_rs_srem_32ns_9ns_32_36_1_div_u_0/loop[10].dividend_tmp_reg[11][31] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_32_36_1_U6/decode_rs_srem_32ns_9ns_32_36_1_div_U/decode_rs_srem_32ns_9ns_32_36_1_div_u_0/loop[11].dividend_tmp_reg[12][31] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_32_36_1_U6/decode_rs_srem_32ns_9ns_32_36_1_div_U/decode_rs_srem_32ns_9ns_32_36_1_div_u_0/loop[12].dividend_tmp_reg[13][31] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_32_36_1_U6/decode_rs_srem_32ns_9ns_32_36_1_div_U/decode_rs_srem_32ns_9ns_32_36_1_div_u_0/loop[13].dividend_tmp_reg[14][31] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_32_36_1_U6/decode_rs_srem_32ns_9ns_32_36_1_div_U/decode_rs_srem_32ns_9ns_32_36_1_div_u_0/loop[14].dividend_tmp_reg[15][31] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_32_36_1_U6/decode_rs_srem_32ns_9ns_32_36_1_div_U/decode_rs_srem_32ns_9ns_32_36_1_div_u_0/loop[15].dividend_tmp_reg[16][31] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_32_36_1_U6/decode_rs_srem_32ns_9ns_32_36_1_div_U/decode_rs_srem_32ns_9ns_32_36_1_div_u_0/loop[16].dividend_tmp_reg[17][31] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_32_36_1_U6/decode_rs_srem_32ns_9ns_32_36_1_div_U/decode_rs_srem_32ns_9ns_32_36_1_div_u_0/loop[17].dividend_tmp_reg[18][31] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_32_36_1_U6/decode_rs_srem_32ns_9ns_32_36_1_div_U/decode_rs_srem_32ns_9ns_32_36_1_div_u_0/loop[18].dividend_tmp_reg[19][31] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_32_36_1_U6/decode_rs_srem_32ns_9ns_32_36_1_div_U/decode_rs_srem_32ns_9ns_32_36_1_div_u_0/loop[19].dividend_tmp_reg[20][31] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_32_36_1_U6/decode_rs_srem_32ns_9ns_32_36_1_div_U/decode_rs_srem_32ns_9ns_32_36_1_div_u_0/loop[20].dividend_tmp_reg[21][31] | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_32_36_1_U6/decode_rs_srem_32ns_9ns_32_36_1_div_U/decode_rs_srem_32ns_9ns_32_36_1_div_u_0/loop[21].dividend_tmp_reg[22][31] | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_32_36_1_U6/decode_rs_srem_32ns_9ns_32_36_1_div_U/decode_rs_srem_32ns_9ns_32_36_1_div_u_0/loop[22].dividend_tmp_reg[23][31] | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_32_36_1_U6/decode_rs_srem_32ns_9ns_32_36_1_div_U/decode_rs_srem_32ns_9ns_32_36_1_div_u_0/loop[23].dividend_tmp_reg[24][31] | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_32_36_1_U6/decode_rs_srem_32ns_9ns_32_36_1_div_U/decode_rs_srem_32ns_9ns_32_36_1_div_u_0/loop[24].dividend_tmp_reg[25][31] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_32_36_1_U6/decode_rs_srem_32ns_9ns_32_36_1_div_U/decode_rs_srem_32ns_9ns_32_36_1_div_u_0/loop[25].dividend_tmp_reg[26][31] | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_32_36_1_U6/decode_rs_srem_32ns_9ns_32_36_1_div_U/decode_rs_srem_32ns_9ns_32_36_1_div_u_0/loop[26].dividend_tmp_reg[27][31] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_32_36_1_U6/decode_rs_srem_32ns_9ns_32_36_1_div_U/decode_rs_srem_32ns_9ns_32_36_1_div_u_0/loop[27].dividend_tmp_reg[28][31] | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_32_36_1_U6/decode_rs_srem_32ns_9ns_32_36_1_div_U/decode_rs_srem_32ns_9ns_32_36_1_div_u_0/loop[28].dividend_tmp_reg[29][31] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_32_36_1_U6/decode_rs_srem_32ns_9ns_32_36_1_div_U/decode_rs_srem_32ns_9ns_32_36_1_div_u_0/loop[29].dividend_tmp_reg[30][31] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_32_36_1_U6/decode_rs_srem_32ns_9ns_32_36_1_div_U/decode_rs_srem_32ns_9ns_32_36_1_div_u_0/loop[30].dividend_tmp_reg[31][31] | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_32ns_9ns_32_36_1_U6/decode_rs_srem_32ns_9ns_32_36_1_div_U/decode_rs_srem_32ns_9ns_32_36_1_div_u_0/loop[31].sign_tmp_reg[32][0]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_10ns_9ns_8_14_seq_1_U2/decode_rs_srem_10ns_9ns_8_14_seq_1_div_U/decode_rs_srem_10ns_9ns_8_14_seq_1_div_u_0/r_stage_reg[10]          | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|decode_rs   | srem_32ns_9ns_9_36_seq_1_U10/decode_rs_srem_32ns_9ns_9_36_seq_1_div_U/decode_rs_srem_32ns_9ns_9_36_seq_1_div_u_0/r_stage_reg[32]         | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|decode_rs   | srem_11ns_9ns_8_15_seq_1_U11/decode_rs_srem_11ns_9ns_8_15_seq_1_div_U/decode_rs_srem_11ns_9ns_8_15_seq_1_div_u_0/r_stage_reg[11]         | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|decode_rs   | ap_enable_reg_pp26_iter14_reg                                                                                                            | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|decode_rs   | ap_enable_reg_pp9_iter36_reg                                                                                                             | 35     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|decode_rs   | ap_enable_reg_pp23_iter37_reg                                                                                                            | 35     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|decode_rs   | ap_enable_reg_pp25_iter21_reg                                                                                                            | 20     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|decode_rs   | ap_enable_reg_pp17_iter16_reg                                                                                                            | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|decode_rs   | ap_enable_reg_pp21_iter36_reg                                                                                                            | 36     | 1     | YES          | NO                 | YES               | 0      | 2       | 
+------------+------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   543|
|2     |DSP_ALU         |     1|
|3     |DSP_A_B_DATA    |     1|
|4     |DSP_C_DATA      |     1|
|5     |DSP_MULTIPLIER  |     1|
|6     |DSP_M_DATA      |     1|
|7     |DSP_OUTPUT      |     1|
|8     |DSP_PREADD      |     1|
|9     |DSP_PREADD_DATA |     1|
|10    |LUT1            |  1530|
|11    |LUT2            |   756|
|12    |LUT3            |  2786|
|13    |LUT4            |   620|
|14    |LUT5            |   873|
|15    |LUT6            |  1059|
|16    |MUXF7           |     2|
|17    |RAM16X1D        |    64|
|18    |RAM16X1S        |    62|
|19    |RAM256X1S       |     9|
|20    |RAM32M          |     1|
|21    |RAM32M16        |     2|
|22    |RAMB36E2        |     5|
|24    |SRL16E          |   124|
|25    |SRLC32E         |    96|
|26    |FDRE            |  5310|
|27    |FDSE            |    37|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 4050.277 ; gain = 919.691 ; free physical = 22273 ; free virtual = 68704
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 4050.277 ; gain = 671.348 ; free physical = 22285 ; free virtual = 68716
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 4050.285 ; gain = 919.691 ; free physical = 22285 ; free virtual = 68716
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4050.285 ; gain = 0.000 ; free physical = 22352 ; free virtual = 68783
INFO: [Netlist 29-17] Analyzing 684 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4100.832 ; gain = 0.000 ; free physical = 22264 ; free virtual = 68696
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 139 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAM16X1S => RAM32X1S (RAMS32): 62 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2 instances

Synth Design complete, checksum: d2d45bed
INFO: [Common 17-83] Releasing license: Synthesis
190 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:21 . Memory (MB): peak = 4100.832 ; gain = 1475.613 ; free physical = 22596 ; free virtual = 69027
INFO: [Common 17-1381] The checkpoint '/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/decoders_synth_1/decoders.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP decoders, cache-ID = 53588f2c4aa1cf7a
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/caohy168/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.runs/decoders_synth_1/decoders.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file decoders_utilization_synth.rpt -pb decoders_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 26 04:15:26 2021...
