Running: D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/Computer Organization/Verilog/Pre_vvco_challenge/tb_isim_beh.exe -prj D:/Computer Organization/Verilog/Pre_vvco_challenge/tb_beh.prj work.tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Computer Organization/Verilog/Pre_vvco_challenge/cpu_checker.v" into library work
WARNING:HDLCompiler:327 - "D:/Computer Organization/Verilog/Pre_vvco_challenge/cpu_checker.v" Line 91: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "D:/Computer Organization/Verilog/Pre_vvco_challenge/tb.v" into library work
Analyzing Verilog file "D:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "D:/Computer Organization/Verilog/Pre_vvco_challenge/cpu_checker.v" Line 91: Concatenation with unsized literal; will interpret as 32 bits
Completed static elaboration
Compiling module cpu_checker
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\tb_isim_beh.exe.sim\libPortability.dll".
Compiled 3 Verilog Units
Built simulation executable D:/Computer Organization/Verilog/Pre_vvco_challenge/tb_isim_beh.exe
Fuse Memory Usage: 30716 KB
Fuse CPU Usage: 343 ms
