#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jul 28 16:56:16 2023
# Process ID: 2576
# Current directory: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16472 C:\Users\mafassi\Desktop\13MHz_UART - Copie\Working UART at 13Mhz\Microblaze5\Microblaze5.xpr
# Log file: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/vivado.log
# Journal file: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/mafassi/Desktop/new08/Microblaze5' since last save.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/my_custom_UART_1.0', nor could it be found using path 'C:/Users/mafassi/Desktop/new08/ip_repo/my_custom_UART_1.0'.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/mafassi/Desktop/Downloads/fifo_ip'; using path 'C:/Users/mafassi/Downloads/fifo_ip' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1114.285 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory {C:/Users/mafassi/Desktop/13MHz_UART\ -\ Copie/Working\ UART\ at\ 13Mhz/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project} {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/mafassi/desktop/13mhz_uart - copie/working uart at 13mhz/microblaze5/microblaze5.tmp/uart_axifull_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4300] HDL parameter 'c_clkfreq' has its value changed from '100000000' to '50000000'.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
INFO: [IP_Flow 19-3166] Bus Interface 'S01_AXI': References existing memory map 'S01_AXI'.
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'
ipx::open_ipxact_file {C:\Users\mafassi\Desktop\13MHz_UART - Copie\Working UART at 13Mhz\ip_repo\LVDS_Buffer\component.xml}
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {{c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer} {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0} {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/my_custom_UART_1.0} c:/Users/mafassi/Downloads/fifo_ip} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
ipx::unload_core {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer/component.xml}
ipx::edit_ip_in_project -upgrade true -name LVDS_Transmitter_v1_0_project -directory {C:/Users/mafassi/Desktop/13MHz_UART\ -\ Copie/Working\ UART\ at\ 13Mhz/Microblaze5/Microblaze5.tmp/LVDS_Transmitter_v1_0_project} {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer/component.xml}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/mafassi/desktop/13mhz_uart - copie/working uart at 13mhz/microblaze5/microblaze5.tmp/lvds_transmitter_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
open_bd_design {C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- Laudren.local:user:uart_axifull:1.0 - uart_axifull_0
Successfully read diagram <design_1> from block design file <C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1365.027 ; gain = 75.391
create_bd_cell -type ip -vlnv Laudren.local:user:LVDS_Transmitter:1.0 LVDS_Transmitter_0
set_property location {4 1998 380} [get_bd_cells LVDS_Transmitter_0]
set_property location {3 1553 568} [get_bd_cells microblaze_0_axi_periph]
delete_bd_objs [get_bd_nets uart_axifull_0_tx_o] [get_bd_ports tx_o_0]
connect_bd_net [get_bd_pins uart_axifull_0/tx_o] [get_bd_pins LVDS_Transmitter_0/Input]
startgroup
make_bd_pins_external  [get_bd_pins LVDS_Transmitter_0/out_N]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins LVDS_Transmitter_0/out_P]
endgroup
report_ip_status -name ip_status 
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
Upgrading 'C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_uart_axifull_0_3 (uart_axifull_v1.0 1.0) from revision 3 to revision 4
Wrote  : <C:\Users\mafassi\Desktop\13MHz_UART - Copie\Working UART at 13Mhz\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}}]
CRITICAL WARNING: [BD 41-1367] The port name 'Input' of cell '/LVDS_Transmitter_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\Users\mafassi\Desktop\13MHz_UART - Copie\Working UART at 13Mhz\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axifull_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LVDS_Transmitter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1602.598 ; gain = 189.488
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_LVDS_Transmitter_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 126ccbe82f411a55; cache size = 183.453 MB.
export_ip_user_files -of_objects [get_files {{C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}}]
launch_runs design_1_uart_axifull_0_3_synth_1 design_1_LVDS_Transmitter_0_0_synth_1 -jobs 10
[Fri Jul 28 17:04:27 2023] Launched design_1_uart_axifull_0_3_synth_1, design_1_LVDS_Transmitter_0_0_synth_1...
Run output will be captured here:
design_1_uart_axifull_0_3_synth_1: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.runs/design_1_uart_axifull_0_3_synth_1/runme.log
design_1_LVDS_Transmitter_0_0_synth_1: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.runs/design_1_LVDS_Transmitter_0_0_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.ip_user_files} -ipstatic_source_dir {C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_cells axi_uartlite_0]
delete_bd_objs [get_bd_intf_ports UART_0]
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:\Users\mafassi\Desktop\13MHz_UART - Copie\Working UART at 13Mhz\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 10
CRITICAL WARNING: [BD 41-1367] The port name 'Input' of cell '/LVDS_Transmitter_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <C:\Users\mafassi\Desktop\13MHz_UART - Copie\Working UART at 13Mhz\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'design_1_xbar_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_xbar_1' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 126ccbe82f411a55; cache size = 184.042 MB.
[Fri Jul 28 17:06:39 2023] Launched design_1_xbar_1_synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.runs/design_1_xbar_1_synth_1/runme.log
[Fri Jul 28 17:06:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1650.137 ; gain = 0.000
report_ip_status -name ip_status 
launch_runs impl_1 -jobs 10
[Fri Jul 28 17:09:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Jul 28 17:12:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.runs/impl_1/runme.log
WARNING: [Vivado 12-818] No files matched 'C:/Users/mafassi/Desktop/13MHz_UART'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'Copie/Working'
WARNING: [Vivado 12-818] No files matched 'UART'
WARNING: [Vivado 12-818] No files matched 'at'
WARNING: [Vivado 12-818] No files matched '13Mhz/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/Users/mafassi/Desktop/13MHz_UART'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'Copie/Working'
WARNING: [Vivado 12-818] No files matched 'UART'
WARNING: [Vivado 12-818] No files matched 'at'
WARNING: [Vivado 12-818] No files matched '13Mhz/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/Users/mafassi/Desktop/13MHz_UART'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'Copie/Working'
WARNING: [Vivado 12-818] No files matched 'UART'
WARNING: [Vivado 12-818] No files matched 'at'
WARNING: [Vivado 12-818] No files matched '13Mhz/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
write_hw_platform -fixed -include_bit -force -file {C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/XSA_design_Reprise.xsa}
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/XSA_design_Reprise.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 2 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/XSA_design_Reprise.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
copy_run -name synth_1_copy_1 [get_runs synth_1] 
synth_1_copy_1
set_property board_part digilentinc.com:cmod_a7-15t:part0:1.2 [current_project]
WARNING: [Project 1-153] The current project device 'xc7a200tsbg484-1' does not match with the device on the 'DIGILENTINC.COM:CMOD_A7-15T:PART0:1.2' board part. A device change to match the device on 'DIGILENTINC.COM:CMOD_A7-15T:PART0:1.2' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
INFO: [Project 1-152] Project part set to artix7 (xc7a15tcpg236-1)
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_mdm_1_0 design_1_lmb_bram_0 design_1_clk_wiz_1_0 design_1_microblaze_0_axi_periph_1 design_1_microblaze_0_xlconcat_0 design_1_ilmb_v10_0 design_1_microblaze_0_axi_intc_0 design_1_axi_quad_spi_0_0 design_1_uart_axifull_0_3 design_1_ilmb_bram_if_cntlr_0 design_1_dlmb_v10_0 design_1_LVDS_Transmitter_0_0 design_1_microblaze_0_0 design_1_dlmb_bram_if_cntlr_0 design_1_rst_clk_wiz_1_100M_0}] -log ip_upgrade.log
Upgrading 'C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_LVDS_Transmitter_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_axi_quad_spi_0_0 to use current project options
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'design_1_clk_wiz_1_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT2_REQUESTED_OUT_FREQ' from '100.000' to '50' has been ignored for IP 'design_1_clk_wiz_1_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT3_REQUESTED_OUT_FREQ' from '100.000' to '100' has been ignored for IP 'design_1_clk_wiz_1_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT4_REQUESTED_OUT_FREQ' from '100.000' to '125' has been ignored for IP 'design_1_clk_wiz_1_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT5_REQUESTED_OUT_FREQ' from '100.000' to '50' has been ignored for IP 'design_1_clk_wiz_1_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_DIVCLK_DIVIDE' from '1' to '5' has been ignored for IP 'design_1_clk_wiz_1_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKFBOUT_MULT_F' from '63.875' to '52.750' has been ignored for IP 'design_1_clk_wiz_1_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '83.333' to '10.000' has been ignored for IP 'design_1_clk_wiz_1_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN2_PERIOD' from '10.0' to '10.000' has been ignored for IP 'design_1_clk_wiz_1_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKOUT0_DIVIDE_F' from '8.000' to '11.000' has been ignored for IP 'design_1_clk_wiz_1_0'
INFO: [IP_Flow 19-3420] Updated design_1_clk_wiz_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_dlmb_bram_if_cntlr_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_dlmb_v10_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_ilmb_bram_if_cntlr_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_ilmb_v10_0 to use current project options
WARNING: [IP_Flow 19-4050] The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.
WARNING: [IP_Flow 19-3932] Unable to set the value '65536' on parameter 'Write Depth A' due to the following failure - 
Validation failed for parameter 'Disable Collision Warnings(Disable_Collision_Warnings)' with value 'false' for BD Cell 'design_1_lmb_bram_0'. User configuration exceeds BRAM count in the selected device
. Restoring to an old valid value of '8192'
INFO: [IP_Flow 19-3420] Updated design_1_lmb_bram_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_mdm_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_microblaze_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_microblaze_0_axi_intc_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_microblaze_0_axi_periph_1 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_microblaze_0_xlconcat_0 to use current project options
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_EXT_RESET_HIGH' from '1' to '0' has been ignored for IP 'design_1_rst_clk_wiz_1_100M_0'
INFO: [IP_Flow 19-3420] Updated design_1_rst_clk_wiz_1_100M_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_uart_axifull_0_3 to use current project options
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_clk_wiz_1_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_lmb_bram_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_rst_clk_wiz_1_100M_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\mafassi\Desktop\13MHz_UART - Copie\Working UART at 13Mhz\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2595.723 ; gain = 0.000
export_ip_user_files -of_objects [get_ips {design_1_mdm_1_0 design_1_lmb_bram_0 design_1_clk_wiz_1_0 design_1_microblaze_0_axi_periph_1 design_1_microblaze_0_xlconcat_0 design_1_ilmb_v10_0 design_1_microblaze_0_axi_intc_0 design_1_axi_quad_spi_0_0 design_1_uart_axifull_0_3 design_1_ilmb_bram_if_cntlr_0 design_1_dlmb_v10_0 design_1_LVDS_Transmitter_0_0 design_1_microblaze_0_0 design_1_dlmb_bram_if_cntlr_0 design_1_rst_clk_wiz_1_100M_0}] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}}]
CRITICAL WARNING: [BD 41-1367] The port name 'Input' of cell '/LVDS_Transmitter_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'Disable Collision Warnings(Disable_Collision_Warnings)' with value 'false' for BD Cell 'lmb_bram'. User configuration exceeds BRAM count in the selected device
INFO: [IP_Flow 19-3438] Customization errors found on 'lmb_bram'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 69
ERROR: [BD 41-241] Message from IP propagation TCL of /microblaze_0_local_memory/lmb_bram: set_property error: Validation failed for parameter 'Disable Collision Warnings(Disable_Collision_Warnings)' with value 'false' for BD Cell 'lmb_bram'. User configuration exceeds BRAM count in the selected device
Customization errors found on 'lmb_bram'. Restoring to previous valid configuration.

INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd 
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2595.723 ; gain = 0.000
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
set_property range 64K [get_bd_addr_segs {microblaze_0/Data/SEG_dlmb_bram_if_cntlr_Mem}]
save_bd_design
Wrote  : <C:\Users\mafassi\Desktop\13MHz_UART - Copie\Working UART at 13Mhz\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 10
CRITICAL WARNING: [BD 41-1367] The port name 'Input' of cell '/LVDS_Transmitter_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'Disable Collision Warnings(Disable_Collision_Warnings)' with value 'false' for BD Cell 'lmb_bram'. User configuration exceeds BRAM count in the selected device
INFO: [IP_Flow 19-3438] Customization errors found on 'lmb_bram'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 69
ERROR: [BD 41-241] Message from IP propagation TCL of /microblaze_0_local_memory/lmb_bram: set_property error: Validation failed for parameter 'Disable Collision Warnings(Disable_Collision_Warnings)' with value 'false' for BD Cell 'lmb_bram'. User configuration exceeds BRAM count in the selected device
Customization errors found on 'lmb_bram'. Restoring to previous valid configuration.

INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd 
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_LVDS_Transmitter_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_quad_spi_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_clk_wiz_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_dlmb_v10_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_ilmb_bram_if_cntlr_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_ilmb_v10_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_lmb_bram_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_mdm_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_microblaze_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_microblaze_0_axi_intc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_rst_clk_wiz_1_100M_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_uart_axifull_0_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_0
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
set_property range 64K [get_bd_addr_segs {microblaze_0/Instruction/SEG_ilmb_bram_if_cntlr_Mem}]
save_bd_design
Wrote  : <C:\Users\mafassi\Desktop\13MHz_UART - Copie\Working UART at 13Mhz\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
report_ip_status -name ip_status 
launch_runs synth_1 -jobs 10
CRITICAL WARNING: [BD 41-1367] The port name 'Input' of cell '/LVDS_Transmitter_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '12.000' to '100.000' has been ignored for IP 'clk_wiz_1'
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <C:\Users\mafassi\Desktop\13MHz_UART - Copie\Working UART at 13Mhz\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axifull_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LVDS_Transmitter_0 .
WARNING: [IP_Flow 19-5160] IP 'design_1_xbar_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_xbar_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_LVDS_Transmitter_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_quad_spi_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_clk_wiz_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_dlmb_v10_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_ilmb_bram_if_cntlr_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_ilmb_v10_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_lmb_bram_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_mdm_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_microblaze_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_microblaze_0_axi_intc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_rst_clk_wiz_1_100M_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_uart_axifull_0_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_0
[Fri Jul 28 17:24:11 2023] Launched design_1_axi_quad_spi_0_0_synth_1, design_1_uart_axifull_0_3_synth_1, design_1_lmb_bram_0_synth_1, design_1_clk_wiz_1_0_synth_1, design_1_mdm_1_0_synth_1, design_1_ilmb_bram_if_cntlr_0_synth_1, design_1_dlmb_v10_0_synth_1, design_1_microblaze_0_axi_intc_0_synth_1, design_1_microblaze_0_0_synth_1, design_1_ilmb_v10_0_synth_1, design_1_rst_clk_wiz_1_100M_0_synth_1, design_1_dlmb_bram_if_cntlr_0_synth_1, design_1_LVDS_Transmitter_0_0_synth_1, design_1_xbar_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_axi_quad_spi_0_0_synth_1: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.runs/design_1_axi_quad_spi_0_0_synth_1/runme.log
design_1_uart_axifull_0_3_synth_1: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.runs/design_1_uart_axifull_0_3_synth_1/runme.log
design_1_lmb_bram_0_synth_1: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.runs/design_1_lmb_bram_0_synth_1/runme.log
design_1_clk_wiz_1_0_synth_1: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.runs/design_1_clk_wiz_1_0_synth_1/runme.log
design_1_mdm_1_0_synth_1: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.runs/design_1_mdm_1_0_synth_1/runme.log
design_1_ilmb_bram_if_cntlr_0_synth_1: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.runs/design_1_ilmb_bram_if_cntlr_0_synth_1/runme.log
design_1_dlmb_v10_0_synth_1: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.runs/design_1_dlmb_v10_0_synth_1/runme.log
design_1_microblaze_0_axi_intc_0_synth_1: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.runs/design_1_microblaze_0_axi_intc_0_synth_1/runme.log
design_1_microblaze_0_0_synth_1: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.runs/design_1_microblaze_0_0_synth_1/runme.log
design_1_ilmb_v10_0_synth_1: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.runs/design_1_ilmb_v10_0_synth_1/runme.log
design_1_rst_clk_wiz_1_100M_0_synth_1: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.runs/design_1_rst_clk_wiz_1_100M_0_synth_1/runme.log
design_1_dlmb_bram_if_cntlr_0_synth_1: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.runs/design_1_dlmb_bram_if_cntlr_0_synth_1/runme.log
design_1_LVDS_Transmitter_0_0_synth_1: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.runs/design_1_LVDS_Transmitter_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.runs/design_1_xbar_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.runs/design_1_auto_pc_0_synth_1/runme.log
[Fri Jul 28 17:24:12 2023] Launched synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2595.723 ; gain = 0.000
report_ip_status -name ip_status 
launch_runs impl_1 -jobs 10
[Fri Jul 28 17:27:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Jul 28 17:28:49 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/Microblaze5/Microblaze5.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 28 17:30:23 2023...
