library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use ieee.std_logic_unsigned.all;


entity compteur_bcd is
    port 
    (
        Clk_I       :   in  std_logic;
		Cpt      :   out std_logic_vector(3 downto 0);
		ARst_N_I    :   in std_logic

	);
end entity compteur_bcd;



architecture rtl of compteur_bcd is


begin

	pCpt: process(Clk_I,ARst_N_I)
    begin
    if ARst_N_I = '0' then
		Cpt <= "0000";
	elsif  Clk_I = '1' then 
		Cpt <= Cpt + 1 ;

		if Cpt >= 10 then 
		Cpt <= "0000";

		end if;
		end if;

  end process pCpt;
  
	
end architecture rtl;
