
---------- Begin Simulation Statistics ----------
final_tick                               718050512800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 382418                       # Simulator instruction rate (inst/s)
host_mem_usage                               16974224                       # Number of bytes of host memory used
host_op_rate                                   382408                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.62                       # Real time elapsed on the host
host_tick_rate                              100221348                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000025                       # Number of instructions simulated
sim_ops                                       1000025                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000262                       # Number of seconds simulated
sim_ticks                                   262087600                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                   12                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  12                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  27                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 18                       # number of times the integer registers were written
system.cpu.num_load_insts                           9                       # Number of load instructions
system.cpu.num_mem_refs                            12                       # number of memory refs
system.cpu.num_store_insts                          3                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        13     52.00%     52.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::MemRead                        9     36.00%     88.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       3     12.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1254                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4154                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            479856                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           480300                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.655194                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.655194                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                     540                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          732                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           160183                       # Number of branches executed
system.switch_cpus.iew.exec_nop                    69                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.555666                       # Inst execution rate
system.switch_cpus.iew.exec_refs               489158                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              46664                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           16742                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        454708                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        49281                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1054411                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        442494                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1601                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1019263                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             44                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            754                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           112                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          209                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          523                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1126886                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1015279                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.716063                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            806921                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.549585                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1015780                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1051039                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          809045                       # number of integer regfile writes
system.switch_cpus.ipc                       1.526266                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.526266                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        530180     51.93%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     51.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       443736     43.47%     95.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        46952      4.60%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1020868                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              483120                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.473244                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           55736     11.54%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         426587     88.30%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           797      0.16%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1503988                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      3183478                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1015279                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1108603                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1054342                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1020868                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        54225                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3972                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        60363                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       654654                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.559401                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.206774                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       190230     29.06%     29.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       106441     16.26%     45.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       166841     25.49%     70.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       183823     28.08%     98.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         7319      1.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       654654                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.558116                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       175598                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          110                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       454708                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        49281                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2094416                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                   655194                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        26684                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        53511                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            9                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       279608                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           279617                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            9                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       279608                       # number of overall hits
system.cpu.dcache.overall_hits::total          279617                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        51977                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51980                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        51977                       # number of overall misses
system.cpu.dcache.overall_misses::total         51980                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    691838800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    691838800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    691838800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    691838800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           12                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       331585                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       331597                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           12                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       331585                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       331597                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.250000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.156753                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.156757                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.250000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.156753                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.156757                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 13310.479635                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13309.711427                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 13310.479635                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13309.711427                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           68                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4615                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             287                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.600000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    16.080139                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        26600                       # number of writebacks
system.cpu.dcache.writebacks::total             26600                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        25250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        25250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        25250                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        25250                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        26727                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26727                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        26727                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26727                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    349288400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    349288400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    349288400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    349288400                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.080604                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.080601                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.080604                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.080601                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 13068.746960                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13068.746960                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 13068.746960                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13068.746960                       # average overall mshr miss latency
system.cpu.dcache.replacements                  26600                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            7                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       235245                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          235252                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        50496                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         50498                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    653279200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    653279200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            9                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       285741                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       285750                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.222222                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.176719                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.176721                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 12937.246515                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12936.734128                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        24552                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        24552                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        25944                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        25944                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    317858000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    317858000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.090796                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.090793                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 12251.695961                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12251.695961                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        44363                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          44365                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         1481                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     38559600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38559600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        45844                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        45847                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.333333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032305                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032325                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 26036.191762                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26018.623482                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          698                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          698                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          783                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          783                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     31430400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     31430400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.017080                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017079                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 40140.996169                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40140.996169                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 718050512800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           125.959807                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              305850                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26600                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.498120                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      717788426000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.049495                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   125.910312                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000387                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.983674                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984061                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            358325                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           358325                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 718050512800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 718050512800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 718050512800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 718050512800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 718050512800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           22                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst        99612                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            99634                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           22                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst        99612                       # number of overall hits
system.cpu.icache.overall_hits::total           99634                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          122                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            125                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          122                       # number of overall misses
system.cpu.icache.overall_misses::total           125                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2192000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2192000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2192000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2192000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst        99734                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        99759                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst        99734                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        99759                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.120000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001223                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001253                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.120000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001223                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001253                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 17967.213115                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        17536                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 17967.213115                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        17536                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          433                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    48.111111                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           84                       # number of writebacks
system.cpu.icache.writebacks::total                84                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           28                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           28                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           94                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           94                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           94                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           94                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1518400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1518400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1518400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1518400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000943                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000942                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000943                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000942                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 16153.191489                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16153.191489                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 16153.191489                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16153.191489                       # average overall mshr miss latency
system.cpu.icache.replacements                     84                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           22                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst        99612                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           99634                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          122                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           125                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2192000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2192000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst        99734                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        99759                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.120000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001223                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001253                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 17967.213115                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        17536                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           28                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           94                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           94                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1518400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1518400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000943                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000942                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 16153.191489                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16153.191489                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 718050512800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            12.923743                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 133                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                84                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.583333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      717788425600                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.999939                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     9.923804                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.011719                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.038765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.050483                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.050781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             99856                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            99856                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 718050512800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 718050512800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 718050512800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 718050512800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 718050512800                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 717788435200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    262077600                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst           83                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        24648                       # number of demand (read+write) hits
system.l2.demand_hits::total                    24731                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           83                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        24648                       # number of overall hits
system.l2.overall_hits::total                   24731                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2079                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2096                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           11                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2079                       # number of overall misses
system.l2.overall_misses::total                  2096                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       753200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    171225600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        171978800                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       753200                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    171225600                       # number of overall miss cycles
system.l2.overall_miss_latency::total       171978800                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           94                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        26727                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26827                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           94                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        26727                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26827                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.117021                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.077787                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.078130                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.117021                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.077787                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.078130                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 68472.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82359.595960                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82050.954198                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 68472.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82359.595960                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82050.954198                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       800                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 143                       # number of writebacks
system.l2.writebacks::total                       143                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         2079                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2090                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2079                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2894                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       699400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    161022800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    161722200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     57900881                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       699400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    161022800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    219623081                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.117021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.077787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077907                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.117021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.077787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.107876                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 63581.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77452.044252                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77379.043062                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 72016.021144                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 63581.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77452.044252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75889.108846                       # average overall mshr miss latency
system.l2.replacements                           1254                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1086                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1086                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1086                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1086                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        25598                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            25598                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        25598                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        25598                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          804                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            804                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     57900881                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     57900881                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 72016.021144                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 72016.021144                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          453                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   453                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data          347                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 348                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     26869600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      26869600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data          800                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               801                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.433750                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.434457                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77434.005764                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77211.494253                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          347                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            347                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     25171800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     25171800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.433750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.433208                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72541.210375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72541.210375                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           83                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 83                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           11                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       753200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       753200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           94                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             97                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.117021                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.144330                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 68472.727273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        53800                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       699400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       699400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.117021                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.113402                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 63581.818182                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63581.818182                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        24195                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24195                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         1732                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1734                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    144356000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    144356000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        25927                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25929                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.066803                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.066875                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83346.420323                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83250.288351                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1732                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1732                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    135851000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    135851000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.066803                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.066798                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78435.912240                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78435.912240                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 718050512800                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    3355                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                3355                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   237                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 718050512800                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1160.607235                       # Cycle average of tags in use
system.l2.tags.total_refs                       50716                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25985                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.951741                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              717788941600                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1157.974208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     2.633027                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.282709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.283351                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1499                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          664                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          542                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000732                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.365967                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     80998                       # Number of tag accesses
system.l2.tags.data_accesses                    80998                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 718050512800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      1608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        22.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      4144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000119995284                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           14                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           14                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8550                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                247                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2894                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        143                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5788                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      286                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     14                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       9.01                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5788                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  286                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           14                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     409.285714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.379809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1380.033357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            13     92.86%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      7.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            14                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           14                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.357143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.343682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.744946                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               11     78.57%     78.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      7.14%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2     14.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            14                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  370432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                18304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1413.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     69.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     261983602                       # Total gap between requests
system.mem_ctrls.avgGap                      86263.95                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       102912                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         1408                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       265216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        16448                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 392662605.937862038612                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 5372249.583726968616                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 1011936467.043843507767                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 62757642.864446856081                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         1608                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           22                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         4158                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          286                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     61384068                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       568876                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    163233478                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks   2197520978                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     38174.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     25858.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     39257.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7683639.78                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       102912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         1408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       266112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        371200                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        18304                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        18304                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          804                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         2079                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           2900                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          143                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           143                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1465159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1465159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    392662606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      5372250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   1015355171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1416320345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1465159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      5372250                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      6837409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     69839245                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        69839245                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     69839245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1465159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1465159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    392662606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      5372250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   1015355171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1486159589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 5774                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 257                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          214                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          170                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          226                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          530                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          354                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          230                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           94                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           42                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           86                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           27                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               127940714                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              21664048                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          225186422                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                22158.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39000.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4461                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                233                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.26                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.66                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1332                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   289.009009                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   221.703224                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   249.835125                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127            1      0.08%      0.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          697     52.33%     52.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          284     21.32%     73.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          123      9.23%     82.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           64      4.80%     87.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           43      3.23%     90.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           21      1.58%     92.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           20      1.50%     94.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           79      5.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1332                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                369536                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              16448                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1409.971323                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               62.757643                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.63                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                8.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               77.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 718050512800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    7933318.848000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    3905404.272000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   21285186.048000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 21272084.064000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 123705556.128000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 12315493.512000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  190417042.872000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   726.539687                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     26787472                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      8580000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    226710128                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    6152799.744000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    3021358.032000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   16930194.624000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  1307541.984000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 21272084.064000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 135359118.048000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 2449688.304000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  186492784.800000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   711.566609                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      4609970                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      8580000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    248887630                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 718050512800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2551                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          143                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1111                       # Transaction distribution
system.membus.trans_dist::ReadExReq               348                       # Transaction distribution
system.membus.trans_dist::ReadExResp              348                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2552                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         7053                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   7053                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       389376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  389376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2900                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2900    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2900                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 718050512800                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             6738743                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           26858005                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          173117                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       172691                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect          725                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups        90039                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           90004                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.961128                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed               8                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts        52512                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts          718                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples       640576                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.561095                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.838728                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       333676     52.09%     52.09% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1        66547     10.39%     62.48% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2         5173      0.81%     63.29% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        17613      2.75%     66.04% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       217567     33.96%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total       640576                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1000000                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              477338                       # Number of memory references committed
system.switch_cpus.commit.loads                431494                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             158601                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              841399                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       522662     52.27%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       431494     43.15%     95.42% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        45844      4.58%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1000000                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       217567                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            48284                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        469463                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles             67661                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         68487                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles            754                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved        87705                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            10                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1062789                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          2040                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 718050512800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 718050512800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         1989                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1094501                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              173117                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        90012                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles                651669                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            1522                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          138                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.icacheWaitRetryStallCycles           97                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines             99736                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            90                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples       654654                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.672239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.713266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           432176     66.02%     66.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            23715      3.62%     69.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            16349      2.50%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            27061      4.13%     76.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            44978      6.87%     83.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5             8904      1.36%     84.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            33458      5.11%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            12142      1.85%     91.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            55871      8.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total       654654                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.264223                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.670499                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 718050512800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 718050512800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              154398                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads           23164                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores           3432                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            277                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    262087600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles            754                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles            86306                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          324155                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles           11                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles             96696                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        146727                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1056106                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts          2047                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            47                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          52207                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.fullRegistersEvents        94051                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      1340805                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1589916                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1088718                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1271352                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps            69297                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               2                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            399184                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  1475521                       # The number of ROB reads
system.switch_cpus.rob.writes                 2119238                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1000000                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             26024                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1229                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        25598                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1111                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1012                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              801                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             801                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            97                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25929                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          278                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        80058                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 80336                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        23168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6825984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6849152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            2266                       # Total snoops (count)
system.tol2bus.snoopTraffic                     18304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            29093                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  29093    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              29093                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 718050512800                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           64096400                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             24.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            188000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          53450399                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            20.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               720792120400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 392949                       # Simulator instruction rate (inst/s)
host_mem_usage                               16976272                       # Number of bytes of host memory used
host_op_rate                                   392955                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    27.99                       # Real time elapsed on the host
host_tick_rate                               97936991                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000025                       # Number of instructions simulated
sim_ops                                      11000215                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002742                       # Number of seconds simulated
sim_ticks                                  2741607600                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        20686                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         43914                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           4154061                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4160583                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10000190                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.685402                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.685402                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    6969                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        16404                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1388847                       # Number of branches executed
system.switch_cpus.iew.exec_nop                    67                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.538520                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5168055                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             663667                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          331390                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4758715                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           24                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       725624                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     11235939                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4504388                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        33209                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10545048                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            248                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          15663                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           699                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          149                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         4787                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        11617                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11135524                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10490576                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.750393                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8356018                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.530573                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10502409                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         11111277                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8451006                       # number of integer regfile writes
system.switch_cpus.ipc                       1.458998                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.458998                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5378499     50.84%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            1      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     50.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4529694     42.82%     93.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       670059      6.33%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10578255                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4727964                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.446951                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          566419     11.98%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4144722     87.66%     99.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         16823      0.36%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15306215                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     32795240                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10490576                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     12471623                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           11235848                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10578255                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           24                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1235703                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        63736                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1137606                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      6847050                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.544936                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.205969                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1994692     29.13%     29.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1163628     16.99%     46.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1749778     25.56%     71.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1840737     26.88%     98.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        98215      1.43%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      6847050                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.543365                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              2                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads           22                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes           76                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      1945714                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       301182                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4758715                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       725624                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        22775542                       # number of misc regfile reads
system.switch_cpus.numCycles                  6854019                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      83                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       287398                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           34                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       574859                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             34                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      2897483                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2897483                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2897483                       # number of overall hits
system.cpu.dcache.overall_hits::total         2897483                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       525261                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         525261                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       525261                       # number of overall misses
system.cpu.dcache.overall_misses::total        525261                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   6445449108                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6445449108                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   6445449108                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6445449108                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3422744                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3422744                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3422744                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3422744                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.153462                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.153462                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.153462                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.153462                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 12270.945507                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12270.945507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 12270.945507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12270.945507                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3222                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        49481                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               759                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            3079                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.245059                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    16.070477                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       285567                       # number of writebacks
system.cpu.dcache.writebacks::total            285567                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       239695                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       239695                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       239695                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       239695                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       285566                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       285566                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       285566                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       285566                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2919470384                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2919470384                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2919470384                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2919470384                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.083432                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.083432                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.083432                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.083432                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 10223.452316                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10223.452316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 10223.452316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10223.452316                       # average overall mshr miss latency
system.cpu.dcache.replacements                 285567                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2292421                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2292421                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       506257                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        506257                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   6192350400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6192350400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2798678                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2798678                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.180891                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.180891                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 12231.634130                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12231.634130                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       228841                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       228841                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       277416                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       277416                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2776186000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2776186000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.099124                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.099124                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 10007.303112                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10007.303112                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       605062                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         605062                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19004                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19004                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    253098708                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    253098708                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       624066                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       624066                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030452                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030452                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 13318.180804                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13318.180804                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        10854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         8150                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8150                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    143284384                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    143284384                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013060                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013060                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 17580.906012                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17580.906012                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2741607600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  128                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3183545                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            285695                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.143160                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3708311                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3708311                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2741607600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2741607600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2741607600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2741607600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2741607600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1287905                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1287905                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1287905                       # number of overall hits
system.cpu.icache.overall_hits::total         1287905                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst         2125                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2125                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2125                       # number of overall misses
system.cpu.icache.overall_misses::total          2125                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     26528399                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26528399                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     26528399                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26528399                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1290030                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1290030                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1290030                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1290030                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001647                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001647                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001647                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001647                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 12483.952471                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12483.952471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 12483.952471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12483.952471                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4217                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                46                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    91.673913                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1831                       # number of writebacks
system.cpu.icache.writebacks::total              1831                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          230                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          230                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          230                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          230                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1895                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1895                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1895                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1895                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     23033999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23033999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     23033999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23033999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.001469                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001469                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.001469                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001469                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12155.144591                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12155.144591                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12155.144591                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12155.144591                       # average overall mshr miss latency
system.cpu.icache.replacements                   1831                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1287905                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1287905                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2125                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2125                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     26528399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26528399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1290030                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1290030                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001647                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001647                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 12483.952471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12483.952471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          230                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          230                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1895                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1895                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     23033999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23033999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.001469                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001469                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12155.144591                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12155.144591                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2741607600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            42.327969                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1389398                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1908                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            728.196017                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.542477                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    39.785492                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.009932                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.155412                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.165344                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.300781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1291925                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1291925                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2741607600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2741607600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2741607600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2741607600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2741607600                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   2741607600                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst         1812                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       273146                       # number of demand (read+write) hits
system.l2.demand_hits::total                   274958                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1812                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       273146                       # number of overall hits
system.l2.overall_hits::total                  274958                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           83                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        12420                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12503                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           83                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        12420                       # number of overall misses
system.l2.overall_misses::total                 12503                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      6066400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    920849600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        926916000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      6066400                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    920849600                       # number of overall miss cycles
system.l2.overall_miss_latency::total       926916000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         1895                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       285566                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               287461                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         1895                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       285566                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              287461                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.043799                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.043493                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.043495                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.043799                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.043493                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.043495                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 73089.156627                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 74142.479871                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74135.487483                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 73089.156627                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 74142.479871                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74135.487483                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     10560                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                2299                       # number of writebacks
system.l2.writebacks::total                      2299                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data           37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  37                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 37                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           83                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        12383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12466                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        10796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           83                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        12383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23262                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      5659200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    858240400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    863899600                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    730498468                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      5659200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    858240400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1594398068                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.043799                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.043363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.043366                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.043799                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.043363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.080922                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68183.132530                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69307.954454                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69300.465266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 67663.807707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68183.132530                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69307.954454                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68540.885049                       # average overall mshr miss latency
system.l2.replacements                          20686                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        77986                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            77986                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        77986                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        77986                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       209412                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           209412                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       209412                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       209412                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        10796                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          10796                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    730498468                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    730498468                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 67663.807707                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 67663.807707                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         7464                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7464                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1028                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1028                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     77950000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      77950000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         8492                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8492                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.121055                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.121055                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75826.848249                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75826.848249                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1028                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1028                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     72918000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     72918000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.121055                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.121055                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70931.906615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70931.906615                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1812                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1812                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           83                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               83                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      6066400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      6066400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         1895                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1895                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.043799                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.043799                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 73089.156627                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73089.156627                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           83                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           83                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      5659200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      5659200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.043799                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.043799                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68183.132530                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68183.132530                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       265682                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            265682                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        11392                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11392                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    842899600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    842899600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       277074                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277074                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.041115                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.041115                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 73990.484551                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73990.484551                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           37                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           37                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        11355                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11355                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    785322400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    785322400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.040982                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.040982                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 69160.933509                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69160.933509                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2741607600                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   43162                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               43174                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    6                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  3918                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2741607600                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3649.086619                       # Cycle average of tags in use
system.l2.tags.total_refs                      574621                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    299663                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.917557                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3514.938541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   134.148078                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.858139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.032751                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.890890                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           206                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3776                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1059                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.050293                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    873020                       # Number of tag accesses
system.l2.tags.data_accesses                   873020                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2741607600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      4584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     21518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       166.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     23946.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000818776332                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          253                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          253                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               69479                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4347                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       23228                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2299                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46456                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4598                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    826                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    14                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.86                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.35                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46456                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4598                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   16917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     179.715415                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.463415                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    645.466859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           235     92.89%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      1.19%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            3      1.19%     95.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.40%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.79%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.40%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.40%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.79%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.40%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.40%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            3      1.19%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           253                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.118577                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.974311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.412305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               93     36.76%     36.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      3.95%     40.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               86     33.99%     74.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      3.56%     78.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      8.70%     86.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      1.19%     88.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      4.74%     92.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.79%     93.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      4.35%     98.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.79%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.79%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           253                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   52864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2973184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               294272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1084.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    107.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2741571198                       # Total gap between requests
system.mem_ctrls.avgGap                     107398.88                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      1377152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        10624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1532544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       293376                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 502315502.772898674011                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 3875098.682977097109                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 558994657.003431200981                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 107008749.173295259476                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        21524                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          166                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        24766                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         4598                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    729270734                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      4977188                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    773543366                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  64409312192                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     33881.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     29983.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     31234.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  14008114.87                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      1377536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        10624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1585024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2973184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        10624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        10624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       294272                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       294272                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        10762                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           83                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        12383                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          23228                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2299                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2299                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    502455567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      3875099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    578136711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1084467376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      3875099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3875099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    107335565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       107335565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    107335565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    502455567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      3875099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    578136711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1191802941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                45630                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                4584                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2891                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2573                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2726                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2942                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3165                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2836                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3002                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3139                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2527                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2522                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2700                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2600                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2906                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          414                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          248                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          252                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          188                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          234                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          254                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          444                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               739290828                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             171203760                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1507791288                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16201.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33043.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40264                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4160                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.24                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.75                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         5782                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   555.389831                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   400.125500                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   383.132155                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           29      0.50%      0.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1704     29.47%     29.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          696     12.04%     42.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          441      7.63%     49.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          317      5.48%     55.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          273      4.72%     59.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          212      3.67%     63.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          187      3.23%     66.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1923     33.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         5782                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2920320                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             293376                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1065.185258                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              107.008749                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.87                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2741607600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    30184539.840000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    14877978.192000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   154860318.144000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  9412267.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 226902230.016001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 1079436802.751999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 309565719.960000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1825239856.104000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   665.755324                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    682707189                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     91520000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1967380411                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    30816676.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    15189994.512000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   147143114.496000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  13909804.608000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 226902230.016001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 1225416362.016000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 186810181.488000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1846188363.935999                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   673.396282                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    407582960                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     91520000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2242504640                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2741607600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              22201                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2299                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18387                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1028                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1028                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          22200                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        67143                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  67143                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3267584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3267584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             23228                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   23228    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               23228                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2741607600                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            76620660                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          216021694                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1603276                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1596306                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        15588                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1016795                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1016638                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.984559                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed             141                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            8                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            8                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            3                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      1205857                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            2                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        15540                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      6524092                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.532810                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.821194                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      3391377     51.98%     51.98% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       725923     11.13%     63.11% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       101424      1.55%     64.66% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       150048      2.30%     66.96% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2155320     33.04%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      6524092                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000005                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10000195                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4859230                       # Number of memory references committed
system.switch_cpus.commit.loads               4235163                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1358941                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8641364                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls            25                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5140965     51.41%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     51.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      4235163     42.35%     93.76% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       624067      6.24%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10000195                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2155320                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           513235                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       4822270                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            793705                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        702177                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          15663                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       961566                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            52                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       11400263                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         48376                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2741607600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2741607600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        37805                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               12057345                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1603276                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1016779                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               6791997                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           31426                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.tlbCycles                145                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.miscStallCycles         1042                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          306                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1290038                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes          1184                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      6847050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.761910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.760379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          4420660     64.56%     64.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           214559      3.13%     67.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           174092      2.54%     70.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           352094      5.14%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           493948      7.21%     82.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           109496      1.60%     84.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           243484      3.56%     87.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           249052      3.64%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           589665      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      6847050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.233918                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.759164                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2741607600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2741607600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1684611                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          523562                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          149                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         101553                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           2927                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   2741607600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          15663                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           909794                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         3367494                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         1571                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1079342                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1473186                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       11263234                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         29000                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           369                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         405115                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents           2504                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents      1043981                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     13539788                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            16388468                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         11882058                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups               60                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps      12087023                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          1452802                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             122                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            7                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4116065                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 15574798                       # The number of ROB reads
system.switch_cpus.rob.writes                22735542                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10000190                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            278970                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        80285                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       209412                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18387                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            14076                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8492                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8492                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1895                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277074                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5621                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       856700                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                862321                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       476928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     73105152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               73582080                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           34762                       # Total snoops (count)
system.tol2bus.snoopTraffic                    294272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           322223                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000106                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010272                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 322189     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     34      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             322223                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2741607600                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          689780400                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             25.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3790000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         571135197                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            20.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
