<stg><name>dense_resource_rf_leq_nin<ap_fixed,ap_fixed<31,17,5,3,0>,config14></name>


<trans_list>

<trans id="59" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
entry:0 %br_ln46 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0 %do_init = phi i1 1, void %entry, i1 0, void %MultLoop.split, i1 1, void %Result

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:12 %w_index3 = phi i4 0, void %entry, i4 %w_index, void %MultLoop.split, i4 0, void %Result

]]></Node>
<StgValue><ssdm name="w_index3"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %w14, i64 666, i64 38, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:1 %data_9_val_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %data_9_val

]]></Node>
<StgValue><ssdm name="data_9_val_read"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:2 %data_8_val_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %data_8_val

]]></Node>
<StgValue><ssdm name="data_8_val_read"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:3 %data_7_val_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %data_7_val

]]></Node>
<StgValue><ssdm name="data_7_val_read"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:4 %data_6_val_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %data_6_val

]]></Node>
<StgValue><ssdm name="data_6_val_read"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:5 %data_5_val_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %data_5_val

]]></Node>
<StgValue><ssdm name="data_5_val_read"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:6 %data_4_val_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %data_4_val

]]></Node>
<StgValue><ssdm name="data_4_val_read"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:7 %data_3_val_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %data_3_val

]]></Node>
<StgValue><ssdm name="data_3_val_read"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:8 %data_2_val_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %data_2_val

]]></Node>
<StgValue><ssdm name="data_2_val_read"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:9 %data_1_val_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %data_1_val

]]></Node>
<StgValue><ssdm name="data_1_val_read"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:10 %data_0_val_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %data_0_val

]]></Node>
<StgValue><ssdm name="data_0_val_read"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:11 %br_ln46 = br void %MultLoop.split

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="4">
<![CDATA[
MultLoop.split:10 %zext_ln46 = zext i4 %w_index3

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
MultLoop.split:15 %w14_addr = getelementptr i5 %w14, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="w14_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="4">
<![CDATA[
MultLoop.split:16 %w = load i4 %w14_addr

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
MultLoop.split:22 %w_index = add i4 %w_index3, i4 1

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
MultLoop.split:23 %icmp_ln46 = icmp_eq  i4 %w_index3, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
MultLoop.split:24 %br_ln46 = br i1 %icmp_ln46, void %rewind_header, void %Result

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
Result:1 %br_ln84 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0" op_4_bw="20" op_5_bw="0">
<![CDATA[
rewind_header:1 %data_0_val4_rewind = phi i20 0, void %entry, i20 %data_0_val4_phi, void %MultLoop.split, i20 0, void %Result

]]></Node>
<StgValue><ssdm name="data_0_val4_rewind"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0" op_4_bw="20" op_5_bw="0">
<![CDATA[
rewind_header:2 %data_1_val5_rewind = phi i20 0, void %entry, i20 %data_1_val5_phi, void %MultLoop.split, i20 0, void %Result

]]></Node>
<StgValue><ssdm name="data_1_val5_rewind"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0" op_4_bw="20" op_5_bw="0">
<![CDATA[
rewind_header:3 %data_2_val6_rewind = phi i20 0, void %entry, i20 %data_2_val6_phi, void %MultLoop.split, i20 0, void %Result

]]></Node>
<StgValue><ssdm name="data_2_val6_rewind"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0" op_4_bw="20" op_5_bw="0">
<![CDATA[
rewind_header:4 %data_3_val7_rewind = phi i20 0, void %entry, i20 %data_3_val7_phi, void %MultLoop.split, i20 0, void %Result

]]></Node>
<StgValue><ssdm name="data_3_val7_rewind"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0" op_4_bw="20" op_5_bw="0">
<![CDATA[
rewind_header:5 %data_4_val8_rewind = phi i20 0, void %entry, i20 %data_4_val8_phi, void %MultLoop.split, i20 0, void %Result

]]></Node>
<StgValue><ssdm name="data_4_val8_rewind"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0" op_4_bw="20" op_5_bw="0">
<![CDATA[
rewind_header:6 %data_5_val9_rewind = phi i20 0, void %entry, i20 %data_5_val9_phi, void %MultLoop.split, i20 0, void %Result

]]></Node>
<StgValue><ssdm name="data_5_val9_rewind"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0" op_4_bw="20" op_5_bw="0">
<![CDATA[
rewind_header:7 %data_6_val10_rewind = phi i20 0, void %entry, i20 %data_6_val10_phi, void %MultLoop.split, i20 0, void %Result

]]></Node>
<StgValue><ssdm name="data_6_val10_rewind"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0" op_4_bw="20" op_5_bw="0">
<![CDATA[
rewind_header:8 %data_7_val11_rewind = phi i20 0, void %entry, i20 %data_7_val11_phi, void %MultLoop.split, i20 0, void %Result

]]></Node>
<StgValue><ssdm name="data_7_val11_rewind"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0" op_4_bw="20" op_5_bw="0">
<![CDATA[
rewind_header:9 %data_8_val12_rewind = phi i20 0, void %entry, i20 %data_8_val12_phi, void %MultLoop.split, i20 0, void %Result

]]></Node>
<StgValue><ssdm name="data_8_val12_rewind"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0" op_4_bw="20" op_5_bw="0">
<![CDATA[
rewind_header:10 %data_9_val13_rewind = phi i20 0, void %entry, i20 %data_9_val13_phi, void %MultLoop.split, i20 0, void %Result

]]></Node>
<StgValue><ssdm name="data_9_val13_rewind"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="27" op_0_bw="27" op_1_bw="0" op_2_bw="27" op_3_bw="0" op_4_bw="27" op_5_bw="0">
<![CDATA[
rewind_header:11 %empty = phi i27 0, void %entry, i27 %add_ln58, void %MultLoop.split, i27 0, void %Result

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:13 %br_ln0 = br i1 %do_init, void %MultLoop.split, void %rewind_init

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
MultLoop.split:0 %data_0_val4_phi = phi i20 %data_0_val_read, void %rewind_init, i20 %data_0_val4_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_0_val4_phi"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
MultLoop.split:1 %data_1_val5_phi = phi i20 %data_1_val_read, void %rewind_init, i20 %data_1_val5_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_1_val5_phi"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
MultLoop.split:2 %data_2_val6_phi = phi i20 %data_2_val_read, void %rewind_init, i20 %data_2_val6_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_2_val6_phi"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
MultLoop.split:3 %data_3_val7_phi = phi i20 %data_3_val_read, void %rewind_init, i20 %data_3_val7_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_3_val7_phi"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
MultLoop.split:4 %data_4_val8_phi = phi i20 %data_4_val_read, void %rewind_init, i20 %data_4_val8_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_4_val8_phi"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
MultLoop.split:5 %data_5_val9_phi = phi i20 %data_5_val_read, void %rewind_init, i20 %data_5_val9_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_5_val9_phi"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
MultLoop.split:6 %data_6_val10_phi = phi i20 %data_6_val_read, void %rewind_init, i20 %data_6_val10_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_6_val10_phi"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
MultLoop.split:7 %data_7_val11_phi = phi i20 %data_7_val_read, void %rewind_init, i20 %data_7_val11_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_7_val11_phi"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
MultLoop.split:8 %data_8_val12_phi = phi i20 %data_8_val_read, void %rewind_init, i20 %data_8_val12_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_8_val12_phi"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
MultLoop.split:9 %data_9_val13_phi = phi i20 %data_9_val_read, void %rewind_init, i20 %data_9_val13_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_9_val13_phi"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
MultLoop.split:11 %specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln47"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
MultLoop.split:12 %speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln49"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
MultLoop.split:13 %specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln46"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="20" op_0_bw="20" op_1_bw="4" op_2_bw="20" op_3_bw="4" op_4_bw="20" op_5_bw="4" op_6_bw="20" op_7_bw="4" op_8_bw="20" op_9_bw="4" op_10_bw="20" op_11_bw="4" op_12_bw="20" op_13_bw="4" op_14_bw="20" op_15_bw="4" op_16_bw="20" op_17_bw="4" op_18_bw="20" op_19_bw="4" op_20_bw="20" op_21_bw="20" op_22_bw="4">
<![CDATA[
MultLoop.split:14 %a = sparsemux i20 @_ssdm_op_SparseMux.ap_auto.10i20.i20.i4, i4 0, i20 %data_0_val4_phi, i4 1, i20 %data_1_val5_phi, i4 2, i20 %data_2_val6_phi, i4 3, i20 %data_3_val7_phi, i4 4, i20 %data_4_val8_phi, i4 5, i20 %data_5_val9_phi, i4 6, i20 %data_6_val10_phi, i4 7, i20 %data_7_val11_phi, i4 8, i20 %data_8_val12_phi, i4 9, i20 %data_9_val13_phi, i20 0, i4 %w_index3

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="4">
<![CDATA[
MultLoop.split:16 %w = load i4 %w14_addr

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="25" op_0_bw="20">
<![CDATA[
MultLoop.split:17 %sext_ln73 = sext i20 %a

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="25" op_0_bw="5">
<![CDATA[
MultLoop.split:18 %sext_ln73_62 = sext i5 %w

]]></Node>
<StgValue><ssdm name="sext_ln73_62"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
MultLoop.split:19 %mul_ln73 = mul i25 %sext_ln73, i25 %sext_ln73_62

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="27" op_0_bw="25">
<![CDATA[
MultLoop.split:20 %sext_ln58 = sext i25 %mul_ln73

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
MultLoop.split:21 %add_ln58 = add i27 %sext_ln58, i27 %empty

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="27">
<![CDATA[
Result:0 %return_ln84 = return void @_ssdm_op_Return, i27 %add_ln58

]]></Node>
<StgValue><ssdm name="return_ln84"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
