--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml i2c_via_uart.twx i2c_via_uart.ncd -o i2c_via_uart.twr
i2c_via_uart.pcf -ucf system_pins.ucf

Design file:              i2c_via_uart.ncd
Physical constraint file: i2c_via_uart.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33142 paths analyzed, 4021 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.426ns.
--------------------------------------------------------------------------------

Paths for end point eI2C_SLAVE/sOSHW_REG_4 (SLICE_X9Y72.C1), 138 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.070ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 to eI2C_SLAVE/sOSHW_REG_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y70.BQ      Tcko                  0.476   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X12Y77.A1      net (fanout=11)       1.882   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X12Y77.A       Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT21
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1511
    SLICE_X4Y75.C6       net (fanout=3)        0.703   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>151
    SLICE_X4Y75.C        Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT110
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>152
    SLICE_X7Y76.B5       net (fanout=16)       0.511   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>15
    SLICE_X7Y76.B        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT43
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT44
    SLICE_X10Y76.A2      net (fanout=1)        1.167   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT43
    SLICE_X10Y76.A       Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT42
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT47
    SLICE_X9Y72.C1       net (fanout=1)        0.975   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT46
    SLICE_X9Y72.CLK      Tas                   0.373   eI2C_SLAVE/sOSHW_REG<4>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT415
                                                       eI2C_SLAVE/sOSHW_REG_4
    -------------------------------------------------  ---------------------------
    Total                                      7.070ns (1.832ns logic, 5.238ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.859ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 to eI2C_SLAVE/sOSHW_REG_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y70.BQ      Tcko                  0.476   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X9Y73.A5       net (fanout=11)       1.129   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X9Y73.A        Tilo                  0.259   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>7
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1331
    SLICE_X4Y76.A6       net (fanout=3)        0.919   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>133
    SLICE_X4Y76.A        Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT410
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>171
    SLICE_X7Y76.B3       net (fanout=16)       0.813   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>17
    SLICE_X7Y76.B        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT43
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT44
    SLICE_X10Y76.A2      net (fanout=1)        1.167   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT43
    SLICE_X10Y76.A       Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT42
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT47
    SLICE_X9Y72.C1       net (fanout=1)        0.975   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT46
    SLICE_X9Y72.CLK      Tas                   0.373   eI2C_SLAVE/sOSHW_REG<4>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT415
                                                       eI2C_SLAVE/sOSHW_REG_4
    -------------------------------------------------  ---------------------------
    Total                                      6.859ns (1.856ns logic, 5.003ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.850ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.284 - 0.303)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 to eI2C_SLAVE/sOSHW_REG_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y70.AQ      Tcko                  0.430   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd8
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X9Y73.A3       net (fanout=10)       1.166   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X9Y73.A        Tilo                  0.259   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>7
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1331
    SLICE_X4Y76.A6       net (fanout=3)        0.919   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>133
    SLICE_X4Y76.A        Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT410
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>171
    SLICE_X7Y76.B3       net (fanout=16)       0.813   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>17
    SLICE_X7Y76.B        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT43
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT44
    SLICE_X10Y76.A2      net (fanout=1)        1.167   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT43
    SLICE_X10Y76.A       Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT42
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT47
    SLICE_X9Y72.C1       net (fanout=1)        0.975   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT46
    SLICE_X9Y72.CLK      Tas                   0.373   eI2C_SLAVE/sOSHW_REG<4>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT415
                                                       eI2C_SLAVE/sOSHW_REG_4
    -------------------------------------------------  ---------------------------
    Total                                      6.850ns (1.810ns logic, 5.040ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point eI2C_SLAVE/sOSHW_REG_2 (SLICE_X9Y70.C3), 138 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.871ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 to eI2C_SLAVE/sOSHW_REG_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y70.BQ      Tcko                  0.476   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X12Y77.A1      net (fanout=11)       1.882   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X12Y77.A       Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT21
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1511
    SLICE_X4Y75.C6       net (fanout=3)        0.703   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>151
    SLICE_X4Y75.C        Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT110
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>152
    SLICE_X5Y70.B3       net (fanout=16)       0.870   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>15
    SLICE_X5Y70.B        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT510
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT64
    SLICE_X8Y70.A2       net (fanout=1)        1.245   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT63
    SLICE_X8Y70.A        Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT61
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT67
    SLICE_X9Y70.C3       net (fanout=1)        0.358   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT66
    SLICE_X9Y70.CLK      Tas                   0.373   eI2C_SLAVE/sOSHW_REG<2>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT615
                                                       eI2C_SLAVE/sOSHW_REG_2
    -------------------------------------------------  ---------------------------
    Total                                      6.871ns (1.813ns logic, 5.058ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.723ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.286 - 0.303)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 to eI2C_SLAVE/sOSHW_REG_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y70.AQ      Tcko                  0.430   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd8
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X11Y77.C1      net (fanout=10)       1.497   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X11Y77.C       Tilo                  0.259   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>12
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1211
    SLICE_X4Y75.B3       net (fanout=3)        0.979   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>121
    SLICE_X4Y75.B        Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT110
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>161
    SLICE_X5Y70.B4       net (fanout=16)       0.853   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>16
    SLICE_X5Y70.B        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT510
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT64
    SLICE_X8Y70.A2       net (fanout=1)        1.245   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT63
    SLICE_X8Y70.A        Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT61
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT67
    SLICE_X9Y70.C3       net (fanout=1)        0.358   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT66
    SLICE_X9Y70.CLK      Tas                   0.373   eI2C_SLAVE/sOSHW_REG<2>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT615
                                                       eI2C_SLAVE/sOSHW_REG_2
    -------------------------------------------------  ---------------------------
    Total                                      6.723ns (1.791ns logic, 4.932ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.715ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 to eI2C_SLAVE/sOSHW_REG_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y70.BQ      Tcko                  0.476   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X11Y77.C4      net (fanout=11)       1.443   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X11Y77.C       Tilo                  0.259   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>12
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1211
    SLICE_X4Y75.B3       net (fanout=3)        0.979   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>121
    SLICE_X4Y75.B        Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT110
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>161
    SLICE_X5Y70.B4       net (fanout=16)       0.853   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>16
    SLICE_X5Y70.B        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT510
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT64
    SLICE_X8Y70.A2       net (fanout=1)        1.245   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT63
    SLICE_X8Y70.A        Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT61
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT67
    SLICE_X9Y70.C3       net (fanout=1)        0.358   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT66
    SLICE_X9Y70.CLK      Tas                   0.373   eI2C_SLAVE/sOSHW_REG<2>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT615
                                                       eI2C_SLAVE/sOSHW_REG_2
    -------------------------------------------------  ---------------------------
    Total                                      6.715ns (1.837ns logic, 4.878ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point eI2C_SLAVE/sOSHW_REG_6 (SLICE_X11Y76.C3), 138 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.681ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.293 - 0.305)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 to eI2C_SLAVE/sOSHW_REG_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y70.BQ      Tcko                  0.476   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X12Y77.A1      net (fanout=11)       1.882   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X12Y77.A       Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT21
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1511
    SLICE_X4Y75.C6       net (fanout=3)        0.703   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>151
    SLICE_X4Y75.C        Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT110
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>152
    SLICE_X7Y77.D1       net (fanout=16)       0.997   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>15
    SLICE_X7Y77.D        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT23
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT24
    SLICE_X7Y77.A3       net (fanout=1)        0.359   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT23
    SLICE_X7Y77.A        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT23
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT27
    SLICE_X11Y76.C3      net (fanout=1)        0.903   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT26
    SLICE_X11Y76.CLK     Tas                   0.373   eI2C_SLAVE/sOSHW_REG<6>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT215
                                                       eI2C_SLAVE/sOSHW_REG_6
    -------------------------------------------------  ---------------------------
    Total                                      6.681ns (1.837ns logic, 4.844ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.561ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.293 - 0.305)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 to eI2C_SLAVE/sOSHW_REG_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y70.BQ      Tcko                  0.476   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X12Y77.A1      net (fanout=11)       1.882   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X12Y77.A       Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT21
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1511
    SLICE_X8Y75.B6       net (fanout=3)        0.630   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>151
    SLICE_X8Y75.B        Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT12
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>41
    SLICE_X7Y77.C5       net (fanout=16)       0.767   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>4
    SLICE_X7Y77.C        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT23
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT23
    SLICE_X7Y77.A2       net (fanout=1)        0.542   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT22
    SLICE_X7Y77.A        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT23
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT27
    SLICE_X11Y76.C3      net (fanout=1)        0.903   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT26
    SLICE_X11Y76.CLK     Tas                   0.373   eI2C_SLAVE/sOSHW_REG<6>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT215
                                                       eI2C_SLAVE/sOSHW_REG_6
    -------------------------------------------------  ---------------------------
    Total                                      6.561ns (1.837ns logic, 4.724ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sMODE_FF_1 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.484ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.293 - 0.305)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sMODE_FF_1 to eI2C_SLAVE/sOSHW_REG_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y73.AQ      Tcko                  0.525   eI2C_SLAVE/sMODE_FF_1
                                                       eI2C_SLAVE/sMODE_FF_1
    SLICE_X10Y77.A4      net (fanout=4)        1.430   eI2C_SLAVE/sMODE_FF_1
    SLICE_X10Y77.A       Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT4
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1411
    SLICE_X8Y73.A3       net (fanout=3)        0.818   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>141
    SLICE_X8Y73.A        Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT69
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>31
    SLICE_X7Y77.C3       net (fanout=16)       0.886   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>3
    SLICE_X7Y77.C        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT23
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT23
    SLICE_X7Y77.A2       net (fanout=1)        0.542   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT22
    SLICE_X7Y77.A        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT23
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT27
    SLICE_X11Y76.C3      net (fanout=1)        0.903   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT26
    SLICE_X11Y76.CLK     Tas                   0.373   eI2C_SLAVE/sOSHW_REG<6>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT215
                                                       eI2C_SLAVE/sOSHW_REG_6
    -------------------------------------------------  ---------------------------
    Total                                      6.484ns (1.905ns logic, 4.579ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_3 (SLICE_X16Y47.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_2 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_2 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y47.CQ      Tcko                  0.200   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<3>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_2
    SLICE_X16Y47.DX      net (fanout=2)        0.146   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<2>
    SLICE_X16Y47.CLK     Tckdi       (-Th)    -0.048   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<3>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_3
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.248ns logic, 0.146ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point eI2C_SLAVE/sDATA_CNT_3 (SLICE_X20Y73.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eI2C_SLAVE/sDATA_CNT_2 (FF)
  Destination:          eI2C_SLAVE/sDATA_CNT_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eI2C_SLAVE/sDATA_CNT_2 to eI2C_SLAVE/sDATA_CNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y73.CQ      Tcko                  0.200   eI2C_SLAVE/sDATA_CNT<2>
                                                       eI2C_SLAVE/sDATA_CNT_2
    SLICE_X20Y73.C5      net (fanout=3)        0.077   eI2C_SLAVE/sDATA_CNT<2>
    SLICE_X20Y73.CLK     Tah         (-Th)    -0.121   eI2C_SLAVE/sDATA_CNT<2>
                                                       eI2C_SLAVE/Mcount_sDATA_CNT_xor<3>11
                                                       eI2C_SLAVE/sDATA_CNT_3
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.321ns logic, 0.077ns route)
                                                       (80.7% logic, 19.3% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_1 (SLICE_X16Y47.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_0 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_0 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y47.AQ      Tcko                  0.200   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<3>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_0
    SLICE_X16Y47.BX      net (fanout=2)        0.155   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<0>
    SLICE_X16Y47.CLK     Tckdi       (-Th)    -0.048   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<3>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_1
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.248ns logic, 0.155ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT<3>/CLK
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT_0/CK
  Location pin: SLICE_X14Y54.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT<3>/SR
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT_0/SR
  Location pin: SLICE_X14Y54.SR
  Clock network: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/inRST_inv
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT<3>/CLK
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT_1/CK
  Location pin: SLICE_X14Y54.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    7.426|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 33142 paths, 0 nets, and 5838 connections

Design statistics:
   Minimum period:   7.426ns{1}   (Maximum frequency: 134.662MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 11 12:21:23 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



