<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8"/>
  <style>
    table.head, table.foot { width: 100%; }
    td.head-rtitle, td.foot-os { text-align: right; }
    td.head-vol { text-align: center; }
    div.Pp { margin: 1ex 0ex; }
  </style>
  <title>VERILATOR(1)</title>
</head>
<body>
<table class="head">
  <tr>
    <td class="head-ltitle">VERILATOR(1)</td>
    <td class="head-vol">User Contributed Perl Documentation</td>
    <td class="head-rtitle">VERILATOR(1)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
Verilator - Convert Verilog code to C++/SystemC
<h1 class="Sh" title="Sh" id="SYNOPSIS"><a class="selflink" href="#SYNOPSIS">SYNOPSIS</a></h1>
<pre>
    verilator --help
    verilator --version
    verilator --cc [options] [top_level.v]... [opt_c_files.cpp/c/cc/a/o/so]
    verilator --sc [options] [top_level.v]... [opt_c_files.cpp/c/cc/a/o/so]
    verilator --lint-only    [top_level.v]...
</pre>
<h1 class="Sh" title="Sh" id="DESCRIPTION"><a class="selflink" href="#DESCRIPTION">DESCRIPTION</a></h1>
Verilator converts synthesizable (not behavioral) Verilog code, plus some
  Synthesis, SystemVerilog and a small subset of Verilog AMS assertions, into
  C++ or SystemC code. It is not a complete simulator, but a compiler.
<div class="Pp"></div>
Verilator is invoked with parameters similar to GCC, Cadence
  Verilog-XL/NC-Verilog, or Synopsys's VCS. It reads the specified Verilog code,
  lints it, and optionally adds coverage and waveform tracing code. For C++ and
  SystemC formats, it outputs .cpp and .h files.
<div class="Pp"></div>
The files created by Verilator are then compiled with C++. The user writes a
  little C++ wrapper file, which instantiates the top level module, and passes
  this filename on the command line. These C files are compiled in C++, and
  linked with the Verilated files.
<div class="Pp"></div>
The resulting executable will perform the actual simulation.
<div class="Pp"></div>
To get started, jump down to &quot;EXAMPLE C++ EXECUTION&quot;.
<h1 class="Sh" title="Sh" id="ARGUMENT_SUMMARY"><a class="selflink" href="#ARGUMENT_SUMMARY">ARGUMENT
  SUMMARY</a></h1>
This is a short summary of the arguments to Verilator. See the detailed
  descriptions in the next sections for more information.
<div class="Pp"></div>
<pre>
    {file.v}                    Verilog top level filenames
    {file.c/cc/cpp}             Optional C++ files to compile in
    {file.a/o/so}               Optional C++ files to link in
     +1364-1995ext+&lt;ext&gt;        Use Verilog 1995 with file extension &lt;ext&gt;
     +1364-2001ext+&lt;ext&gt;        Use Verilog 2001 with file extension &lt;ext&gt;
     +1364-2005ext+&lt;ext&gt;        Use Verilog 2005 with file extension &lt;ext&gt;
     +1800-2005ext+&lt;ext&gt;        Use SystemVerilog 2005 with file extension &lt;ext&gt;
     +1800-2009ext+&lt;ext&gt;        Use SystemVerilog 2009 with file extension &lt;ext&gt;
     +1800-2012ext+&lt;ext&gt;        Use SystemVerilog 2012 with file extension &lt;ext&gt;
    --assert                    Enable all assertions
    --autoflush                 Flush streams after all $displays
    --bbox-sys                  Blackbox unknown $system calls
    --bbox-unsup                Blackbox unsupported language features
    --bin &lt;filename&gt;            Override Verilator binary
     -CFLAGS &lt;flags&gt;            C++ Compiler flags for makefile
    --cc                        Create C++ output
    --cdc                       Clock domain crossing analysis
    --clk &lt;signal-name&gt;         Mark specified signal as clock
    --compiler &lt;compiler-name&gt;  Tune for specified C++ compiler
    --converge-limit &lt;loops&gt;    Tune convergence settle time
    --coverage                  Enable all coverage
    --coverage-line             Enable line coverage
    --coverage-toggle           Enable toggle coverage
    --coverage-user             Enable SVL user coverage
    --coverage-underscore       Enable coverage of _signals
     -D&lt;var&gt;[=&lt;value&gt;]          Set preprocessor define
    --debug                     Enable debugging
    --debug-check               Enable debugging assertions
    --debugi &lt;level&gt;            Enable debugging at a specified level
    --debugi-&lt;srcfile&gt; &lt;level&gt;  Enable debugging a source file at a level
    --default-language &lt;lang&gt;   Default language to parse
     +define+&lt;var&gt;=&lt;value&gt;      Set preprocessor define
    --dump-tree                 Enable dumping .tree files
    --dump-treei &lt;level&gt;        Enable dumping .tree files at a level
    --dump-treei-&lt;srcfile&gt; &lt;level&gt;  Enable dumping .tree file at a source file at a level
     -E                         Preprocess, but do not compile
    --error-limit &lt;value&gt;       Abort after this number of errors
    --exe                       Link to create executable
     -F &lt;file&gt;                  Parse options from a file, relatively
     -f &lt;file&gt;                  Parse options from a file
     -G&lt;name&gt;=&lt;value&gt;           Overwrite toplevel parameter
    --gdb                       Run Verilator under GDB interactively
    --gdbbt                     Run Verilator under GDB for backtrace
    --help                      Display this help
     -I&lt;dir&gt;                    Directory to search for includes
    --if-depth &lt;value&gt;          Tune IFDEPTH warning
     +incdir+&lt;dir&gt;              Directory to search for includes
    --inhibit-sim               Create function to turn off sim
    --inline-mult &lt;value&gt;       Tune module inlining
     -LDFLAGS &lt;flags&gt;           Linker pre-object flags for makefile
     -LDLIBS &lt;flags&gt;            Linker library flags for makefile
    --l2-name &lt;value&gt;           Verilog scope name of the top module
    --language &lt;lang&gt;           Default language standard to parse
     +libext+&lt;ext&gt;+[ext]...     Extensions for finding modules
    --lint-only                 Lint, but do not make output
    --MMD                       Create .d dependency files
    --MP                        Create phony dependency targets
    --Mdir &lt;directory&gt;          Name of output object directory
    --mod-prefix &lt;topname&gt;      Name to prepend to lower classes
    --no-clk &lt;signal-name&gt;      Prevent marking specified signal as clock
    --no-decoration             Disable comments and symbol decorations
    --no-pins64                 Don't use vluint64_t's for 33-64 bit sigs
    --no-skip-identical         Disable skipping identical output
     +notimingchecks            Ignored
     -O0                        Disable optimizations
     -O3                        High performance optimizations
     -O&lt;optimization-letter&gt;    Selectable optimizations
     -o &lt;executable&gt;            Name of final executable
    --no-order-clock-delay      Disable ordering clock enable assignments
    --output-split &lt;bytes&gt;      Split .cpp files into pieces
    --output-split-cfuncs &lt;statements&gt;   Split .cpp functions
    --output-split-ctrace &lt;statements&gt;   Split tracing functions
     -P                         Disable line numbers and blanks with -E
    --pins-bv &lt;bits&gt;            Specify types for top level ports
    --pins-sc-uint              Specify types for top level ports
    --pins-sc-biguint           Specify types for top level ports
    --pins-uint8                Specify types for top level ports
    --pipe-filter &lt;command&gt;     Filter all input through a script
    --prefix &lt;topname&gt;          Name of top level class
    --profile-cfuncs            Name functions for profiling
    --private                   Debugging; see docs
    --public                    Debugging; see docs
     -pvalue+&lt;name&gt;=&lt;value&gt;     Overwrite toplevel parameter
    --report-unoptflat          Extra diagnostics for UNOPTFLAT
    --savable                   Enable model save-restore
    --sc                        Create SystemC output
    --stats                     Create statistics file
    --stats-vars                Provide statistics on variables
     -sv                        Enable SystemVerilog parsing
     +systemverilogext+&lt;ext&gt;    Synonym for +1800-2012ext+&lt;ext&gt;
    --top-module &lt;topname&gt;      Name of top level input module
    --trace                     Enable waveform creation
    --trace-depth &lt;levels&gt;      Depth of tracing
    --trace-max-array &lt;depth&gt;   Maximum bit width for tracing
    --trace-max-width &lt;width&gt;   Maximum array depth for tracing
    --trace-params              Enable tracing parameters
    --trace-structs             Enable tracing structure names
    --trace-underscore          Enable tracing of _signals
     -U&lt;var&gt;                    Undefine preprocessor define
    --unroll-count &lt;loops&gt;      Tune maximum loop iterations
    --unroll-stmts &lt;stmts&gt;      Tune maximum loop body size
    --unused-regexp &lt;regexp&gt;    Tune UNUSED lint signals
     -V                         Verbose version and config
     -v &lt;filename&gt;              Verilog library
     +verilog1995ext+&lt;ext&gt;      Synonym for +1364-1995ext+&lt;ext&gt;
     +verilog2001ext+&lt;ext&gt;      Synonym for +1364-2001ext+&lt;ext&gt;
    --vpi                       Enable VPI compiles
     -Werror-&lt;message&gt;          Convert warning to error
     -Wfuture-&lt;message&gt;         Disable unknown message warnings
     -Wno-&lt;message&gt;             Disable warning
     -Wno-lint                  Disable all lint warnings
     -Wno-style                 Disable all style warnings
     -Wno-fatal                 Disable fatal exit on warnings
    --x-assign &lt;mode&gt;           Initially assign Xs to this value
    --x-initial-edge            Enable initial X-&gt;0 and X-&gt;1 edge triggers
     -y &lt;dir&gt;                   Directory to search for modules
</pre>
<h1 class="Sh" title="Sh" id="ARGUMENTS"><a class="selflink" href="#ARGUMENTS">ARGUMENTS</a></h1>
<dl class="Bl-tag">
  <dt class="It-tag">{file.v}</dt>
  <dd class="It-tag">Specifies the Verilog file containing the top module to be
      Verilated.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">{file.c/.cc/.cpp/.cxx}</dt>
  <dd class="It-tag">Specifies optional C++ files to be linked in with the
      Verilog code. If any C++ files are specified in this way, Verilator will
      include a make rule that generates a <i>module</i> executable. Without any
      C++ files, Verilator will stop at the <i>module</i>__ALL.a library, and
      presume you'll continue linking with make rules you write yourself. See
      also the -CFLAGS option.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">{file.a/.o/.so}</dt>
  <dd class="It-tag">Specifies optional object or library files to be linked in
      with the Verilog code, as a shorthand for -LDFLAGS
      &quot;&lt;file&gt;&quot;. If any files are specified in this way,
      Verilator will include a make rule that uses these files when linking the
      <i>module</i> executable. This generally is only useful when used with the
      --exe option.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">+1364-1995ext+<i>ext</i></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">+1364-2001ext+<i>ext</i></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">+1364-2005ext+<i>ext</i></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">+1800-2005ext+<i>ext</i></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">+1800-2009ext+<i>ext</i></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">+1800-2012ext+<i>ext</i></dt>
  <dd class="It-tag">Specifies the language standard to be used with a specific
      filename extension, <i>ext</i>.
    <div style="height: 1.00em;">&#x00A0;</div>
    For compatibility with other simulators, see also the synonyms
      &quot;+verilog1995ext+&quot; <i>ext</i>,
      &quot;+verilog2001ext+&quot;<i>ext</i>, and &quot;+systemverilogext+&quot;
      <i>ext</i>.
    <div style="height: 1.00em;">&#x00A0;</div>
    For any source file, the language specified by these options takes
      precedence over any language specified by the
      &quot;--default-language&quot; or &quot;--language&quot; options.
    <div style="height: 1.00em;">&#x00A0;</div>
    These options take effect in the order they are encountered. Thus the
      following would use Verilog 1995 for &quot;a.v&quot; and Verilog 2001 for
      &quot;b.v&quot;.
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
    verilator ... +1364-1995ext+v a.v +1364-2001ext+v b.v
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    These flags are only recommended for legacy mixed language designs, as the
      preferable option is to edit the code to repair new keywords, or add
      appropriate &quot;`begin_keywords&quot;.
    <div style="height: 1.00em;">&#x00A0;</div>
     <b>Note</b> &quot;`begin_keywords&quot; is a SystemVerilog construct, which
      specifies <i>only</i> which the set of keywords is to be recognized.
      Whatever set is chosen, the semantics will be those of SystemVerilog. By
      contrast &quot;+1364-1995ext+&quot; etc. specify both the syntax
      <i>and</i> semantics to be used.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--assert</dt>
  <dd class="It-tag">Enable all assertions.
    <div style="height: 1.00em;">&#x00A0;</div>
    See also --x-assign and --x-initial-edge; setting &quot;--x-assign
      unique&quot; and/or &quot;--x-initial-edge&quot; may be desirable.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--autoflush</dt>
  <dd class="It-tag">After every $display or $fdisplay, flush the output stream.
      This insures that messages will appear immediately but may reduce
      performance; for best performance call &quot;fflush(stdout)&quot;
      occasionally in the main C loop. Defaults off, which will buffer output as
      provided by the normal C stdio calls.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--bbox-sys</dt>
  <dd class="It-tag">Black box any unknown $system task or function calls.
      System tasks will be simply NOPed, and system functions will be replaced
      by unsized zero. Arguments to such functions will be parsed, but not
      otherwise checked. This prevents errors when linting in the presence of
      company specific PLI calls.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--bbox-unsup</dt>
  <dd class="It-tag">Black box some unsupported language features, currently UDP
      tables and the cmos and tran gate primitives. This may enable linting the
      rest of the design even when unsupported constructs are present.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--bin <i>filename</i></dt>
  <dd class="It-tag">Rarely needed. Override the default filename for Verilator
      itself. When a dependency (.d) file is created, this filename will become
      a source dependency, such that a change in this binary will have make
      rebuild the output files.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-CFLAGS <i>flags</i></dt>
  <dd class="It-tag">Add specified C compiler flags to the generated makefiles.
      When make is run on the generated makefile these will be passed to the C++
      compiler (gcc/g++/msvc++).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--cc</dt>
  <dd class="It-tag">Specifies C++ without SystemC output mode; see also
    --sc.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--cdc</dt>
  <dd class="It-tag">Experimental. Perform some clock domain crossing checks and
      issue related warnings (CDCRSTLOGIC) and then exit; if warnings other than
      CDC warnings are needed make a second run with --lint-only. Additional
      warning information is also written to the file {prefix}__cdc.txt.
    <div style="height: 1.00em;">&#x00A0;</div>
    Currently only checks some items that other CDC tools missed; if you have
      interest in adding more traditional CDC checks, please contact the
      authors.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--clk <i>signal-name</i></dt>
  <dd class="It-tag">Sometimes it is quite difficult for Verilator to
      distinguish clock signals from other data signals. Occasionally the clock
      signals can end up in the checking list of signals which determines if
      further evaluation is needed. This will heavily degrade the performance of
      verilated model.
    <div style="height: 1.00em;">&#x00A0;</div>
    With --clk &lt;signal-name&gt;, user can specified root clock into the
      model, then Verilator will mark the signal as clocker and propagate the
      clocker attribute automatically to other signals derived from that. In
      this way, Verilator will try to avoid taking the clocker signal into
      checking list.
    <div style="height: 1.00em;">&#x00A0;</div>
    Note signal-name is specified by the RTL hierarchy path. For example,
      v.foo.bar. If the signal is the input to top-module, the directly the
      signal name. If you find it difficult to find the exact name, try to use
      &quot;/*verilator clocker*/&quot; in RTL file to mark the signal
    directly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--compiler <i>compiler-name</i></dt>
  <dd class="It-tag">Enables tunings and workarounds for the specified C++
      compiler.</dd>
</dl>
<div style="margin-left: 4.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag">clang</dt>
  <dd class="It-tag">Tune for clang. This may reduce execution speed as it
      enables several workarounds to avoid silly hardcoded limits in clang. This
      includes breaking deep structures as for msvc as described below.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">gcc</dt>
  <dd class="It-tag">Tune for Gnu C++, although generated code should work on
      almost any compliant C++ compiler. Currently the default.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">msvc</dt>
  <dd class="It-tag">Tune for Microsoft Visual C++. This may reduce execution
      speed as it enables several workarounds to avoid silly hardcoded limits in
      MSVC++. This includes breaking deeply nested parenthesized expressions
      into sub-expressions to avoid error C1009, and breaking deep blocks into
      functions to avoid error C1061.</dd>
</dl>
</div>
<div style="margin-left: 4.00ex;"></div>
<dl class="Bl-tag">
  <dt class="It-tag">--converge-limit &lt;loops&gt;</dt>
  <dd class="It-tag">Rarely needed. Specifies the maximum number of runtime
      iterations before creating a model failed to converge error. Defaults to
      100.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--coverage</dt>
  <dd class="It-tag">Enables all forms of coverage, alias for
      &quot;--coverage-line --coverage-toggle --coverage-user&quot;.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--coverage-line</dt>
  <dd class="It-tag">Specifies basic block line coverage analysis code should be
      inserted.
    <div style="height: 1.00em;">&#x00A0;</div>
    Coverage analysis adds statements at each code flow change point, which are
      the branches of IF and CASE statements, a super-set of normal Verilog Line
      Coverage. At each such branch a unique counter is incremented. At the end
      of a test, the counters along with the filename and line number
      corresponding to each counter are written into logs/coverage.pl.
    <div style="height: 1.00em;">&#x00A0;</div>
    Verilator automatically disables coverage of branches that have a $stop in
      them, as it is assumed $stop branches contain an error check that should
      not occur. A /*verilator coverage_block_off*/ comment will perform a
      similar function on any code in that block or below, or /*verilator
      coverage_on/coverage_off*/ will disable coverage around lines of code.
    <div style="height: 1.00em;">&#x00A0;</div>
    Note Verilator may over-count combinatorial (non-clocked) blocks when those
      blocks receive signals which have had the UNOPTFLAT warning disabled; for
      most accurate results do not disable this warning when using
    coverage.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--coverage-toggle</dt>
  <dd class="It-tag">Specifies signal toggle coverage analysis code should be
      inserted.
    <div style="height: 1.00em;">&#x00A0;</div>
    Every bit of every signal in a module has a counter inserted. The counter
      will increment on every edge change of the corresponding bit.
    <div style="height: 1.00em;">&#x00A0;</div>
    Signals that are part of tasks or begin/end blocks are considered local
      variables and are not covered. Signals that begin with underscores, are
      integers, or are very wide (&gt;256 bits total storage across all
      dimensions) are also not covered.
    <div style="height: 1.00em;">&#x00A0;</div>
    Hierarchy is compressed, such that if a module is instantiated multiple
      times, coverage will be summed for that bit across ALL instantiations of
      that module with the same parameter set. A module instantiated with
      different parameter values is considered a different module, and will get
      counted separately.
    <div style="height: 1.00em;">&#x00A0;</div>
    Verilator makes a minimally-intelligent decision about what clock domain the
      signal goes to, and only looks for edges in that clock domain. This means
      that edges may be ignored if it is known that the edge could never be seen
      by the receiving logic. This algorithm may improve in the future. The net
      result is coverage may be lower than what would be seen by looking at
      traces, but the coverage is a more accurate representation of the quality
      of stimulus into the design.
    <div style="height: 1.00em;">&#x00A0;</div>
    There may be edges counted near time zero while the model stabilizes. It's a
      good practice to zero all coverage just before releasing reset to prevent
      counting such behavior.
    <div style="height: 1.00em;">&#x00A0;</div>
    A /*verilator coverage_off/on */ comment pair can be used around signals
      that do not need toggle analysis, such as RAMs and register files.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--coverage-underscore</dt>
  <dd class="It-tag">Enable coverage of signals that start with an underscore.
      Normally, these signals are not covered. See also --trace-underscore.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--coverage-user</dt>
  <dd class="It-tag">Enables user inserted functional coverage. Currently, all
      functional coverage points are specified using SVA which must be
      separately enabled with --assert.
    <div style="height: 1.00em;">&#x00A0;</div>
    For example, the following statement will add a coverage point, with the
      comment &quot;DefaultClock&quot;:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
   DefaultClock: cover property (@(posedge clk) cyc==3);
    </pre>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-D<i>var</i>=<i>value</i></dt>
  <dd class="It-tag">Defines the given preprocessor symbol, without allowing.
      Similar to +define; +define is fairly standard across Verilog tools while
      -D is an alias for GCC compatibility.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--debug</dt>
  <dd class="It-tag">Select the debug built image of Verilator (if available),
      and enable more internal assertions (equivalent to
      &quot;--debug-check&quot;), debugging messages (equivalent to
      &quot;--debugi 4&quot;), and intermediate form dump files (equivalent to
      &quot;--dump-treei 3&quot;).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--debug-check</dt>
  <dd class="It-tag">Rarely needed. Enable internal debugging assertion checks,
      without changing debug verbosity. Enabled automatically when --debug
      specified.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--debugi &lt;level&gt;</dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--debugi-&lt;srcfile&gt; &lt;level&gt;</dt>
  <dd class="It-tag">Rarely needed - for developer use. Set internal debugging
      level globally to the specified debug level (1-10) or set the specified
      Verilator source file to the specified level (e.g. &quot;--debugi-V3Width
      9&quot;). Higher levels produce more detailed messages.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--default-language <i>value</i></dt>
  <dd class="It-tag">Select the language to be used by default when first
      processing each Verilog file. The language value must be
      &quot;1364-1995&quot;, &quot;1364-2001&quot;, &quot;1364-2005&quot;,
      &quot;1800-2005&quot;, &quot;1800-2009&quot; or &quot;1800-2012&quot;.
    <div style="height: 1.00em;">&#x00A0;</div>
    Any language associated with a particular file extension (see the various +
      <i>lang</i>ext+ options) will be used in preference to the language
      specified by --default-language.
    <div style="height: 1.00em;">&#x00A0;</div>
    The --default-language flag is only recommended for legacy code using the
      same language in all source files, as the preferable option is to edit the
      code to repair new keywords, or add appropriate
      &quot;`begin_keywords&quot;. For legacy mixed language designs, the
      various + <i>lang</i>ext+ options should be used.
    <div style="height: 1.00em;">&#x00A0;</div>
    If no language is specified, either by this flag or + <i>lang</i>ext+
      options, then the latest SystemVerilog language (IEEE 1800-2012) is
    used.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">+define+<i>var</i>=<i>value</i></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">+define+<i>var</i>=<i>value</i>+<i>var2</i>=<i>value2</i>...</dt>
  <dd class="It-tag">Defines the given preprocessor symbol, or multiple symbols
      if separated by plusses. Similar to -D; +define is fairly standard across
      Verilog tools while -D is an alias for GCC compatibility.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--dump-tree</dt>
  <dd class="It-tag">Rarely needed. Enable writing .tree debug files with
      dumping level 3, which dumps the standard critical stages. For details on
      the format see the Verilator Internals manual. --dump-tree is enabled
      automatically with --debug, so &quot;--debug --no-dump-tree&quot; may be
      useful if the dump files are large and not desired.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--dump-treei &lt;level&gt;</dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--dump-treei-&lt;srcfile&gt; &lt;level&gt;</dt>
  <dd class="It-tag">Rarely needed - for developer use. Set internal tree
      dumping level globally to a specific dumping level or set the specified
      Verilator source file to the specified tree dumping level (e.g.
      &quot;--dump-treei-V3Order 9&quot;). Level 0 disbles dumps and is
      equivalent to &quot;--no-dump-tree&quot;. Level 9 enables dumping of every
      stage.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-E</dt>
  <dd class="It-tag">Preprocess the source code, but do not compile, as with
      'gcc -E'. Output is written to standard out. Beware of enabling debugging
      messages, as they will also go to standard out.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--error-limit &lt;value&gt;</dt>
  <dd class="It-tag">After this number of errors or warnings are encountered,
      exit. Defaults to 50.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--exe</dt>
  <dd class="It-tag">Generate an executable. You will also need to pass
      additional .cpp files on the command line that implement the main loop for
      your simulation.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-F <i>file</i></dt>
  <dd class="It-tag">Read the specified file, and act as if all text inside it
      was specified as command line parameters. Any relative paths are relative
      to the directory containing the specified file. See also -f. Note -F is
      fairly standard across Verilog tools.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-f <i>file</i></dt>
  <dd class="It-tag">Read the specified file, and act as if all text inside it
      was specified as command line parameters. Any relative paths are relative
      to the current directory. See also -F. Note -f is fairly standard across
      Verilog tools.
    <div style="height: 1.00em;">&#x00A0;</div>
    The file may contain // comments which are ignored to the end of the line.
      Any $VAR, $(VAR), or ${VAR} will be replaced with the specified
      environment variable.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-G<i>name</i>=<i>value</i></dt>
  <dd class="It-tag">Overwrites the given parameter of the toplevel module. The
      value is limited to basic data literals:</dd>
</dl>
<div style="margin-left: 4.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag">Verilog integer literals</dt>
  <dd class="It-tag">The standard verilog integer literals are supported, so
      values like 32'h8, 2'b00, 4 etc. are allowed. Care must be taken that the
      single quote (I') is properly escaped in an interactive shell, e.g., as
      -GWIDTH=8\'hx.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">C integer literals</dt>
  <dd class="It-tag">It is also possible to use C integer notation, including
      hexadecimal (0x..), octal (0..) or binary (0b..) notation.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">Double literals</dt>
  <dd class="It-tag">Double literals must contain a dot (.) and/or an exponent
      (e).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">Strings</dt>
  <dd class="It-tag">String must in double quotes (&quot;). On the command line
      it is required to escape them properly, e.g. as -GSTR=&quot;\&quot;My
      String\&quot;&quot; or -GSTR='&quot;My String&quot;'.</dd>
</dl>
</div>
<div style="margin-left: 4.00ex;"></div>
<dl class="Bl-tag">
  <dt class="It-tag">--gdb</dt>
  <dd class="It-tag">Run Verilator underneath an interactive GDB (or
      VERILATOR_GDB environment variable value) session. See also --gdbbt.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--gdbbt</dt>
  <dd class="It-tag">If --debug is specified, run Verilator underneath a GDB
      process and print a backtrace on exit, then exit GDB immediately. Without
      --debug or if GDB doesn't seem to work, this flag is ignored. Intended for
      easy creation of backtraces by users; otherwise see the --gdb flag.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--help</dt>
  <dd class="It-tag">Displays this message and program version and exits.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-I<i>dir</i></dt>
  <dd class="It-tag">See -y.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--if-depth <i>value</i></dt>
  <dd class="It-tag">Rarely needed. Set the depth at which the IFDEPTH warning
      will fire, defaults to 0 which disables this warning.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">+incdir+<i>dir</i></dt>
  <dd class="It-tag">See -y.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--inhibit-sim</dt>
  <dd class="It-tag">Rarely needed. Create a &quot;inhibitSim(bool)&quot;
      function to enable and disable evaluation. This allows an upper level
      testbench to disable modules that are not important in a given simulation,
      without needing to recompile or change the SystemC modules
    instantiated.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--inline-mult <i>value</i></dt>
  <dd class="It-tag">Tune the inlining of modules. The default value of 2000
      specifies that up to 2000 new operations may be added to the model by
      inlining, if more than this number of operations would result, the module
      is not inlined. Larger values, or a value &lt;= 1 will inline everything,
      will lead to longer compile times, but potentially faster runtimes. This
      setting is ignored for very small modules; they will always be inlined, if
      allowed.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-LDFLAGS <i>flags</i></dt>
  <dd class="It-tag">Add specified C linker flags to the generated makefiles.
      When make is run on the generated makefile these will be passed to the C++
      linker (ld) *after* the primary file being linked. This flag is called
      -LDFLAGS as that's the traditional name in simulators; it's would have
      been better called LDLIBS as that's the Makefile variable it controls. (In
      Make, LDFLAGS is before the first object, LDLIBS after. -L libraries need
      to be in the Make variable LDLIBS, not LDFLAGS.)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--l2-name <i>value</i></dt>
  <dd class="It-tag">Instead of using the module name when showing Verilog
      scope, use the name provided. This allows simplifying some
      Verilator-embedded modeling methodologies. Default is an l2-name matching
      the top module. The default before 3.884 was &quot;--l2-name v&quot;
    <div style="height: 1.00em;">&#x00A0;</div>
    For example, the program &quot;module t; initial $display(&quot;%m&quot;);
      endmodule&quot; will show by default &quot;t&quot;. With &quot;--l2-name
      v&quot; it will print &quot;v&quot;.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--language <i>value</i></dt>
  <dd class="It-tag">A synonym for &quot;--default-language&quot;, for
      compatibility with other tools and earlier versions of Verilator.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">+libext+<i>ext</i>+<i>ext</i>...</dt>
  <dd class="It-tag">Specify the extensions that should be used for finding
      modules. If for example module <i>x</i> is referenced, look in
      <i>x</i>.<i>ext</i>. Note +libext+ is fairly standard across Verilog
      tools. Defaults to .v and .sv.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--lint-only</dt>
  <dd class="It-tag">Check the files for lint violations only, do not create any
      other output.
    <div style="height: 1.00em;">&#x00A0;</div>
    You may also want the -Wall option to enable messages that are considered
      stylistic and not enabled by default.
    <div style="height: 1.00em;">&#x00A0;</div>
    If the design is not to be completely Verilated see also the --bbox-sys and
      --bbox-unsup options.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--MMD</dt>
  <dd class="It-tag">Enable creation of .d dependency files, used for make
      dependency detection, similar to gcc -MMD option. On by default, use
      --no-MMD to disable.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--MP</dt>
  <dd class="It-tag">When creating .d dependency files with --MMD, make phony
      targets. Similar to gcc -MP option.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--Mdir <i>directory</i></dt>
  <dd class="It-tag">Specifies the name of the Make object directory. All
      generated files will be placed in this directory. If not specified,
      &quot;obj_dir&quot; is used. The directory is created if it does not exist
      and the parent directories exist; otherwise manually create the Mdir
      before calling Verilator.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--mod-prefix <i>topname</i></dt>
  <dd class="It-tag">Specifies the name to prepend to all lower level classes.
      Defaults to the same as --prefix.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--no-clk &lt;signal-name&gt;</dt>
  <dd class="It-tag">Prevent the specified signal from being marked as clock.
      See &quot;--clk&quot;.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--no-decoration</dt>
  <dd class="It-tag">When creating output Verilated code, minimize comments,
      whitespace, symbol names and other decorative items, at the cost of
      greatly reduced readability. This may assist C++ compile times. This will
      not typically change the ultimate model's performance, but may in some
      cases.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--no-pins64</dt>
  <dd class="It-tag">Backward compatible alias for &quot;--pins-bv
    33&quot;.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--no-skip-identical</dt>
  <dd class="It-tag">Rarely needed. Disables skipping execution of Verilator if
      all source files are identical, and all output files exist with newer
      dates.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">+notimingchecks</dt>
  <dd class="It-tag">Ignored for compatibility with other simulators.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-O0</dt>
  <dd class="It-tag">Disables optimization of the model.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-O3</dt>
  <dd class="It-tag">Enables slow optimizations for the code Verilator itself
      generates (as opposed to &quot;-CFLAGS -O3&quot; which effects the C
      compiler's optimization. -O3 may reduce simulation runtimes at the cost of
      compile time. This currently sets --inline-mult -1.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-O<i>optimization-letter</i></dt>
  <dd class="It-tag">Rarely needed. Enables or disables a specific
      optimizations, with the optimization selected based on the letter passed.
      A lowercase letter disables an optimization, an upper case letter enables
      it. This is intended for debugging use only; see the source code for
      version-dependent mappings of optimizations to -O letters.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-o &lt;executable&gt;</dt>
  <dd class="It-tag">Specify the name for the final executable built if using
      --exe. Defaults to the --prefix if not specified.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--no-order-clock-delay</dt>
  <dd class="It-tag">Rarely needed. Disables a bug fix for ordering of clock
      enables with delayed assignments. This flag should only be used when
      suggested by the developers.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--output-split <i>bytes</i></dt>
  <dd class="It-tag">Enables splitting the output .cpp/.sp files into multiple
      outputs. When a C++ file exceeds the specified number of operations, a new
      file will be created at the next function boundary. In addition, any slow
      routines will be placed into __Slow files. This accelerates compilation by
      as optimization can be disabled on the slow routines, and the remaining
      files can be compiled on parallel machines. Using --output-split should
      have only a trivial impact on performance. With GCC 3.3 on a 2GHz Opteron,
      --output-split 20000 will result in splitting into approximately
      one-minute-compile chunks.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--output-split-cfuncs <i>statements</i></dt>
  <dd class="It-tag">Enables splitting functions in the output .cpp/.sp files
      into multiple functions. When a generated function exceeds the specified
      number of operations, a new function will be created. With --output-split,
      this will enable GCC to compile faster, at a small loss in performance
      that gets worse with decreasing split values. Note that this option is
      stronger than --output-split in the sense that --output-split will not
      split inside a function.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--output-split-ctrace <i>statements</i></dt>
  <dd class="It-tag">Enables splitting trace functions in the output .cpp/.sp
      files into multiple functions. Defaults to same setting as
      --output-split-cfuncs.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-P</dt>
  <dd class="It-tag">With -E, disable generation of `line markers and blank
      lines, similar to GCC -P flag.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--pins64</dt>
  <dd class="It-tag">Backward compatible alias for &quot;--pins-bv 65&quot;.
      Note that's a 65, not a 64.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--pins-bv <i>width</i></dt>
  <dd class="It-tag">Specifies SystemC inputs/outputs of greater than or equal
      to <i>width</i> bits wide should use sc_bv's instead of
      uint32/vluint64_t's. The default is &quot;--pins-bv 65&quot;, and the
      value must be less than or equal to 65. Versions before Verilator 3.671
      defaulted to &quot;--pins-bv 33&quot;. The more sc_bv is used, the worse
      for performance. Use the &quot;/*verilator sc_bv*/&quot; attribute to
      select specific ports to be sc_bv.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--pins-sc-uint</dt>
  <dd class="It-tag">Specifies SystemC inputs/outputs of greater than 2 bits
      wide should use sc_uint between 2 and 64. When combined with the
      &quot;--pins-sc-biguint&quot; combination, it results in sc_uint being
      used between 2 and 64 and sc_biguint being used between 65 and 512.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--pins-sc-biguint</dt>
  <dd class="It-tag">Specifies SystemC inputs/outputs of greater than 65 bits
      wide should use sc_biguint between 65 and 512, and sc_bv from 513 upwards.
      When combined with the &quot;--pins-sc-uint&quot; combination, it results
      in sc_uint being used between 2 and 64 and sc_biguint being used between
      65 and 512.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--pins-uint8</dt>
  <dd class="It-tag">Specifies SystemC inputs/outputs that are smaller than the
      --pins-bv setting and 8 bits or less should use uint8_t instead of
      uint32_t. Likewise pins of width 9-16 will use uint16_t instead of
      uint32_t.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--pipe-filter <i>command</i></dt>
  <dd class="It-tag">Rarely needed and experimental. Verilator will spawn the
      specified command as a subprocess pipe, to allow the command to perform
      custom edits on the Verilog code before it reaches Verilator.
    <div style="height: 1.00em;">&#x00A0;</div>
    Before reading each Verilog file, Verilator will pass the file name to the
      subprocess' stdin with 'read_verilog &quot;&lt;filename&gt;&quot;'. The
      filter may then read the file and perform any filtering it desires, and
      feeds the new file contents back to Verilator on stdout with
      'Content-Length'. Output to stderr from the filter feeds through to
      Verilator's stdout and if the filter exits with non-zero status Verilator
      terminates. See the t/t_pipe_filter test for an example.
    <div style="height: 1.00em;">&#x00A0;</div>
    To debug the output of the filter, try using the -E option to see
      preprocessed output.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--prefix <i>topname</i></dt>
  <dd class="It-tag">Specifies the name of the top level class and makefile.
      Defaults to V prepended to the name of the --top-module switch, or V
      prepended to the first Verilog filename passed on the command line.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--profile-cfuncs</dt>
  <dd class="It-tag">Modify the created C++ functions to support profiling. The
      functions will be minimized to contain one &quot;basic&quot; statement,
      generally a single always block or wire statement. (Note this will slow
      down the executable by ~5%.) Furthermore, the function name will be
      suffixed with the basename of the Verilog module and line number the
      statement came from. This allows gprof or oprofile reports to be
      correlated with the original Verilog source statements.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--private</dt>
  <dd class="It-tag">Opposite of --public. Is the default; this option exists
      for backwards compatibility.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--public</dt>
  <dd class="It-tag">This is only for historical debug use. Using it may result
      in mis-simulation of generated clocks.
    <div style="height: 1.00em;">&#x00A0;</div>
    Declares all signals and modules public. This will turn off signal
      optimizations as if all signals had a /*verilator public*/ comments and
      inlining. This will also turn off inlining as if all modules had a
      /*verilator public_module*/, unless the module specifically enabled it
      with /*verilator inline_module*/.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-pvalue+<i>name</i>=<i>value</i></dt>
  <dd class="It-tag">Overwrites the given parameter(s) of the toplevel module.
      See -G for a detailed description.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--report-unoptflat</dt>
  <dd class="It-tag">Extra diagnostics for UNOPTFLAT warnings. This includes for
      each loop, the 10 widest variables in the loop, and the 10 most fanned out
      variables in the loop. These are candidates for splitting into multiple
      variables to break the loop.
    <div style="height: 1.00em;">&#x00A0;</div>
    In addition produces a GraphViz DOT file of the entire strongly connected
      components within the source associated with each loop. This is produced
      irrespective of whether --dump-tree is set. Such graphs may help in
      analyzing the problem, but can be very large indeed.
    <div style="height: 1.00em;">&#x00A0;</div>
    Various commands exist for viewing and manipulating DOT files. For example
      the <i>dot</i> command can be used to convert a DOT file to a PDF for
      printing. For example:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
    dot -Tpdf -O Vt_unoptflat_simple_2_35_unoptflat.dot
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    will generate a PDF Vt_unoptflat_simple_2_35_unoptflat.dot.pdf from the DOT
      file.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--savable</dt>
  <dd class="It-tag">Enable including save and restore functions in the
      generated model.
    <div style="height: 1.00em;">&#x00A0;</div>
    The user code must create a VerilatedSerialize or VerilatedDeserialze object
      then calling the &lt;&lt; or &gt;&gt; operators on the generated model and
      any other data the process needs saved/restored. For example:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
    void save_model(const char* filenamep) {
        VerilatedSave os;
        os.open(filenamep);
        os &lt;&lt; main_time;  // user code must save the timestamp, etc
        os &lt;&lt; *topp;
    }
    void restore_model(const char* filenamep) {
        VerilatedRestore os;
        os.open(filenamep);
        os &gt;&gt; main_time;
        os &gt;&gt; *topp;
    }
    </pre>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--sc</dt>
  <dd class="It-tag">Specifies SystemC output mode; see also --cc.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--stats</dt>
  <dd class="It-tag">Creates a dump file with statistics on the design in
      {prefix}__stats.txt.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--stats-vars</dt>
  <dd class="It-tag">Creates more detailed statistics including a list of all
      the variables by size (plain --stats just gives a count). See --stats,
      which is implied by this.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-sv</dt>
  <dd class="It-tag">Specifies SystemVerilog language features should be
      enabled; equivalent to &quot;--language 1800-2005&quot;. This option is
      selected by default, it exists for compatibility with other
    simulators.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">+systemverilogext+<i>ext</i></dt>
  <dd class="It-tag">A synonym for &quot;+1800-2012ext+&quot;<i>ext</i>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--top-module <i>topname</i></dt>
  <dd class="It-tag">When the input Verilog contains more than one top level
      module, specifies the name of the top level Verilog module to become the
      top, and sets the default for if --prefix is not used. This is not needed
      with standard designs with only one top.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--trace</dt>
  <dd class="It-tag">Adds waveform tracing code to the model. Verilator will
      generate additional {prefix}__Trace*.cpp files that will need to be
      compiled. In addition verilated_vcd_sc.cpp (for SystemC traces) or
      verilated_vcd_c.cpp (for both) must be compiled and linked in. If using
      the Verilator generated Makefiles, these will be added as source targets
      for you. If you're not using the Verilator makefiles, you will need to add
      these to your Makefile manually.
    <div style="height: 1.00em;">&#x00A0;</div>
    Having tracing compiled in may result in some small performance losses, even
      when waveforms are not turned on during model execution.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--trace-depth <i>levels</i></dt>
  <dd class="It-tag">Specify the number of levels deep to enable tracing, for
      example --trace-level 1 to only see the top level's signals. Defaults to
      the entire model. Using a small number will decrease visibility, but
      greatly improve runtime and trace file size.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--trace-max-array <i>depth</i></dt>
  <dd class="It-tag">Rarely needed. Specify the maximum array depth of a signal
      that may be traced. Defaults to 32, as tracing large arrays may greatly
      slow traced simulations.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--trace-max-width <i>width</i></dt>
  <dd class="It-tag">Rarely needed. Specify the maximum bit width of a signal
      that may be traced. Defaults to 256, as tracing large vectors may greatly
      slow traced simulations.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--no-trace-params</dt>
  <dd class="It-tag">Disable tracing of parameters.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--trace-structs</dt>
  <dd class="It-tag">Enable tracing to show the name of packed structure, union,
      and packed array fields, rather than a simgle combined packed bus. Due to
      VCD file format constraints this may result in significantly slower trace
      times and larger trace files.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--trace-underscore</dt>
  <dd class="It-tag">Enable tracing of signals that start with an underscore.
      Normally, these signals are not output during tracing. See also
      --coverage-underscore.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-U<i>var</i></dt>
  <dd class="It-tag">Undefines the given preprocessor symbol.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--unroll-count <i>loops</i></dt>
  <dd class="It-tag">Rarely needed. Specifies the maximum number of loop
      iterations that may be unrolled. See also BLKLOOPINIT warning.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--unroll-stmts <i>statements</i></dt>
  <dd class="It-tag">Rarely needed. Specifies the maximum number of statements
      in a loop for that loop to be unrolled. See also BLKLOOPINIT warning.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--unused-regexp <i>regexp</i></dt>
  <dd class="It-tag">Rarely needed. Specifies a simple regexp with * and ? that
      if a signal name matches will suppress the UNUSED warning. Defaults to
      &quot;*unused*&quot;. Setting it to &quot;&quot; disables matching.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-V</dt>
  <dd class="It-tag">Shows the verbose version, including configuration
      information compiled into Verilator. (Similar to perl -V.)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-v <i>filename</i></dt>
  <dd class="It-tag">Read the filename as a Verilog library. Any modules in the
      file may be used to resolve cell instantiations in the top level module,
      else ignored. Note -v is fairly standard across Verilog tools.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">+verilog1995ext+<i>ext</i></dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">+verilog2001ext+<i>ext</i></dt>
  <dd class="It-tag">Synonyms for &quot;+1364-1995ext+&quot;<i>ext</i> and
      &quot;+1364-2001ext+&quot; <i>ext</i> respectively</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--vpi</dt>
  <dd class="It-tag">Enable use of VPI and linking against the verilated_vpi.cpp
      files.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-Wall</dt>
  <dd class="It-tag">Enable all warnings, including code style warnings that are
      normally disabled by default.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-Werror-<i>message</i></dt>
  <dd class="It-tag">Convert the specified warning message into an error
      message. This is generally to discourage users from violating important
      site-wide rules, for example &quot;-Werror-NOUNOPTFLAT&quot;.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-Wfuture-<i>message</i></dt>
  <dd class="It-tag">Rarely needed. Suppress unknown Verilator comments or
      warning messages with the given message code. This is used to allow code
      written with pragmas for a later version of Verilator to run under a older
      version; add -Wfuture- arguments for each message code or comment that the
      new version supports which the older version does not support.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-Wno-<i>message</i></dt>
  <dd class="It-tag">Disable the specified warning message. This will override
      any lint_on directives in the source, i.e. the warning will still not be
      printed.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-Wno-lint</dt>
  <dd class="It-tag">Disable all lint related warning messages, and all style
      warnings. This is equivalent to &quot;-Wno-ALWCOMBORDER
      -Wno-CASEINCOMPLETE -Wno-CASEOVERLAP -Wno-CASEX -Wno-CASEWITHX
      -Wno-CMPCONST -Wno-ENDLABEL -Wno-IMPLICIT -Wno-LITENDIAN
      -Wno-PINCONNECTEMPTY -Wno-PINMISSING -Wno-SYNCASYNCNET -Wno-UNDRIVEN
      -Wno-UNSIGNED -Wno-UNUSED -Wno-WIDTH&quot; plus the list shown for
      Wno-style.
    <div style="height: 1.00em;">&#x00A0;</div>
    It is strongly recommended you cleanup your code rather than using this
      option, it is only intended to be use when running test-cases of code
      received from third parties.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-Wno-style</dt>
  <dd class="It-tag">Disable all code style related warning messages (note by
      default they are already disabled). This is equivalent to
      &quot;-Wno-DECLFILENAME -Wno-DEFPARAM -Wno-INCABSPATH -Wno-PINCONNECTEMPTY
      -Wno-PINNOCONNECT -Wno-SYNCASYNCNET -Wno-UNDRIVEN -Wno-UNUSED
      -Wno-VARHIDDEN&quot;.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-Wno-fatal</dt>
  <dd class="It-tag">When warnings are detected, print them, but do not exit the
      simulator.
    <div style="height: 1.00em;">&#x00A0;</div>
    Having warning messages in builds is sloppy. It is strongly recommended you
      cleanup your code, use inline lint_off, or use -Wno-... flags rather than
      using this option.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-Wwarn-<i>message</i></dt>
  <dd class="It-tag">Enables the specified warning message.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-Wwarn-lint</dt>
  <dd class="It-tag">Enable all lint related warning messages (note by default
      they are already enabled), but do not affect style messages. This is
      equivalent to &quot;-Wwarn-ALWCOMBORDER -Wwarn-CASEINCOMPLETE
      -Wwarn-CASEOVERLAP -Wwarn-CASEX -Wwarn-CASEWITHX -Wwarn-CMPCONST
      -Wwarn-ENDLABEL -Wwarn-IMPLICIT -Wwarn-LITENDIAN -Wwarn-PINMISSING
      -Wwarn-REALCVT -Wwarn-UNSIGNED -Wwarn-WIDTH&quot;.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-Wwarn-style</dt>
  <dd class="It-tag">Enable all code style related warning messages. This is
      equivalent to &quot;-Wwarn ASSIGNDLY -Wwarn-DECLFILENAME -Wwarn-DEFPARAM
      -Wwarn-INCABSPATH -Wwarn-PINNOCONNECT -Wwarn-SYNCASYNCNET -Wwarn-UNDRIVEN
      -Wwarn-UNUSED -Wwarn-VARHIDDEN&quot;.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--x-assign 0</dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--x-assign 1</dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--x-assign fast (default)</dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--x-assign unique</dt>
  <dd class="It-tag">Controls the two-state value that is replaced when an
      assignment to X is encountered. --x-assign=fast, the default, converts all
      Xs to whatever is best for performance. --x-assign=0 converts all Xs to
      0s, and is also fast. --x-assign=1 converts all Xs to 1s, this is nearly
      as fast as 0, but more likely to find reset bugs as active high logic will
      fire. --x-assign=unique will call a function to determine the value, this
      allows randomization of all Xs to find reset bugs and is the slowest, but
      safest for finding reset bugs in code.
    <div style="height: 1.00em;">&#x00A0;</div>
    If using --x-assign unique, you may want to seed your random number
      generator such that each regression run gets a different randomization
      sequence. Use the system's <i>srand48()</i> or for Windows <i>srand()</i>
      function to do this. You'll probably also want to print any seeds
      selected, and code to enable rerunning with that same seed so you can
      reproduce bugs.
    <div style="height: 1.00em;">&#x00A0;</div>
     <b>Note.</b> This option applies only to variables which are explicitly
      assigned to X in the Verilog source code. Initial values of clocks are set
      to 0 unless --x-initial-edge is specified. Initial values of all other
      state holding variables are set as though --x-assign unique had been
      specified.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">--x-initial-edge</dt>
  <dd class="It-tag">Enables emulation of event driven simulators which
      generally trigger an edge on a transition from X to 1
      (&quot;posedge&quot;) or X to 0 (&quot;negedge&quot;). Thus the following
      code, where &quot;rst_n&quot; is uninitialized would set &quot;res_n&quot;
      to &quot;1'b1&quot; when &quot;rst_n&quot; is first set to zero:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
    reg  res_n = 1'b0;
    always @(negedge rst_n) begin
       if (rst_n == 1'b0) begin
          res_n &lt;= 1'b1;
       end
    end
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    In Verilator, by default, uninitialized clocks are given a value of zero, so
      the above &quot;always&quot; block would not trigger.
    <div style="height: 1.00em;">&#x00A0;</div>
    While it is not good practice, there are some designs that rely on X X 0
      triggering a &quot;negedge&quot;, particularly in reset sequences. Using
      --x-initial-edge with Verilator will replicate this behavior. It will also
      ensure that X X 1 triggers a &quot;posedge&quot;.
    <div style="height: 1.00em;">&#x00A0;</div>
     <b>Note.</b> Some users have reported that using this option can affect
      convergence, and that it may be necessary to use --converge-limit to
      increase the number of convergence iterations. This may be another
      indication of problems with the modelled design that should be
    addressed.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-y <i>dir</i></dt>
  <dd class="It-tag">Add the directory to the list of directories that should be
      searched for include files or libraries. The three flags -y, +incdir and
      -I have similar effect; +incdir and +y are fairly standard across Verilog
      tools while -I is an alias for GCC compatibility.
    <div style="height: 1.00em;">&#x00A0;</div>
    Verilator defaults to the current directory (&quot;-y .&quot;) and any
      specified --Mdir, though these default paths are used after any user
      specified directories. This allows '-y &quot;$(pwd)&quot;' to be used if
      absolute filenames are desired for error messages instead of relative
      filenames.</dd>
</dl>
<h1 class="Sh" title="Sh" id="EXAMPLE_C++_EXECUTION"><a class="selflink" href="#EXAMPLE_C++_EXECUTION">EXAMPLE
  C++ EXECUTION</a></h1>
We'll compile this example into C++.
<div class="Pp"></div>
<pre>
    mkdir test_our
    cd test_our
    cat &lt;&lt;EOF &gt;our.v
      module our;
         initial begin $display(&quot;Hello World&quot;); $finish; end
      endmodule
    EOF
    cat &lt;&lt;EOF &gt;sim_main.cpp
      #include &quot;Vour.h&quot;
      #include &quot;verilated.h&quot;
      int main(int argc, char **argv, char **env) {
          Verilated::commandArgs(argc, argv);
          Vour* top = new Vour;
          while (!Verilated::gotFinish()) { top-&gt;eval(); }
          delete top;
          exit(0);
      }
    EOF
</pre>
<div class="Pp"></div>
If you installed Verilator from sources, or a tarball, but not as part of your
  operating system (as an RPM), first you need to point to the kit:
<div class="Pp"></div>
<pre>
    export VERILATOR_ROOT=/path/to/where/verilator/was/installed
    export PATH=$VERILATOR_ROOT/bin:$PATH
</pre>
<div class="Pp"></div>
Now we run Verilator on our little example.
<div class="Pp"></div>
<pre>
    verilator -Wall --cc our.v --exe sim_main.cpp
</pre>
<div class="Pp"></div>
We can see the source code under the &quot;obj_dir&quot; directory. See the
  FILES section below for descriptions of some of the files that were created.
<div class="Pp"></div>
<pre>
    ls -l obj_dir
</pre>
<div class="Pp"></div>
We then can compile it
<div class="Pp"></div>
<pre>
    make -j -C obj_dir -f Vour.mk Vour
</pre>
<div class="Pp"></div>
(Verilator included a default compile rule and link rule, since we used --exe
  and passed a .cpp file on the Verilator command line. You can also write your
  own compile rules, as we'll show in the SYSTEMC section.)
<div class="Pp"></div>
And now we run it
<div class="Pp"></div>
<pre>
    obj_dir/Vour
</pre>
<div class="Pp"></div>
And we get as output
<div class="Pp"></div>
<pre>
    Hello World
    - our.v:2: Verilog $finish
</pre>
<div class="Pp"></div>
Really, you're better off writing a Makefile to do all this for you. Then, when
  your source changes it will automatically run all of these steps; to aid this
  Verilator can create a makefile dependency file. See the test_c directory in
  the distribution for an example.
<h1 class="Sh" title="Sh" id="EXAMPLE_SYSTEMC_EXECUTION"><a class="selflink" href="#EXAMPLE_SYSTEMC_EXECUTION">EXAMPLE
  SYSTEMC EXECUTION</a></h1>
This is an example similar to the above, but using SystemC.
<div class="Pp"></div>
<pre>
    mkdir test_our_sc
    cd test_our_sc
    cat &lt;&lt;EOF &gt;our.v
      module our (clk);
         input clk;  // Clock is required to get initial activation
         always @ (posedge clk)
            begin $display(&quot;Hello World&quot;); $finish; end
      endmodule
    EOF
    cat &lt;&lt;EOF &gt;sc_main.cpp
      #include &quot;Vour.h&quot;
      int sc_main(int argc, char **argv) {
          Verilated::commandArgs(argc, argv);
          sc_clock clk (&quot;clk&quot;,10, 0.5, 3, true);
          Vour* top;
          top = new Vour(&quot;top&quot;);   // SP_CELL (top, Vour);
          top-&gt;clk(clk);           // SP_PIN  (top, clk, clk);
          while (!Verilated::gotFinish()) { sc_start(1, SC_NS); }
          delete top;
          exit(0);
      }
    EOF
</pre>
<div class="Pp"></div>
If you installed Verilator from sources, or a tarball, but not as part of your
  operating system (as an RPM), first you need to point to the kit:
<div class="Pp"></div>
<pre>
    export VERILATOR_ROOT=/path/to/where/verilator/was/installed
    export PATH=$VERILATOR_ROOT/bin:$PATH
</pre>
<div class="Pp"></div>
Now we run Verilator on our little example.
<div class="Pp"></div>
<pre>
    verilator -Wall --sc our.v
</pre>
<div class="Pp"></div>
We then can compile it
<div class="Pp"></div>
<pre>
    cd obj_dir
    make -j -f Vour.mk Vour__ALL.a
    make -j -f Vour.mk ../sc_main.o verilated.o
</pre>
<div class="Pp"></div>
And link with SystemC. Note your path to the libraries may vary, depending on
  the operating system.
<div class="Pp"></div>
<pre>
    export SYSTEMC_LIBDIR=/path/to/where/libsystemc.a/exists
    export LD_LIBRARY_PATH=$SYSTEMC_LIBDIR:$LD_LIBRARY_PATH
    # Might be needed if SystemC 2.3.0
    export SYSTEMC_CXX_FLAGS=-pthread
    g++ -L$SYSTEMC_LIBDIR ../sc_main.o Vour__ALL*.o verilated.o \
              -o Vour -lsystemc
</pre>
<div class="Pp"></div>
And now we run it
<div class="Pp"></div>
<pre>
    cd ..
    obj_dir/Vour
</pre>
<div class="Pp"></div>
And we get the same output as the C++ example:
<div class="Pp"></div>
<pre>
    Hello World
    - our.v:2: Verilog $finish
</pre>
<div class="Pp"></div>
Really, you're better off using a Makefile to do all this for you. Then, when
  your source changes it will automatically run all of these steps. See the
  test_sc directory in the distribution for an example.
<h1 class="Sh" title="Sh" id="BENCHMARKING_&amp;_OPTIMIZATION"><a class="selflink" href="#BENCHMARKING_&amp;_OPTIMIZATION">BENCHMARKING
  &amp; OPTIMIZATION</a></h1>
For best performance, run Verilator with the &quot;-O3 --x-assign=fast
  --noassert&quot; flags. The -O3 flag will require longer compile times, and
  --x-assign=fast may increase the risk of reset bugs in trade for performance;
  see the above documentation for these flags.
<div class="Pp"></div>
Minor Verilog code changes can also give big wins. You should not have any
  UNOPTFLAT warnings from Verilator. Fixing these warnings can result in huge
  improvements; one user fixed their one UNOPTFLAT warning by making a simple
  change to a clock latch used to gate clocks and gained a 60% performance
  improvement.
<div class="Pp"></div>
Beyond that, the performance of a Verilated model depends mostly on your C++
  compiler and size of your CPU's caches.
<div class="Pp"></div>
By default, the lib/verilated.mk file has optimization turned off. This is for
  the benefit of new users, as it improves compile times at the cost of
  runtimes. To add optimization as the default, set one of three variables, OPT,
  OPT_FAST, or OPT_SLOW lib/verilated.mk. Or, use the -CFLAGS and/or -LDFLAGS
  option on the verilator command line to pass the flags directly to the
  compiler or linker. Or, just for one run, pass them on the command line to
  make:
<div class="Pp"></div>
<pre>
    make OPT_FAST=&quot;-O2&quot; -f Vour.mk Vour__ALL.a
</pre>
<div class="Pp"></div>
OPT_FAST specifies optimizations for those programs that are part of the fast
  path, mostly code that is executed every cycle. OPT_SLOW specifies
  optimizations for slow-path files (plus tracing), which execute only rarely,
  yet take a long time to compile with optimization on. OPT specifies overall
  optimization and affects all compiles, including those OPT_FAST and OPT_SLOW
  affect. For best results, use OPT=&quot;-O2&quot;, and link with
  &quot;-static&quot;. Nearly the same results can be had with much better
  compile times with OPT_FAST=&quot;-O1 -fstrict-aliasing&quot;. Higher
  optimization such as &quot;-O3&quot; may help, but gcc compile times may be
  excessive under O3 on even medium sized designs. Alternatively, some larger
  designs report better performance using &quot;-Os&quot;.
<div class="Pp"></div>
Unfortunately, using the optimizer with SystemC files can result in compiles
  taking several minutes. (The SystemC libraries have many little inlined
  functions that drive the compiler nuts.)
<div class="Pp"></div>
For best results, use GCC 3.3 or newer. GCC 3.2 and earlier have optimization
  bugs around pointer aliasing detection, which can result in 2x performance
  losses.
<div class="Pp"></div>
If you will be running many simulations on a single compile, investigate
  feedback driven compilation. With GCC, using -fprofile-arcs, then
  -fbranch-probabilities will yield another 15% or so.
<div class="Pp"></div>
Modern compilers also support link-time optimization (LTO), which can help
  especially if you link in DPI code. To enable LTO on GCC, pass
  &quot;-flto&quot; in both compilation and link. Note LTO may cause excessive
  compile times on large designs.
<div class="Pp"></div>
If you are using your own makefiles, you may want to compile the Verilated code
  with -DVL_INLINE_OPT=inline. This will inline functions, however this requires
  that all cpp files be compiled in a single compiler run.
<div class="Pp"></div>
You may uncover further tuning possibilities by profiling the Verilog code. Use
  Verilator's --profile-cfuncs, then GCC's -g -pg. You can then run either
  oprofile or gprof to see where in the C++ code the time is spent. Run the
  gprof output through verilator_profcfunc and it will tell you what Verilog
  line numbers on which most of the time is being spent.
<div class="Pp"></div>
When done, please let the author know the results. I like to keep tabs on how
  Verilator compares, and may be able to suggest additional improvements.
<h1 class="Sh" title="Sh" id="FILES"><a class="selflink" href="#FILES">FILES</a></h1>
All output files are placed in the output directory name specified with the
  -Mdir option, or &quot;obj_dir&quot; if not specified.
<div class="Pp"></div>
Verilator creates the following files in the output directory:
<div class="Pp"></div>
<pre>
    {prefix}.mk                         // Make include file for compiling
    {prefix}_classes.mk                 // Make include file with class names
</pre>
<div class="Pp"></div>
For -cc and -sc mode, it also creates:
<div class="Pp"></div>
<pre>
    {prefix}.cpp                        // Top level C++ file
    {prefix}.h                          // Top level header
    {prefix}{each_verilog_module}.cpp   // Lower level internal C++ files
    {prefix}{each_verilog_module}.h     // Lower level internal header files
</pre>
<div class="Pp"></div>
In certain optimization modes, it also creates:
<div class="Pp"></div>
<pre>
    {prefix}__Dpi.h                     // DPI import and export declarations
    {prefix}__Inlines.h                 // Inline support functions
    {prefix}__Slow.cpp                  // Constructors and infrequent routines
    {prefix}__Syms.cpp                  // Global symbol table C++
    {prefix}__Syms.h                    // Global symbol table header
    {prefix}__Trace.cpp                 // Wave file generation code (--trace)
    {prefix}__cdc.txt                   // Clock Domain Crossing checks (--cdc)
    {prefix}__stats.txt                 // Statistics (--stats)
</pre>
<div class="Pp"></div>
It also creates internal files that can be mostly ignored:
<div class="Pp"></div>
<pre>
    {each_verilog_module}.vpp           // Post-processed verilog (--debug)
    {prefix}.flags_vbin                 // Verilator dependencies
    {prefix}.flags_vpp                  // Pre-processor dependencies
    {prefix}__verFiles.dat              // Timestamps for skip-identical
    {prefix}{misc}.d                    // Make dependencies (-MMD)
    {prefix}{misc}.dot                  // Debugging graph files (--debug)
    {prefix}{misc}.tree                 // Debugging files (--debug)
</pre>
<div class="Pp"></div>
After running Make, the C++ compiler should produce the following:
<div class="Pp"></div>
<pre>
    {prefix}                            // Final executable (w/--exe argument)
    {prefix}__ALL.a                     // Library of all Verilated objects
    {prefix}{misc}.o                    // Intermediate objects
</pre>
<h1 class="Sh" title="Sh" id="ENVIRONMENT"><a class="selflink" href="#ENVIRONMENT">ENVIRONMENT</a></h1>
<dl class="Bl-tag">
  <dt class="It-tag">LD_LIBRARY_PATH</dt>
  <dd class="It-tag">A generic Linux/OS variable specifying what directories
      have shared object (.so) files. This path should include SystemC and any
      other shared objects needed at runtime.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">OBJCACHE</dt>
  <dd class="It-tag">Optionally specifies a caching or distribution program to
      place in front of all runs of the C++ Compiler. For example,
      &quot;objcache --read --write&quot;, or &quot;ccache&quot;. If using
      distcc, it would generally be run under either objcache or ccache; see the
      documentation for those programs.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">SYSTEMC</dt>
  <dd class="It-tag">Deprecated. Used only if SYSTEMC_INCLUDE or SYSTEMC_LIBDIR
      is not set. If set, specifies the directory containing the SystemC
      distribution. If not specified, it will come from a default optionally
      specified at configure time (before Verilator was compiled).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">SYSTEMC_ARCH</dt>
  <dd class="It-tag">Deprecated. Used only if SYSTEMC_LIBDIR is not set.
      Specifies the architecture name used by the SystemC kit. This is the part
      after the dash in the lib-{...} directory name created by a 'make' in the
      SystemC distribution. If not set, Verilator will try to intuit the proper
      setting, or use the default optionally specified at configure time (before
      Verilator was compiled).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">SYSTEMC_CXX_FLAGS</dt>
  <dd class="It-tag">Specifies additional flags that are required to be passed
      to GCC when building the SystemC model. System 2.3.0 may need this set to
      &quot;-pthread&quot;.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">SYSTEMC_INCLUDE</dt>
  <dd class="It-tag">If set, specifies the directory containing the systemc.h
      header file. If not specified, it will come from a default optionally
      specified at configure time (before Verilator was compiled), or computed
      from SYSTEMC/include.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">SYSTEMC_LIBDIR</dt>
  <dd class="It-tag">If set, specifies the directory containing the libsystemc.a
      library. If not specified, it will come from a default optionally
      specified at configure time (before Verilator was compiled), or computed
      from SYSTEMC/lib-SYSTEMC_ARCH.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">VCS_HOME</dt>
  <dd class="It-tag">If set, specifies the directory containing the Synopsys VCS
      distribution. When set, a 'make test' in the Verilator distribution will
      also run VCS baseline regression tests.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">VERILATOR_BIN</dt>
  <dd class="It-tag">If set, specifies an alternative name of the Verilator
      binary. May be used for debugging and selecting between multiple operating
      system builds.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">VERILATOR_GDB</dt>
  <dd class="It-tag">If set, the command to run when using the --gdb option,
      such as &quot;ddd&quot;. If not specified, it will use
    &quot;gdb&quot;.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">VERILATOR_ROOT</dt>
  <dd class="It-tag">Specifies the directory containing the distribution kit.
      This is used to find the executable, Perl library, and include files. If
      not specified, it will come from a default optionally specified at
      configure time (before Verilator was compiled). It should not be specified
      if using a pre-compiled Verilator RPM as the hardcoded value should be
      correct.</dd>
</dl>
<h1 class="Sh" title="Sh" id="CONNECTING_TO_C++"><a class="selflink" href="#CONNECTING_TO_C++">CONNECTING
  TO C++</a></h1>
Verilator creates a .h and .cpp file for the top level module and all modules
  under it. See the test_c directory in the kit for an example.
<div class="Pp"></div>
After the modules are completed, there will be a <i>module</i>.mk file that may
  be used with Make to produce a <i>module</i>__ALL.a file with all required
  objects in it. This is then linked with the user's top level to create the
  simulation executable.
<div class="Pp"></div>
The user must write the top level of the simulation. Here's a simple example:
<div class="Pp"></div>
<pre>
        #include &lt;verilated.h&gt;          // Defines common routines
        #include &lt;iostream&gt;             // Need std::cout
        #include &quot;Vtop.h&quot;               // From Verilating &quot;top.v&quot;
        Vtop *top;                      // Instantiation of module
        vluint64_t main_time = 0;       // Current simulation time
        // This is a 64-bit integer to reduce wrap over issues and
        // allow modulus.  You can also use a double, if you wish.
        double sc_time_stamp () {       // Called by $time in Verilog
            return main_time;           // converts to double, to match
                                        // what SystemC does
        }
        int main(int argc, char** argv) {
            Verilated::commandArgs(argc, argv);   // Remember args
            top = new Vtop;             // Create instance
            top-&gt;reset_l = 0;           // Set some inputs
            while (!Verilated::gotFinish()) {
                if (main_time &gt; 10) {
                    top-&gt;reset_l = 1;   // Deassert reset
                }
                if ((main_time % 10) == 1) {
                    top-&gt;clk = 1;       // Toggle clock
                }
                if ((main_time % 10) == 6) {
                    top-&gt;clk = 0;
                }
                top-&gt;eval();            // Evaluate model
                cout &lt;&lt; top-&gt;out &lt;&lt; endl;       // Read a output
                main_time++;            // Time passes...
            }
            top-&gt;final();               // Done simulating
            //    // (Though this example doesn't get here)
            delete top;
        }
</pre>
<div class="Pp"></div>
Note signals are read and written as member variables of the lower module. You
  call the <i>eval()</i> method to evaluate the model. When the simulation is
  complete call the <i>final()</i> method to wrap up any SystemVerilog final
  blocks, and complete any assertions.
<h1 class="Sh" title="Sh" id="CONNECTING_TO_SYSTEMC"><a class="selflink" href="#CONNECTING_TO_SYSTEMC">CONNECTING
  TO SYSTEMC</a></h1>
Verilator will convert the top level module to a SC_MODULE. This module will
  plug directly into a SystemC netlist.
<div class="Pp"></div>
The SC_MODULE gets the same pinout as the Verilog module, with the following
  type conversions: Pins of a single bit become bool. Pins 2-32 bits wide become
  uint32_t's. Pins 33-64 bits wide become sc_bv's or vluint64_t's depending on
  the --no-pins64 switch. Wider pins become sc_bv's. (Uints simulate the fastest
  so are used where possible.)
<div class="Pp"></div>
Lower modules are not pure SystemC code. This is a feature, as using the SystemC
  pin interconnect scheme everywhere would reduce performance by an order of
  magnitude.
<h1 class="Sh" title="Sh" id="DIRECT_PROGRAMMING_INTERFACE_(DPI)"><a class="selflink" href="#DIRECT_PROGRAMMING_INTERFACE_(DPI)">DIRECT
  PROGRAMMING INTERFACE (DPI)</a></h1>
Verilator supports SystemVerilog Direct Programming Interface import and export
  statements. Only the SystemVerilog form (&quot;DPI-C&quot;) is supported, not
  the original Synopsys-only DPI.
<h2 class="Ss" title="Ss" id="DPI_Example"><a class="selflink" href="#DPI_Example">DPI
  Example</a></h2>
In the SYSTEMC example above, if you wanted to import C++ functions into
  Verilog, put in our.v:
<div class="Pp"></div>
<pre>
   import &quot;DPI-C&quot; function integer add (input integer a, input integer b);
   initial begin
      $display(&quot;%x + %x = %x&quot;, 1, 2, add(1,2));
   endtask
</pre>
<div class="Pp"></div>
Then after Verilating, Verilator will create a file Vour__Dpi.h with the
  prototype to call this function:
<div class="Pp"></div>
<pre>
    extern int add (int a, int b);
</pre>
<div class="Pp"></div>
From the sc_main.cpp file (or another .cpp file passed to the Verilator command
  line, or the link), you'd then:
<div class="Pp"></div>
<pre>
    #include &quot;svdpi.h&quot;
    #include &quot;Vour__Dpi.h&quot;
    int add (int a, int b) { return a+b; }
</pre>
<h2 class="Ss" title="Ss" id="DPI_System_Task/Functions"><a class="selflink" href="#DPI_System_Task/Functions">DPI
  System Task/Functions</a></h2>
Verilator extends the DPI format to allow using the same scheme to efficiently
  add system functions. Simply use a dollar-sign prefixed system function name
  for the import, but note it must be escaped.
<div class="Pp"></div>
<pre>
   export &quot;DPI-C&quot; function integer \$myRand;
   initial $display(&quot;myRand=%d&quot;, $myRand());
</pre>
<div class="Pp"></div>
Going the other direction, you can export Verilog tasks so they can be called
  from C++:
<div class="Pp"></div>
<pre>
   export &quot;DPI-C&quot; task publicSetBool;
   task publicSetBool;
      input bit in_bool;
      var_bool = in_bool;
   endtask
</pre>
<div class="Pp"></div>
Then after Verilating, Verilator will create a file Vour__Dpi.h with the
  prototype to call this function:
<div class="Pp"></div>
<pre>
    extern bool publicSetBool(bool in_bool);
</pre>
<div class="Pp"></div>
From the sc_main.cpp file, you'd then:
<div class="Pp"></div>
<pre>
    #include &quot;Vour__Dpi.h&quot;
    publicSetBool(value);
</pre>
<div class="Pp"></div>
Or, alternatively, call the function under the design class. This isn't DPI
  compatible but is easier to read and better supports multiple designs.
<div class="Pp"></div>
<pre>
    #include &quot;Vour__Dpi.h&quot;
    Vour::publicSetBool(value);
    // or top-&gt;publicSetBool(value);
</pre>
<div class="Pp"></div>
Note that if the DPI task or function accesses any register or net within the
  RTL, it will require a scope to be set. This can be done using the standard
  functions within svdpi.h, after the module is instantiated, but before the
  task(s) and/or function(s) are called.
<div class="Pp"></div>
For example, if the top level module is instantiated with the name
  &quot;dut&quot; and the name references within tasks are all hierarchical
  (dotted) names with respect to that top level module, then the scope could be
  set with
<div class="Pp"></div>
<pre>
    #include &quot;svdpi.h&quot;
    ...
    svSetScope (svGetScopeFromName (&quot;dut&quot;));
</pre>
<div class="Pp"></div>
(Remember that Verilator adds a &quot;V&quot; to the top of the module
  hierarchy.)
<div class="Pp"></div>
Scope can also be set from within a DPI imported C function that has been called
  from Verilog by querying the scope of that function. See the sections on DPI
  Context Functions and DPI Header Isolation below and the comments within the
  svdpi.h header for more information.
<h2 class="Ss" title="Ss" id="DPI_Display_Functions"><a class="selflink" href="#DPI_Display_Functions">DPI
  Display Functions</a></h2>
Verilator allows writing $display like functions using this syntax:
<div class="Pp"></div>
<pre>
   import &quot;DPI-C&quot; function void
         \$my_display (input string formatted /*verilator sformat*/ );
</pre>
<div class="Pp"></div>
The /*verilator sformat*/ indicates that this function accepts a $display like
  format specifier followed by any number of arguments to satisfy the format.
<h2 class="Ss" title="Ss" id="DPI_Context_Functions"><a class="selflink" href="#DPI_Context_Functions">DPI
  Context Functions</a></h2>
Verilator supports IEEE DPI Context Functions. Context imports pass the
  simulator context, including calling scope name, and filename and line number
  to the C code. For example, in Verilog:
<div class="Pp"></div>
<pre>
   import &quot;DPI-C&quot; context function int dpic_line();
   initial $display(&quot;This is line %d, again, line %d\n&quot;, `line, dpic_line());
</pre>
<div class="Pp"></div>
This will call C++ code which may then use the svGet* functions to read
  information, in this case the line number of the Verilog statement that
  invoked the dpic_line function:
<div class="Pp"></div>
<pre>
   int dpic_line() {
       // Get a scope:  svScope scope = svGetScope();
       const char* scopenamep = svGetNameFromScope(scope);
       assert(scopenamep);
       const char* filenamep = &quot;&quot;;
       int lineno = 0;
       if (svGetCallerInfo(&amp;filenamep, &amp;lineno)) {
           printf(&quot;dpic_line called from scope %s on line %d\n&quot;,
              scopenamep, lineno);
           return lineno;
       } else {
           return 0;
       }
   }
</pre>
<div class="Pp"></div>
See the IEEE Standard for more information.
<h2 class="Ss" title="Ss" id="DPI_Header_Isolation"><a class="selflink" href="#DPI_Header_Isolation">DPI
  Header Isolation</a></h2>
Verilator places the IEEE standard header files such as svdpi.h into a separate
  include directory, vltstd (VeriLaTor STandarD). When compiling most
  applications $VERILATOR_ROOT/include/vltstd would be in the include path along
  with the normal $VERILATOR_ROOT/include. However, when compiling Verilated
  models into other simulators which have their own svdpi.h and similar standard
  files with different contents, the vltstd directory should not be included to
  prevent picking up incompatible definitions.
<h2 class="Ss" title="Ss" id="Public_Functions"><a class="selflink" href="#Public_Functions">Public
  Functions</a></h2>
Instead of DPI exporting, there's also Verilator public functions, which are
  slightly faster, but less compatible.
<h1 class="Sh" title="Sh" id="VERIFICATION_PROCEDURAL_INTERFACE_(VPI)"><a class="selflink" href="#VERIFICATION_PROCEDURAL_INTERFACE_(VPI)">VERIFICATION
  PROCEDURAL INTERFACE (VPI)</a></h1>
Verilator supports a very limited subset of the VPI. This subset allows
  inspection, examination, value change callbacks, and depositing of values to
  public signals only.
<div class="Pp"></div>
VPI is enabled with the verilator --vpi switch.
<div class="Pp"></div>
To access signals via the VPI, Verilator must be told exactly which signals are
  to be accessed. This is done using the Verilator public pragmas documented
  below.
<div class="Pp"></div>
Verilator has an important difference from an event based simulator; signal
  values that are changed by the VPI will not immediately propagate their
  values, instead the top level header file's <i>eval()</i> method must be
  called. Normally this would be part of the normal evaluation (IE the next
  clock edge), not as part of the value change. This makes the performance of
  VPI routines extremely fast compared to event based simulators, but can
  confuse some test-benches that expect immediate propagation.
<div class="Pp"></div>
Note the VPI by it's specified implementation will always be much slower than
  accessing the Verilator values by direct reference
  (structure-&gt;module-&gt;signame), as the VPI accessors perform lookup in
  functions at runtime requiring at best hundreds of instructions, while the
  direct references are evaluated by the compiler and result in only a couple of
  instructions.
<h2 class="Ss" title="Ss" id="VPI_Example"><a class="selflink" href="#VPI_Example">VPI
  Example</a></h2>
In the below example, we have readme marked read-only, and writeme which if
  written from outside the model will have the same semantics as if it changed
  on the specified clock edge.
<div class="Pp"></div>
<pre>
    module t;
       reg readme   /*verilator public_flat_rd*/;
       reg writeme  /*verilator public_flat_rw @(posedge clk) */;
    endmodule
</pre>
<div class="Pp"></div>
There are many online tutorials and books on the VPI, but an example that
  accesses the above would be:
<div class="Pp"></div>
<pre>
    void read_and_check() {
        vpiHandle vh1 = vpi_handle_by_name((PLI_BYTE8*)&quot;t.readme&quot;, NULL);
        if (!vh1) { error... }
        const char* name = vpi_get_str(vpiName, vh1);
        printf(&quot;Module name: %s\n&quot;);  // Prints &quot;readme&quot;
        s_vpi_value v;
        v.format = vpiIntVal;
        vpi_get_value(vh1, &amp;v);
        printf(&quot;Value of v: %d\n&quot;, v.value.integer);  // Prints &quot;readme&quot;
    }
</pre>
<div class="Pp"></div>
For signal callbacks to work the main loop of the program must call
  <i>VerilatedVpi::callValueCbs()</i>.
<div class="Pp"></div>
<pre>
    #include &quot;verilated_vpi.h&quot;  // Required to get definitions
    ...
    while (time passes) {
        ...
        topp-&gt;eval();
        VerilatedVpi::callValueCbs();
    }
</pre>
<h1 class="Sh" title="Sh" id="CROSS_COMPILATION"><a class="selflink" href="#CROSS_COMPILATION">CROSS
  COMPILATION</a></h1>
Verilator supports cross-compiling Verilated code. This is generally used to run
  Verilator on a Linux system and produce C++ code that is then compiled on
  Windows.
<div class="Pp"></div>
Cross compilation involves up to three different OSes. The build system is where
  you configured and compiled Verilator, the host system where you run
  Verilator, and the target system where you compile the Verilated code and run
  the simulation.
<div class="Pp"></div>
Currently, Verilator requires the build and host system type to be the same,
  though the target system type may be different. To support this, ./configure
  and make Verilator on the build system. Then, run Verilator on the host
  system. Finally, the output of Verilator may be compiled on the different
  target system.
<div class="Pp"></div>
To support this, none of the files that Verilator produces will reference any
  configure generated build-system specific files, such as config.h (which is
  renamed in Verilator to config_build.h to reduce confusion.) The disadvantage
  of this approach is that include/verilatedos.h must self-detect the
  requirements of the target system, rather than using configure.
<div class="Pp"></div>
The target system may also require edits to the Makefiles, the simple Makefiles
  produced by Verilator presume the target system is the same type as the build
  system.
<h2 class="Ss" title="Ss" id="Cadence_NC-SystemC_Models"><a class="selflink" href="#Cadence_NC-SystemC_Models">Cadence
  NC-SystemC Models</a></h2>
Similar to compiling Verilated designs with gcc, Verilated designs may be
  compiled inside other simulators that support C++ or SystemC models. One such
  simulator is Cadence's NC-SystemC, part of their Incisive Verification Suite.
  (Highly recommended.)
<div class="Pp"></div>
Using the example files above, the following command will build the model
  underneath NC:
<div class="Pp"></div>
<pre>
   cd obj_dir
   ncsc_run \
        sc_main.cpp \
        Vour__ALLcls.cpp \
        Vour__ALLsup.cpp \
        verilated.cpp
</pre>
<div class="Pp"></div>
For larger designs you'll want to automate this using makefiles, which pull the
  names of the .cpp files to compile in from the make variables generated in
  obj_dir/Vour_classes.mk.
<h1 class="Sh" title="Sh" id="CONFIGURATION_FILES"><a class="selflink" href="#CONFIGURATION_FILES">CONFIGURATION
  FILES</a></h1>
In addition to the command line, warnings and other features may be controlled
  by configuration files, typically named with the .vlt extension. An example:
<div class="Pp"></div>
<pre>
  `verilator_config
  lint_off -msg WIDTH
  lint_off -msg CASEX  -file &quot;silly_vendor_code.v&quot;
</pre>
<div class="Pp"></div>
This disables WIDTH warnings globally, and CASEX for a specific file.
<div class="Pp"></div>
Configuration files are parsed after the normal Verilog preprocessing, so
  `ifdefs, `defines, and comments may be used as if it were normal Verilog code.
<div class="Pp"></div>
The grammar of configuration commands is as follows:
<dl class="Bl-tag">
  <dt class="It-tag">`verilator_config</dt>
  <dd class="It-tag">Take remaining text up the the next `verilog mode switch
      and treat it as Verilator configuration commands.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">coverage_on [-file &quot;&lt;filename&gt;&quot; [-lines
    &lt;line&gt; [ - &lt;line&gt; ]]]</dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">coverage_off [-file &quot;&lt;filename&gt;&quot; [-lines
    &lt;line&gt; [ - &lt;line&gt; ]]]</dt>
  <dd class="It-tag">Enable/disable coverage for the specified filename (or
      wildcard with '*' or '?', or all files if omitted) and range of line
      numbers (or all lines if omitted). Often used to ignore an entire module
      for coverage analysis purposes.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">lint_on [-msg &lt;message&gt;] [-file
    &quot;&lt;filename&gt;&quot; [-lines &lt;line&gt; [ - &lt;line&gt;]]]</dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">lint_off [-msg &lt;message&gt;] [-file
    &quot;&lt;filename&gt;&quot; [-lines &lt;line&gt; [ - &lt;line&gt;]]]</dt>
  <dd class="It-tag">Enable/disables the specified lint warning, in the
      specified filename (or wildcard with '*' or '?', or all files if omitted)
      and range of line numbers (or all lines if omitted).
    <div style="height: 1.00em;">&#x00A0;</div>
    With lint_off using '*' will override any lint_on directives in the source,
      i.e. the warning will still not be printed.
    <div style="height: 1.00em;">&#x00A0;</div>
    If the -msg is omitted, all lint warnings are enabled/disabled. This will
      override all later lint warning enables for the specified region.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">tracing_on [-file &quot;&lt;filename&gt;&quot; [-lines
    &lt;line&gt; [ - &lt;line&gt; ]]]</dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">tracing_off [-file &quot;&lt;filename&gt;&quot; [-lines
    &lt;line&gt; [ - &lt;line&gt; ]]]</dt>
  <dd class="It-tag">Enable/disable waveform tracing for all future signals
      declared in the specified filename (or wildcard with '*' or '?', or all
      files if omitted) and range of line numbers (or all lines if omitted).
    <div style="height: 1.00em;">&#x00A0;</div>
    For tracing_off, cells below any module in the files/ranges specified will
      also not be traced.</dd>
</dl>
<h1 class="Sh" title="Sh" id="LANGUAGE_STANDARD_SUPPORT"><a class="selflink" href="#LANGUAGE_STANDARD_SUPPORT">LANGUAGE
  STANDARD SUPPORT</a></h1>
<h2 class="Ss" title="Ss" id="Verilog_2001_(IEEE_1364-2001)_Support"><a class="selflink" href="#Verilog_2001_(IEEE_1364-2001)_Support">Verilog
  2001 (IEEE 1364-2001) Support</a></h2>
Verilator supports most Verilog 2001 language features. This includes signed
  numbers, &quot;always @*&quot;, generate statements, multidimensional arrays,
  localparam, and C-style declarations inside port lists.
<h2 class="Ss" title="Ss" id="Verilog_2005_(IEEE_1364-2005)_Support"><a class="selflink" href="#Verilog_2005_(IEEE_1364-2005)_Support">Verilog
  2005 (IEEE 1364-2005) Support</a></h2>
Verilator supports most Verilog 2005 language features. This includes the
  `begin_keywords and `end_keywords compiler directives, $clog2, and the uwire
  keyword.
<h2 class="Ss" title="Ss" id="SystemVerilog_2005_(IEEE_1800-2005)_Support"><a class="selflink" href="#SystemVerilog_2005_(IEEE_1800-2005)_Support">SystemVerilog
  2005 (IEEE 1800-2005) Support</a></h2>
Verilator supports ==? and !=? operators, ++ and -- in some contexts, $bits,
  $countones, $error, $fatal, $info, $isunknown, $onehot, $onehot0, $unit,
  $warning, always_comb, always_ff, always_latch, bit, byte, chandle, const,
  do-while, enum, export, final, import, int, interface, logic, longint,
  modport, package, program, shortint, struct, time, typedef, union, var, void,
  priority case/if, and unique case/if.
<div class="Pp"></div>
It also supports .name and .* interconnection.
<div class="Pp"></div>
Verilator partially supports concurrent assert and cover statements; see the
  enclosed coverage tests for the syntax which is allowed.
<h2 class="Ss" title="Ss" id="SystemVerilog_2012_(IEEE_1800-2012)_Support"><a class="selflink" href="#SystemVerilog_2012_(IEEE_1800-2012)_Support">SystemVerilog
  2012 (IEEE 1800-2012) Support</a></h2>
Verilator implements a full SystemVerilog 2012 preprocessor, including function
  call-like preprocessor defines, default define arguments, `__FILE__, `__LINE__
  and `undefineall.
<div class="Pp"></div>
Verilator currently has some support for SystemVerilog synthesis constructs. As
  SystemVerilog features enter common usage they are added; please file a bug if
  a feature you need is missing.
<h2 class="Ss" title="Ss" id="Verilog_AMS_Support"><a class="selflink" href="#Verilog_AMS_Support">Verilog
  AMS Support</a></h2>
Verilator implements a very small subset of Verilog AMS (Verilog Analog and
  Mixed-Signal Extensions) with the subset corresponding to those VMS keywords
  with near equivalents in the Verilog 2005 or SystemVerilog 2009 languages.
<div class="Pp"></div>
AMS parsing is enabled with &quot;--language VAMS&quot; or &quot;--language
  1800+VAMS&quot;.
<div class="Pp"></div>
At present Verilator implements ceil, exp, floor, ln, log, pow, sqrt, string,
  and wreal.
<h2 class="Ss" title="Ss" id="Synthesis_Directive_Assertion_Support"><a class="selflink" href="#Synthesis_Directive_Assertion_Support">Synthesis
  Directive Assertion Support</a></h2>
With the --assert switch, Verilator reads any &quot;//synopsys full_case&quot;
  or &quot;//synopsys parallel_case&quot; directives. The same applies to any
  &quot;//ambit synthesis&quot;, &quot;//cadence&quot; or &quot;//pragma&quot;
  directives of the same form.
<div class="Pp"></div>
When these synthesis directives are discovered, Verilator will either formally
  prove the directive to be true, or failing that, will insert the appropriate
  code to detect failing cases at runtime and print an &quot;Assertion
  failed&quot; error message.
<div class="Pp"></div>
Verilator likewise also asserts any &quot;unique&quot; or &quot;priority&quot;
  SystemVerilog keywords on case statement, as well as &quot;unique&quot; on if
  statements. However, &quot;priority if&quot; is currently simply ignored.
<h1 class="Sh" title="Sh" id="LANGUAGE_EXTENSIONS"><a class="selflink" href="#LANGUAGE_EXTENSIONS">LANGUAGE
  EXTENSIONS</a></h1>
The following additional constructs are the extensions Verilator supports on top
  of standard Verilog code. Using these features outside of comments or `ifdef's
  may break other tools.
<dl class="Bl-tag">
  <dt class="It-tag">`__FILE__</dt>
  <dd class="It-tag">The __FILE__ define expands to the current filename as a
      string, like C++'s __FILE__. This was incorporated into to the 1800-2009
      standard (but supported by Verilator since 2006!)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">`__LINE__</dt>
  <dd class="It-tag">The __LINE__ define expands to the current filename as a
      string, like C++'s __LINE__. This was incorporated into to the 1800-2009
      standard (but supported by Verilator since 2006!)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">`error <i>string</i></dt>
  <dd class="It-tag">This will report an error when encountered, like C++'s
      #error.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$c(<i>string</i>, ...);</dt>
  <dd class="It-tag">The string will be embedded directly in the output C++ code
      at the point where the surrounding Verilog code is compiled. It may either
      be a standalone statement (with a trailing ; in the string), or a function
      that returns up to a 32-bit number (without a trailing ;). This can be
      used to call C++ functions from your Verilog code.
    <div style="height: 1.00em;">&#x00A0;</div>
    String arguments will be put directly into the output C++ code. Expression
      arguments will have the code to evaluate the expression inserted. Thus to
      call a C++ function, $c(&quot;func(&quot;,a,&quot;)&quot;) will result in
      'func(a)' in the output C++ code. For input arguments, rather than
      hard-coding variable names in the string $c(&quot;func(a)&quot;), instead
      pass the variable as an expression $c(&quot;func(&quot;,a,&quot;)&quot;).
      This will allow the call to work inside Verilog functions where the
      variable is flattened out, and also enable other optimizations.
    <div style="height: 1.00em;">&#x00A0;</div>
    If you will be reading or writing any Verilog variables inside the C++
      functions, the Verilog signals must be declared with /*verilator public*/.
    <div style="height: 1.00em;">&#x00A0;</div>
    You may also append an arbitrary number to $c, generally the width of the
      output. [signal_32_bits = $c32(&quot;...&quot;);] This allows for
      compatibility with other simulators which require a differently named PLI
      function name for each different output width.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$display, $write, $fdisplay, $fwrite, $sformat,
    $swrite</dt>
  <dd class="It-tag">Format arguments may use C fprintf sizes after the %
      escape. Per the Verilog standard, %x prints a number with the natural
      width, and %0x prints a number with minimum width. Verilator extends this
      so %5x prints 5 digits per the C standard (it's unspecified in
    Verilog).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">`coverage_block_off</dt>
  <dd class="It-tag">Specifies the entire begin/end block should be ignored for
      coverage analysis. Must be inside a basic block, e.g. within a begin/end
      pair. Same as /* verilator coverage_block_off */.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">`systemc_header</dt>
  <dd class="It-tag">Take remaining text up to the next `verilog or `systemc_...
      mode switch and place it verbatim into the output .h file's header. Must
      be placed as a module item, e.g. directly inside a module/endmodule pair.
      Despite the name of this macro, this also works in pure C++ code.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">`systemc_ctor</dt>
  <dd class="It-tag">Take remaining text up to the next `verilog or `systemc_...
      mode switch and place it verbatim into the C++ class constructor. Must be
      placed as a module item, e.g. directly inside a module/endmodule pair.
      Despite the name of this macro, this also works in pure C++ code.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">`systemc_dtor</dt>
  <dd class="It-tag">Take remaining text up to the next `verilog or `systemc_...
      mode switch and place it verbatim into the C++ class destructor. Must be
      placed as a module item, e.g. directly inside a module/endmodule pair.
      Despite the name of this macro, this also works in pure C++ code.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">`systemc_interface</dt>
  <dd class="It-tag">Take remaining text up to the next `verilog or `systemc_...
      mode switch and place it verbatim into the C++ class interface. Must be
      placed as a module item, e.g. directly inside a module/endmodule pair.
      Despite the name of this macro, this also works in pure C++ code.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">`systemc_imp_header</dt>
  <dd class="It-tag">Take remaining text up to the next `verilog or `systemc_...
      mode switch and place it verbatim into the header of all files for this
      C++ class implementation. Must be placed as a module item, e.g. directly
      inside a module/endmodule pair. Despite the name of this macro, this also
      works in pure C++ code.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">`systemc_implementation</dt>
  <dd class="It-tag">Take remaining text up to the next `verilog or `systemc_...
      mode switch and place it verbatim into a single file of the C++ class
      implementation. Must be placed as a module item, e.g. directly inside a
      module/endmodule pair. Despite the name of this macro, this also works in
      pure C++ code.
    <div style="height: 1.00em;">&#x00A0;</div>
    If you will be reading or writing any Verilog variables in the C++
      functions, the Verilog signals must be declared with /*verilator public*/.
      See also the public task feature; writing an accessor may result in
      cleaner code.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">`SYSTEMVERILOG</dt>
  <dd class="It-tag">The SYSTEMVERILOG, SV_COV_START and related standard
      defines are set by default when --language is 1800-*.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">`VERILATOR</dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">`verilator</dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">`verilator3</dt>
  <dd class="It-tag">The VERILATOR, verilator and verilator3 defines are set by
      default so you may `ifdef around compiler specific constructs.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">`verilator_config</dt>
  <dd class="It-tag">Take remaining text up the the next `verilog mode switch
      and treat it as Verilator configuration commands.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">`verilog</dt>
  <dd class="It-tag">Switch back to processing Verilog code after a `systemc_...
      mode switch. The Verilog code returns to the last language mode specified
      with `begin_keywords, or SystemVerilog if none were specified.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">/*verilator clock_enable*/</dt>
  <dd class="It-tag">Used after a signal declaration to indicate the signal is
      used to gate a clock, and the user takes responsibility for insuring there
      are no races related to it. (Typically by adding a latch, and running
      static timing analysis.) For example:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
   reg enable_r /*verilator clock_enable*/;
   wire gated_clk = clk &amp; enable_r;
   always_ff @ (posedge clk)
      enable_r &lt;= enable_early;
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    The clock_enable attribute will cause the clock gate to be ignored in the
      scheduling algorithm, sometimes required for correct clock behavior, and
      always improving performance. It's also a good idea to enable the
      IMPERFECTSCH warning, to insure all clock enables are properly
    recognized.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">/*verilator clocker*/</dt>
  <dd class="It-tag"></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">/*verilator no_clocker*/</dt>
  <dd class="It-tag">Used after a signal declaration to indicate the signal is
      used as clock or not. This information is used by Verilator to mark the
      signal as clocker and propagate the clocker attribute automatically to
      derived signals. See &quot;--clk&quot; for more information.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">/*verilator coverage_block_off*/</dt>
  <dd class="It-tag">Specifies the entire begin/end block should be ignored for
      coverage analysis purposes.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">/*verilator coverage_off*/</dt>
  <dd class="It-tag">Specifies that following lines of code should have coverage
      disabled. Often used to ignore an entire module for coverage analysis
      purposes.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">/*verilator coverage_on*/</dt>
  <dd class="It-tag">Specifies that following lines of code should have coverage
      re-enabled (if appropriate --coverage flags are passed) after being
      disabled earlier with /*verilator coverage_off*/.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">/*verilator inline_module*/</dt>
  <dd class="It-tag">Specifies the module the comment appears in may be inlined
      into any modules that use this module. This is useful to speed up
      simulation time with some small loss of trace visibility and modularity.
      Note signals under inlined submodules will be named
      <i>submodule</i>__DOT__ <i>subsignal</i> as C++ does not allow
      &quot;.&quot; in signal names. When tracing such signals the tracing
      routines will replace the __DOT__ with the period.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">/*verilator isolate_assignments*/</dt>
  <dd class="It-tag">Used after a signal declaration to indicate the assignments
      to this signal in any blocks should be isolated into new blocks. When
      there is a large combinatorial block that is resulting in a UNOPTFLAT
      warning, attaching this to the signal causing a false loop may clear up
      the problem.
    <div style="height: 1.00em;">&#x00A0;</div>
    IE, with the following
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
    reg splitme /* verilator isolate_assignments*/;
    // Note the placement of the semicolon above
    always @* begin
      if (....) begin
         splitme = ....;
         other assignments
      end
    end
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    Verilator will internally split the block that assigns to
      &quot;splitme&quot; into two blocks:
    <div style="height: 1.00em;">&#x00A0;</div>
    It would then internally break it into (sort of):
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
    // All assignments excluding those to splitme
    always @* begin
      if (....) begin
         other assignments
      end
    end
    // All assignments to splitme
    always @* begin
      if (....) begin
         splitme = ....;
      end
    end
    </pre>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">/*verilator lint_off <i>msg</i>*/</dt>
  <dd class="It-tag">Disable the specified warning message for any warnings
      following the comment.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">/*verilator lint_on <i>msg</i>*/</dt>
  <dd class="It-tag">Re-enable the specified warning message for any warnings
      following the comment.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">/*verilator lint_restore*/</dt>
  <dd class="It-tag">After a /*verilator lint_save*/, pop the stack containing
      lint message state. Often this is useful at the bottom of include
    files.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">/*verilator lint_save*/</dt>
  <dd class="It-tag">Push the current state of what lint messages are turned on
      or turned off to a stack. Later meta-comments may then lint_on or lint_off
      specific messages, then return to the earlier message state by using
      /*verilator lint_restore*/. For example:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
    // verilator lint_save
    // verilator lint_off SOME_WARNING
    ...  // code needing SOME_WARNING turned off
    // verilator lint_restore
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    If SOME_WARNING was on before the lint_off, it will now be restored to on,
      and if it was off before the lint_off it will remain off.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">/*verilator no_inline_task*/</dt>
  <dd class="It-tag">Used in a function or task variable definition section to
      specify the function or task should not be inlined into where it is used.
      This may reduce the size of the final executable when a task is used a
      very large number of times. For this flag to work, the task and tasks
      below it must be pure; they cannot reference any variables outside the
      task itself.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">/*verilator public*/ (typedef enum)</dt>
  <dd class="It-tag">Used after an enum typedef declaration to indicate the
      emitted C code should have the enum values visible. Due to C++ language
      restrictions, this may only be used on 64-bit or narrower integral
      enumerations.
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
    typedef enum logic [2:0] { ZERO = 3'b0 } pub_t /*verilator public*/;
    </pre>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">/*verilator public*/ (variable)</dt>
  <dd class="It-tag">Used after an input, output, register, or wire declaration
      to indicate the signal should be declared so that C code may read or write
      the value of the signal. This will also declare this module public,
      otherwise use /*verilator public_flat*/.
    <div style="height: 1.00em;">&#x00A0;</div>
    Instead of using public variables, consider instead making a DPI or public
      function that accesses the variable. This is nicer as it provides an
      obvious entry point that is also compatible across simulators.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">/*verilator public*/ (task/function)</dt>
  <dd class="It-tag">Used inside the declaration section of a function or task
      declaration to indicate the function or task should be made into a C++
      function, public to outside callers. Public tasks will be declared as a
      void C++ function, public functions will get the appropriate non-void
      (bool, uint32_t, etc) return type. Any input arguments will become C++
      arguments to the function. Any output arguments will become C++ reference
      arguments. Any local registers/integers will become function automatic
      variables on the stack.
    <div style="height: 1.00em;">&#x00A0;</div>
    Wide variables over 64 bits cannot be function returns, to avoid exposing
      complexities. However, wide variables can be input/outputs; they will be
      passed as references to an array of 32-bit numbers.
    <div style="height: 1.00em;">&#x00A0;</div>
    Generally, only the values of stored state (flops) should be written, as the
      model will NOT notice changes made to variables in these functions. (Same
      as when a signal is declared public.)
    <div style="height: 1.00em;">&#x00A0;</div>
    You may want to use DPI exports instead, as it's compatible with other
      simulators.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">/*verilator public_flat*/ (variable)</dt>
  <dd class="It-tag">Used after an input, output, register, or wire declaration
      to indicate the signal should be declared so that C code may read or write
      the value of the signal. This will not declare this module public, which
      means the name of the signal or path to it may change based upon the
      module inlining which takes place.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">/*verilator public_flat_rd*/ (variable)</dt>
  <dd class="It-tag">Used after an input, output, register, or wire declaration
      to indicate the signal should be declared public_flat (see above), but
      read-only.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">/*verilator public_flat_rw @(&lt;edge_list&gt;) */
    (variable)</dt>
  <dd class="It-tag">Used after an input, output, register, or wire declaration
      to indicate the signal should be declared public_flat_rd (see above), and
      also writable, where writes should be considered to have the timing
      specified by the given sensitivity edge list.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">/*verilator public_module*/</dt>
  <dd class="It-tag">Used after a module statement to indicate the module should
      not be inlined (unless specifically requested) so that C code may access
      the module. Verilator automatically sets this attribute when the module
      contains any public signals or `systemc_ directives. Also set for all
      modules when using the --public switch.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">/*verilator sc_clock*/</dt>
  <dd class="It-tag">Rarely needed. Used after an input declaration to indicate
      the signal should be declared in SystemC as a sc_clock instead of a bool.
      This was needed in SystemC 1.1 and 1.2 only; versions 2.0 and later do not
      require clock pins to be sc_clocks and this is no longer needed.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">/*verilator sc_bv*/</dt>
  <dd class="It-tag">Used after a port declaration. It sets the port to be of
      sc_bv&lt; <i>width</i>&gt; type, instead of bool, vluint32_t or
      vluint64_t. This may be useful if the port width is parametrized and
      different of such modules interface a templated module (such as a
      transactor) or for other reasons. In general you should avoid using this
      attribute when not necessary as with increasing usage of sc_bv the
      performance increases significantly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">/*verilator sformat*/</dt>
  <dd class="It-tag">Attached to the final input of a function or task
      &quot;input string&quot; to indicate the function or task should pass all
      remaining arguments through $sformatf. This allows creation of DPI
      functions with $display like behavior. See the
      test_regress/t/t_dpi_display.v file for an example.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">/*verilator tracing_off*/</dt>
  <dd class="It-tag">Disable waveform tracing for all future signals that are
      declared in this module, or cells below this module. Often this is placed
      just after a primitive's module statement, so that the entire module and
      cells below it are not traced.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">/*verilator tracing_on*/</dt>
  <dd class="It-tag">Re-enable waveform tracing for all future signals or cells
      that are declared.</dd>
</dl>
<h1 class="Sh" title="Sh" id="LANGUAGE_LIMITATIONS"><a class="selflink" href="#LANGUAGE_LIMITATIONS">LANGUAGE
  LIMITATIONS</a></h1>
There are some limitations and lack of features relative to a commercial
  simulator, by intent. User beware.
<div class="Pp"></div>
It is strongly recommended you use a lint tool before running this program.
  Verilator isn't designed to easily uncover common mistakes that a lint program
  will find for you.
<h2 class="Ss" title="Ss" id="Synthesis_Subset"><a class="selflink" href="#Synthesis_Subset">Synthesis
  Subset</a></h2>
Verilator supports only the Synthesis subset with a few minor additions such as
  $stop, $finish and $display. That is, you cannot use hierarchical references,
  events or similar features of the Verilog language. It also simulates as
  Synopsys's Design Compiler would; namely a block of the form:
<div class="Pp"></div>
<pre>
        always @ (x)   y = x &amp; z;
</pre>
<div class="Pp"></div>
This will recompute y when there is even a potential for change in x or a change
  in z, that is when the flops computing x or z evaluate (which is what Design
  Compiler will synthesize.) A compliant simulator would only calculate y if x
  changes. Use Verilog-Mode's /*AS*/ or Verilog 2001's always @* to reduce
  missing activity items. Avoid putting $displays in combo blocks, as they may
  print multiple times when not desired, even on compliant simulators as event
  ordering is not specified.
<h2 class="Ss" title="Ss" id="Bind"><a class="selflink" href="#Bind">Bind</a></h2>
Verilator only supports &quot;bind&quot; to a target module name, not an
  instance path.
<h2 class="Ss" title="Ss" id="Dotted_cross-hierarchy_references"><a class="selflink" href="#Dotted_cross-hierarchy_references">Dotted
  cross-hierarchy references</a></h2>
Verilator supports dotted references to variables, functions and tasks in
  different modules. However, references into named blocks and function-local
  variables are not supported. The portion before the dot must have a constant
  value; for example a[2].b is acceptable, while a[x].b is not.
<div class="Pp"></div>
References into generated and arrayed instances use the instance names specified
  in the Verilog standard; arrayed instances are named
  {cellName}[{instanceNumber}] in Verilog, which becomes
  {cellname}__BRA__{instanceNumber}__KET__ inside the generated C++ code.
<div class="Pp"></div>
Verilator creates numbered &quot;genblk&quot; when a begin: name is not
  specified around a block inside a generate statement. These numbers may differ
  between other simulators, but the Verilog specification does not allow users
  to use these names, so it should not matter.
<div class="Pp"></div>
If you are having trouble determining where a dotted path goes wrong, note that
  Verilator will print a list of known scopes to help your debugging.
<h2 class="Ss" title="Ss" id="Floating_Point"><a class="selflink" href="#Floating_Point">Floating
  Point</a></h2>
Floating Point (real) numbers are supported.
<h2 class="Ss" title="Ss" id="Latches"><a class="selflink" href="#Latches">Latches</a></h2>
Verilator is optimized for edge sensitive (flop based) designs. It will attempt
  to do the correct thing for latches, but most performance optimizations will
  be disabled around the latch.
<h2 class="Ss" title="Ss" id="Structures_and_Unions"><a class="selflink" href="#Structures_and_Unions">Structures
  and Unions</a></h2>
Verilator only presently supports packed structs and packed unions. Rand and
  randc tags on members are simply ignored. All structures and unions are
  represented as a single vector, which means that generating one member of a
  structure from blocking, and another from non-blocking assignments is
  unsupported.
<h2 class="Ss" title="Ss" id="Time"><a class="selflink" href="#Time">Time</a></h2>
All delays (#) are ignored, as they are in synthesis.
<h2 class="Ss" title="Ss" id="Unknown_states"><a class="selflink" href="#Unknown_states">Unknown
  states</a></h2>
Verilator is mostly a two state simulator, not a four state simulator. However,
  it has two features which uncover most initialization bugs (including many
  that a four state simulator will miss.)
<div class="Pp"></div>
Identity comparisons (=== or !==) are converted to standard ==/!== when neither
  side is a constant. This may make the expression result differ from a four
  state simulator. An === comparison to X will always be false, so that Verilog
  code which checks for uninitialized logic will not fire.
<div class="Pp"></div>
Assigning a variable to a X will actually assign the variable to a random value
  (see the --x-assign switch.) Thus if the value is actually used, the random
  value should cause downstream errors. Integers also randomize, even though the
  Verilog 2001 specification says they initialize to zero.
<div class="Pp"></div>
All variables are randomly initialized using a function. By running several
  random simulation runs you can determine that reset is working correctly. On
  the first run, the function initializes variables to zero. On the second, have
  it initialize variables to one. On the third and following runs have it
  initialize them randomly. If the results match, reset works. (Note this is
  what the hardware will really do.) In practice, just setting all variables to
  one at startup finds most problems.
<div class="Pp"></div>
<b>Note.</b> --x-assign applies to variables explicitly initialized or assigned
  to X. Uninitialized clocks are initialized to zero, while all other state
  holding variables are initialized to a random value.
<div class="Pp"></div>
Event driven simulators will generally trigger an edge on a transition from X to
  1 (&quot;posedge&quot;) or X to 0 (&quot;negedge&quot;). However, by default,
  since clocks are initialized to zero, Verilator will not trigger an initial
  negedge. Some code (particularly for reset) may rely on X-&gt;0 triggering an
  edge. Verilator provides a switch (see --x-initial-edge) to enable this
  behavior. Comparing runs with and without this switch will find such problems.
<h2 class="Ss" title="Ss" id="Tri/Inout"><a class="selflink" href="#Tri/Inout">Tri/Inout</a></h2>
Verilator converts some simple tristate structures into two state. Pullup,
  pulldown, bufif0, bufif1, notif0, notif1, pmos, nmos, tri0 and tri1 are also
  supported. Simple comparisons with === 1'bz are also supported.
<div class="Pp"></div>
An assignment of the form:
<div class="Pp"></div>
<pre>
    inout driver;
    wire driver = (enable) ? output_value : 1'bz;
</pre>
<div class="Pp"></div>
Will be converted to
<div class="Pp"></div>
<pre>
    input driver;       // Value being driven in from &quot;external&quot; drivers
    output driver__en;  // True if driven from this module
    output driver__out; // Value being driven from this module
</pre>
<div class="Pp"></div>
External logic will be needed to combine these signals with any external
  drivers.
<div class="Pp"></div>
Tristate drivers are not supported inside functions and tasks; an inout there
  will be considered a two state variable that is read and written instead of a
  four state variable.
<h2 class="Ss" title="Ss" id="Functions_&amp;_Tasks"><a class="selflink" href="#Functions_&amp;_Tasks">Functions
  &amp; Tasks</a></h2>
All functions and tasks will be inlined (will not become functions in C.) The
  only support provided is for simple statements in tasks (which may affect
  global variables).
<div class="Pp"></div>
Recursive functions and tasks are not supported. All inputs and outputs are
  automatic, as if they had the Verilog 2001 &quot;automatic&quot; keyword
  prepended. (If you don't know what this means, Verilator will do what you
  probably expect -- what C does. The default behavior of Verilog is different.)
<h2 class="Ss" title="Ss" id="Generated_Clocks"><a class="selflink" href="#Generated_Clocks">Generated
  Clocks</a></h2>
Verilator attempts to deal with generated and enabled clocks correctly, however
  some cases cause problems in the scheduling algorithm which is optimized for
  performance. The safest option is to have all clocks as primary inputs to the
  model, or wires directly attached to primary inputs. For proper behavior clock
  enables may also need the /*verilator clock_enable*/ attribute.
<h2 class="Ss" title="Ss" id="Ranges_must_be_big-bit-endian"><a class="selflink" href="#Ranges_must_be_big-bit-endian">Ranges
  must be big-bit-endian</a></h2>
Bit ranges must be numbered with the MSB being numbered greater or the same as
  the LSB. Little-bit-endian buses [0:15] are not supported as they aren't
  easily made compatible with C++.
<h2 class="Ss" title="Ss" id="Gate_Primitives"><a class="selflink" href="#Gate_Primitives">Gate
  Primitives</a></h2>
The 2-state gate primitives (and, buf, nand, nor, not, or, xnor, xor) are
  directly converted to behavioral equivalents. The 3-state and MOS gate
  primitives are not supported. Tables are not supported.
<h2 class="Ss" title="Ss" id="Specify_blocks"><a class="selflink" href="#Specify_blocks">Specify
  blocks</a></h2>
All specify blocks and timing checks are ignored.
<h2 class="Ss" title="Ss" id="Array_Initialization"><a class="selflink" href="#Array_Initialization">Array
  Initialization</a></h2>
When initializing a large array, you need to use non-delayed assignments.
  Verilator will tell you when this needs to be fixed; see the BLKLOOPINIT error
  for more information.
<h2 class="Ss" title="Ss" id="Array_Out_of_Bounds"><a class="selflink" href="#Array_Out_of_Bounds">Array
  Out of Bounds</a></h2>
Writing a memory element that is outside the bounds specified for the array may
  cause a different memory element inside the array to be written instead. For
  power-of-2 sized arrays, Verilator will give a width warning and the address.
  For non-power-of-2-sizes arrays, index 0 will be written.
<div class="Pp"></div>
Reading a memory element that is outside the bounds specified for the array will
  give a width warning and wrap around the power-of-2 size. For non-power-of-2
  sizes, it will return a unspecified constant of the appropriate width.
<h2 class="Ss" title="Ss" id="Assertions"><a class="selflink" href="#Assertions">Assertions</a></h2>
Verilator is beginning to add support for assertions. Verilator currently only
  converts assertions to simple &quot;if (...) error&quot; statements, and
  coverage statements to increment the line counters described in the coverage
  section.
<div class="Pp"></div>
Verilator does not support SEREs yet. All assertion and coverage statements must
  be simple expressions that complete in one cycle. (Arguably SEREs are much of
  the point, but one must start somewhere.)
<h2 class="Ss" title="Ss" id="Language_Keyword_Limitations"><a class="selflink" href="#Language_Keyword_Limitations">Language
  Keyword Limitations</a></h2>
This section describes specific limitations for each language keyword.
<dl class="Bl-tag">
  <dt class="It-tag">`__FILE__, `__LINE__, `begin_keywords, `begin_keywords,
    `begin_keywords, `begin_keywords, `begin_keywords, `define, `else, `elsif,
    `end_keywords, `endif, `error, `ifdef, `ifndef, `include, `line,
    `systemc_ctor, `systemc_dtor, `systemc_header, `systemc_imp_header,
    `systemc_implementation, `systemc_interface, `timescale, `undef,
    `verilog</dt>
  <dd class="It-tag">Fully supported.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">always, always_comb, always_ff, always_latch, and, assign,
    begin, buf, byte, case, casex, casez, default, defparam, do-while, else,
    end, endcase, endfunction, endgenerate, endmodule, endspecify, endtask,
    final, for, function, generate, genvar, if, initial, inout, input, int,
    integer, localparam, logic, longint, macromodule, module, nand, negedge,
    nor, not, or, output, parameter, posedge, reg, scalared, shortint, signed,
    supply0, supply1, task, time, tri, typedef, var, vectored, while, wire,
    xnor, xor</dt>
  <dd class="It-tag">Generally supported.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">++, -- operators</dt>
  <dd class="It-tag">Increment/decrement can only be used as standalone
      statements or in for loops. They cannot be used as side effect operators
      inside more complicate expressions (&quot;a = b++;&quot;).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">'{} operator</dt>
  <dd class="It-tag">Assignment patterns with order based, default, constant
      integer (array) or member identifier (struct/union) keys are supported.
      Data type keys and keys which are computed from a constant expression are
      not supported.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">cast operator</dt>
  <dd class="It-tag">Casting is supported only between simple scalar types,
      signed and unsigned, not arrays nor structs.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">chandle</dt>
  <dd class="It-tag">Treated as a &quot;longint&quot;; does not yet warn about
      operations that are specified as illegal on chandles.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">disable</dt>
  <dd class="It-tag">Disable statements may be used only if the block being
      disabled is a block the disable statement itself is inside. This was
      commonly used to provide loop break and continue functionality before
      SystemVerilog added the break and continue keywords.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">inside</dt>
  <dd class="It-tag">Inside expressions may not include unpacked array traversal
      or $ as an upper bound. Case inside and case matches are also
    unsupported.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">interface</dt>
  <dd class="It-tag">Interfaces and modports, including with generated data
      types are supported. Generate blocks around modports are not supported,
      nor are virtual interfaces nor unnamed interfaces.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">priority if, unique if</dt>
  <dd class="It-tag">Priority and unique if's are treated as normal ifs and not
      asserted to be full nor unique.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">specify specparam</dt>
  <dd class="It-tag">All specify blocks and timing checks are ignored.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">string</dt>
  <dd class="It-tag">String is supported only to the point that they can be
      assigned, concatenated, compared, and passed to DPI imports. Standard
      method calls on strings are not supported.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">timeunit, timeprecision</dt>
  <dd class="It-tag">All timing control statements are ignored.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">uwire</dt>
  <dd class="It-tag">Verilator does not perform warning checking on uwires, it
      treats the uwire keyword as if it were the normal wire keyword.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$bits, $countones, $error, $fatal, $finish, $info,
    $isunknown, $onehot, $onehot0, $readmemb, $readmemh, $signed, $stime, $stop,
    $time, $unsigned, $warning.</dt>
  <dd class="It-tag">Generally supported.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$display, $write, $fdisplay, $fwrite, $swrite</dt>
  <dd class="It-tag">$display and friends must have a constant format string as
      the first argument (as with C's printf). The rare usage which lists
      variables standalone without a format is not supported.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$displayb, $displayh, $displayo, $writeb, $writeh, $writeo,
    etc</dt>
  <dd class="It-tag">The sized display functions are rarely used and so not
      supported. Replace them with a $write with the appropriate format
      specifier.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$finish, $stop</dt>
  <dd class="It-tag">The rarely used optional parameter to $finish and $stop is
      ignored.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$fopen, $fclose, $fdisplay, $feof, $fflush, $fgetc, $fgets,
    $fscanf, $fwrite</dt>
  <dd class="It-tag">File descriptors passed to the file PLI calls must be file
      descriptors, not MCDs, which includes the mode parameter to $fopen being
      mandatory.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$fscanf, $sscanf</dt>
  <dd class="It-tag">Only integer formats are supported; %e, %f, %m, %r, %v, and
      %z are not supported.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$fullskew, $hold, $nochange, $period, $recovery, $recrem,
    $removal, $setup, $setuphold, $skew, $timeskew, $width</dt>
  <dd class="It-tag">All specify blocks and timing checks are ignored.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$random</dt>
  <dd class="It-tag">$random does not support the optional argument to set the
      seed. Use the srand function in C to accomplish this, and note there is
      only one random number generator (not one per module).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$readmemb, $readmemh</dt>
  <dd class="It-tag">Read memory commands should work properly. Note Verilator
      and the Verilog specification does not include support for readmem to
      multi-dimensional arrays.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$test$plusargs, $value$plusargs</dt>
  <dd class="It-tag">Supported, but the instantiating C++/SystemC testbench must
      call
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
    Verilated::commandArgs(argc, argv);
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    to register the command line before calling $test$plusargs or
      $value$plusargs.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">$timeformat</dt>
  <dd class="It-tag">Not supported as Verilator needs to determine all
      formatting at compile time. Generally you can just ifdef them out for no
      ill effect. Note also VL_TIME_MULTIPLER can be defined at compile time to
      move the decimal point when displaying all times, model wide.</dd>
</dl>
<h1 class="Sh" title="Sh" id="ERRORS_AND_WARNINGS"><a class="selflink" href="#ERRORS_AND_WARNINGS">ERRORS
  AND WARNINGS</a></h1>
Warnings may be disabled in three ways. First, when the warning is printed it
  will include a warning code. Simply surround the offending line with a
  warn_off/warn_on pair:
<div class="Pp"></div>
<pre>
        // verilator lint_off UNSIGNED
        if (`DEF_THAT_IS_EQ_ZERO &lt;= 3) $stop;
        // verilator lint_on UNSIGNED
</pre>
<div class="Pp"></div>
Second, warnings may be disabled using a configuration file with a lint_off
  command. This is useful when a script is suppressing warnings and the Verilog
  source should not be changed.
<div class="Pp"></div>
Warnings may also be globally disabled by invoking Verilator with the
  &quot;-Wno- <i>warning</i>&quot; switch. This should be avoided, as it removes
  all checking across the designs, and prevents other users from compiling your
  code without knowing the magic set of disables needed to successfully compile
  your design.
<div class="Pp"></div>
List of all warnings:
<dl class="Bl-tag">
  <dt class="It-tag">ALWCOMBORDER</dt>
  <dd class="It-tag">Warns that an always_comb block has a variable which is set
      after it is used. This may cause simulation-synthesis mismatches, as not
      all commercial simulators allow this ordering.
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
    always_comb begin
       a = b;
       b = 1;
    end
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    Ignoring this warning will only suppress the lint check, it will simulate
      correctly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">ASSIGNIN</dt>
  <dd class="It-tag">Error that an assignment is being made to an input signal.
      This is almost certainly a mistake, though technically legal.
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
    input a;
    assign a = 1'b1;
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    Ignoring this warning will only suppress the lint check, it will simulate
      correctly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">ASSIGNDLY</dt>
  <dd class="It-tag">Warns that you have an assignment statement with a delayed
      time in front of it, for example:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
    a &lt;= #100 b;
    assign #100 a = b;
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    Ignoring this warning may make Verilator simulations differ from other
      simulators, however at one point this was a common style so disabled by
      default as a code style warning.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">BLKANDNBLK</dt>
  <dd class="It-tag">BLKANDNBLK is an error that a variable comes from a mix of
      blocked and non-blocking assignments. Generally, this is caused by a
      register driven by both combo logic and a flop:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
      always @ (posedge clk)  foo[0] &lt;= ...
      always @* foo[1] = ...
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    Simply use a different register for the flop:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
      always @ (posedge clk)  foo_flopped[0] &lt;= ...
      always @* foo[0] = foo_flopped[0];
      always @* foo[1] = ...
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    This is good coding practice anyways.
    <div style="height: 1.00em;">&#x00A0;</div>
    It is also possible to disable this error when one of the assignments is
      inside a public task.
    <div style="height: 1.00em;">&#x00A0;</div>
    Ignoring this warning may make Verilator simulations differ from other
      simulators.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">BLKSEQ</dt>
  <dd class="It-tag">This indicates that a blocking assignment (=) is used in a
      sequential block. Generally non-blocking/delayed assignments (&lt;=) are
      used in sequential blocks, to avoid the possibility of simulator races. It
      can be reasonable to do this if the generated signal is used ONLY later in
      the same block, however this style is generally discouraged as it is error
      prone.
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
      always @ (posedge clk)  foo = ...
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    Disabled by default as this is a code style warning; it will simulate
      correctly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">BLKLOOPINIT</dt>
  <dd class="It-tag">This indicates that the initialization of an array needs to
      use non-delayed assignments. This is done in the interest of speed; if
      delayed assignments were used, the simulator would have to copy large
      arrays every cycle. (In smaller loops, loop unrolling allows the delayed
      assignment to work, though it's a bit slower than a non-delayed
      assignment.) Here's an example
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
        always @ (posedge clk)
            if (~reset_l) begin
                for (i=0; i&lt;`ARRAY_SIZE; i++) begin
                    array[i] = 0;        // Non-delayed for verilator
                end
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    This message is only seen on large or complicated loops because Verilator
      generally unrolls small loops. You may want to try increasing
      --unroll-count (and occasionally --unroll-stmts) which will raise the
      small loop bar to avoid this error.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">CASEINCOMPLETE</dt>
  <dd class="It-tag">Warns that inside a case statement there is a stimulus
      pattern for which there is no case item specified. This is bad style, if a
      case is impossible, it's better to have a &quot;default: $stop;&quot; or
      just &quot;default: ;&quot; so that any design assumption violations will
      be discovered in simulation.
    <div style="height: 1.00em;">&#x00A0;</div>
    Ignoring this warning will only suppress the lint check, it will simulate
      correctly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">CASEOVERLAP</dt>
  <dd class="It-tag">Warns that inside a case statement you have case values
      which are detected to be overlapping. This is bad style, as moving the
      order of case values will cause different behavior. Generally the values
      can be respecified to not overlap.
    <div style="height: 1.00em;">&#x00A0;</div>
    Ignoring this warning will only suppress the lint check, it will simulate
      correctly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">CASEX</dt>
  <dd class="It-tag">Warns that it is simply better style to use casez, and
      &quot;?&quot; in place of &quot;x&quot;'s. See
      &lt;http://www.sunburst-design.com/papers/CummingsSNUG1999Boston_FullParallelCase_rev1_1.pdf&gt;
    <div style="height: 1.00em;">&#x00A0;</div>
    Ignoring this warning will only suppress the lint check, it will simulate
      correctly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">CASEWITHX</dt>
  <dd class="It-tag">Warns that a case statement contains a constant with a
      &quot;x&quot;. Verilator is two-state so interpret such items as always
      false. Note a common error is to use a &quot;X&quot; in a case or casez
      statement item; often what the user instead intended is to use a casez
      with &quot;?&quot;.
    <div style="height: 1.00em;">&#x00A0;</div>
    Ignoring this warning will only suppress the lint check, it will simulate
      correctly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">CDCRSTLOGIC</dt>
  <dd class="It-tag">With --cdc only, warns that asynchronous flop reset terms
      come from other than primary inputs or flopped outputs, creating the
      potential for reset glitches.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">CLKDATA</dt>
  <dd class="It-tag">Warns that clock signal is mixed used with/as data signal.
      The checking for this warning is enabled only if user has explicitly
      marked some signal as clocker using command line option or in-source meta
      comment (see &quot;--clk&quot;).
    <div style="height: 1.00em;">&#x00A0;</div>
    The warning can be disabled without affecting the simulation result. But it
      is recommended to check the warning as this may degrade the performance of
      the Verilated model.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">CMPCONST</dt>
  <dd class="It-tag">Warns that you are comparing a value in a way that will
      always be constant. For example &quot;X &gt; 1&quot; will always be true
      when X is a single bit wide.
    <div style="height: 1.00em;">&#x00A0;</div>
    Ignoring this warning will only suppress the lint check, it will simulate
      correctly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">COMBDLY</dt>
  <dd class="It-tag">Warns that you have a delayed assignment inside of a
      combinatorial block. Using delayed assignments in this way is considered
      bad form, and may lead to the simulator not matching synthesis. If this
      message is suppressed, Verilator, like synthesis, will convert this to a
      non-delayed assignment, which may result in logic races or other nasties.
      See
      &lt;http://www.sunburst-design.com/papers/CummingsSNUG2000SJ_NBA_rev1_2.pdf&gt;
    <div style="height: 1.00em;">&#x00A0;</div>
    Ignoring this warning may make Verilator simulations differ from other
      simulators.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">DECLFILENAME</dt>
  <dd class="It-tag">Warns that a module or other declaration's name doesn't
      match the filename with path and extension stripped that it is declared
      in. The filename a modules/interfaces/programs is declared in should match
      the name of the module etc. so that -y directory searching will work. This
      warning is printed for only the first mismatching module in any given
      file, and -v library files are ignored.
    <div style="height: 1.00em;">&#x00A0;</div>
    Disabled by default as this is a code style warning; it will simulate
      correctly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">DEFPARAM</dt>
  <dd class="It-tag">Warns that the &quot;defparam&quot; statement was
      deprecated in Verilog 2001 and all designs should now be using the #(...)
      format to specify parameters.
    <div style="height: 1.00em;">&#x00A0;</div>
    Disabled by default as this is a code style warning; it will simulate
      correctly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">DETECTARRAY</dt>
  <dd class="It-tag">Error when Verilator tries to deal with a combinatorial
      loop that could not be flattened, and which involves a datatype which
      Verilator cannot handle, such as an unpacked struct or a large unpacked
      array. This typically ocurrs when -Wno-UNOPTFLAT has been used to override
      an UNOPTFLAT warning (see below).
    <div style="height: 1.00em;">&#x00A0;</div>
    The solution is to break the loop, as described for UNOPTFLAT.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">ENDLABEL</dt>
  <dd class="It-tag">Warns that a label attached to a &quot;end&quot;-something
      statement does not match the label attached to the block start.
    <div style="height: 1.00em;">&#x00A0;</div>
    Ignoring this warning will only suppress the lint check, it will simulate
      correctly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">GENCLK</dt>
  <dd class="It-tag">Warns that the specified signal is generated, but is also
      being used as a clock. Verilator needs to evaluate sequential logic
      multiple times in this situation. In somewhat contrived cases having any
      generated clock can reduce performance by almost a factor of two. For
      fastest results, generate ALL clocks outside in C++/SystemC and make them
      primary inputs to your Verilog model. (However once need to you have even
      one, don't sweat additional ones.)
    <div style="height: 1.00em;">&#x00A0;</div>
    Ignoring this warning may make Verilator simulations differ from other
      simulators.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">IFDEPTH</dt>
  <dd class="It-tag">Warns that if/if else statements have exceeded the depth
      specified with --if-depth, as they are likely to result in slow priority
      encoders. Unique and priority if statements are ignored. Solutions include
      changing the code to a case statement, or a SystemVerilog 'unique if' or
      'priority if'.
    <div style="height: 1.00em;">&#x00A0;</div>
    Disabled by default as this is a code style warning; it will simulate
      correctly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">IMPERFECTSCH</dt>
  <dd class="It-tag">Warns that the scheduling of the model is not absolutely
      perfect, and some manual code edits may result in faster performance. This
      warning defaults to off, and must be turned on explicitly before the top
      module statement is processed.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">IMPLICIT</dt>
  <dd class="It-tag">Warns that a wire is being implicitly declared (it is a
      single bit wide output from a sub-module.) While legal in Verilog,
      implicit declarations only work for single bit wide signals (not buses),
      do not allow using a signal before it is implicitly declared by a cell,
      and can lead to dangling nets. A better option is the /*AUTOWIRE*/ feature
      of Verilog-Mode for Emacs, available from &lt;http://www.veripool.org/&gt;
    <div style="height: 1.00em;">&#x00A0;</div>
    Ignoring this warning will only suppress the lint check, it will simulate
      correctly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">IMPURE</dt>
  <dd class="It-tag">Warns that a task or function that has been marked with
      /*verilator no_inline_task*/ references variables that are not local to
      the task. Verilator cannot schedule these variables correctly.
    <div style="height: 1.00em;">&#x00A0;</div>
    Ignoring this warning may make Verilator simulations differ from other
      simulators.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">INCABSPATH</dt>
  <dd class="It-tag">Warns that an `include filename specifies an absolute path.
      This means the code will not work on any other system with a different
      file system layout. Instead of using absolute paths, relative paths
      (preferably without any directory specified whatever) should be used, and
      +incdir used on the command line to specify the top include source
      directories.
    <div style="height: 1.00em;">&#x00A0;</div>
    Disabled by default as this is a code style warning; it will simulate
      correctly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">INITIALDLY</dt>
  <dd class="It-tag">Warns that you have a delayed assignment inside of an
      initial or final block. If this message is suppressed, Verilator will
      convert this to a non-delayed assignment. See also the COMBDLY warning.
    <div style="height: 1.00em;">&#x00A0;</div>
    Ignoring this warning may make Verilator simulations differ from other
      simulators.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">LITENDIAN</dt>
  <dd class="It-tag">Warns that a packed vector is declared with little endian
      bit numbering (i.e. [0:7]). Big endian bit numbering is now the
      overwhelming standard, and little numbering is now thus often due to
      simple oversight instead of intent.
    <div style="height: 1.00em;">&#x00A0;</div>
    Ignoring this warning will only suppress the lint check, it will simulate
      correctly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">MODDUP</dt>
  <dd class="It-tag">Error that a module has multiple definitions. Generally
      this indicates a coding error, or a mistake in a library file and it's
      good practice to have one module per file to avoid these issues. For some
      gate level netlists duplicates are unavoidable, and this error may be
      disabled.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">MULTIDRIVEN</dt>
  <dd class="It-tag">Warns that the specified signal comes from multiple always
      blocks. This is often unsupported by synthesis tools, and is considered
      bad style. It will also cause longer runtimes due to reduced
      optimizations.
    <div style="height: 1.00em;">&#x00A0;</div>
    Ignoring this warning will only slow simulations, it will simulate
      correctly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">MULTITOP</dt>
  <dd class="It-tag">Error that there are multiple top level modules, that is
      modules not instantiated by any other module. Verilator only supports a
      single top level, if you need more, create a module that wraps all of the
      top modules.
    <div style="height: 1.00em;">&#x00A0;</div>
    Often this error is because some low level cell is being read in, but is not
      really needed. The best solution is to insure that each module is in a
      unique file by the same name. Otherwise, make sure all library files are
      read in as libraries with -v, instead of automatically with -y.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">PINCONNECTEMPTY</dt>
  <dd class="It-tag">Warns that a cell instantiation has a pin which is
      connected to . <i>pin_name()</i>, e.g. not another signal, but with an
      explicit mention of the pin. It may be desirable to disable
      PINCONNECTEMPTY, as this indicates intention to have a no-connect.
    <div style="height: 1.00em;">&#x00A0;</div>
    Disabled by default as this is a code style warning; it will simulate
      correctly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">PINMISSING</dt>
  <dd class="It-tag">Warns that a module has a pin which is not mentioned in a
      cell instantiation. If a pin is not missing it should still be specified
      on the cell declaration with a empty connection, using &quot;(.
      <i>pin_name()</i>)&quot;.
    <div style="height: 1.00em;">&#x00A0;</div>
    Ignoring this warning will only suppress the lint check, it will simulate
      correctly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">PINNOCONNECT</dt>
  <dd class="It-tag">Warns that a cell instantiation has a pin which is not
      connected to another signal.
    <div style="height: 1.00em;">&#x00A0;</div>
    Disabled by default as this is a code style warning; it will simulate
      correctly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">REALCVT</dt>
  <dd class="It-tag">Warns that a real number is being implicitly rounded to an
      integer, with possible loss of precision.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">REDEFMACRO</dt>
  <dd class="It-tag">Warns that you have redefined the same macro with a
      different value, for example:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
    `define MACRO def1
    //...
    `define MACRO otherdef
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    The best solution is to use a different name for the second macro. If this
      is not possible, add a undef to indicate the code is overriding the value:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
    `define MACRO def1
    //...
    `undef MACRO
    `define MACRO otherdef
    </pre>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">SELRANGE</dt>
  <dd class="It-tag">Warns that a selection index will go out of bounds:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
    wire vec[6:0];
    initial out = vec[7];  // There is no 7
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    Verilator will assume zero for this value, instead of X. Note that in some
      cases this warning may be false, when a condition upstream or downstream
      of the access means the access out of bounds will never execute or be
      used.
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
    wire vec[6:0];
    initial begin
        seven = 7;
        ...
        if (seven != 7) out = vec[seven];  // Never will use vec[7]
    </pre>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">STMTDLY</dt>
  <dd class="It-tag">Warns that you have a statement with a delayed time in
      front of it, for example:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
    #100 $finish;
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    Ignoring this warning may make Verilator simulations differ from other
      simulators.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">SYMRSVDWORD</dt>
  <dd class="It-tag">Warning that a symbol matches a C++ reserved word and using
      this as a symbol name would result in odd C compiler errors. You may
      disable this warning, but the symbol will be renamed by Verilator to avoid
      the conflict.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">SYNCASYNCNET</dt>
  <dd class="It-tag">Warns that the specified net is used in at least two
      different always statements with posedge/negedges (i.e. a flop). One usage
      has the signal in the sensitivity list and body, probably as an async
      reset, and the other usage has the signal only in the body, probably as a
      sync reset. Mixing sync and async resets is usually a mistake. The warning
      may be disabled with a lint_off pragma around the net, or either flopped
      block.
    <div style="height: 1.00em;">&#x00A0;</div>
    Disabled by default as this is a code style warning; it will simulate
      correctly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">TASKNSVAR</dt>
  <dd class="It-tag">Error when a call to a task or function has a output from
      that task tied to a non-simple signal. Instead connect the task output to
      a temporary signal of the appropriate width, and use that signal to set
      the appropriate expression as the next statement. For example:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
      task foo; output sig; ... endtask
      always @* begin
           foo(bus_we_select_from[2]);   // Will get TASKNSVAR error
      end
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    Change this to:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
      reg foo_temp_out;
      always @* begin
           foo(foo_temp_out);
           bus_we_select_from[2] = foo_temp_out;
      end
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    Verilator doesn't do this conversion for you, as some more complicated cases
      would result in simulator mismatches.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">UNDRIVEN</dt>
  <dd class="It-tag">Warns that the specified signal is never sourced. Verilator
      is fairly liberal in the usage calculations; making a signal public, or
      loading only a single array element marks the entire signal as driven.
    <div style="height: 1.00em;">&#x00A0;</div>
    Disabled by default as this is a code style warning; it will simulate
      correctly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">UNOPT</dt>
  <dd class="It-tag">Warns that due to some construct, optimization of the
      specified signal or block is disabled. The construct should be cleaned up
      to improve runtime.
    <div style="height: 1.00em;">&#x00A0;</div>
    A less obvious case of this is when a module instantiates two submodules.
      Inside submodule A, signal I is input and signal O is output. Likewise in
      submodule B, signal O is an input and I is an output. A loop exists and a
      UNOPT warning will result if AI &amp; AO both come from and go to
      combinatorial blocks in both submodules, even if they are unrelated always
      blocks. This affects performance because Verilator would have to evaluate
      each submodule multiple times to stabilize the signals crossing between
      the modules.
    <div style="height: 1.00em;">&#x00A0;</div>
    Ignoring this warning will only slow simulations, it will simulate
      correctly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">UNOPTFLAT</dt>
  <dd class="It-tag">Warns that due to some construct, optimization of the
      specified signal is disabled. The signal specified includes a complete
      scope to the signal; it may be only one particular usage of a multiply
      instantiated block. The construct should be cleaned up to improve runtime;
      two times better performance may be possible by fixing these warnings.
    <div style="height: 1.00em;">&#x00A0;</div>
    Unlike the UNOPT warning, this occurs after netlist flattening, and
      indicates a more basic problem, as the less obvious case described under
      UNOPT does not apply.
    <div style="height: 1.00em;">&#x00A0;</div>
    Often UNOPTFLAT is caused by logic that isn't truly circular as viewed by
      synthesis which analyzes interconnection per-bit, but is circular to
      simulation which analyzes per-bus:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
      wire [2:0] x = {x[1:0],shift_in};
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    This statement needs to be evaluated multiple times, as a change in
      &quot;shift_in&quot; requires &quot;x&quot; to be computed 3 times before
      it becomes stable. This is because a change in &quot;x&quot; requires
      &quot;x&quot; itself to change value, which causes the warning.
    <div style="height: 1.00em;">&#x00A0;</div>
    For significantly better performance, split this into 2 separate signals:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
      wire [2:0] xout = {x[1:0],shift_in};
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    and change all receiving logic to instead receive &quot;xout&quot;.
      Alternatively, change it to
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
      wire [2:0] x = {xin[1:0],shift_in};
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    and change all driving logic to instead drive &quot;xin&quot;.
    <div style="height: 1.00em;">&#x00A0;</div>
    With this change this assignment needs to be evaluated only once. These sort
      of changes may also speed up your traditional event driven simulator, as
      it will result in fewer events per cycle.
    <div style="height: 1.00em;">&#x00A0;</div>
    The most complicated UNOPTFLAT path we've seen was due to low bits of a bus
      being generated from an always statement that consumed high bits of the
      same bus processed by another series of always blocks. The fix is the
      same; split it into two separate signals generated from each block.
    <div style="height: 1.00em;">&#x00A0;</div>
    The UNOPTFLAT warning may also be due to clock enables, identified from the
      reported path going through a clock gating cell. To fix these, use the
      clock_enable meta comment described above.
    <div style="height: 1.00em;">&#x00A0;</div>
    The UNOPTFLAT warning may also occur where outputs from a block of logic are
      independent, but occur in the same always block. To fix this, use the
      isolate_assignments meta comment described above.
    <div style="height: 1.00em;">&#x00A0;</div>
    To assist in resolving UNOPTFLAT, the option &quot;--report-unoptflat&quot;
      can be used, which will provide suggestions for variables that can be
      split up, and a graph of all the nodes connected in the loop. See the
      Arguments section for more details.
    <div style="height: 1.00em;">&#x00A0;</div>
    Ignoring this warning will only slow simulations, it will simulate
      correctly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">UNPACKED</dt>
  <dd class="It-tag">Warns that unpacked structs and unions are not supported.
    <div style="height: 1.00em;">&#x00A0;</div>
    Ignoring this warning will make Verilator treat the structure as packed,
      which may make Verilator simulations differ from other simulators.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">UNSIGNED</dt>
  <dd class="It-tag">Warns that you are comparing a unsigned value in a way that
      implies it is signed, for example &quot;X &lt; 0&quot; will always be true
      when X is unsigned.
    <div style="height: 1.00em;">&#x00A0;</div>
    Ignoring this warning will only suppress the lint check, it will simulate
      correctly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">UNUSED</dt>
  <dd class="It-tag">Warns that the specified signal is never sinked. Verilator
      is fairly liberal in the usage calculations; making a signal public, a
      signal matching --unused-regexp (&quot;*unused*&quot;) or accessing only a
      single array element marks the entire signal as used.
    <div style="height: 1.00em;">&#x00A0;</div>
    Disabled by default as this is a code style warning; it will simulate
      correctly.
    <div style="height: 1.00em;">&#x00A0;</div>
    A recommended style for unused nets is to put at the bottom of a file code
      similar to the following:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
    wire _unused_ok = &amp;{1'b0,
                        sig_not_used_a,
                        sig_not_used_yet_b,  // To be fixed
                        1'b0};
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    The reduction AND and constant zeros mean the net will always be zero, so
      won't use simulation time. The redundant leading and trailing zeros avoid
      syntax errors if there are no signals between them. The magic name
      &quot;unused&quot; (-unused-regexp) is recognized by Verilator and
      suppresses warnings; if using other lint tools, either teach to tool to
      ignore signals with &quot;unused&quot; in the name, or put the appropriate
      lint_off around the wire. Having unused signals in one place makes it easy
      to find what is unused, and reduces the number of lint_off pragmas,
      reducing bugs.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">USERINFO, USERWARN, USERERROR, USERFATAL</dt>
  <dd class="It-tag">A SystemVerilog elaboration-time assertion print was
      executed.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">VARHIDDEN</dt>
  <dd class="It-tag">Warns that a task, function, or begin/end block is
      declaring a variable by the same name as a variable in the upper level
      module or begin/end block (thus hiding the upper variable from being able
      to be used.) Rename the variable to avoid confusion when reading the code.
    <div style="height: 1.00em;">&#x00A0;</div>
    Disabled by default as this is a code style warning; it will simulate
      correctly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">WIDTH</dt>
  <dd class="It-tag">Warns that based on width rules of Verilog, two operands
      have different widths. Verilator generally can intuit the common usages of
      widths, and you shouldn't need to disable this message like you do with
      most lint programs. Generally other than simple mistakes, you have two
      solutions:
    <div style="height: 1.00em;">&#x00A0;</div>
    If it's a constant 0 that's 32 bits or less, simply leave it unwidthed.
      Verilator considers zero to be any width needed.
    <div style="height: 1.00em;">&#x00A0;</div>
    Concatenate leading zeros when doing arithmetic. In the statement
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
        wire [5:0] plus_one = from[5:0] + 6'd1 + carry[0];
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    The best fix, which clarifies intent and will also make all tools happy is:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
        wire [5:0] plus_one = from[5:0] + 6'd1 + {5'd0,carry[0]};
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    Ignoring this warning will only suppress the lint check, it will simulate
      correctly.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">WIDTHCONCAT</dt>
  <dd class="It-tag">Warns that based on width rules of Verilog, a concatenate
      or replication has an indeterminate width. In most cases this violates the
      Verilog rule that widths inside concatenates and replicates must be sized,
      and should be fixed in the code.
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
    wire [63:0] concat = {1,2};
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    An example where this is technically legal (though still bad form) is:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
    parameter PAR = 1;
    wire [63:0] concat = {PAR,PAR};
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    The correct fix is to either size the 1 (&quot;32'h1&quot;), or add the
      width to the parameter definition (&quot;parameter [31:0]&quot;), or add
      the width to the parameter usage (&quot;{PAR[31:0],PAR[31:0]}&quot;.</dd>
</dl>
<div class="Pp"></div>
The following describes the less obvious errors:
<dl class="Bl-tag">
  <dt class="It-tag">Internal Error</dt>
  <dd class="It-tag">This error should never occur first, though may occur if
      earlier warnings or error messages have corrupted the program. If there
      are no other warnings or errors, submit a bug report.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">Unsupported: ....</dt>
  <dd class="It-tag">This error indicates that you are using a Verilog language
      construct that is not yet supported in Verilator. See the Limitations
      chapter.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">Verilated model didn't converge</dt>
  <dd class="It-tag">Verilator sometimes has to evaluate combinatorial logic
      multiple times, usually around code where a UNOPTFLAT warning was issued,
      but disabled. For example:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
   always @ (a)  b=~a;
   always @ (b)  a=b
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    will toggle forever and thus the executable will give the didn't converge
      error to prevent an infinite loop.
    <div style="height: 1.00em;">&#x00A0;</div>
    To debug this, run Verilator with --profile-cfuncs. Run make on the
      generated files with &quot;OPT=-DVL_DEBUG&quot;. Then call
      <i>Verilated::debug</i>(1) in your main.cpp.
    <div style="height: 1.00em;">&#x00A0;</div>
    This will cause each change in a variable to print a message. Near the
      bottom you'll see the code and variable that causes the problem. For the
      program above:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
        CHANGE: filename.v:1: b
        CHANGE: filename.v:2: a
    </pre>
  </dd>
</dl>
<h1 class="Sh" title="Sh" id="FAQ/FREQUENTLY_ASKED_QUESTIONS"><a class="selflink" href="#FAQ/FREQUENTLY_ASKED_QUESTIONS">FAQ/FREQUENTLY
  ASKED QUESTIONS</a></h1>
<dl class="Bl-tag">
  <dt class="It-tag">Does it run under Windows?</dt>
  <dd class="It-tag">Yes, using Cygwin. Verilated output should also compile
      under Microsoft Visual C++ Version 7 or newer, but this is not tested by
      the author.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">Can you provide binaries?</dt>
  <dd class="It-tag">Verilator is available as a RPM for SuSE, Fedora, and
      perhaps other systems; this is done by porters and may slightly lag the
      primary distribution. If there isn't a binary build for your distribution,
      how about you set one up? Please contact the authors for assistance.
    <div style="height: 1.00em;">&#x00A0;</div>
    Note people sometimes request binaries when they are having problems with
      their C++ compiler. Alas, binaries won't help this, as in the end a fully
      working C++ compiler is required to compile the output of Verilator.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">How can it be faster than (name-the-simulator)?</dt>
  <dd class="It-tag">Generally, the implied part of the question is &quot;...
      with all of their manpower they can put into it.&quot;
    <div style="height: 1.00em;">&#x00A0;</div>
    Most commercial simulators have to be Verilog compliant, meaning event
      driven. This prevents them from being able to reorder blocks and make
      netlist-style optimizations, which are where most of the gains come from.
    <div style="height: 1.00em;">&#x00A0;</div>
    Non-compliance shouldn't be scary. Your synthesis program isn't compliant,
      so your simulator shouldn't have to be -- and Verilator is closer to the
      synthesis interpretation, so this is a good thing for getting working
      silicon.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">Will Verilator output remain under my own license?</dt>
  <dd class="It-tag">Yes, it's just like using GCC on your programs; this is why
      Verilator uses the &quot;GNU *Lesser* Public License Version 3&quot;
      instead of the more typical &quot;GNU Public License&quot;. See the
      licenses for details, but in brief, if you change Verilator itself or the
      header files Verilator includes, you must make the source code available
      under the GNU Lesser Public License. However, Verilator output (the
      Verilated code) only &quot;include&quot;s the licensed files, and so you
      are NOT required to release any output from Verilator.
    <div style="height: 1.00em;">&#x00A0;</div>
    You also have the option of using the Perl Artistic License, which again
      does not require you release your Verilog or generated code, and also
      allows you to modify Verilator for internal use without distributing the
      modified version. But please contribute back to the community!
    <div style="height: 1.00em;">&#x00A0;</div>
    One limit is that you cannot under either license release a commercial
      Verilog simulation product incorporating Verilator without making the
      source code available.
    <div style="height: 1.00em;">&#x00A0;</div>
    As is standard with Open Source, contributions back to Verilator will be
      placed under the Verilator copyright and LGPL/Artistic license. Small test
      cases will be released into the public domain so they can be used
      anywhere, large tests under the LGPL/Artistic, unless requested
    otherwise.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">Why is Verilation so slow?</dt>
  <dd class="It-tag">Verilator needs more memory than the resulting simulator
      will require, as Verilator creates internally all of the state of the
      resulting simulator in order to optimize it. If it takes more than a
      minute or so (and you're not using --debug since debug is disk bound), see
      if your machine is paging; most likely you need to run it on a machine
      with more memory. Verilator is a full 64-bit application and may use more
      than 4GB, but about 1GB is the maximum typically needed.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">How do I generate waveforms (traces) in C++?</dt>
  <dd class="It-tag">See the next question for tracing in SystemC mode.
    <div style="height: 1.00em;">&#x00A0;</div>
    Add the --trace switch to Verilator, and in your top level C code, call
      Verilated::traceEverOn(true). Then create a VerilatedVcdC object, and in
      your main loop call &quot;trace_object-&gt;dump(time)&quot; every time
      step, and finally call &quot;trace_object-&gt; <i>close()</i>&quot;. For
      an example, see below and the test_c/sim_main.cpp file of the
      distribution.
    <div style="height: 1.00em;">&#x00A0;</div>
    You also need to compile verilated_vcd_c.cpp and add it to your link,
      preferably by adding the dependencies in $(VK_GLOBAL_OBJS) to your
      Makefile's link rule. This is done for you if using the Verilator --exe
      flag.
    <div style="height: 1.00em;">&#x00A0;</div>
    Note you can also call -&gt;trace on multiple Verilated objects with the
      same trace file if you want all data to land in the same output file.
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
    #include &quot;verilated_vcd_c.h&quot;
    ...
    int main(int argc, char **argv, char **env) {
        ...
        Verilated::traceEverOn(true);
        VerilatedVcdC* tfp = new VerilatedVcdC;
        topp-&gt;trace (tfp, 99);
        tfp-&gt;open (&quot;obj_dir/t_trace_ena_cc/simx.vcd&quot;);
        ...
        while (sc_time_stamp() &lt; sim_time &amp;&amp; !Verilated::gotFinish()) {
            main_time += #;
            tfp-&gt;dump (main_time);
        }
        tfp-&gt;close();
    }
    </pre>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">How do I generate waveforms (traces) in SystemC?</dt>
  <dd class="It-tag">Add the --trace switch to Verilator, and in your top level
      C sc_main code, include verilated_vcd_sc.h. Then call
      Verilated::traceEverOn(true). Then create a VerilatedVcdSc object as you
      would create a normal SystemC trace file. For an example, see the call to
      VerilatedVcdSc in the test_sc/sc_main.cpp file of the distribution, and
      below.
    <div style="height: 1.00em;">&#x00A0;</div>
    Alternatively you may use the C++ trace mechanism described in the previous
      question, however the timescale and timeprecision will not inherited from
      your SystemC settings.
    <div style="height: 1.00em;">&#x00A0;</div>
    You also need to compile verilated_vcd_sc.cpp and verilated_vcd_c.cpp and
      add them to your link, preferably by adding the dependencies in
      $(VK_GLOBAL_OBJS) to your Makefile's link rule. This is done for you if
      using the Verilator --exe flag.
    <div style="height: 1.00em;">&#x00A0;</div>
    Note you can also call -&gt;trace on multiple Verilated objects with the
      same trace file if you want all data to land in the same output file.
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
    #include &quot;verilated_vcd_sc.h&quot;
    ...
    int main(int argc, char **argv, char **env) {
        ...
        Verilated::traceEverOn(true);
        VerilatedVcdSc* tfp = new VerilatedVcdSc;
        topp-&gt;trace (tfp, 99);
        tfp-&gt;open (&quot;obj_dir/t_trace_ena_cc/simx.vcd&quot;);
        ...
        sc_start(1);
        ...
        tfp-&gt;close();
    }
    </pre>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">How do I view waveforms (traces)?</dt>
  <dd class="It-tag">Verilator makes standard VCD (Value Change Dump) files.
      They are viewable with the public domain Dinotrace or GtkWave programs, or
      any of the many commercial offerings.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">How do I reduce the size of large waveform (trace)
    files?</dt>
  <dd class="It-tag">First, instead of calling VerilatedVcdC-&gt;open at the
      beginning of time, delay calling it until the time stamp where you want to
      tracing to begin. Likewise you can also call VerilatedVcdC-&gt;open before
      the end of time (perhaps a short period after you detect a verification
      error.)
    <div style="height: 1.00em;">&#x00A0;</div>
    Next, add /*verilator tracing_off*/ to any very low level modules you never
      want to trace (such as perhaps library cells). Finally, use the
      --trace-depth option to limit the depth of tracing, for example
      --trace-depth 1 to see only the top level signals.
    <div style="height: 1.00em;">&#x00A0;</div>
    Also be sure you write your trace files to a local disk, instead of to a
      network disk. Network disks are generally far slower.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">How do I do coverage analysis?</dt>
  <dd class="It-tag">Verilator supports both block (line) coverage and user
      inserted functional coverage.
    <div style="height: 1.00em;">&#x00A0;</div>
    First, run verilator with the --coverage option. If you're using your own
      makefile, compile the model with the GCC flag -DVM_COVERAGE (if using
      Verilator's, it will do this for you.)
    <div style="height: 1.00em;">&#x00A0;</div>
    At the end of your test, call VerilatedCov::write passing the name of the
      coverage data file (typically &quot;logs/coverage.dat&quot;).
    <div style="height: 1.00em;">&#x00A0;</div>
    Run each of your tests in different directories. Each test will create a
      logs/coverage.pl file.
    <div style="height: 1.00em;">&#x00A0;</div>
    After running all of your tests, verilator_coverage is executed.
      Verilator_coverage reads the logs/coverage.pl file(s), and creates an
      annotated source code listing showing code coverage details.
    <div style="height: 1.00em;">&#x00A0;</div>
    For an example, after running 'make test' in the Verilator distribution, see
      the test_sc/logs directory. Grep for lines starting with '%' to see what
      lines Verilator believes need more coverage.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">Where is the translate_off command? (How do I ignore a
    construct?)</dt>
  <dd class="It-tag">Translate on/off pragmas are generally a bad idea, as it's
      easy to have mismatched pairs, and you can't see what another tool sees by
      just preprocessing the code. Instead, use the preprocessor; Verilator
      defines the &quot;VERILATOR&quot; define for you, so just wrap the code in
      an ifndef region:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
   `ifndef VERILATOR
      Something_Verilator_Dislikes;
   `endif
    </pre>
  </dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">Why do I get &quot;unexpected `do'&quot; or
    &quot;unexpected `bit'&quot; errors?</dt>
  <dd class="It-tag">Do, bit, ref, return, and other words are now SystemVerilog
      keywords. You should change your code to not use them to insure it works
      with newer tools. Alternatively, surround them by the Verilog
      2005/SystemVerilog begin_keywords pragma to indicate Verilog 2001 code.
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
   `begin_keywords &quot;1364-2001&quot;
      integer bit; initial bit = 1;
   `end_keywords
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    If you want the whole file to be parsed as Verilog 2001, just create a file
      with
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
   `begin_keywords &quot;1364-2001&quot;
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    and add it before other Verilog files on the command line. (Note this will
      also change the default for --prefix, so if you're not using --prefix, you
      will now need to.)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">How do I prevent my assertions from firing during
    reset?</dt>
  <dd class="It-tag">Call Verilated::assertOn(false) before you first call the
      model, then turn it back on after reset. It defaults to true. When false,
      all assertions controlled by --assert are disabled.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">Why do I get &quot;undefined reference to
    `<i>sc_time_stamp()</i>'&quot;?</dt>
  <dd class="It-tag">In C++ (non SystemC) code you need to define this function
      so that the simulator knows the current time. See the &quot;CONNECTING TO
      C++&quot; examples.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">Why do I get &quot;undefined reference to `VL_RAND_RESET_I'
    or `Verilated::...'&quot;?</dt>
  <dd class="It-tag">You need to link your compiled Verilated code against the
      verilated.cpp file found in the include directory of the Verilator kit.
      This is one target in the $(VK_GLOBAL_OBJS) make variable, which should be
      part of your Makefile's link rule.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">Is the PLI supported?</dt>
  <dd class="It-tag">Only somewhat. More specifically, the common PLI-ish calls
      $display, $finish, $stop, $time, $write are converted to C++ equivalents.
      You can also use the &quot;import DPI&quot; SystemVerilog feature to call
      C code (see the chapter above). There is also limited VPI access to public
      signals.
    <div style="height: 1.00em;">&#x00A0;</div>
    If you want something more complex, since Verilator emits standard C++ code,
      you can simply write your own C++ routines that can access and modify
      signal values without needing any PLI interface code, and call it with
      $c(&quot;{any_c++_statement}&quot;).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">How do I make a Verilog module that contain a C++
    object?</dt>
  <dd class="It-tag">You need to add the object to the structure that Verilator
      creates, then use $c to call a method inside your object. The
      test_regress/t/t_extend_class files show an example of how to do
    this.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">How do I get faster build times?</dt>
  <dd class="It-tag">Between GCC 3.0 to 3.3, each compiled progressively slower,
      thus if you can use GCC 2.95, or GCC 3.4 you'll have faster builds. Two
      ways to cheat are to compile on parallel machines and avoid compilations
      altogether. See the --output-split option, and the web for the ccache,
      distcc and icecream packages. ccache will skip GCC runs between identical
      source builds, even across different users. You can use the OBJCACHE
      environment variable to use these CC wrappers.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">Why do so many files need to recompile when I add a
    signal?</dt>
  <dd class="It-tag">Adding a new signal requires the symbol table to be
      recompiled. Verilator uses one large symbol table, as that results in 2-3
      less assembly instructions for each signal access. This makes the
      execution time 10-15% faster, but can result in more compilations when
      something changes.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">How do I access functions/tasks in C?</dt>
  <dd class="It-tag">Use the SystemVerilog Direct Programming Interface. You
      write a Verilog function or task with input/outputs that match what you
      want to call in with C. Then mark that function as an external function.
      See the DPI chapter in the manual.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">How do I access signals in C?</dt>
  <dd class="It-tag">The best thing is to make a SystemVerilog &quot;export DPI
      task&quot; or function that accesses that signal, as described in the DPI
      chapter in the manual and DPI tutorials on the web. This will allow
      Verilator to better optimize the model and should be portable across
      simulators.
    <div style="height: 1.00em;">&#x00A0;</div>
    If you really want raw access to the signals, declare the signals you will
      be accessing with a /*verilator public*/ comment before the closing
      semicolon. Then scope into the C++ class to read the value of the signal,
      as you would any other member variable.
    <div style="height: 1.00em;">&#x00A0;</div>
    Signals are the smallest of 8-bit chars, 16-bit shorts, 32-bit longs, or
      64-bit long longs that fits the width of the signal. Generally, you can
      use just uint32_t's for 1 to 32 bits, or vluint64_t for 1 to 64 bits, and
      the compiler will properly up-convert smaller entities.
    <div style="height: 1.00em;">&#x00A0;</div>
    Signals wider than 64 bits are stored as an array of 32-bit uint32_t's. Thus
      to read bits 31:0, access signal[0], and for bits 63:32, access signal[1].
      Unused bits (for example bit numbers 65-96 of a 65-bit vector) will always
      be zero. if you change the value you must make sure to pack zeros in the
      unused bits or core-dumps may result. (Because Verilator strips array
      bound checks where it believes them to be unnecessary.)
    <div style="height: 1.00em;">&#x00A0;</div>
    In the SYSTEMC example above, if you had in our.v:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
    input clk /*verilator public*/;
    // Note the placement of the semicolon above
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    From the sc_main.cpp file, you'd then:
    <div style="height: 1.00em;">&#x00A0;</div>
    <pre>
    #include &quot;Vour.h&quot;
    #include &quot;Vour_our.h&quot;
    cout &lt;&lt; &quot;clock is &quot; &lt;&lt; top-&gt;v-&gt;clk &lt;&lt; endl;
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
    In this example, clk is a bool you can read or set as any other variable.
      The value of normal signals may be set, though clocks shouldn't be changed
      by your code or you'll get strange results.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">Should a module be in Verilog or SystemC?</dt>
  <dd class="It-tag">Sometimes there is a block that just interconnects cells,
      and have a choice as to if you write it in Verilog or SystemC. Everything
      else being equal, best performance is when Verilator sees all of the
      design. So, look at the hierarchy of your design, labeling cells as to if
      they are SystemC or Verilog. Then:
    <div style="height: 1.00em;">&#x00A0;</div>
    A module with only SystemC cells below must be SystemC.
    <div style="height: 1.00em;">&#x00A0;</div>
    A module with a mix of Verilog and SystemC cells below must be SystemC. (As
      Verilator cannot connect to lower-level SystemC cells.)
    <div style="height: 1.00em;">&#x00A0;</div>
    A module with only Verilog cells below can be either, but for best
      performance should be Verilog. (The exception is if you have a design that
      is instantiated many times; in this case Verilating one of the lower
      modules and instantiating that Verilated cells multiple times into a
      SystemC module *may* be faster.)</dd>
</dl>
<h1 class="Sh" title="Sh" id="BUGS"><a class="selflink" href="#BUGS">BUGS</a></h1>
First, check the the coding limitations section.
<div class="Pp"></div>
Next, try the --debug switch. This will enable additional internal assertions,
  and may help identify the problem.
<div class="Pp"></div>
Finally, reduce your code to the smallest possible routine that exhibits the
  bug. Even better, create a test in the test_regress/t directory, as follows:
<div class="Pp"></div>
<pre>
    cd test_regress
    cp -p t/t_EXAMPLE.pl t/t_BUG.pl
    cp -p t/t_EXAMPLE.v t/t_BUG.v
</pre>
<div class="Pp"></div>
There are many hits on how to write a good test in the driver.pl documentation
  which can be seen by running:
<div class="Pp"></div>
<pre>
    cd $VERILATOR_ROOT  # Need the original distribution kit
    test_regress/driver.pl --help
</pre>
<div class="Pp"></div>
Edit t/t_BUG.pl to suit your example; you can do anything you want in the
  Verilog code there; just make sure it retains the single clk input and no
  outputs. Now, the following should fail:
<div class="Pp"></div>
<pre>
    cd $VERILATOR_ROOT  # Need the original distribution kit
    cd test_regress
    t/t_BUG.pl  # Run on Verilator
    t/t_BUG.pl --debug # Run on Verilator, passing --debug to Verilator
    t/t_BUG.pl --vcs  # Run on a commercial simulator
    t/t_BUG.pl --nc|--iv|--ghdl  # Likewise on other simulators
</pre>
<div class="Pp"></div>
The test driver accepts a number of options, many of which mirror the main
  Verilator option. For example the previous test could have been run with
  debugging enabled. The full set of test options can be seen by running
  driver.pl --help as shown above.
<div class="Pp"></div>
Finally, report the bug using the bug tracker at
  &lt;http://www.veripool.org/verilator&gt;. The bug will become publicly
  visible; if this is unacceptable, mail the bug report to
  &quot;wsnyder@wsnyder.org&quot;.
<h1 class="Sh" title="Sh" id="HISTORY"><a class="selflink" href="#HISTORY">HISTORY</a></h1>
Verilator was conceived in 1994 by Paul Wasson at the Core Logic Group at
  Digital Equipment Corporation. The Verilog code that was converted to C was
  then merged with a C based CPU model of the Alpha processor and simulated in a
  C based environment called CCLI.
<div class="Pp"></div>
In 1995 Verilator started being used also for Multimedia and Network Processor
  development inside Digital. Duane Galbi took over active development of
  Verilator, and added several performance enhancements. CCLI was still being
  used as the shell.
<div class="Pp"></div>
In 1998, through the efforts of existing DECies, mainly Duane Galbi, Digital
  graciously agreed to release the source code. (Subject to the code not being
  resold, which is compatible with the GNU Public License.)
<div class="Pp"></div>
In 2001, Wilson Snyder took the kit, and added a SystemC mode, and called it
  Verilator2. This was the first packaged public release.
<div class="Pp"></div>
In 2002, Wilson Snyder created Verilator3 by rewriting Verilator from scratch in
  C++. This added many optimizations, yielding about a 2-5x performance gain.
<div class="Pp"></div>
In 2009, major SystemVerilog and DPI language support was added.
<div class="Pp"></div>
Currently, various language features and performance enhancements are added as
  the need arises. Verilator is now about 3x faster than in 2002, and is faster
  than many popular commercial simulators.
<h1 class="Sh" title="Sh" id="AUTHORS"><a class="selflink" href="#AUTHORS">AUTHORS</a></h1>
When possible, please instead report bugs to &lt;http://www.veripool.org/&gt;.
<div class="Pp"></div>
Wilson Snyder &lt;wsnyder@wsnyder.org&gt;
<div class="Pp"></div>
Major concepts by Paul Wasson, Duane Galbi and Jie Xu.
<h1 class="Sh" title="Sh" id="CONTRIBUTORS"><a class="selflink" href="#CONTRIBUTORS">CONTRIBUTORS</a></h1>
Many people have provided ideas and other assistance with Verilator.
<div class="Pp"></div>
The major corporate sponsors of Verilator, by providing significant
  contributions of time or funds include include Atmel Corporation, Cavium Inc.,
  Compaq Corporation, Digital Equipment Corporation, Embecosm Ltd., Hicamp
  Systems, Intel Corporation, Mindspeed Technologies Inc., MicroTune Inc.,
  picoChip Designs Ltd., Sun Microsystems Inc., Nauticus Networks Inc., and
  SiCortex Inc.
<div class="Pp"></div>
The people who have contributed major functionality are Byron Bradley, Jeremy
  Bennett, Jie Xu, Lane Brooks, Duane Galbi, Paul Wasson, and Wilson Snyder.
  Major testers include Jeff Dutton, Jonathon Donaldson, Ralf Karge, David
  Hewson, Iztok Jeras, Wim Michiels, Alex Solomatnikov, Sebastien Van
  Cauwenberghe, Gene Weber, and Clifford Wolf.
<div class="Pp"></div>
Some of the people who have provided ideas and feedback for Verilator include:
  Yves Mathieu, David Addison, Nikana Anastasiadis, Hans Van Antwerpen, Vasu
  Arasanipalai, Jens Arm, Sharad Bagri, Andrew Bardsley, Geoff Barrett, J
  Baxter, Julius Baxter, Jeremy Bennett, Michael Berman, David Binderman, David
  Black, Daniel Bone, Gregg Bouchard, Christopher Boumenot, Nick Bowler, Byron
  Bradley, Bryan Brady, Charlie Brej, Lane Brooks, John Brownlee, Jeff Bush,
  Lawrence Butcher, Ted Campbell, Chris Candler, Lauren Carlson, Donal Casey,
  Terry Chen, Robert A. Clark, Allan Cochrane, Gunter Dannoritzer, Ashutosh Das,
  Bernard Deadman, Mike Denio, John Deroo, Philip Derrick, John Dickol, R. Diez,
  Ruben Diez, Danny Ding, Ivan Djordjevic, Jonathon Donaldson, Alex Duller, Jeff
  Dutton, Chandan Egbert, Joe Eiler, Ahmed El-Mahmoudy, Robert Farrell, Eugen
  Fekete, Fabrizio Ferrandi, Andrea Foletto, Bob Fredieu, Christian Gelinek,
  Glen Gibb, Shankar Giri, Sam Gladstone, Amir Gonnen, Chitlesh Goorah, Neil
  Hamilton, Junji Hashimoto, Thomas Hawkins, David Hewson, Hiroki Honda, Alex
  Hornung, Jae Hossell, Ben Jackson, Krzysztof Jankowski, HyungKi Jeong, Iztok
  Jeras, James Johnson, Christophe Joly, Franck Jullien, Mike Kagen, Kaalia
  Kahn, Guy-Armand Kamendje, Vasu Kandadi, Patricio Kaplan, Ralf Karge, Dan
  Katz, Sol Katzman, Jonathan Kimmitt, Sobhan Klnv, Gernot Koch, Soon Koh, Steve
  Kolecki, Brett Koonce, Wojciech Koszek, Varun Koyyalagunta, David Kravitz,
  Roland Kruse, Ed Lander, Steve Lang, Stephane Laurent, Walter Lavino,
  Christian Leber, Igor Lesik, John Li, Eivind Liland, Charlie Lind, Andrew
  Ling, Paul Liu, Derek Lockhart, Arthur Low, Stefan Ludwig, Dan Lussier, Fred
  Ma, Duraid Madina, Mark Marshall, Jason McMullan, Wim Michiels, Wai Sum Mong,
  Sean Moore, Dennis Muhlestein, John Murphy, Richard Myers, Dimitris Nalbantis,
  Bob Newgard, Cong Van Nguyen, Paul Nitza, Pete Nixon, Lisa Noack, Mark Nodine,
  Andreas Olofsson, Brad Parker, David Pierce, Dominic Plunkett, David Poole,
  Rich Porter, Niranjan Prabhu, Usha Priyadharshini, Mark Jackson Pulver,
  Prateek Puri, Chris Randall, Frederic Requin, Alberto Del Rio, Oleg Rodionov,
  Jan Egil Ruud, John Sanguinetti, Salman Sheikh, Mike Shinkarovsky, Rafael
  Shirakawa, Jeffrey Short, Rodney Sinclair, Steven Slatter, Brian Small, Wilson
  Snyder, Alex Solomatnikov, Art Stamness, John Stevenson, Todd Strader, John
  Stroebel, Emerson Suguimoto, Gene Sullivan, Renga Sundararajan, Yutetsu
  Takatsukasa, Peter Tengstrand, Stefan Thiede, Gary Thomas, Kevin Thompson,
  Mike Thyer, Steve Tong, Holger Waechtler, Stefan Wallentowitz, Shawn Wang,
  Greg Waters, Thomas Watts, Eugene Weber, David Welch, Leon Wildman, Gerald
  Williams, Trevor Williams, Jeff Winston, Joshua Wise, Clifford Wolf, Johan
  Wouters, Ding Xiaoliang, Jie Xu, and Amir Yazdanbakhsh.
<div class="Pp"></div>
Thanks to them, and all those we've missed including above.
<h1 class="Sh" title="Sh" id="DISTRIBUTION"><a class="selflink" href="#DISTRIBUTION">DISTRIBUTION</a></h1>
The latest version is available from &lt;http://www.veripool.org/&gt;.
<div class="Pp"></div>
Copyright 2003-2016 by Wilson Snyder. Verilator is free software; you can
  redistribute it and/or modify the Verilator internals under the terms of
  either the GNU Lesser General Public License Version 3 or the Perl Artistic
  License Version 2.0.
<h1 class="Sh" title="Sh" id="SEE_ALSO"><a class="selflink" href="#SEE_ALSO">SEE
  ALSO</a></h1>
verilator_coverage, verilator_profcfunc, make,
<div class="Pp"></div>
&quot;verilator --help&quot; which is the source for this document,
<div class="Pp"></div>
and internals.txt in the distribution.</div>
<table class="foot">
  <tr>
    <td class="foot-date">2016-11-19</td>
    <td class="foot-os">perl v5.24.1</td>
  </tr>
</table>
</body>
</html>
