
ServoDrive.elf:     file format elf32-littlenios2
ServoDrive.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00010020

Program Header:
    LOAD off    0x00001000 vaddr 0x00010000 paddr 0x00010000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00010020 paddr 0x00010020 align 2**12
         filesz 0x00003c60 memsz 0x00003c60 flags r-x
    LOAD off    0x00004c80 vaddr 0x00013c80 paddr 0x000142bc align 2**12
         filesz 0x0000063c memsz 0x0000063c flags rw-
    LOAD off    0x000058f8 vaddr 0x000148f8 paddr 0x000148f8 align 2**12
         filesz 0x00000000 memsz 0x00000010 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00010000  00010000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000000  00010020  00010020  000052bc  2**0
                  CONTENTS
  2 .text         00003b28  00010020  00010020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000138  00013b48  00013b48  00004b48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       0000063c  00013c80  000142bc  00004c80  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000010  000148f8  000148f8  000058f8  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory2_0 00000000  00014908  00014908  000052bc  2**0
                  CONTENTS
  7 .comment      00000039  00000000  00000000  000052bc  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 000005e8  00000000  00000000  000052f8  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00007813  00000000  00000000  000058e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000029e1  00000000  00000000  0000d0f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00002c34  00000000  00000000  0000fad4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000ac0  00000000  00000000  00012708  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00001891  00000000  00000000  000131c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000411a  00000000  00000000  00014a59  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000040  00000000  00000000  00018b74  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000728  00000000  00000000  00018bb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0001acfa  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000c  00000000  00000000  0001acfd  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0001ad09  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0001ad0a  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  0001ad0b  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  0001ad0f  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  0001ad13  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   0000000b  00000000  00000000  0001ad17  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    0000000b  00000000  00000000  0001ad22  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   0000000b  00000000  00000000  0001ad2d  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000007  00000000  00000000  0001ad38  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000021  00000000  00000000  0001ad3f  2**0
                  CONTENTS, READONLY
 29 .sopcinfo     0007868d  00000000  00000000  0001ad60  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00010000 l    d  .entry	00000000 .entry
00010020 l    d  .exceptions	00000000 .exceptions
00010020 l    d  .text	00000000 .text
00013b48 l    d  .rodata	00000000 .rodata
00013c80 l    d  .rwdata	00000000 .rwdata
000148f8 l    d  .bss	00000000 .bss
00014908 l    d  .onchip_memory2_0	00000000 .onchip_memory2_0
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../ServoDrive_bsp//obj/HAL/src/crt0.o
00010058 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 Servo.c
00014278 l     O .rwdata	00000004 tFallFET
0001427c l     O .rwdata	00000004 tFallDriver
00014280 l     O .rwdata	00000004 tDelayMatchDriver
00014284 l     O .rwdata	00000004 tSafety
00014288 l     O .rwdata	00000004 deadtime_ns
0001428c l     O .rwdata	00000004 deadtimeint
00014290 l     O .rwdata	00000004 PWMHalfPeriod
00014294 l     O .rwdata	00000004 two_by_sqrt3.2311
00014298 l     O .rwdata	00000004 one_by_sqrt3.2310
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 addsf3.c
00000000 l    df *ABS*	00000000 gesf2.c
00000000 l    df *ABS*	00000000 mulsf3.c
00000000 l    df *ABS*	00000000 subsf3.c
00000000 l    df *ABS*	00000000 fixsfsi.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 truncdfsf2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 alt_load.c
000125f8 l     F .text	00000064 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00012784 l     F .text	00000038 alt_dev_reg
00013c80 l     O .rwdata	0000002c jtag_uart_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
00012bb0 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00012cec l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00012d18 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00012edc l     F .text	000000e0 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
00013034 l     F .text	00000050 alt_get_errno
00013084 l     F .text	000000f4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
00013e54 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00013a00 l     F .text	00000070 udivmodsi4
00000000 l    df *ABS*	00000000 alt_exit.c
000126dc g     F .text	00000078 alt_main
000142bc g       *ABS*	00000000 __flash_rwdata_start
0001005c g     F .text	000007cc SVM
000118b8 g     F .text	00000070 .hidden __fixsfsi
00013354 g     F .text	00000020 altera_nios2_gen2_irq_init
00000000  w      *UND*	00000000 __errno
00010000 g     F .entry	0000000c __reset
00010020 g       *ABS*	00000000 __flash_exceptions_start
00014904 g     O .bss	00000004 errno
000148fc g     O .bss	00000004 alt_argv
0001c278 g       *ABS*	00000000 _gp
00012754 g     F .text	00000030 usleep
000113f0 g     F .text	000004c8 .hidden __subsf3
00013cd4 g     O .rwdata	00000180 alt_fd_list
00013374 g     F .text	00000090 alt_find_dev
00012298 g     F .text	000000d0 .hidden __floatsidf
00012fbc g     F .text	00000078 alt_io_redirect
00013b48 g       *ABS*	00000000 __DTOR_END__
000128e4 g     F .text	000000e4 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
00010000 g       *ABS*	00000000 __alt_mem_onchip_memory2_0
00013b04 g     F .text	00000008 .hidden __udivsi3
000142ac g     O .rwdata	00000004 alt_max_fd
000142b4 g     O .rwdata	00000004 _global_impure_ptr
00014908 g       *ABS*	00000000 __bss_end
00013cac g     O .rwdata	00000028 alt_dev_null
00012cd0 g     F .text	0000001c alt_dcache_flush_all
000142bc g       *ABS*	00000000 __ram_rwdata_end
000142a4 g     O .rwdata	00000008 alt_dev_list
00010ee0 g     F .text	000000b4 .hidden __gtsf2
00013c80 g       *ABS*	00000000 __ram_rodata_end
00013b0c g     F .text	00000008 .hidden __umodsi3
00014908 g       *ABS*	00000000 end
00013b48 g       *ABS*	00000000 __CTOR_LIST__
00020000 g       *ABS*	00000000 __alt_stack_pointer
00012524 g     F .text	000000ac .hidden __clzsi2
000129c8 g     F .text	00000094 altera_avalon_jtag_uart_write
0001385c g     F .text	000001a4 __call_exitprocs
00010020 g     F .text	0000003c _start
000127f0 g     F .text	00000034 alt_sys_init
00011928 g     F .text	00000170 .hidden __floatsisf
00013740 g     F .text	0000011c __register_exitproc
000125d0 g     F .text	00000028 .hidden __mulsi3
00013c80 g       *ABS*	00000000 __ram_rwdata_start
00013b48 g       *ABS*	00000000 __ram_rodata_start
00012824 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
00013518 g     F .text	000000d4 alt_get_fd
00012a5c g     F .text	00000154 alt_busy_sleep
00013638 g     F .text	0000007c memcmp
00014908 g       *ABS*	00000000 __alt_stack_base
00011a98 g     F .text	00000800 .hidden __muldf3
00013404 g     F .text	00000114 alt_find_file
00012d68 g     F .text	000000a0 alt_dev_llist_insert
000148f8 g       *ABS*	00000000 __bss_start
00010828 g     F .text	00000190 main
00014900 g     O .bss	00000004 alt_envp
00012884 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00012368 g     F .text	000001bc .hidden __truncdfsf2
000142b0 g     O .rwdata	00000004 alt_errno
00013a70 g     F .text	00000048 .hidden __divsi3
00013b48 g       *ABS*	00000000 __CTOR_END__
00010f94 g     F .text	0000045c .hidden __mulsf3
00013b48 g       *ABS*	00000000 __flash_rodata_start
00013b48 g       *ABS*	00000000 __DTOR_LIST__
000127bc g     F .text	00000034 alt_irq_init
000132d4 g     F .text	00000080 alt_release_fd
00013b48 g     O .rodata	00000100 .hidden __clz_tab
000135ec g     F .text	00000014 atexit
00010ee0 g     F .text	000000b4 .hidden __gesf2
000142b8 g     O .rwdata	00000004 _impure_ptr
000148f8 g     O .bss	00000004 alt_argc
00012e64 g     F .text	0000005c _do_dtors
0001429c g     O .rwdata	00000008 alt_fs_list
00010020 g       *ABS*	00000000 __ram_exceptions_start
000142bc g       *ABS*	00000000 _edata
00014908 g       *ABS*	00000000 _end
00010020 g       *ABS*	00000000 __ram_exceptions_end
00013600 g     F .text	00000038 exit
00013ab8 g     F .text	0000004c .hidden __modsi3
00020000 g       *ABS*	00000000 __alt_data_end
000109b8 g     F .text	00000070 .hidden __fixunssfsi
00013b14 g     F .text	00000034 _exit
000136b4 g     F .text	0000008c strlen
00013178 g     F .text	0000015c open
00012ec0 g     F .text	0000001c alt_icache_flush_all
00012e08 g     F .text	0000005c _do_ctors
00012c00 g     F .text	000000d0 close
00010a28 g     F .text	000004b8 .hidden __addsf3
0001265c g     F .text	00000080 alt_load
00000000  w      *UND*	00000000 free



Disassembly of section .entry:

00010000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
   10000:	00400074 	movhi	at,1
    ori r1, r1, %lo(_start)
   10004:	08400814 	ori	at,at,32
    jmp r1
   10008:	0800683a 	jmp	at
	...

Disassembly of section .text:

00010020 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
   10020:	06c000b4 	movhi	sp,2
    ori sp, sp, %lo(__alt_stack_pointer)
   10024:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
   10028:	06800074 	movhi	gp,1
    ori gp, gp, %lo(_gp)
   1002c:	d6b09e14 	ori	gp,gp,49784
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
   10030:	00800074 	movhi	r2,1
    ori r2, r2, %lo(__bss_start)
   10034:	10923e14 	ori	r2,r2,18680

    movhi r3, %hi(__bss_end)
   10038:	00c00074 	movhi	r3,1
    ori r3, r3, %lo(__bss_end)
   1003c:	18d24214 	ori	r3,r3,18696

    beq r2, r3, 1f
   10040:	10c00326 	beq	r2,r3,10050 <_start+0x30>

0:
    stw zero, (r2)
   10044:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
   10048:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
   1004c:	10fffd36 	bltu	r2,r3,10044 <__alt_data_end+0xffff0044>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
   10050:	001265c0 	call	1265c <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
   10054:	00126dc0 	call	126dc <alt_main>

00010058 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
   10058:	003fff06 	br	10058 <__alt_data_end+0xffff0058>

0001005c <SVM>:
static const int deadtimeint = 10;//50000000.0f * deadtime_ns * 1e-9f;

static const int PWMHalfPeriod = 50000000/16000;

// Magnitude must not be larger than sqrt(3)/2, or 0.866
void SVM(float alpha, float beta, uint32_t* tAout, uint32_t* tBout, uint32_t* tCout){
   1005c:	deffe904 	addi	sp,sp,-92
   10060:	dfc01615 	stw	ra,88(sp)
   10064:	df001515 	stw	fp,84(sp)
   10068:	dc001415 	stw	r16,80(sp)
   1006c:	df001504 	addi	fp,sp,84
   10070:	e13ffb15 	stw	r4,-20(fp)
   10074:	e17ffc15 	stw	r5,-16(fp)
   10078:	e1bffd15 	stw	r6,-12(fp)
   1007c:	e1fffe15 	stw	r7,-8(fp)
	static const float one_by_sqrt3 = 0.57735026919f;
	static const float two_by_sqrt3 = 1.15470053838f;

	uint32_t Sextant;

	if (beta >= 0.0f)
   10080:	e13ffc17 	ldw	r4,-16(fp)
   10084:	000b883a 	mov	r5,zero
   10088:	0010ee00 	call	10ee0 <__gesf2>
   1008c:	10002716 	blt	r2,zero,1012c <SVM+0xd0>
	{
		if (alpha >= 0.0f)
   10090:	e13ffb17 	ldw	r4,-20(fp)
   10094:	000b883a 	mov	r5,zero
   10098:	0010ee00 	call	10ee0 <__gesf2>
   1009c:	10001116 	blt	r2,zero,100e4 <SVM+0x88>
		{
			//quadrant I
			if (one_by_sqrt3 * beta > alpha)
   100a0:	008fc534 	movhi	r2,16148
   100a4:	10b34e84 	addi	r2,r2,-12998
   100a8:	1009883a 	mov	r4,r2
   100ac:	e17ffc17 	ldw	r5,-16(fp)
   100b0:	0010f940 	call	10f94 <__mulsf3>
   100b4:	1007883a 	mov	r3,r2
   100b8:	1805883a 	mov	r2,r3
   100bc:	1009883a 	mov	r4,r2
   100c0:	e17ffb17 	ldw	r5,-20(fp)
   100c4:	0010ee00 	call	10ee0 <__gesf2>
   100c8:	0080030e 	bge	zero,r2,100d8 <SVM+0x7c>
				Sextant = 2;
   100cc:	00800084 	movi	r2,2
   100d0:	e0bfeb15 	stw	r2,-84(fp)
   100d4:	00003b06 	br	101c4 <SVM+0x168>
			else
				Sextant = 1;
   100d8:	00800044 	movi	r2,1
   100dc:	e0bfeb15 	stw	r2,-84(fp)
   100e0:	00003806 	br	101c4 <SVM+0x168>

		} else {
			//quadrant II
			if (-one_by_sqrt3 * beta > alpha)
   100e4:	008fc534 	movhi	r2,16148
   100e8:	10b34e84 	addi	r2,r2,-12998
   100ec:	10a0003c 	xorhi	r2,r2,32768
   100f0:	1009883a 	mov	r4,r2
   100f4:	e17ffc17 	ldw	r5,-16(fp)
   100f8:	0010f940 	call	10f94 <__mulsf3>
   100fc:	1007883a 	mov	r3,r2
   10100:	1805883a 	mov	r2,r3
   10104:	1009883a 	mov	r4,r2
   10108:	e17ffb17 	ldw	r5,-20(fp)
   1010c:	0010ee00 	call	10ee0 <__gesf2>
   10110:	0080030e 	bge	zero,r2,10120 <SVM+0xc4>
				Sextant = 3;
   10114:	008000c4 	movi	r2,3
   10118:	e0bfeb15 	stw	r2,-84(fp)
   1011c:	00002906 	br	101c4 <SVM+0x168>
			else
				Sextant = 2;
   10120:	00800084 	movi	r2,2
   10124:	e0bfeb15 	stw	r2,-84(fp)
   10128:	00002606 	br	101c4 <SVM+0x168>
		}
	} else {
		if (alpha >= 0.0f)
   1012c:	e13ffb17 	ldw	r4,-20(fp)
   10130:	000b883a 	mov	r5,zero
   10134:	0010ee00 	call	10ee0 <__gesf2>
   10138:	10001216 	blt	r2,zero,10184 <SVM+0x128>
		{
			//quadrant IV
			if (-one_by_sqrt3 * beta > alpha)
   1013c:	008fc534 	movhi	r2,16148
   10140:	10b34e84 	addi	r2,r2,-12998
   10144:	10a0003c 	xorhi	r2,r2,32768
   10148:	1009883a 	mov	r4,r2
   1014c:	e17ffc17 	ldw	r5,-16(fp)
   10150:	0010f940 	call	10f94 <__mulsf3>
   10154:	1007883a 	mov	r3,r2
   10158:	1805883a 	mov	r2,r3
   1015c:	1009883a 	mov	r4,r2
   10160:	e17ffb17 	ldw	r5,-20(fp)
   10164:	0010ee00 	call	10ee0 <__gesf2>
   10168:	0080030e 	bge	zero,r2,10178 <SVM+0x11c>
				Sextant = 5;
   1016c:	00800144 	movi	r2,5
   10170:	e0bfeb15 	stw	r2,-84(fp)
   10174:	00001306 	br	101c4 <SVM+0x168>
			else
				Sextant = 6;
   10178:	00800184 	movi	r2,6
   1017c:	e0bfeb15 	stw	r2,-84(fp)
   10180:	00001006 	br	101c4 <SVM+0x168>
		} else {
			//quadrant III
			if (one_by_sqrt3 * beta > alpha)
   10184:	008fc534 	movhi	r2,16148
   10188:	10b34e84 	addi	r2,r2,-12998
   1018c:	1009883a 	mov	r4,r2
   10190:	e17ffc17 	ldw	r5,-16(fp)
   10194:	0010f940 	call	10f94 <__mulsf3>
   10198:	1007883a 	mov	r3,r2
   1019c:	1805883a 	mov	r2,r3
   101a0:	1009883a 	mov	r4,r2
   101a4:	e17ffb17 	ldw	r5,-20(fp)
   101a8:	0010ee00 	call	10ee0 <__gesf2>
   101ac:	0080030e 	bge	zero,r2,101bc <SVM+0x160>
				Sextant = 4;
   101b0:	00800104 	movi	r2,4
   101b4:	e0bfeb15 	stw	r2,-84(fp)
   101b8:	00000206 	br	101c4 <SVM+0x168>
			else
				Sextant = 5;
   101bc:	00800144 	movi	r2,5
   101c0:	e0bfeb15 	stw	r2,-84(fp)
	}

	// PWM timings
	uint32_t tA, tB, tC;

	switch (Sextant) {
   101c4:	e0bfeb17 	ldw	r2,-84(fp)
   101c8:	108001e8 	cmpgeui	r2,r2,7
   101cc:	1001871e 	bne	r2,zero,107ec <SVM+0x790>
   101d0:	e0bfeb17 	ldw	r2,-84(fp)
   101d4:	1085883a 	add	r2,r2,r2
   101d8:	1087883a 	add	r3,r2,r2
   101dc:	00800074 	movhi	r2,1
   101e0:	10807c04 	addi	r2,r2,496
   101e4:	1885883a 	add	r2,r3,r2
   101e8:	10800017 	ldw	r2,0(r2)
   101ec:	1000683a 	jmp	r2
   101f0:	000107ec 	andhi	zero,zero,1055
   101f4:	0001020c 	andi	zero,zero,1032
   101f8:	000102fc 	xorhi	zero,zero,1035
   101fc:	00010400 	call	1040 <__reset-0xefc0>
   10200:	000104f8 	rdprs	zero,zero,1043
   10204:	000105ec 	andhi	zero,zero,1047
   10208:	000106f8 	rdprs	zero,zero,1051

		// sextant 1-2
		case 1:
		{
			// Vector on-times
			uint32_t t1 = (alpha - one_by_sqrt3 * beta) * PWMHalfPeriod;
   1020c:	008fc534 	movhi	r2,16148
   10210:	10b34e84 	addi	r2,r2,-12998
   10214:	1009883a 	mov	r4,r2
   10218:	e17ffc17 	ldw	r5,-16(fp)
   1021c:	0010f940 	call	10f94 <__mulsf3>
   10220:	1007883a 	mov	r3,r2
   10224:	1805883a 	mov	r2,r3
   10228:	e13ffb17 	ldw	r4,-20(fp)
   1022c:	100b883a 	mov	r5,r2
   10230:	00113f00 	call	113f0 <__subsf3>
   10234:	1007883a 	mov	r3,r2
   10238:	1821883a 	mov	r16,r3
   1023c:	00830d44 	movi	r2,3125
   10240:	1009883a 	mov	r4,r2
   10244:	00119280 	call	11928 <__floatsisf>
   10248:	1007883a 	mov	r3,r2
   1024c:	8009883a 	mov	r4,r16
   10250:	180b883a 	mov	r5,r3
   10254:	0010f940 	call	10f94 <__mulsf3>
   10258:	1007883a 	mov	r3,r2
   1025c:	1805883a 	mov	r2,r3
   10260:	1009883a 	mov	r4,r2
   10264:	00109b80 	call	109b8 <__fixunssfsi>
   10268:	e0bfef15 	stw	r2,-68(fp)
			uint32_t t2 = (two_by_sqrt3 * beta) * PWMHalfPeriod;
   1026c:	008fe534 	movhi	r2,16276
   10270:	10b34e84 	addi	r2,r2,-12998
   10274:	1009883a 	mov	r4,r2
   10278:	e17ffc17 	ldw	r5,-16(fp)
   1027c:	0010f940 	call	10f94 <__mulsf3>
   10280:	1007883a 	mov	r3,r2
   10284:	1821883a 	mov	r16,r3
   10288:	00830d44 	movi	r2,3125
   1028c:	1009883a 	mov	r4,r2
   10290:	00119280 	call	11928 <__floatsisf>
   10294:	1007883a 	mov	r3,r2
   10298:	8009883a 	mov	r4,r16
   1029c:	180b883a 	mov	r5,r3
   102a0:	0010f940 	call	10f94 <__mulsf3>
   102a4:	1007883a 	mov	r3,r2
   102a8:	1805883a 	mov	r2,r3
   102ac:	1009883a 	mov	r4,r2
   102b0:	00109b80 	call	109b8 <__fixunssfsi>
   102b4:	e0bff015 	stw	r2,-64(fp)

			// PWM timings
			tA = (PWMHalfPeriod - t1 - t2) / 2;
   102b8:	00830d44 	movi	r2,3125
   102bc:	1007883a 	mov	r3,r2
   102c0:	e0bfef17 	ldw	r2,-68(fp)
   102c4:	1887c83a 	sub	r3,r3,r2
   102c8:	e0bff017 	ldw	r2,-64(fp)
   102cc:	1885c83a 	sub	r2,r3,r2
   102d0:	1004d07a 	srli	r2,r2,1
   102d4:	e0bfec15 	stw	r2,-80(fp)
			tB = tA + t1;
   102d8:	e0ffec17 	ldw	r3,-80(fp)
   102dc:	e0bfef17 	ldw	r2,-68(fp)
   102e0:	1885883a 	add	r2,r3,r2
   102e4:	e0bfed15 	stw	r2,-76(fp)
			tC = tB + t2;
   102e8:	e0ffed17 	ldw	r3,-76(fp)
   102ec:	e0bff017 	ldw	r2,-64(fp)
   102f0:	1885883a 	add	r2,r3,r2
   102f4:	e0bfee15 	stw	r2,-72(fp)

			break;
   102f8:	00013c06 	br	107ec <SVM+0x790>

		// sextant 2-3
		case 2:
		{
			// Vector on-times
			uint32_t t2 = (alpha + one_by_sqrt3 * beta) * PWMHalfPeriod;
   102fc:	008fc534 	movhi	r2,16148
   10300:	10b34e84 	addi	r2,r2,-12998
   10304:	1009883a 	mov	r4,r2
   10308:	e17ffc17 	ldw	r5,-16(fp)
   1030c:	0010f940 	call	10f94 <__mulsf3>
   10310:	1007883a 	mov	r3,r2
   10314:	1805883a 	mov	r2,r3
   10318:	1009883a 	mov	r4,r2
   1031c:	e17ffb17 	ldw	r5,-20(fp)
   10320:	0010a280 	call	10a28 <__addsf3>
   10324:	1007883a 	mov	r3,r2
   10328:	1821883a 	mov	r16,r3
   1032c:	00830d44 	movi	r2,3125
   10330:	1009883a 	mov	r4,r2
   10334:	00119280 	call	11928 <__floatsisf>
   10338:	1007883a 	mov	r3,r2
   1033c:	8009883a 	mov	r4,r16
   10340:	180b883a 	mov	r5,r3
   10344:	0010f940 	call	10f94 <__mulsf3>
   10348:	1007883a 	mov	r3,r2
   1034c:	1805883a 	mov	r2,r3
   10350:	1009883a 	mov	r4,r2
   10354:	00109b80 	call	109b8 <__fixunssfsi>
   10358:	e0bff115 	stw	r2,-60(fp)
			uint32_t t3 = (-alpha + one_by_sqrt3 * beta) * PWMHalfPeriod;
   1035c:	008fc534 	movhi	r2,16148
   10360:	10b34e84 	addi	r2,r2,-12998
   10364:	1009883a 	mov	r4,r2
   10368:	e17ffc17 	ldw	r5,-16(fp)
   1036c:	0010f940 	call	10f94 <__mulsf3>
   10370:	1007883a 	mov	r3,r2
   10374:	1805883a 	mov	r2,r3
   10378:	1009883a 	mov	r4,r2
   1037c:	e17ffb17 	ldw	r5,-20(fp)
   10380:	00113f00 	call	113f0 <__subsf3>
   10384:	1007883a 	mov	r3,r2
   10388:	1821883a 	mov	r16,r3
   1038c:	00830d44 	movi	r2,3125
   10390:	1009883a 	mov	r4,r2
   10394:	00119280 	call	11928 <__floatsisf>
   10398:	1007883a 	mov	r3,r2
   1039c:	8009883a 	mov	r4,r16
   103a0:	180b883a 	mov	r5,r3
   103a4:	0010f940 	call	10f94 <__mulsf3>
   103a8:	1007883a 	mov	r3,r2
   103ac:	1805883a 	mov	r2,r3
   103b0:	1009883a 	mov	r4,r2
   103b4:	00109b80 	call	109b8 <__fixunssfsi>
   103b8:	e0bff215 	stw	r2,-56(fp)

			// PWM timings
			tB = (PWMHalfPeriod - t2 - t3) / 2;
   103bc:	00830d44 	movi	r2,3125
   103c0:	1007883a 	mov	r3,r2
   103c4:	e0bff117 	ldw	r2,-60(fp)
   103c8:	1887c83a 	sub	r3,r3,r2
   103cc:	e0bff217 	ldw	r2,-56(fp)
   103d0:	1885c83a 	sub	r2,r3,r2
   103d4:	1004d07a 	srli	r2,r2,1
   103d8:	e0bfed15 	stw	r2,-76(fp)
			tA = tB + t3;
   103dc:	e0ffed17 	ldw	r3,-76(fp)
   103e0:	e0bff217 	ldw	r2,-56(fp)
   103e4:	1885883a 	add	r2,r3,r2
   103e8:	e0bfec15 	stw	r2,-80(fp)
			tC = tA + t2;
   103ec:	e0ffec17 	ldw	r3,-80(fp)
   103f0:	e0bff117 	ldw	r2,-60(fp)
   103f4:	1885883a 	add	r2,r3,r2
   103f8:	e0bfee15 	stw	r2,-72(fp)

			break;
   103fc:	0000fb06 	br	107ec <SVM+0x790>

		// sextant 3-4
		case 3:
		{
			// Vector on-times
			uint32_t t3 = (two_by_sqrt3 * beta) * PWMHalfPeriod;
   10400:	008fe534 	movhi	r2,16276
   10404:	10b34e84 	addi	r2,r2,-12998
   10408:	1009883a 	mov	r4,r2
   1040c:	e17ffc17 	ldw	r5,-16(fp)
   10410:	0010f940 	call	10f94 <__mulsf3>
   10414:	1007883a 	mov	r3,r2
   10418:	1821883a 	mov	r16,r3
   1041c:	00830d44 	movi	r2,3125
   10420:	1009883a 	mov	r4,r2
   10424:	00119280 	call	11928 <__floatsisf>
   10428:	1007883a 	mov	r3,r2
   1042c:	8009883a 	mov	r4,r16
   10430:	180b883a 	mov	r5,r3
   10434:	0010f940 	call	10f94 <__mulsf3>
   10438:	1007883a 	mov	r3,r2
   1043c:	1805883a 	mov	r2,r3
   10440:	1009883a 	mov	r4,r2
   10444:	00109b80 	call	109b8 <__fixunssfsi>
   10448:	e0bff315 	stw	r2,-52(fp)
			uint32_t t4 = (-alpha - one_by_sqrt3 * beta) * PWMHalfPeriod;
   1044c:	e0bffb17 	ldw	r2,-20(fp)
   10450:	1420003c 	xorhi	r16,r2,32768
   10454:	008fc534 	movhi	r2,16148
   10458:	10b34e84 	addi	r2,r2,-12998
   1045c:	1009883a 	mov	r4,r2
   10460:	e17ffc17 	ldw	r5,-16(fp)
   10464:	0010f940 	call	10f94 <__mulsf3>
   10468:	1007883a 	mov	r3,r2
   1046c:	1805883a 	mov	r2,r3
   10470:	8009883a 	mov	r4,r16
   10474:	100b883a 	mov	r5,r2
   10478:	00113f00 	call	113f0 <__subsf3>
   1047c:	1007883a 	mov	r3,r2
   10480:	1821883a 	mov	r16,r3
   10484:	00830d44 	movi	r2,3125
   10488:	1009883a 	mov	r4,r2
   1048c:	00119280 	call	11928 <__floatsisf>
   10490:	1007883a 	mov	r3,r2
   10494:	8009883a 	mov	r4,r16
   10498:	180b883a 	mov	r5,r3
   1049c:	0010f940 	call	10f94 <__mulsf3>
   104a0:	1007883a 	mov	r3,r2
   104a4:	1805883a 	mov	r2,r3
   104a8:	1009883a 	mov	r4,r2
   104ac:	00109b80 	call	109b8 <__fixunssfsi>
   104b0:	e0bff415 	stw	r2,-48(fp)

			// PWM timings
			tB = (PWMHalfPeriod - t3 - t4) / 2;
   104b4:	00830d44 	movi	r2,3125
   104b8:	1007883a 	mov	r3,r2
   104bc:	e0bff317 	ldw	r2,-52(fp)
   104c0:	1887c83a 	sub	r3,r3,r2
   104c4:	e0bff417 	ldw	r2,-48(fp)
   104c8:	1885c83a 	sub	r2,r3,r2
   104cc:	1004d07a 	srli	r2,r2,1
   104d0:	e0bfed15 	stw	r2,-76(fp)
			tC = tB + t3;
   104d4:	e0ffed17 	ldw	r3,-76(fp)
   104d8:	e0bff317 	ldw	r2,-52(fp)
   104dc:	1885883a 	add	r2,r3,r2
   104e0:	e0bfee15 	stw	r2,-72(fp)
			tA = tC + t4;
   104e4:	e0ffee17 	ldw	r3,-72(fp)
   104e8:	e0bff417 	ldw	r2,-48(fp)
   104ec:	1885883a 	add	r2,r3,r2
   104f0:	e0bfec15 	stw	r2,-80(fp)

			break;
   104f4:	0000bd06 	br	107ec <SVM+0x790>

		// sextant 4-5
		case 4:
		{
			// Vector on-times
			uint32_t t4 = (-alpha + one_by_sqrt3 * beta) * PWMHalfPeriod;
   104f8:	008fc534 	movhi	r2,16148
   104fc:	10b34e84 	addi	r2,r2,-12998
   10500:	1009883a 	mov	r4,r2
   10504:	e17ffc17 	ldw	r5,-16(fp)
   10508:	0010f940 	call	10f94 <__mulsf3>
   1050c:	1007883a 	mov	r3,r2
   10510:	1805883a 	mov	r2,r3
   10514:	1009883a 	mov	r4,r2
   10518:	e17ffb17 	ldw	r5,-20(fp)
   1051c:	00113f00 	call	113f0 <__subsf3>
   10520:	1007883a 	mov	r3,r2
   10524:	1821883a 	mov	r16,r3
   10528:	00830d44 	movi	r2,3125
   1052c:	1009883a 	mov	r4,r2
   10530:	00119280 	call	11928 <__floatsisf>
   10534:	1007883a 	mov	r3,r2
   10538:	8009883a 	mov	r4,r16
   1053c:	180b883a 	mov	r5,r3
   10540:	0010f940 	call	10f94 <__mulsf3>
   10544:	1007883a 	mov	r3,r2
   10548:	1805883a 	mov	r2,r3
   1054c:	1009883a 	mov	r4,r2
   10550:	00109b80 	call	109b8 <__fixunssfsi>
   10554:	e0bff515 	stw	r2,-44(fp)
			uint32_t t5 = (-two_by_sqrt3 * beta) * PWMHalfPeriod;
   10558:	008fe534 	movhi	r2,16276
   1055c:	10b34e84 	addi	r2,r2,-12998
   10560:	10a0003c 	xorhi	r2,r2,32768
   10564:	1009883a 	mov	r4,r2
   10568:	e17ffc17 	ldw	r5,-16(fp)
   1056c:	0010f940 	call	10f94 <__mulsf3>
   10570:	1007883a 	mov	r3,r2
   10574:	1821883a 	mov	r16,r3
   10578:	00830d44 	movi	r2,3125
   1057c:	1009883a 	mov	r4,r2
   10580:	00119280 	call	11928 <__floatsisf>
   10584:	1007883a 	mov	r3,r2
   10588:	8009883a 	mov	r4,r16
   1058c:	180b883a 	mov	r5,r3
   10590:	0010f940 	call	10f94 <__mulsf3>
   10594:	1007883a 	mov	r3,r2
   10598:	1805883a 	mov	r2,r3
   1059c:	1009883a 	mov	r4,r2
   105a0:	00109b80 	call	109b8 <__fixunssfsi>
   105a4:	e0bff615 	stw	r2,-40(fp)

			// PWM timings
			tC = (PWMHalfPeriod - t4 - t5) / 2;
   105a8:	00830d44 	movi	r2,3125
   105ac:	1007883a 	mov	r3,r2
   105b0:	e0bff517 	ldw	r2,-44(fp)
   105b4:	1887c83a 	sub	r3,r3,r2
   105b8:	e0bff617 	ldw	r2,-40(fp)
   105bc:	1885c83a 	sub	r2,r3,r2
   105c0:	1004d07a 	srli	r2,r2,1
   105c4:	e0bfee15 	stw	r2,-72(fp)
			tB = tC + t5;
   105c8:	e0ffee17 	ldw	r3,-72(fp)
   105cc:	e0bff617 	ldw	r2,-40(fp)
   105d0:	1885883a 	add	r2,r3,r2
   105d4:	e0bfed15 	stw	r2,-76(fp)
			tA = tB + t4;
   105d8:	e0ffed17 	ldw	r3,-76(fp)
   105dc:	e0bff517 	ldw	r2,-44(fp)
   105e0:	1885883a 	add	r2,r3,r2
   105e4:	e0bfec15 	stw	r2,-80(fp)

			break;
   105e8:	00008006 	br	107ec <SVM+0x790>

		// sextant 5-6
		case 5:
		{
			// Vector on-times
			uint32_t t5 = (-alpha - one_by_sqrt3 * beta) * PWMHalfPeriod;
   105ec:	e0bffb17 	ldw	r2,-20(fp)
   105f0:	1420003c 	xorhi	r16,r2,32768
   105f4:	008fc534 	movhi	r2,16148
   105f8:	10b34e84 	addi	r2,r2,-12998
   105fc:	1009883a 	mov	r4,r2
   10600:	e17ffc17 	ldw	r5,-16(fp)
   10604:	0010f940 	call	10f94 <__mulsf3>
   10608:	1007883a 	mov	r3,r2
   1060c:	1805883a 	mov	r2,r3
   10610:	8009883a 	mov	r4,r16
   10614:	100b883a 	mov	r5,r2
   10618:	00113f00 	call	113f0 <__subsf3>
   1061c:	1007883a 	mov	r3,r2
   10620:	1821883a 	mov	r16,r3
   10624:	00830d44 	movi	r2,3125
   10628:	1009883a 	mov	r4,r2
   1062c:	00119280 	call	11928 <__floatsisf>
   10630:	1007883a 	mov	r3,r2
   10634:	8009883a 	mov	r4,r16
   10638:	180b883a 	mov	r5,r3
   1063c:	0010f940 	call	10f94 <__mulsf3>
   10640:	1007883a 	mov	r3,r2
   10644:	1805883a 	mov	r2,r3
   10648:	1009883a 	mov	r4,r2
   1064c:	00109b80 	call	109b8 <__fixunssfsi>
   10650:	e0bff715 	stw	r2,-36(fp)
			uint32_t t6 = (alpha - one_by_sqrt3 * beta) * PWMHalfPeriod;
   10654:	008fc534 	movhi	r2,16148
   10658:	10b34e84 	addi	r2,r2,-12998
   1065c:	1009883a 	mov	r4,r2
   10660:	e17ffc17 	ldw	r5,-16(fp)
   10664:	0010f940 	call	10f94 <__mulsf3>
   10668:	1007883a 	mov	r3,r2
   1066c:	1805883a 	mov	r2,r3
   10670:	e13ffb17 	ldw	r4,-20(fp)
   10674:	100b883a 	mov	r5,r2
   10678:	00113f00 	call	113f0 <__subsf3>
   1067c:	1007883a 	mov	r3,r2
   10680:	1821883a 	mov	r16,r3
   10684:	00830d44 	movi	r2,3125
   10688:	1009883a 	mov	r4,r2
   1068c:	00119280 	call	11928 <__floatsisf>
   10690:	1007883a 	mov	r3,r2
   10694:	8009883a 	mov	r4,r16
   10698:	180b883a 	mov	r5,r3
   1069c:	0010f940 	call	10f94 <__mulsf3>
   106a0:	1007883a 	mov	r3,r2
   106a4:	1805883a 	mov	r2,r3
   106a8:	1009883a 	mov	r4,r2
   106ac:	00109b80 	call	109b8 <__fixunssfsi>
   106b0:	e0bff815 	stw	r2,-32(fp)

			// PWM timings
			tC = (PWMHalfPeriod - t5 - t6) / 2;
   106b4:	00830d44 	movi	r2,3125
   106b8:	1007883a 	mov	r3,r2
   106bc:	e0bff717 	ldw	r2,-36(fp)
   106c0:	1887c83a 	sub	r3,r3,r2
   106c4:	e0bff817 	ldw	r2,-32(fp)
   106c8:	1885c83a 	sub	r2,r3,r2
   106cc:	1004d07a 	srli	r2,r2,1
   106d0:	e0bfee15 	stw	r2,-72(fp)
			tA = tC + t5;
   106d4:	e0ffee17 	ldw	r3,-72(fp)
   106d8:	e0bff717 	ldw	r2,-36(fp)
   106dc:	1885883a 	add	r2,r3,r2
   106e0:	e0bfec15 	stw	r2,-80(fp)
			tB = tA + t6;
   106e4:	e0ffec17 	ldw	r3,-80(fp)
   106e8:	e0bff817 	ldw	r2,-32(fp)
   106ec:	1885883a 	add	r2,r3,r2
   106f0:	e0bfed15 	stw	r2,-76(fp)

			break;
   106f4:	00003d06 	br	107ec <SVM+0x790>

		// sextant 6-1
		case 6:
		{
			// Vector on-times
			uint32_t t6 = (-two_by_sqrt3 * beta) * PWMHalfPeriod;
   106f8:	008fe534 	movhi	r2,16276
   106fc:	10b34e84 	addi	r2,r2,-12998
   10700:	10a0003c 	xorhi	r2,r2,32768
   10704:	1009883a 	mov	r4,r2
   10708:	e17ffc17 	ldw	r5,-16(fp)
   1070c:	0010f940 	call	10f94 <__mulsf3>
   10710:	1007883a 	mov	r3,r2
   10714:	1821883a 	mov	r16,r3
   10718:	00830d44 	movi	r2,3125
   1071c:	1009883a 	mov	r4,r2
   10720:	00119280 	call	11928 <__floatsisf>
   10724:	1007883a 	mov	r3,r2
   10728:	8009883a 	mov	r4,r16
   1072c:	180b883a 	mov	r5,r3
   10730:	0010f940 	call	10f94 <__mulsf3>
   10734:	1007883a 	mov	r3,r2
   10738:	1805883a 	mov	r2,r3
   1073c:	1009883a 	mov	r4,r2
   10740:	00109b80 	call	109b8 <__fixunssfsi>
   10744:	e0bff915 	stw	r2,-28(fp)
			uint32_t t1 = (alpha + one_by_sqrt3 * beta) * PWMHalfPeriod;
   10748:	008fc534 	movhi	r2,16148
   1074c:	10b34e84 	addi	r2,r2,-12998
   10750:	1009883a 	mov	r4,r2
   10754:	e17ffc17 	ldw	r5,-16(fp)
   10758:	0010f940 	call	10f94 <__mulsf3>
   1075c:	1007883a 	mov	r3,r2
   10760:	1805883a 	mov	r2,r3
   10764:	1009883a 	mov	r4,r2
   10768:	e17ffb17 	ldw	r5,-20(fp)
   1076c:	0010a280 	call	10a28 <__addsf3>
   10770:	1007883a 	mov	r3,r2
   10774:	1821883a 	mov	r16,r3
   10778:	00830d44 	movi	r2,3125
   1077c:	1009883a 	mov	r4,r2
   10780:	00119280 	call	11928 <__floatsisf>
   10784:	1007883a 	mov	r3,r2
   10788:	8009883a 	mov	r4,r16
   1078c:	180b883a 	mov	r5,r3
   10790:	0010f940 	call	10f94 <__mulsf3>
   10794:	1007883a 	mov	r3,r2
   10798:	1805883a 	mov	r2,r3
   1079c:	1009883a 	mov	r4,r2
   107a0:	00109b80 	call	109b8 <__fixunssfsi>
   107a4:	e0bffa15 	stw	r2,-24(fp)

			// PWM timings
			tA = (PWMHalfPeriod - t6 - t1) / 2;
   107a8:	00830d44 	movi	r2,3125
   107ac:	1007883a 	mov	r3,r2
   107b0:	e0bff917 	ldw	r2,-28(fp)
   107b4:	1887c83a 	sub	r3,r3,r2
   107b8:	e0bffa17 	ldw	r2,-24(fp)
   107bc:	1885c83a 	sub	r2,r3,r2
   107c0:	1004d07a 	srli	r2,r2,1
   107c4:	e0bfec15 	stw	r2,-80(fp)
			tC = tA + t1;
   107c8:	e0ffec17 	ldw	r3,-80(fp)
   107cc:	e0bffa17 	ldw	r2,-24(fp)
   107d0:	1885883a 	add	r2,r3,r2
   107d4:	e0bfee15 	stw	r2,-72(fp)
			tB = tC + t6;
   107d8:	e0ffee17 	ldw	r3,-72(fp)
   107dc:	e0bff917 	ldw	r2,-28(fp)
   107e0:	1885883a 	add	r2,r3,r2
   107e4:	e0bfed15 	stw	r2,-76(fp)

			break;
   107e8:	0001883a 	nop
		}

	} //switch

	*tAout = tA;
   107ec:	e0bffd17 	ldw	r2,-12(fp)
   107f0:	e0ffec17 	ldw	r3,-80(fp)
   107f4:	10c00015 	stw	r3,0(r2)
	*tBout = tB;
   107f8:	e0bffe17 	ldw	r2,-8(fp)
   107fc:	e0ffed17 	ldw	r3,-76(fp)
   10800:	10c00015 	stw	r3,0(r2)
	*tCout = tC;
   10804:	e0800217 	ldw	r2,8(fp)
   10808:	e0ffee17 	ldw	r3,-72(fp)
   1080c:	10c00015 	stw	r3,0(r2)

}
   10810:	e6ffff04 	addi	sp,fp,-4
   10814:	dfc00217 	ldw	ra,8(sp)
   10818:	df000117 	ldw	fp,4(sp)
   1081c:	dc000017 	ldw	r16,0(sp)
   10820:	dec00304 	addi	sp,sp,12
   10824:	f800283a 	ret

00010828 <main>:

int main()
{
   10828:	defff804 	addi	sp,sp,-32
   1082c:	dfc00715 	stw	ra,28(sp)
   10830:	df000615 	stw	fp,24(sp)
   10834:	df000604 	addi	fp,sp,24
	//printf("Hello from Nios II!\n");

	IOWR(PWM_0_BASE, PWM_REG_UPDATEON_Z, 1);
   10838:	00c00044 	movi	r3,1
   1083c:	008000b4 	movhi	r2,2
   10840:	10842a04 	addi	r2,r2,4264
   10844:	10c00035 	stwio	r3,0(r2)
	IOWR(PWM_0_BASE, PWM_REG_MAXCTR, PWMHalfPeriod);
   10848:	00c30d44 	movi	r3,3125
   1084c:	008000b4 	movhi	r2,2
   10850:	10842804 	addi	r2,r2,4256
   10854:	10c00035 	stwio	r3,0(r2)

	for (int ud = 0; 1; ud ^= 1)
   10858:	e03ffb15 	stw	zero,-20(fp)
	{
		uint32_t tABC[3];
		SVM(ud*0.05,0,&tABC[0],&tABC[1],&tABC[2]);
   1085c:	e13ffb17 	ldw	r4,-20(fp)
   10860:	00122980 	call	12298 <__floatsidf>
   10864:	100b883a 	mov	r5,r2
   10868:	180d883a 	mov	r6,r3
   1086c:	2809883a 	mov	r4,r5
   10870:	300b883a 	mov	r5,r6
   10874:	01a666b4 	movhi	r6,39322
   10878:	31a66684 	addi	r6,r6,-26214
   1087c:	01cfeab4 	movhi	r7,16298
   10880:	39e66644 	addi	r7,r7,-26215
   10884:	0011a980 	call	11a98 <__muldf3>
   10888:	1009883a 	mov	r4,r2
   1088c:	180b883a 	mov	r5,r3
   10890:	2005883a 	mov	r2,r4
   10894:	2807883a 	mov	r3,r5
   10898:	1009883a 	mov	r4,r2
   1089c:	180b883a 	mov	r5,r3
   108a0:	00123680 	call	12368 <__truncdfsf2>
   108a4:	1009883a 	mov	r4,r2
   108a8:	e0fffd04 	addi	r3,fp,-12
   108ac:	e0bffd04 	addi	r2,fp,-12
   108b0:	10800104 	addi	r2,r2,4
   108b4:	e17ffd04 	addi	r5,fp,-12
   108b8:	29400204 	addi	r5,r5,8
   108bc:	d9400015 	stw	r5,0(sp)
   108c0:	000b883a 	mov	r5,zero
   108c4:	180d883a 	mov	r6,r3
   108c8:	100f883a 	mov	r7,r2
   108cc:	001005c0 	call	1005c <SVM>

		for (int i = 0; i < 3; ++i)
   108d0:	e03ffc15 	stw	zero,-16(fp)
   108d4:	00002a06 	br	10980 <main+0x158>
		{
			IOWR(PWM_0_BASE, 2*i, tABC[i] - deadtimeint/2);
   108d8:	e0bffc17 	ldw	r2,-16(fp)
   108dc:	100490fa 	slli	r2,r2,3
   108e0:	1007883a 	mov	r3,r2
   108e4:	008000b4 	movhi	r2,2
   108e8:	10842004 	addi	r2,r2,4224
   108ec:	1887883a 	add	r3,r3,r2
   108f0:	e0bffc17 	ldw	r2,-16(fp)
   108f4:	1085883a 	add	r2,r2,r2
   108f8:	1085883a 	add	r2,r2,r2
   108fc:	e13ffb04 	addi	r4,fp,-20
   10900:	2085883a 	add	r2,r4,r2
   10904:	10800204 	addi	r2,r2,8
   10908:	11000017 	ldw	r4,0(r2)
   1090c:	00800284 	movi	r2,10
   10910:	100ad7fa 	srli	r5,r2,31
   10914:	2885883a 	add	r2,r5,r2
   10918:	1005d07a 	srai	r2,r2,1
   1091c:	2085c83a 	sub	r2,r4,r2
   10920:	18800035 	stwio	r2,0(r3)
			IOWR(PWM_0_BASE, 2*i + 1, tABC[i] + deadtimeint/2);
   10924:	e0bffc17 	ldw	r2,-16(fp)
   10928:	100490fa 	slli	r2,r2,3
   1092c:	10800104 	addi	r2,r2,4
   10930:	1007883a 	mov	r3,r2
   10934:	008000b4 	movhi	r2,2
   10938:	10842004 	addi	r2,r2,4224
   1093c:	1887883a 	add	r3,r3,r2
   10940:	e0bffc17 	ldw	r2,-16(fp)
   10944:	1085883a 	add	r2,r2,r2
   10948:	1085883a 	add	r2,r2,r2
   1094c:	e13ffb04 	addi	r4,fp,-20
   10950:	2085883a 	add	r2,r4,r2
   10954:	10800204 	addi	r2,r2,8
   10958:	11000017 	ldw	r4,0(r2)
   1095c:	00800284 	movi	r2,10
   10960:	100ad7fa 	srli	r5,r2,31
   10964:	2885883a 	add	r2,r5,r2
   10968:	1005d07a 	srai	r2,r2,1
   1096c:	2085883a 	add	r2,r4,r2
   10970:	18800035 	stwio	r2,0(r3)
	for (int ud = 0; 1; ud ^= 1)
	{
		uint32_t tABC[3];
		SVM(ud*0.05,0,&tABC[0],&tABC[1],&tABC[2]);

		for (int i = 0; i < 3; ++i)
   10974:	e0bffc17 	ldw	r2,-16(fp)
   10978:	10800044 	addi	r2,r2,1
   1097c:	e0bffc15 	stw	r2,-16(fp)
   10980:	e0bffc17 	ldw	r2,-16(fp)
   10984:	108000d0 	cmplti	r2,r2,3
   10988:	103fd31e 	bne	r2,zero,108d8 <__alt_data_end+0xffff08d8>
		{
			IOWR(PWM_0_BASE, 2*i, tABC[i] - deadtimeint/2);
			IOWR(PWM_0_BASE, 2*i + 1, tABC[i] + deadtimeint/2);
		}

		IOWR(PWM_0_BASE, PWM_REG_UPDATE, 1);
   1098c:	00c00044 	movi	r3,1
   10990:	008000b4 	movhi	r2,2
   10994:	10842f04 	addi	r2,r2,4284
   10998:	10c00035 	stwio	r3,0(r2)

		usleep(500000);
   1099c:	01000234 	movhi	r4,8
   109a0:	21284804 	addi	r4,r4,-24288
   109a4:	00127540 	call	12754 <usleep>
	//printf("Hello from Nios II!\n");

	IOWR(PWM_0_BASE, PWM_REG_UPDATEON_Z, 1);
	IOWR(PWM_0_BASE, PWM_REG_MAXCTR, PWMHalfPeriod);

	for (int ud = 0; 1; ud ^= 1)
   109a8:	e0bffb17 	ldw	r2,-20(fp)
   109ac:	1080005c 	xori	r2,r2,1
   109b0:	e0bffb15 	stw	r2,-20(fp)
		}

		IOWR(PWM_0_BASE, PWM_REG_UPDATE, 1);

		usleep(500000);
	}
   109b4:	003fa906 	br	1085c <__alt_data_end+0xffff085c>

000109b8 <__fixunssfsi>:
   109b8:	defffd04 	addi	sp,sp,-12
   109bc:	dc000015 	stw	r16,0(sp)
   109c0:	0413c034 	movhi	r16,20224
   109c4:	800b883a 	mov	r5,r16
   109c8:	dc400115 	stw	r17,4(sp)
   109cc:	dfc00215 	stw	ra,8(sp)
   109d0:	2023883a 	mov	r17,r4
   109d4:	0010ee00 	call	10ee0 <__gesf2>
   109d8:	1000070e 	bge	r2,zero,109f8 <__fixunssfsi+0x40>
   109dc:	8809883a 	mov	r4,r17
   109e0:	00118b80 	call	118b8 <__fixsfsi>
   109e4:	dfc00217 	ldw	ra,8(sp)
   109e8:	dc400117 	ldw	r17,4(sp)
   109ec:	dc000017 	ldw	r16,0(sp)
   109f0:	dec00304 	addi	sp,sp,12
   109f4:	f800283a 	ret
   109f8:	800b883a 	mov	r5,r16
   109fc:	8809883a 	mov	r4,r17
   10a00:	00113f00 	call	113f0 <__subsf3>
   10a04:	1009883a 	mov	r4,r2
   10a08:	00118b80 	call	118b8 <__fixsfsi>
   10a0c:	00e00034 	movhi	r3,32768
   10a10:	10c5883a 	add	r2,r2,r3
   10a14:	dfc00217 	ldw	ra,8(sp)
   10a18:	dc400117 	ldw	r17,4(sp)
   10a1c:	dc000017 	ldw	r16,0(sp)
   10a20:	dec00304 	addi	sp,sp,12
   10a24:	f800283a 	ret

00010a28 <__addsf3>:
   10a28:	defffc04 	addi	sp,sp,-16
   10a2c:	2004d7fa 	srli	r2,r4,31
   10a30:	2810d5fa 	srli	r8,r5,23
   10a34:	dc000015 	stw	r16,0(sp)
   10a38:	280ed7fa 	srli	r7,r5,31
   10a3c:	2020d5fa 	srli	r16,r4,23
   10a40:	01802034 	movhi	r6,128
   10a44:	31bfffc4 	addi	r6,r6,-1
   10a48:	3106703a 	and	r3,r6,r4
   10a4c:	dc400115 	stw	r17,4(sp)
   10a50:	314a703a 	and	r5,r6,r5
   10a54:	dfc00315 	stw	ra,12(sp)
   10a58:	dc800215 	stw	r18,8(sp)
   10a5c:	14403fcc 	andi	r17,r2,255
   10a60:	84003fcc 	andi	r16,r16,255
   10a64:	180690fa 	slli	r3,r3,3
   10a68:	41003fcc 	andi	r4,r8,255
   10a6c:	280a90fa 	slli	r5,r5,3
   10a70:	89c03b26 	beq	r17,r7,10b60 <__addsf3+0x138>
   10a74:	8105c83a 	sub	r2,r16,r4
   10a78:	0080710e 	bge	zero,r2,10c40 <__addsf3+0x218>
   10a7c:	20001e1e 	bne	r4,zero,10af8 <__addsf3+0xd0>
   10a80:	2800521e 	bne	r5,zero,10bcc <__addsf3+0x1a4>
   10a84:	188001cc 	andi	r2,r3,7
   10a88:	10000426 	beq	r2,zero,10a9c <__addsf3+0x74>
   10a8c:	190003cc 	andi	r4,r3,15
   10a90:	00800104 	movi	r2,4
   10a94:	20800126 	beq	r4,r2,10a9c <__addsf3+0x74>
   10a98:	18c00104 	addi	r3,r3,4
   10a9c:	1901002c 	andhi	r4,r3,1024
   10aa0:	8805883a 	mov	r2,r17
   10aa4:	20002526 	beq	r4,zero,10b3c <__addsf3+0x114>
   10aa8:	84000044 	addi	r16,r16,1
   10aac:	01003fc4 	movi	r4,255
   10ab0:	81006e26 	beq	r16,r4,10c6c <__addsf3+0x244>
   10ab4:	180691ba 	slli	r3,r3,6
   10ab8:	1806d27a 	srli	r3,r3,9
   10abc:	84003fcc 	andi	r16,r16,255
   10ac0:	802095fa 	slli	r16,r16,23
   10ac4:	10803fcc 	andi	r2,r2,255
   10ac8:	100897fa 	slli	r4,r2,31
   10acc:	00802034 	movhi	r2,128
   10ad0:	10bfffc4 	addi	r2,r2,-1
   10ad4:	1884703a 	and	r2,r3,r2
   10ad8:	1404b03a 	or	r2,r2,r16
   10adc:	1104b03a 	or	r2,r2,r4
   10ae0:	dfc00317 	ldw	ra,12(sp)
   10ae4:	dc800217 	ldw	r18,8(sp)
   10ae8:	dc400117 	ldw	r17,4(sp)
   10aec:	dc000017 	ldw	r16,0(sp)
   10af0:	dec00404 	addi	sp,sp,16
   10af4:	f800283a 	ret
   10af8:	01003fc4 	movi	r4,255
   10afc:	813fe126 	beq	r16,r4,10a84 <__alt_data_end+0xffff0a84>
   10b00:	29410034 	orhi	r5,r5,1024
   10b04:	010006c4 	movi	r4,27
   10b08:	2080f016 	blt	r4,r2,10ecc <__addsf3+0x4a4>
   10b0c:	01000804 	movi	r4,32
   10b10:	2089c83a 	sub	r4,r4,r2
   10b14:	2908983a 	sll	r4,r5,r4
   10b18:	288ad83a 	srl	r5,r5,r2
   10b1c:	2004c03a 	cmpne	r2,r4,zero
   10b20:	1144b03a 	or	r2,r2,r5
   10b24:	1887c83a 	sub	r3,r3,r2
   10b28:	00002b06 	br	10bd8 <__addsf3+0x1b0>
   10b2c:	0005883a 	mov	r2,zero
   10b30:	00c10034 	movhi	r3,1024
   10b34:	18fffe04 	addi	r3,r3,-8
   10b38:	04003fc4 	movi	r16,255
   10b3c:	01003fc4 	movi	r4,255
   10b40:	1806d0fa 	srli	r3,r3,3
   10b44:	8100021e 	bne	r16,r4,10b50 <__addsf3+0x128>
   10b48:	18004826 	beq	r3,zero,10c6c <__addsf3+0x244>
   10b4c:	18c01034 	orhi	r3,r3,64
   10b50:	01002034 	movhi	r4,128
   10b54:	213fffc4 	addi	r4,r4,-1
   10b58:	1906703a 	and	r3,r3,r4
   10b5c:	003fd706 	br	10abc <__alt_data_end+0xffff0abc>
   10b60:	810dc83a 	sub	r6,r16,r4
   10b64:	0180480e 	bge	zero,r6,10c88 <__addsf3+0x260>
   10b68:	20002f26 	beq	r4,zero,10c28 <__addsf3+0x200>
   10b6c:	01003fc4 	movi	r4,255
   10b70:	813fc426 	beq	r16,r4,10a84 <__alt_data_end+0xffff0a84>
   10b74:	29410034 	orhi	r5,r5,1024
   10b78:	010006c4 	movi	r4,27
   10b7c:	2180d616 	blt	r4,r6,10ed8 <__addsf3+0x4b0>
   10b80:	01000804 	movi	r4,32
   10b84:	2189c83a 	sub	r4,r4,r6
   10b88:	2908983a 	sll	r4,r5,r4
   10b8c:	298cd83a 	srl	r6,r5,r6
   10b90:	200ac03a 	cmpne	r5,r4,zero
   10b94:	298ab03a 	or	r5,r5,r6
   10b98:	1947883a 	add	r3,r3,r5
   10b9c:	1901002c 	andhi	r4,r3,1024
   10ba0:	203fb826 	beq	r4,zero,10a84 <__alt_data_end+0xffff0a84>
   10ba4:	84000044 	addi	r16,r16,1
   10ba8:	01003fc4 	movi	r4,255
   10bac:	81005f26 	beq	r16,r4,10d2c <__addsf3+0x304>
   10bb0:	00bf0034 	movhi	r2,64512
   10bb4:	10bfffc4 	addi	r2,r2,-1
   10bb8:	1884703a 	and	r2,r3,r2
   10bbc:	1004d07a 	srli	r2,r2,1
   10bc0:	18c0004c 	andi	r3,r3,1
   10bc4:	10c6b03a 	or	r3,r2,r3
   10bc8:	003fae06 	br	10a84 <__alt_data_end+0xffff0a84>
   10bcc:	10bfffc4 	addi	r2,r2,-1
   10bd0:	1000381e 	bne	r2,zero,10cb4 <__addsf3+0x28c>
   10bd4:	1947c83a 	sub	r3,r3,r5
   10bd8:	1881002c 	andhi	r2,r3,1024
   10bdc:	103fa926 	beq	r2,zero,10a84 <__alt_data_end+0xffff0a84>
   10be0:	04810034 	movhi	r18,1024
   10be4:	94bfffc4 	addi	r18,r18,-1
   10be8:	1ca4703a 	and	r18,r3,r18
   10bec:	9009883a 	mov	r4,r18
   10bf0:	00125240 	call	12524 <__clzsi2>
   10bf4:	10bffec4 	addi	r2,r2,-5
   10bf8:	90a4983a 	sll	r18,r18,r2
   10bfc:	14001d16 	blt	r2,r16,10c74 <__addsf3+0x24c>
   10c00:	1421c83a 	sub	r16,r2,r16
   10c04:	00c007c4 	movi	r3,31
   10c08:	1c07c83a 	sub	r3,r3,r16
   10c0c:	90c6983a 	sll	r3,r18,r3
   10c10:	84000044 	addi	r16,r16,1
   10c14:	9424d83a 	srl	r18,r18,r16
   10c18:	1806c03a 	cmpne	r3,r3,zero
   10c1c:	0021883a 	mov	r16,zero
   10c20:	1c86b03a 	or	r3,r3,r18
   10c24:	003f9706 	br	10a84 <__alt_data_end+0xffff0a84>
   10c28:	283f9626 	beq	r5,zero,10a84 <__alt_data_end+0xffff0a84>
   10c2c:	31bfffc4 	addi	r6,r6,-1
   10c30:	303fd926 	beq	r6,zero,10b98 <__alt_data_end+0xffff0b98>
   10c34:	01003fc4 	movi	r4,255
   10c38:	813fcf1e 	bne	r16,r4,10b78 <__alt_data_end+0xffff0b78>
   10c3c:	003f9106 	br	10a84 <__alt_data_end+0xffff0a84>
   10c40:	10001f1e 	bne	r2,zero,10cc0 <__addsf3+0x298>
   10c44:	80800044 	addi	r2,r16,1
   10c48:	10803fcc 	andi	r2,r2,255
   10c4c:	01000044 	movi	r4,1
   10c50:	2080430e 	bge	r4,r2,10d60 <__addsf3+0x338>
   10c54:	1965c83a 	sub	r18,r3,r5
   10c58:	9081002c 	andhi	r2,r18,1024
   10c5c:	10002426 	beq	r2,zero,10cf0 <__addsf3+0x2c8>
   10c60:	28e5c83a 	sub	r18,r5,r3
   10c64:	3823883a 	mov	r17,r7
   10c68:	003fe006 	br	10bec <__alt_data_end+0xffff0bec>
   10c6c:	0007883a 	mov	r3,zero
   10c70:	003f9206 	br	10abc <__alt_data_end+0xffff0abc>
   10c74:	00ff0034 	movhi	r3,64512
   10c78:	18ffffc4 	addi	r3,r3,-1
   10c7c:	80a1c83a 	sub	r16,r16,r2
   10c80:	90c6703a 	and	r3,r18,r3
   10c84:	003f7f06 	br	10a84 <__alt_data_end+0xffff0a84>
   10c88:	30003b1e 	bne	r6,zero,10d78 <__addsf3+0x350>
   10c8c:	81000044 	addi	r4,r16,1
   10c90:	21c03fcc 	andi	r7,r4,255
   10c94:	01800044 	movi	r6,1
   10c98:	31c0260e 	bge	r6,r7,10d34 <__addsf3+0x30c>
   10c9c:	01803fc4 	movi	r6,255
   10ca0:	21802126 	beq	r4,r6,10d28 <__addsf3+0x300>
   10ca4:	28c7883a 	add	r3,r5,r3
   10ca8:	1806d07a 	srli	r3,r3,1
   10cac:	2021883a 	mov	r16,r4
   10cb0:	003f7406 	br	10a84 <__alt_data_end+0xffff0a84>
   10cb4:	01003fc4 	movi	r4,255
   10cb8:	813f921e 	bne	r16,r4,10b04 <__alt_data_end+0xffff0b04>
   10cbc:	003f7106 	br	10a84 <__alt_data_end+0xffff0a84>
   10cc0:	80001026 	beq	r16,zero,10d04 <__addsf3+0x2dc>
   10cc4:	01803fc4 	movi	r6,255
   10cc8:	21801326 	beq	r4,r6,10d18 <__addsf3+0x2f0>
   10ccc:	0085c83a 	sub	r2,zero,r2
   10cd0:	18c10034 	orhi	r3,r3,1024
   10cd4:	018006c4 	movi	r6,27
   10cd8:	3080390e 	bge	r6,r2,10dc0 <__addsf3+0x398>
   10cdc:	00c00044 	movi	r3,1
   10ce0:	28c7c83a 	sub	r3,r5,r3
   10ce4:	2021883a 	mov	r16,r4
   10ce8:	3823883a 	mov	r17,r7
   10cec:	003fba06 	br	10bd8 <__alt_data_end+0xffff0bd8>
   10cf0:	903fbe1e 	bne	r18,zero,10bec <__alt_data_end+0xffff0bec>
   10cf4:	0007883a 	mov	r3,zero
   10cf8:	0005883a 	mov	r2,zero
   10cfc:	0021883a 	mov	r16,zero
   10d00:	003f8e06 	br	10b3c <__alt_data_end+0xffff0b3c>
   10d04:	18000426 	beq	r3,zero,10d18 <__addsf3+0x2f0>
   10d08:	0084303a 	nor	r2,zero,r2
   10d0c:	103ff426 	beq	r2,zero,10ce0 <__alt_data_end+0xffff0ce0>
   10d10:	01803fc4 	movi	r6,255
   10d14:	21bfef1e 	bne	r4,r6,10cd4 <__alt_data_end+0xffff0cd4>
   10d18:	2807883a 	mov	r3,r5
   10d1c:	2021883a 	mov	r16,r4
   10d20:	3823883a 	mov	r17,r7
   10d24:	003f5706 	br	10a84 <__alt_data_end+0xffff0a84>
   10d28:	2021883a 	mov	r16,r4
   10d2c:	0007883a 	mov	r3,zero
   10d30:	003f8206 	br	10b3c <__alt_data_end+0xffff0b3c>
   10d34:	8000441e 	bne	r16,zero,10e48 <__addsf3+0x420>
   10d38:	18005926 	beq	r3,zero,10ea0 <__addsf3+0x478>
   10d3c:	283f5126 	beq	r5,zero,10a84 <__alt_data_end+0xffff0a84>
   10d40:	1947883a 	add	r3,r3,r5
   10d44:	1881002c 	andhi	r2,r3,1024
   10d48:	103f4e26 	beq	r2,zero,10a84 <__alt_data_end+0xffff0a84>
   10d4c:	00bf0034 	movhi	r2,64512
   10d50:	10bfffc4 	addi	r2,r2,-1
   10d54:	1886703a 	and	r3,r3,r2
   10d58:	3021883a 	mov	r16,r6
   10d5c:	003f4906 	br	10a84 <__alt_data_end+0xffff0a84>
   10d60:	8000111e 	bne	r16,zero,10da8 <__addsf3+0x380>
   10d64:	1800221e 	bne	r3,zero,10df0 <__addsf3+0x3c8>
   10d68:	28004326 	beq	r5,zero,10e78 <__addsf3+0x450>
   10d6c:	2807883a 	mov	r3,r5
   10d70:	3823883a 	mov	r17,r7
   10d74:	003f4306 	br	10a84 <__alt_data_end+0xffff0a84>
   10d78:	8000181e 	bne	r16,zero,10ddc <__addsf3+0x3b4>
   10d7c:	18002f26 	beq	r3,zero,10e3c <__addsf3+0x414>
   10d80:	018c303a 	nor	r6,zero,r6
   10d84:	30000526 	beq	r6,zero,10d9c <__addsf3+0x374>
   10d88:	01c03fc4 	movi	r7,255
   10d8c:	21c02b26 	beq	r4,r7,10e3c <__addsf3+0x414>
   10d90:	01c006c4 	movi	r7,27
   10d94:	39803b0e 	bge	r7,r6,10e84 <__addsf3+0x45c>
   10d98:	00c00044 	movi	r3,1
   10d9c:	1947883a 	add	r3,r3,r5
   10da0:	2021883a 	mov	r16,r4
   10da4:	003f7d06 	br	10b9c <__alt_data_end+0xffff0b9c>
   10da8:	1800181e 	bne	r3,zero,10e0c <__addsf3+0x3e4>
   10dac:	283f5f26 	beq	r5,zero,10b2c <__alt_data_end+0xffff0b2c>
   10db0:	2807883a 	mov	r3,r5
   10db4:	3823883a 	mov	r17,r7
   10db8:	04003fc4 	movi	r16,255
   10dbc:	003f3106 	br	10a84 <__alt_data_end+0xffff0a84>
   10dc0:	01800804 	movi	r6,32
   10dc4:	308dc83a 	sub	r6,r6,r2
   10dc8:	198c983a 	sll	r6,r3,r6
   10dcc:	1884d83a 	srl	r2,r3,r2
   10dd0:	3006c03a 	cmpne	r3,r6,zero
   10dd4:	1886b03a 	or	r3,r3,r2
   10dd8:	003fc106 	br	10ce0 <__alt_data_end+0xffff0ce0>
   10ddc:	01c03fc4 	movi	r7,255
   10de0:	21c01626 	beq	r4,r7,10e3c <__addsf3+0x414>
   10de4:	018dc83a 	sub	r6,zero,r6
   10de8:	18c10034 	orhi	r3,r3,1024
   10dec:	003fe806 	br	10d90 <__alt_data_end+0xffff0d90>
   10df0:	283f2426 	beq	r5,zero,10a84 <__alt_data_end+0xffff0a84>
   10df4:	1945c83a 	sub	r2,r3,r5
   10df8:	1101002c 	andhi	r4,r2,1024
   10dfc:	20002d26 	beq	r4,zero,10eb4 <__addsf3+0x48c>
   10e00:	28c7c83a 	sub	r3,r5,r3
   10e04:	3823883a 	mov	r17,r7
   10e08:	003f1e06 	br	10a84 <__alt_data_end+0xffff0a84>
   10e0c:	28001826 	beq	r5,zero,10e70 <__addsf3+0x448>
   10e10:	1806d0fa 	srli	r3,r3,3
   10e14:	1880102c 	andhi	r2,r3,64
   10e18:	10000526 	beq	r2,zero,10e30 <__addsf3+0x408>
   10e1c:	280ad0fa 	srli	r5,r5,3
   10e20:	2880102c 	andhi	r2,r5,64
   10e24:	1000021e 	bne	r2,zero,10e30 <__addsf3+0x408>
   10e28:	2807883a 	mov	r3,r5
   10e2c:	3823883a 	mov	r17,r7
   10e30:	180690fa 	slli	r3,r3,3
   10e34:	04003fc4 	movi	r16,255
   10e38:	003f1206 	br	10a84 <__alt_data_end+0xffff0a84>
   10e3c:	2807883a 	mov	r3,r5
   10e40:	2021883a 	mov	r16,r4
   10e44:	003f0f06 	br	10a84 <__alt_data_end+0xffff0a84>
   10e48:	18001726 	beq	r3,zero,10ea8 <__addsf3+0x480>
   10e4c:	28000826 	beq	r5,zero,10e70 <__addsf3+0x448>
   10e50:	1806d0fa 	srli	r3,r3,3
   10e54:	1880102c 	andhi	r2,r3,64
   10e58:	103ff526 	beq	r2,zero,10e30 <__alt_data_end+0xffff0e30>
   10e5c:	280ad0fa 	srli	r5,r5,3
   10e60:	2880102c 	andhi	r2,r5,64
   10e64:	103ff21e 	bne	r2,zero,10e30 <__alt_data_end+0xffff0e30>
   10e68:	2807883a 	mov	r3,r5
   10e6c:	003ff006 	br	10e30 <__alt_data_end+0xffff0e30>
   10e70:	04003fc4 	movi	r16,255
   10e74:	003f0306 	br	10a84 <__alt_data_end+0xffff0a84>
   10e78:	8007883a 	mov	r3,r16
   10e7c:	0005883a 	mov	r2,zero
   10e80:	003f2e06 	br	10b3c <__alt_data_end+0xffff0b3c>
   10e84:	01c00804 	movi	r7,32
   10e88:	398fc83a 	sub	r7,r7,r6
   10e8c:	19ce983a 	sll	r7,r3,r7
   10e90:	1986d83a 	srl	r3,r3,r6
   10e94:	380cc03a 	cmpne	r6,r7,zero
   10e98:	30c6b03a 	or	r3,r6,r3
   10e9c:	003fbf06 	br	10d9c <__alt_data_end+0xffff0d9c>
   10ea0:	2807883a 	mov	r3,r5
   10ea4:	003ef706 	br	10a84 <__alt_data_end+0xffff0a84>
   10ea8:	2807883a 	mov	r3,r5
   10eac:	04003fc4 	movi	r16,255
   10eb0:	003ef406 	br	10a84 <__alt_data_end+0xffff0a84>
   10eb4:	10000226 	beq	r2,zero,10ec0 <__addsf3+0x498>
   10eb8:	1007883a 	mov	r3,r2
   10ebc:	003ef106 	br	10a84 <__alt_data_end+0xffff0a84>
   10ec0:	0007883a 	mov	r3,zero
   10ec4:	0005883a 	mov	r2,zero
   10ec8:	003f1c06 	br	10b3c <__alt_data_end+0xffff0b3c>
   10ecc:	00800044 	movi	r2,1
   10ed0:	1887c83a 	sub	r3,r3,r2
   10ed4:	003f4006 	br	10bd8 <__alt_data_end+0xffff0bd8>
   10ed8:	01400044 	movi	r5,1
   10edc:	003f2e06 	br	10b98 <__alt_data_end+0xffff0b98>

00010ee0 <__gesf2>:
   10ee0:	2004d5fa 	srli	r2,r4,23
   10ee4:	280cd5fa 	srli	r6,r5,23
   10ee8:	00c02034 	movhi	r3,128
   10eec:	18ffffc4 	addi	r3,r3,-1
   10ef0:	10803fcc 	andi	r2,r2,255
   10ef4:	01c03fc4 	movi	r7,255
   10ef8:	1910703a 	and	r8,r3,r4
   10efc:	31803fcc 	andi	r6,r6,255
   10f00:	1946703a 	and	r3,r3,r5
   10f04:	2008d7fa 	srli	r4,r4,31
   10f08:	280ad7fa 	srli	r5,r5,31
   10f0c:	11c01826 	beq	r2,r7,10f70 <__gesf2+0x90>
   10f10:	01c03fc4 	movi	r7,255
   10f14:	31c00826 	beq	r6,r7,10f38 <__gesf2+0x58>
   10f18:	10000a1e 	bne	r2,zero,10f44 <__gesf2+0x64>
   10f1c:	400f003a 	cmpeq	r7,r8,zero
   10f20:	3813883a 	mov	r9,r7
   10f24:	30000926 	beq	r6,zero,10f4c <__gesf2+0x6c>
   10f28:	38001326 	beq	r7,zero,10f78 <__gesf2+0x98>
   10f2c:	28000b1e 	bne	r5,zero,10f5c <__gesf2+0x7c>
   10f30:	00bfffc4 	movi	r2,-1
   10f34:	f800283a 	ret
   10f38:	183ff726 	beq	r3,zero,10f18 <__alt_data_end+0xffff0f18>
   10f3c:	00bfff84 	movi	r2,-2
   10f40:	f800283a 	ret
   10f44:	30000c1e 	bne	r6,zero,10f78 <__gesf2+0x98>
   10f48:	0013883a 	mov	r9,zero
   10f4c:	180f003a 	cmpeq	r7,r3,zero
   10f50:	4800041e 	bne	r9,zero,10f64 <__gesf2+0x84>
   10f54:	38000826 	beq	r7,zero,10f78 <__gesf2+0x98>
   10f58:	203ff51e 	bne	r4,zero,10f30 <__alt_data_end+0xffff0f30>
   10f5c:	00800044 	movi	r2,1
   10f60:	f800283a 	ret
   10f64:	383ff126 	beq	r7,zero,10f2c <__alt_data_end+0xffff0f2c>
   10f68:	0005883a 	mov	r2,zero
   10f6c:	f800283a 	ret
   10f70:	403fe726 	beq	r8,zero,10f10 <__alt_data_end+0xffff0f10>
   10f74:	003ff106 	br	10f3c <__alt_data_end+0xffff0f3c>
   10f78:	217ff71e 	bne	r4,r5,10f58 <__alt_data_end+0xffff0f58>
   10f7c:	30bff616 	blt	r6,r2,10f58 <__alt_data_end+0xffff0f58>
   10f80:	11800216 	blt	r2,r6,10f8c <__gesf2+0xac>
   10f84:	1a3ff436 	bltu	r3,r8,10f58 <__alt_data_end+0xffff0f58>
   10f88:	40fff72e 	bgeu	r8,r3,10f68 <__alt_data_end+0xffff0f68>
   10f8c:	203fe826 	beq	r4,zero,10f30 <__alt_data_end+0xffff0f30>
   10f90:	003ff206 	br	10f5c <__alt_data_end+0xffff0f5c>

00010f94 <__mulsf3>:
   10f94:	defff404 	addi	sp,sp,-48
   10f98:	dc800415 	stw	r18,16(sp)
   10f9c:	2024d5fa 	srli	r18,r4,23
   10fa0:	dc400315 	stw	r17,12(sp)
   10fa4:	2022d7fa 	srli	r17,r4,31
   10fa8:	dd800815 	stw	r22,32(sp)
   10fac:	dd400715 	stw	r21,28(sp)
   10fb0:	dc000215 	stw	r16,8(sp)
   10fb4:	dfc00b15 	stw	ra,44(sp)
   10fb8:	04002034 	movhi	r16,128
   10fbc:	843fffc4 	addi	r16,r16,-1
   10fc0:	df000a15 	stw	fp,40(sp)
   10fc4:	ddc00915 	stw	r23,36(sp)
   10fc8:	dd000615 	stw	r20,24(sp)
   10fcc:	dcc00515 	stw	r19,20(sp)
   10fd0:	94803fcc 	andi	r18,r18,255
   10fd4:	8120703a 	and	r16,r16,r4
   10fd8:	882d883a 	mov	r22,r17
   10fdc:	8d403fcc 	andi	r21,r17,255
   10fe0:	90005b26 	beq	r18,zero,11150 <__mulsf3+0x1bc>
   10fe4:	00803fc4 	movi	r2,255
   10fe8:	90802c26 	beq	r18,r2,1109c <__mulsf3+0x108>
   10fec:	84002034 	orhi	r16,r16,128
   10ff0:	802090fa 	slli	r16,r16,3
   10ff4:	94bfe044 	addi	r18,r18,-127
   10ff8:	0039883a 	mov	fp,zero
   10ffc:	002f883a 	mov	r23,zero
   11000:	2804d5fa 	srli	r2,r5,23
   11004:	2828d7fa 	srli	r20,r5,31
   11008:	04c02034 	movhi	r19,128
   1100c:	9cffffc4 	addi	r19,r19,-1
   11010:	10803fcc 	andi	r2,r2,255
   11014:	9966703a 	and	r19,r19,r5
   11018:	a1c03fcc 	andi	r7,r20,255
   1101c:	10002a26 	beq	r2,zero,110c8 <__mulsf3+0x134>
   11020:	00c03fc4 	movi	r3,255
   11024:	10c04e26 	beq	r2,r3,11160 <__mulsf3+0x1cc>
   11028:	9cc02034 	orhi	r19,r19,128
   1102c:	982690fa 	slli	r19,r19,3
   11030:	10bfe044 	addi	r2,r2,-127
   11034:	0009883a 	mov	r4,zero
   11038:	2706b03a 	or	r3,r4,fp
   1103c:	18c7883a 	add	r3,r3,r3
   11040:	18c7883a 	add	r3,r3,r3
   11044:	01400074 	movhi	r5,1
   11048:	29441704 	addi	r5,r5,4188
   1104c:	1947883a 	add	r3,r3,r5
   11050:	18c00017 	ldw	r3,0(r3)
   11054:	a462f03a 	xor	r17,r20,r17
   11058:	1800683a 	jmp	r3
   1105c:	0001120c 	andi	zero,zero,1096
   11060:	00011200 	call	1120 <__reset-0xeee0>
   11064:	00011200 	call	1120 <__reset-0xeee0>
   11068:	000111f0 	cmpltui	zero,zero,1095
   1106c:	000110d8 	cmpnei	zero,zero,1091
   11070:	000110d8 	cmpnei	zero,zero,1091
   11074:	000111dc 	xori	zero,zero,1095
   11078:	000111f0 	cmpltui	zero,zero,1095
   1107c:	000110d8 	cmpnei	zero,zero,1091
   11080:	000111dc 	xori	zero,zero,1095
   11084:	000110d8 	cmpnei	zero,zero,1091
   11088:	000111f0 	cmpltui	zero,zero,1095
   1108c:	000110d4 	movui	zero,1091
   11090:	000110d4 	movui	zero,1091
   11094:	000110d4 	movui	zero,1091
   11098:	00011320 	cmpeqi	zero,zero,1100
   1109c:	8000371e 	bne	r16,zero,1117c <__mulsf3+0x1e8>
   110a0:	2804d5fa 	srli	r2,r5,23
   110a4:	2828d7fa 	srli	r20,r5,31
   110a8:	04c02034 	movhi	r19,128
   110ac:	9cffffc4 	addi	r19,r19,-1
   110b0:	10803fcc 	andi	r2,r2,255
   110b4:	07000204 	movi	fp,8
   110b8:	05c00084 	movi	r23,2
   110bc:	9966703a 	and	r19,r19,r5
   110c0:	a1c03fcc 	andi	r7,r20,255
   110c4:	103fd61e 	bne	r2,zero,11020 <__alt_data_end+0xffff1020>
   110c8:	98003a1e 	bne	r19,zero,111b4 <__mulsf3+0x220>
   110cc:	01000044 	movi	r4,1
   110d0:	003fd906 	br	11038 <__alt_data_end+0xffff1038>
   110d4:	a823883a 	mov	r17,r21
   110d8:	00800084 	movi	r2,2
   110dc:	b8802326 	beq	r23,r2,1116c <__mulsf3+0x1d8>
   110e0:	008000c4 	movi	r2,3
   110e4:	b880bb26 	beq	r23,r2,113d4 <__mulsf3+0x440>
   110e8:	00800044 	movi	r2,1
   110ec:	b880761e 	bne	r23,r2,112c8 <__mulsf3+0x334>
   110f0:	882d883a 	mov	r22,r17
   110f4:	0007883a 	mov	r3,zero
   110f8:	0021883a 	mov	r16,zero
   110fc:	18c03fcc 	andi	r3,r3,255
   11100:	180695fa 	slli	r3,r3,23
   11104:	b5803fcc 	andi	r22,r22,255
   11108:	b02c97fa 	slli	r22,r22,31
   1110c:	00802034 	movhi	r2,128
   11110:	10bfffc4 	addi	r2,r2,-1
   11114:	80a0703a 	and	r16,r16,r2
   11118:	80c4b03a 	or	r2,r16,r3
   1111c:	1584b03a 	or	r2,r2,r22
   11120:	dfc00b17 	ldw	ra,44(sp)
   11124:	df000a17 	ldw	fp,40(sp)
   11128:	ddc00917 	ldw	r23,36(sp)
   1112c:	dd800817 	ldw	r22,32(sp)
   11130:	dd400717 	ldw	r21,28(sp)
   11134:	dd000617 	ldw	r20,24(sp)
   11138:	dcc00517 	ldw	r19,20(sp)
   1113c:	dc800417 	ldw	r18,16(sp)
   11140:	dc400317 	ldw	r17,12(sp)
   11144:	dc000217 	ldw	r16,8(sp)
   11148:	dec00c04 	addi	sp,sp,48
   1114c:	f800283a 	ret
   11150:	80000d1e 	bne	r16,zero,11188 <__mulsf3+0x1f4>
   11154:	07000104 	movi	fp,4
   11158:	05c00044 	movi	r23,1
   1115c:	003fa806 	br	11000 <__alt_data_end+0xffff1000>
   11160:	9808c03a 	cmpne	r4,r19,zero
   11164:	21000084 	addi	r4,r4,2
   11168:	003fb306 	br	11038 <__alt_data_end+0xffff1038>
   1116c:	882d883a 	mov	r22,r17
   11170:	00ffffc4 	movi	r3,-1
   11174:	0021883a 	mov	r16,zero
   11178:	003fe006 	br	110fc <__alt_data_end+0xffff10fc>
   1117c:	07000304 	movi	fp,12
   11180:	05c000c4 	movi	r23,3
   11184:	003f9e06 	br	11000 <__alt_data_end+0xffff1000>
   11188:	8009883a 	mov	r4,r16
   1118c:	d9400115 	stw	r5,4(sp)
   11190:	00125240 	call	12524 <__clzsi2>
   11194:	10fffec4 	addi	r3,r2,-5
   11198:	04bfe284 	movi	r18,-118
   1119c:	80e0983a 	sll	r16,r16,r3
   111a0:	90a5c83a 	sub	r18,r18,r2
   111a4:	0039883a 	mov	fp,zero
   111a8:	002f883a 	mov	r23,zero
   111ac:	d9400117 	ldw	r5,4(sp)
   111b0:	003f9306 	br	11000 <__alt_data_end+0xffff1000>
   111b4:	9809883a 	mov	r4,r19
   111b8:	d9c00115 	stw	r7,4(sp)
   111bc:	00125240 	call	12524 <__clzsi2>
   111c0:	10fffec4 	addi	r3,r2,-5
   111c4:	98e6983a 	sll	r19,r19,r3
   111c8:	00ffe284 	movi	r3,-118
   111cc:	1885c83a 	sub	r2,r3,r2
   111d0:	0009883a 	mov	r4,zero
   111d4:	d9c00117 	ldw	r7,4(sp)
   111d8:	003f9706 	br	11038 <__alt_data_end+0xffff1038>
   111dc:	002d883a 	mov	r22,zero
   111e0:	04002034 	movhi	r16,128
   111e4:	843fffc4 	addi	r16,r16,-1
   111e8:	00ffffc4 	movi	r3,-1
   111ec:	003fc306 	br	110fc <__alt_data_end+0xffff10fc>
   111f0:	9821883a 	mov	r16,r19
   111f4:	3823883a 	mov	r17,r7
   111f8:	202f883a 	mov	r23,r4
   111fc:	003fb606 	br	110d8 <__alt_data_end+0xffff10d8>
   11200:	9821883a 	mov	r16,r19
   11204:	202f883a 	mov	r23,r4
   11208:	003fb306 	br	110d8 <__alt_data_end+0xffff10d8>
   1120c:	982cd43a 	srli	r22,r19,16
   11210:	8028d43a 	srli	r20,r16,16
   11214:	9cffffcc 	andi	r19,r19,65535
   11218:	843fffcc 	andi	r16,r16,65535
   1121c:	9809883a 	mov	r4,r19
   11220:	800b883a 	mov	r5,r16
   11224:	9085883a 	add	r2,r18,r2
   11228:	d8800015 	stw	r2,0(sp)
   1122c:	00125d00 	call	125d0 <__mulsi3>
   11230:	800b883a 	mov	r5,r16
   11234:	b009883a 	mov	r4,r22
   11238:	1025883a 	mov	r18,r2
   1123c:	00125d00 	call	125d0 <__mulsi3>
   11240:	9809883a 	mov	r4,r19
   11244:	a00b883a 	mov	r5,r20
   11248:	1021883a 	mov	r16,r2
   1124c:	00125d00 	call	125d0 <__mulsi3>
   11250:	b009883a 	mov	r4,r22
   11254:	a00b883a 	mov	r5,r20
   11258:	1027883a 	mov	r19,r2
   1125c:	00125d00 	call	125d0 <__mulsi3>
   11260:	1009883a 	mov	r4,r2
   11264:	9004d43a 	srli	r2,r18,16
   11268:	9c07883a 	add	r3,r19,r16
   1126c:	1887883a 	add	r3,r3,r2
   11270:	1cc0022e 	bgeu	r3,r19,1127c <__mulsf3+0x2e8>
   11274:	00800074 	movhi	r2,1
   11278:	2089883a 	add	r4,r4,r2
   1127c:	1804943a 	slli	r2,r3,16
   11280:	94bfffcc 	andi	r18,r18,65535
   11284:	1806d43a 	srli	r3,r3,16
   11288:	14a5883a 	add	r18,r2,r18
   1128c:	902091ba 	slli	r16,r18,6
   11290:	20c9883a 	add	r4,r4,r3
   11294:	9024d6ba 	srli	r18,r18,26
   11298:	200891ba 	slli	r4,r4,6
   1129c:	8020c03a 	cmpne	r16,r16,zero
   112a0:	84a0b03a 	or	r16,r16,r18
   112a4:	8120b03a 	or	r16,r16,r4
   112a8:	8082002c 	andhi	r2,r16,2048
   112ac:	10000626 	beq	r2,zero,112c8 <__mulsf3+0x334>
   112b0:	d8c00017 	ldw	r3,0(sp)
   112b4:	8004d07a 	srli	r2,r16,1
   112b8:	8400004c 	andi	r16,r16,1
   112bc:	18c00044 	addi	r3,r3,1
   112c0:	d8c00015 	stw	r3,0(sp)
   112c4:	80a0b03a 	or	r16,r16,r2
   112c8:	d8800017 	ldw	r2,0(sp)
   112cc:	10c01fc4 	addi	r3,r2,127
   112d0:	00c0240e 	bge	zero,r3,11364 <__mulsf3+0x3d0>
   112d4:	808001cc 	andi	r2,r16,7
   112d8:	10000426 	beq	r2,zero,112ec <__mulsf3+0x358>
   112dc:	810003cc 	andi	r4,r16,15
   112e0:	00800104 	movi	r2,4
   112e4:	20800126 	beq	r4,r2,112ec <__mulsf3+0x358>
   112e8:	80a1883a 	add	r16,r16,r2
   112ec:	8082002c 	andhi	r2,r16,2048
   112f0:	10000526 	beq	r2,zero,11308 <__mulsf3+0x374>
   112f4:	00be0034 	movhi	r2,63488
   112f8:	10bfffc4 	addi	r2,r2,-1
   112fc:	80a0703a 	and	r16,r16,r2
   11300:	d8800017 	ldw	r2,0(sp)
   11304:	10c02004 	addi	r3,r2,128
   11308:	00803f84 	movi	r2,254
   1130c:	10ff9716 	blt	r2,r3,1116c <__alt_data_end+0xffff116c>
   11310:	802091ba 	slli	r16,r16,6
   11314:	882d883a 	mov	r22,r17
   11318:	8020d27a 	srli	r16,r16,9
   1131c:	003f7706 	br	110fc <__alt_data_end+0xffff10fc>
   11320:	8080102c 	andhi	r2,r16,64
   11324:	10000926 	beq	r2,zero,1134c <__mulsf3+0x3b8>
   11328:	9880102c 	andhi	r2,r19,64
   1132c:	1000071e 	bne	r2,zero,1134c <__mulsf3+0x3b8>
   11330:	9c001034 	orhi	r16,r19,64
   11334:	00802034 	movhi	r2,128
   11338:	10bfffc4 	addi	r2,r2,-1
   1133c:	80a0703a 	and	r16,r16,r2
   11340:	a02d883a 	mov	r22,r20
   11344:	00ffffc4 	movi	r3,-1
   11348:	003f6c06 	br	110fc <__alt_data_end+0xffff10fc>
   1134c:	84001034 	orhi	r16,r16,64
   11350:	00802034 	movhi	r2,128
   11354:	10bfffc4 	addi	r2,r2,-1
   11358:	80a0703a 	and	r16,r16,r2
   1135c:	00ffffc4 	movi	r3,-1
   11360:	003f6606 	br	110fc <__alt_data_end+0xffff10fc>
   11364:	d8c00017 	ldw	r3,0(sp)
   11368:	00bfe084 	movi	r2,-126
   1136c:	10c5c83a 	sub	r2,r2,r3
   11370:	00c006c4 	movi	r3,27
   11374:	18bf5e16 	blt	r3,r2,110f0 <__alt_data_end+0xffff10f0>
   11378:	d8c00017 	ldw	r3,0(sp)
   1137c:	1d402784 	addi	r21,r3,158
   11380:	856a983a 	sll	r21,r16,r21
   11384:	80a0d83a 	srl	r16,r16,r2
   11388:	a804c03a 	cmpne	r2,r21,zero
   1138c:	1404b03a 	or	r2,r2,r16
   11390:	10c001cc 	andi	r3,r2,7
   11394:	18000426 	beq	r3,zero,113a8 <__mulsf3+0x414>
   11398:	110003cc 	andi	r4,r2,15
   1139c:	00c00104 	movi	r3,4
   113a0:	20c00126 	beq	r4,r3,113a8 <__mulsf3+0x414>
   113a4:	10c5883a 	add	r2,r2,r3
   113a8:	10c1002c 	andhi	r3,r2,1024
   113ac:	18000426 	beq	r3,zero,113c0 <__mulsf3+0x42c>
   113b0:	882d883a 	mov	r22,r17
   113b4:	00c00044 	movi	r3,1
   113b8:	0021883a 	mov	r16,zero
   113bc:	003f4f06 	br	110fc <__alt_data_end+0xffff10fc>
   113c0:	100491ba 	slli	r2,r2,6
   113c4:	882d883a 	mov	r22,r17
   113c8:	0007883a 	mov	r3,zero
   113cc:	1020d27a 	srli	r16,r2,9
   113d0:	003f4a06 	br	110fc <__alt_data_end+0xffff10fc>
   113d4:	84001034 	orhi	r16,r16,64
   113d8:	00802034 	movhi	r2,128
   113dc:	10bfffc4 	addi	r2,r2,-1
   113e0:	80a0703a 	and	r16,r16,r2
   113e4:	882d883a 	mov	r22,r17
   113e8:	00ffffc4 	movi	r3,-1
   113ec:	003f4306 	br	110fc <__alt_data_end+0xffff10fc>

000113f0 <__subsf3>:
   113f0:	defffc04 	addi	sp,sp,-16
   113f4:	280cd5fa 	srli	r6,r5,23
   113f8:	dc400115 	stw	r17,4(sp)
   113fc:	dc000015 	stw	r16,0(sp)
   11400:	2022d7fa 	srli	r17,r4,31
   11404:	2020d5fa 	srli	r16,r4,23
   11408:	00802034 	movhi	r2,128
   1140c:	10bfffc4 	addi	r2,r2,-1
   11410:	1106703a 	and	r3,r2,r4
   11414:	dfc00315 	stw	ra,12(sp)
   11418:	1144703a 	and	r2,r2,r5
   1141c:	dc800215 	stw	r18,8(sp)
   11420:	31803fcc 	andi	r6,r6,255
   11424:	01003fc4 	movi	r4,255
   11428:	880f883a 	mov	r7,r17
   1142c:	84003fcc 	andi	r16,r16,255
   11430:	8c403fcc 	andi	r17,r17,255
   11434:	180690fa 	slli	r3,r3,3
   11438:	280ad7fa 	srli	r5,r5,31
   1143c:	100490fa 	slli	r2,r2,3
   11440:	31002326 	beq	r6,r4,114d0 <__subsf3+0xe0>
   11444:	2940005c 	xori	r5,r5,1
   11448:	8189c83a 	sub	r4,r16,r6
   1144c:	89402426 	beq	r17,r5,114e0 <__subsf3+0xf0>
   11450:	0100750e 	bge	zero,r4,11628 <__subsf3+0x238>
   11454:	30003c1e 	bne	r6,zero,11548 <__subsf3+0x158>
   11458:	1000681e 	bne	r2,zero,115fc <__subsf3+0x20c>
   1145c:	188001cc 	andi	r2,r3,7
   11460:	10000426 	beq	r2,zero,11474 <__subsf3+0x84>
   11464:	190003cc 	andi	r4,r3,15
   11468:	00800104 	movi	r2,4
   1146c:	20800126 	beq	r4,r2,11474 <__subsf3+0x84>
   11470:	18c00104 	addi	r3,r3,4
   11474:	1881002c 	andhi	r2,r3,1024
   11478:	89c0004c 	andi	r7,r17,1
   1147c:	10005626 	beq	r2,zero,115d8 <__subsf3+0x1e8>
   11480:	84000044 	addi	r16,r16,1
   11484:	00803fc4 	movi	r2,255
   11488:	80807226 	beq	r16,r2,11654 <__subsf3+0x264>
   1148c:	180691ba 	slli	r3,r3,6
   11490:	1806d27a 	srli	r3,r3,9
   11494:	84003fcc 	andi	r16,r16,255
   11498:	802095fa 	slli	r16,r16,23
   1149c:	39c03fcc 	andi	r7,r7,255
   114a0:	380e97fa 	slli	r7,r7,31
   114a4:	00802034 	movhi	r2,128
   114a8:	10bfffc4 	addi	r2,r2,-1
   114ac:	1884703a 	and	r2,r3,r2
   114b0:	1404b03a 	or	r2,r2,r16
   114b4:	11c4b03a 	or	r2,r2,r7
   114b8:	dfc00317 	ldw	ra,12(sp)
   114bc:	dc800217 	ldw	r18,8(sp)
   114c0:	dc400117 	ldw	r17,4(sp)
   114c4:	dc000017 	ldw	r16,0(sp)
   114c8:	dec00404 	addi	sp,sp,16
   114cc:	f800283a 	ret
   114d0:	103fdc26 	beq	r2,zero,11444 <__alt_data_end+0xffff1444>
   114d4:	29403fcc 	andi	r5,r5,255
   114d8:	8189c83a 	sub	r4,r16,r6
   114dc:	897fdc1e 	bne	r17,r5,11450 <__alt_data_end+0xffff1450>
   114e0:	0100630e 	bge	zero,r4,11670 <__subsf3+0x280>
   114e4:	30004a26 	beq	r6,zero,11610 <__subsf3+0x220>
   114e8:	01403fc4 	movi	r5,255
   114ec:	817fdb26 	beq	r16,r5,1145c <__alt_data_end+0xffff145c>
   114f0:	10810034 	orhi	r2,r2,1024
   114f4:	014006c4 	movi	r5,27
   114f8:	2900ed16 	blt	r5,r4,118b0 <__subsf3+0x4c0>
   114fc:	01400804 	movi	r5,32
   11500:	290bc83a 	sub	r5,r5,r4
   11504:	114a983a 	sll	r5,r2,r5
   11508:	1108d83a 	srl	r4,r2,r4
   1150c:	2804c03a 	cmpne	r2,r5,zero
   11510:	1104b03a 	or	r2,r2,r4
   11514:	1887883a 	add	r3,r3,r2
   11518:	1881002c 	andhi	r2,r3,1024
   1151c:	103fcf26 	beq	r2,zero,1145c <__alt_data_end+0xffff145c>
   11520:	84000044 	addi	r16,r16,1
   11524:	00803fc4 	movi	r2,255
   11528:	80807726 	beq	r16,r2,11708 <__subsf3+0x318>
   1152c:	00bf0034 	movhi	r2,64512
   11530:	10bfffc4 	addi	r2,r2,-1
   11534:	1884703a 	and	r2,r3,r2
   11538:	1004d07a 	srli	r2,r2,1
   1153c:	18c0004c 	andi	r3,r3,1
   11540:	10c6b03a 	or	r3,r2,r3
   11544:	003fc506 	br	1145c <__alt_data_end+0xffff145c>
   11548:	01403fc4 	movi	r5,255
   1154c:	817fc326 	beq	r16,r5,1145c <__alt_data_end+0xffff145c>
   11550:	10810034 	orhi	r2,r2,1024
   11554:	014006c4 	movi	r5,27
   11558:	2900d316 	blt	r5,r4,118a8 <__subsf3+0x4b8>
   1155c:	01400804 	movi	r5,32
   11560:	290bc83a 	sub	r5,r5,r4
   11564:	114a983a 	sll	r5,r2,r5
   11568:	1108d83a 	srl	r4,r2,r4
   1156c:	2804c03a 	cmpne	r2,r5,zero
   11570:	1104b03a 	or	r2,r2,r4
   11574:	1887c83a 	sub	r3,r3,r2
   11578:	1881002c 	andhi	r2,r3,1024
   1157c:	103fb726 	beq	r2,zero,1145c <__alt_data_end+0xffff145c>
   11580:	04810034 	movhi	r18,1024
   11584:	94bfffc4 	addi	r18,r18,-1
   11588:	1ca4703a 	and	r18,r3,r18
   1158c:	9009883a 	mov	r4,r18
   11590:	00125240 	call	12524 <__clzsi2>
   11594:	10bffec4 	addi	r2,r2,-5
   11598:	90a4983a 	sll	r18,r18,r2
   1159c:	14002f16 	blt	r2,r16,1165c <__subsf3+0x26c>
   115a0:	1421c83a 	sub	r16,r2,r16
   115a4:	00c007c4 	movi	r3,31
   115a8:	1c07c83a 	sub	r3,r3,r16
   115ac:	90c6983a 	sll	r3,r18,r3
   115b0:	84000044 	addi	r16,r16,1
   115b4:	9424d83a 	srl	r18,r18,r16
   115b8:	1806c03a 	cmpne	r3,r3,zero
   115bc:	0021883a 	mov	r16,zero
   115c0:	1c86b03a 	or	r3,r3,r18
   115c4:	003fa506 	br	1145c <__alt_data_end+0xffff145c>
   115c8:	000f883a 	mov	r7,zero
   115cc:	00c10034 	movhi	r3,1024
   115d0:	18fffe04 	addi	r3,r3,-8
   115d4:	04003fc4 	movi	r16,255
   115d8:	00803fc4 	movi	r2,255
   115dc:	1806d0fa 	srli	r3,r3,3
   115e0:	8080021e 	bne	r16,r2,115ec <__subsf3+0x1fc>
   115e4:	18001b26 	beq	r3,zero,11654 <__subsf3+0x264>
   115e8:	18c01034 	orhi	r3,r3,64
   115ec:	00802034 	movhi	r2,128
   115f0:	10bfffc4 	addi	r2,r2,-1
   115f4:	1886703a 	and	r3,r3,r2
   115f8:	003fa606 	br	11494 <__alt_data_end+0xffff1494>
   115fc:	213fffc4 	addi	r4,r4,-1
   11600:	203fdc26 	beq	r4,zero,11574 <__alt_data_end+0xffff1574>
   11604:	01403fc4 	movi	r5,255
   11608:	817fd21e 	bne	r16,r5,11554 <__alt_data_end+0xffff1554>
   1160c:	003f9306 	br	1145c <__alt_data_end+0xffff145c>
   11610:	103f9226 	beq	r2,zero,1145c <__alt_data_end+0xffff145c>
   11614:	213fffc4 	addi	r4,r4,-1
   11618:	203fbe26 	beq	r4,zero,11514 <__alt_data_end+0xffff1514>
   1161c:	01403fc4 	movi	r5,255
   11620:	817fb41e 	bne	r16,r5,114f4 <__alt_data_end+0xffff14f4>
   11624:	003f8d06 	br	1145c <__alt_data_end+0xffff145c>
   11628:	20001c1e 	bne	r4,zero,1169c <__subsf3+0x2ac>
   1162c:	81000044 	addi	r4,r16,1
   11630:	21003fcc 	andi	r4,r4,255
   11634:	01800044 	movi	r6,1
   11638:	3100400e 	bge	r6,r4,1173c <__subsf3+0x34c>
   1163c:	18a5c83a 	sub	r18,r3,r2
   11640:	9101002c 	andhi	r4,r18,1024
   11644:	20002126 	beq	r4,zero,116cc <__subsf3+0x2dc>
   11648:	10e5c83a 	sub	r18,r2,r3
   1164c:	2823883a 	mov	r17,r5
   11650:	003fce06 	br	1158c <__alt_data_end+0xffff158c>
   11654:	0007883a 	mov	r3,zero
   11658:	003f8e06 	br	11494 <__alt_data_end+0xffff1494>
   1165c:	00ff0034 	movhi	r3,64512
   11660:	18ffffc4 	addi	r3,r3,-1
   11664:	80a1c83a 	sub	r16,r16,r2
   11668:	90c6703a 	and	r3,r18,r3
   1166c:	003f7b06 	br	1145c <__alt_data_end+0xffff145c>
   11670:	2000381e 	bne	r4,zero,11754 <__subsf3+0x364>
   11674:	81000044 	addi	r4,r16,1
   11678:	21803fcc 	andi	r6,r4,255
   1167c:	01400044 	movi	r5,1
   11680:	2980230e 	bge	r5,r6,11710 <__subsf3+0x320>
   11684:	01403fc4 	movi	r5,255
   11688:	21401e26 	beq	r4,r5,11704 <__subsf3+0x314>
   1168c:	10c7883a 	add	r3,r2,r3
   11690:	1806d07a 	srli	r3,r3,1
   11694:	2021883a 	mov	r16,r4
   11698:	003f7006 	br	1145c <__alt_data_end+0xffff145c>
   1169c:	80001026 	beq	r16,zero,116e0 <__subsf3+0x2f0>
   116a0:	01c03fc4 	movi	r7,255
   116a4:	31c01326 	beq	r6,r7,116f4 <__subsf3+0x304>
   116a8:	0109c83a 	sub	r4,zero,r4
   116ac:	18c10034 	orhi	r3,r3,1024
   116b0:	01c006c4 	movi	r7,27
   116b4:	3900390e 	bge	r7,r4,1179c <__subsf3+0x3ac>
   116b8:	00c00044 	movi	r3,1
   116bc:	10c7c83a 	sub	r3,r2,r3
   116c0:	3021883a 	mov	r16,r6
   116c4:	2823883a 	mov	r17,r5
   116c8:	003fab06 	br	11578 <__alt_data_end+0xffff1578>
   116cc:	903faf1e 	bne	r18,zero,1158c <__alt_data_end+0xffff158c>
   116d0:	0007883a 	mov	r3,zero
   116d4:	000f883a 	mov	r7,zero
   116d8:	0021883a 	mov	r16,zero
   116dc:	003fbe06 	br	115d8 <__alt_data_end+0xffff15d8>
   116e0:	18000426 	beq	r3,zero,116f4 <__subsf3+0x304>
   116e4:	0108303a 	nor	r4,zero,r4
   116e8:	203ff426 	beq	r4,zero,116bc <__alt_data_end+0xffff16bc>
   116ec:	01c03fc4 	movi	r7,255
   116f0:	31ffef1e 	bne	r6,r7,116b0 <__alt_data_end+0xffff16b0>
   116f4:	1007883a 	mov	r3,r2
   116f8:	3021883a 	mov	r16,r6
   116fc:	2823883a 	mov	r17,r5
   11700:	003f5606 	br	1145c <__alt_data_end+0xffff145c>
   11704:	2021883a 	mov	r16,r4
   11708:	0007883a 	mov	r3,zero
   1170c:	003fb206 	br	115d8 <__alt_data_end+0xffff15d8>
   11710:	8000441e 	bne	r16,zero,11824 <__subsf3+0x434>
   11714:	18005926 	beq	r3,zero,1187c <__subsf3+0x48c>
   11718:	103f5026 	beq	r2,zero,1145c <__alt_data_end+0xffff145c>
   1171c:	1887883a 	add	r3,r3,r2
   11720:	1881002c 	andhi	r2,r3,1024
   11724:	103f4d26 	beq	r2,zero,1145c <__alt_data_end+0xffff145c>
   11728:	00bf0034 	movhi	r2,64512
   1172c:	10bfffc4 	addi	r2,r2,-1
   11730:	1886703a 	and	r3,r3,r2
   11734:	2821883a 	mov	r16,r5
   11738:	003f4806 	br	1145c <__alt_data_end+0xffff145c>
   1173c:	8000111e 	bne	r16,zero,11784 <__subsf3+0x394>
   11740:	1800221e 	bne	r3,zero,117cc <__subsf3+0x3dc>
   11744:	10004326 	beq	r2,zero,11854 <__subsf3+0x464>
   11748:	1007883a 	mov	r3,r2
   1174c:	2823883a 	mov	r17,r5
   11750:	003f4206 	br	1145c <__alt_data_end+0xffff145c>
   11754:	8000181e 	bne	r16,zero,117b8 <__subsf3+0x3c8>
   11758:	18002f26 	beq	r3,zero,11818 <__subsf3+0x428>
   1175c:	0108303a 	nor	r4,zero,r4
   11760:	20000526 	beq	r4,zero,11778 <__subsf3+0x388>
   11764:	01403fc4 	movi	r5,255
   11768:	31402b26 	beq	r6,r5,11818 <__subsf3+0x428>
   1176c:	014006c4 	movi	r5,27
   11770:	29003b0e 	bge	r5,r4,11860 <__subsf3+0x470>
   11774:	00c00044 	movi	r3,1
   11778:	1887883a 	add	r3,r3,r2
   1177c:	3021883a 	mov	r16,r6
   11780:	003f6506 	br	11518 <__alt_data_end+0xffff1518>
   11784:	1800181e 	bne	r3,zero,117e8 <__subsf3+0x3f8>
   11788:	103f8f26 	beq	r2,zero,115c8 <__alt_data_end+0xffff15c8>
   1178c:	1007883a 	mov	r3,r2
   11790:	2823883a 	mov	r17,r5
   11794:	04003fc4 	movi	r16,255
   11798:	003f3006 	br	1145c <__alt_data_end+0xffff145c>
   1179c:	01c00804 	movi	r7,32
   117a0:	390fc83a 	sub	r7,r7,r4
   117a4:	19ce983a 	sll	r7,r3,r7
   117a8:	1906d83a 	srl	r3,r3,r4
   117ac:	3808c03a 	cmpne	r4,r7,zero
   117b0:	20c6b03a 	or	r3,r4,r3
   117b4:	003fc106 	br	116bc <__alt_data_end+0xffff16bc>
   117b8:	01403fc4 	movi	r5,255
   117bc:	31401626 	beq	r6,r5,11818 <__subsf3+0x428>
   117c0:	0109c83a 	sub	r4,zero,r4
   117c4:	18c10034 	orhi	r3,r3,1024
   117c8:	003fe806 	br	1176c <__alt_data_end+0xffff176c>
   117cc:	103f2326 	beq	r2,zero,1145c <__alt_data_end+0xffff145c>
   117d0:	1889c83a 	sub	r4,r3,r2
   117d4:	2181002c 	andhi	r6,r4,1024
   117d8:	30002d26 	beq	r6,zero,11890 <__subsf3+0x4a0>
   117dc:	10c7c83a 	sub	r3,r2,r3
   117e0:	2823883a 	mov	r17,r5
   117e4:	003f1d06 	br	1145c <__alt_data_end+0xffff145c>
   117e8:	10001826 	beq	r2,zero,1184c <__subsf3+0x45c>
   117ec:	1806d0fa 	srli	r3,r3,3
   117f0:	1900102c 	andhi	r4,r3,64
   117f4:	20000526 	beq	r4,zero,1180c <__subsf3+0x41c>
   117f8:	1004d0fa 	srli	r2,r2,3
   117fc:	1100102c 	andhi	r4,r2,64
   11800:	2000021e 	bne	r4,zero,1180c <__subsf3+0x41c>
   11804:	1007883a 	mov	r3,r2
   11808:	2823883a 	mov	r17,r5
   1180c:	180690fa 	slli	r3,r3,3
   11810:	04003fc4 	movi	r16,255
   11814:	003f1106 	br	1145c <__alt_data_end+0xffff145c>
   11818:	1007883a 	mov	r3,r2
   1181c:	3021883a 	mov	r16,r6
   11820:	003f0e06 	br	1145c <__alt_data_end+0xffff145c>
   11824:	18001726 	beq	r3,zero,11884 <__subsf3+0x494>
   11828:	10000826 	beq	r2,zero,1184c <__subsf3+0x45c>
   1182c:	1806d0fa 	srli	r3,r3,3
   11830:	1900102c 	andhi	r4,r3,64
   11834:	203ff526 	beq	r4,zero,1180c <__alt_data_end+0xffff180c>
   11838:	1004d0fa 	srli	r2,r2,3
   1183c:	1100102c 	andhi	r4,r2,64
   11840:	203ff21e 	bne	r4,zero,1180c <__alt_data_end+0xffff180c>
   11844:	1007883a 	mov	r3,r2
   11848:	003ff006 	br	1180c <__alt_data_end+0xffff180c>
   1184c:	04003fc4 	movi	r16,255
   11850:	003f0206 	br	1145c <__alt_data_end+0xffff145c>
   11854:	8007883a 	mov	r3,r16
   11858:	000f883a 	mov	r7,zero
   1185c:	003f5e06 	br	115d8 <__alt_data_end+0xffff15d8>
   11860:	01400804 	movi	r5,32
   11864:	290bc83a 	sub	r5,r5,r4
   11868:	194a983a 	sll	r5,r3,r5
   1186c:	1906d83a 	srl	r3,r3,r4
   11870:	2808c03a 	cmpne	r4,r5,zero
   11874:	20c6b03a 	or	r3,r4,r3
   11878:	003fbf06 	br	11778 <__alt_data_end+0xffff1778>
   1187c:	1007883a 	mov	r3,r2
   11880:	003ef606 	br	1145c <__alt_data_end+0xffff145c>
   11884:	1007883a 	mov	r3,r2
   11888:	04003fc4 	movi	r16,255
   1188c:	003ef306 	br	1145c <__alt_data_end+0xffff145c>
   11890:	20000226 	beq	r4,zero,1189c <__subsf3+0x4ac>
   11894:	2007883a 	mov	r3,r4
   11898:	003ef006 	br	1145c <__alt_data_end+0xffff145c>
   1189c:	0007883a 	mov	r3,zero
   118a0:	000f883a 	mov	r7,zero
   118a4:	003f4c06 	br	115d8 <__alt_data_end+0xffff15d8>
   118a8:	00800044 	movi	r2,1
   118ac:	003f3106 	br	11574 <__alt_data_end+0xffff1574>
   118b0:	00800044 	movi	r2,1
   118b4:	003f1706 	br	11514 <__alt_data_end+0xffff1514>

000118b8 <__fixsfsi>:
   118b8:	2006d5fa 	srli	r3,r4,23
   118bc:	00802034 	movhi	r2,128
   118c0:	10bfffc4 	addi	r2,r2,-1
   118c4:	01401f84 	movi	r5,126
   118c8:	18c03fcc 	andi	r3,r3,255
   118cc:	1104703a 	and	r2,r2,r4
   118d0:	2008d7fa 	srli	r4,r4,31
   118d4:	28c00e0e 	bge	r5,r3,11910 <__fixsfsi+0x58>
   118d8:	01402744 	movi	r5,157
   118dc:	28c00816 	blt	r5,r3,11900 <__fixsfsi+0x48>
   118e0:	01402544 	movi	r5,149
   118e4:	10802034 	orhi	r2,r2,128
   118e8:	28c00b0e 	bge	r5,r3,11918 <__fixsfsi+0x60>
   118ec:	18ffda84 	addi	r3,r3,-150
   118f0:	10c4983a 	sll	r2,r2,r3
   118f4:	20000726 	beq	r4,zero,11914 <__fixsfsi+0x5c>
   118f8:	0085c83a 	sub	r2,zero,r2
   118fc:	f800283a 	ret
   11900:	00a00034 	movhi	r2,32768
   11904:	10bfffc4 	addi	r2,r2,-1
   11908:	2085883a 	add	r2,r4,r2
   1190c:	f800283a 	ret
   11910:	0005883a 	mov	r2,zero
   11914:	f800283a 	ret
   11918:	01402584 	movi	r5,150
   1191c:	28c7c83a 	sub	r3,r5,r3
   11920:	10c4d83a 	srl	r2,r2,r3
   11924:	003ff306 	br	118f4 <__alt_data_end+0xffff18f4>

00011928 <__floatsisf>:
   11928:	defffd04 	addi	sp,sp,-12
   1192c:	dc000015 	stw	r16,0(sp)
   11930:	dfc00215 	stw	ra,8(sp)
   11934:	dc400115 	stw	r17,4(sp)
   11938:	2021883a 	mov	r16,r4
   1193c:	20003e26 	beq	r4,zero,11a38 <__floatsisf+0x110>
   11940:	2022d7fa 	srli	r17,r4,31
   11944:	88000126 	beq	r17,zero,1194c <__floatsisf+0x24>
   11948:	0121c83a 	sub	r16,zero,r4
   1194c:	8009883a 	mov	r4,r16
   11950:	00125240 	call	12524 <__clzsi2>
   11954:	01002784 	movi	r4,158
   11958:	2089c83a 	sub	r4,r4,r2
   1195c:	01402584 	movi	r5,150
   11960:	8007883a 	mov	r3,r16
   11964:	29001416 	blt	r5,r4,119b8 <__floatsisf+0x90>
   11968:	10bffe04 	addi	r2,r2,-8
   1196c:	80a0983a 	sll	r16,r16,r2
   11970:	00802034 	movhi	r2,128
   11974:	10bfffc4 	addi	r2,r2,-1
   11978:	8807883a 	mov	r3,r17
   1197c:	80a0703a 	and	r16,r16,r2
   11980:	21003fcc 	andi	r4,r4,255
   11984:	200895fa 	slli	r4,r4,23
   11988:	18c03fcc 	andi	r3,r3,255
   1198c:	180697fa 	slli	r3,r3,31
   11990:	00802034 	movhi	r2,128
   11994:	10bfffc4 	addi	r2,r2,-1
   11998:	80a0703a 	and	r16,r16,r2
   1199c:	8104b03a 	or	r2,r16,r4
   119a0:	10c4b03a 	or	r2,r2,r3
   119a4:	dfc00217 	ldw	ra,8(sp)
   119a8:	dc400117 	ldw	r17,4(sp)
   119ac:	dc000017 	ldw	r16,0(sp)
   119b0:	dec00304 	addi	sp,sp,12
   119b4:	f800283a 	ret
   119b8:	01402644 	movi	r5,153
   119bc:	2900070e 	bge	r5,r4,119dc <__floatsisf+0xb4>
   119c0:	114006c4 	addi	r5,r2,27
   119c4:	01800144 	movi	r6,5
   119c8:	814a983a 	sll	r5,r16,r5
   119cc:	308dc83a 	sub	r6,r6,r2
   119d0:	8186d83a 	srl	r3,r16,r6
   119d4:	280ac03a 	cmpne	r5,r5,zero
   119d8:	28c6b03a 	or	r3,r5,r3
   119dc:	01400144 	movi	r5,5
   119e0:	2880020e 	bge	r5,r2,119ec <__floatsisf+0xc4>
   119e4:	117ffec4 	addi	r5,r2,-5
   119e8:	1946983a 	sll	r3,r3,r5
   119ec:	043f0034 	movhi	r16,64512
   119f0:	843fffc4 	addi	r16,r16,-1
   119f4:	194001cc 	andi	r5,r3,7
   119f8:	1c20703a 	and	r16,r3,r16
   119fc:	28000426 	beq	r5,zero,11a10 <__floatsisf+0xe8>
   11a00:	18c003cc 	andi	r3,r3,15
   11a04:	01400104 	movi	r5,4
   11a08:	19400126 	beq	r3,r5,11a10 <__floatsisf+0xe8>
   11a0c:	8161883a 	add	r16,r16,r5
   11a10:	80c1002c 	andhi	r3,r16,1024
   11a14:	18000c26 	beq	r3,zero,11a48 <__floatsisf+0x120>
   11a18:	010027c4 	movi	r4,159
   11a1c:	2089c83a 	sub	r4,r4,r2
   11a20:	00803fc4 	movi	r2,255
   11a24:	20801826 	beq	r4,r2,11a88 <__floatsisf+0x160>
   11a28:	802091ba 	slli	r16,r16,6
   11a2c:	8807883a 	mov	r3,r17
   11a30:	8020d27a 	srli	r16,r16,9
   11a34:	003fd206 	br	11980 <__alt_data_end+0xffff1980>
   11a38:	0007883a 	mov	r3,zero
   11a3c:	0009883a 	mov	r4,zero
   11a40:	0021883a 	mov	r16,zero
   11a44:	003fce06 	br	11980 <__alt_data_end+0xffff1980>
   11a48:	00803fc4 	movi	r2,255
   11a4c:	8020d0fa 	srli	r16,r16,3
   11a50:	20800526 	beq	r4,r2,11a68 <__floatsisf+0x140>
   11a54:	00802034 	movhi	r2,128
   11a58:	10bfffc4 	addi	r2,r2,-1
   11a5c:	80a0703a 	and	r16,r16,r2
   11a60:	8807883a 	mov	r3,r17
   11a64:	003fc606 	br	11980 <__alt_data_end+0xffff1980>
   11a68:	80000426 	beq	r16,zero,11a7c <__floatsisf+0x154>
   11a6c:	84001034 	orhi	r16,r16,64
   11a70:	00802034 	movhi	r2,128
   11a74:	10bfffc4 	addi	r2,r2,-1
   11a78:	80a0703a 	and	r16,r16,r2
   11a7c:	8807883a 	mov	r3,r17
   11a80:	013fffc4 	movi	r4,-1
   11a84:	003fbe06 	br	11980 <__alt_data_end+0xffff1980>
   11a88:	8807883a 	mov	r3,r17
   11a8c:	013fffc4 	movi	r4,-1
   11a90:	0021883a 	mov	r16,zero
   11a94:	003fba06 	br	11980 <__alt_data_end+0xffff1980>

00011a98 <__muldf3>:
   11a98:	deffee04 	addi	sp,sp,-72
   11a9c:	dc400915 	stw	r17,36(sp)
   11aa0:	2822d53a 	srli	r17,r5,20
   11aa4:	dc000815 	stw	r16,32(sp)
   11aa8:	2820d7fa 	srli	r16,r5,31
   11aac:	df001015 	stw	fp,64(sp)
   11ab0:	dd000c15 	stw	r20,48(sp)
   11ab4:	dcc00b15 	stw	r19,44(sp)
   11ab8:	dfc01115 	stw	ra,68(sp)
   11abc:	04c00434 	movhi	r19,16
   11ac0:	9cffffc4 	addi	r19,r19,-1
   11ac4:	ddc00f15 	stw	r23,60(sp)
   11ac8:	dd800e15 	stw	r22,56(sp)
   11acc:	dd400d15 	stw	r21,52(sp)
   11ad0:	dc800a15 	stw	r18,40(sp)
   11ad4:	8c41ffcc 	andi	r17,r17,2047
   11ad8:	2029883a 	mov	r20,r4
   11adc:	2ce6703a 	and	r19,r5,r19
   11ae0:	8039883a 	mov	fp,r16
   11ae4:	82003fcc 	andi	r8,r16,255
   11ae8:	88005d26 	beq	r17,zero,11c60 <__muldf3+0x1c8>
   11aec:	0081ffc4 	movi	r2,2047
   11af0:	202f883a 	mov	r23,r4
   11af4:	88803326 	beq	r17,r2,11bc4 <__muldf3+0x12c>
   11af8:	98800434 	orhi	r2,r19,16
   11afc:	100490fa 	slli	r2,r2,3
   11b00:	2026d77a 	srli	r19,r4,29
   11b04:	202e90fa 	slli	r23,r4,3
   11b08:	8c7f0044 	addi	r17,r17,-1023
   11b0c:	14e6b03a 	or	r19,r2,r19
   11b10:	002d883a 	mov	r22,zero
   11b14:	000b883a 	mov	r5,zero
   11b18:	3804d53a 	srli	r2,r7,20
   11b1c:	3828d7fa 	srli	r20,r7,31
   11b20:	04800434 	movhi	r18,16
   11b24:	94bfffc4 	addi	r18,r18,-1
   11b28:	1081ffcc 	andi	r2,r2,2047
   11b2c:	302b883a 	mov	r21,r6
   11b30:	3ca4703a 	and	r18,r7,r18
   11b34:	a2403fcc 	andi	r9,r20,255
   11b38:	10006826 	beq	r2,zero,11cdc <__muldf3+0x244>
   11b3c:	00c1ffc4 	movi	r3,2047
   11b40:	10c06026 	beq	r2,r3,11cc4 <__muldf3+0x22c>
   11b44:	90c00434 	orhi	r3,r18,16
   11b48:	180690fa 	slli	r3,r3,3
   11b4c:	3024d77a 	srli	r18,r6,29
   11b50:	302a90fa 	slli	r21,r6,3
   11b54:	10bf0044 	addi	r2,r2,-1023
   11b58:	1ca4b03a 	or	r18,r3,r18
   11b5c:	0007883a 	mov	r3,zero
   11b60:	1d88b03a 	or	r4,r3,r22
   11b64:	2109883a 	add	r4,r4,r4
   11b68:	2109883a 	add	r4,r4,r4
   11b6c:	01800074 	movhi	r6,1
   11b70:	3186e104 	addi	r6,r6,7044
   11b74:	2189883a 	add	r4,r4,r6
   11b78:	21000017 	ldw	r4,0(r4)
   11b7c:	852cf03a 	xor	r22,r16,r20
   11b80:	2000683a 	jmp	r4
   11b84:	00011dcc 	andi	zero,zero,1143
   11b88:	00011dbc 	xorhi	zero,zero,1142
   11b8c:	00011dbc 	xorhi	zero,zero,1142
   11b90:	00011da8 	cmpgeui	zero,zero,1142
   11b94:	00011be4 	muli	zero,zero,1135
   11b98:	00011be4 	muli	zero,zero,1135
   11b9c:	00011d90 	cmplti	zero,zero,1142
   11ba0:	00011da8 	cmpgeui	zero,zero,1142
   11ba4:	00011be4 	muli	zero,zero,1135
   11ba8:	00011d90 	cmplti	zero,zero,1142
   11bac:	00011be4 	muli	zero,zero,1135
   11bb0:	00011da8 	cmpgeui	zero,zero,1142
   11bb4:	00011be0 	cmpeqi	zero,zero,1135
   11bb8:	00011be0 	cmpeqi	zero,zero,1135
   11bbc:	00011be0 	cmpeqi	zero,zero,1135
   11bc0:	000120e4 	muli	zero,zero,1155
   11bc4:	9904b03a 	or	r2,r19,r4
   11bc8:	10006e1e 	bne	r2,zero,11d84 <__muldf3+0x2ec>
   11bcc:	05800204 	movi	r22,8
   11bd0:	0027883a 	mov	r19,zero
   11bd4:	002f883a 	mov	r23,zero
   11bd8:	01400084 	movi	r5,2
   11bdc:	003fce06 	br	11b18 <__alt_data_end+0xffff1b18>
   11be0:	402d883a 	mov	r22,r8
   11be4:	00800084 	movi	r2,2
   11be8:	28805626 	beq	r5,r2,11d44 <__muldf3+0x2ac>
   11bec:	008000c4 	movi	r2,3
   11bf0:	2881a226 	beq	r5,r2,1227c <__muldf3+0x7e4>
   11bf4:	00800044 	movi	r2,1
   11bf8:	28811d1e 	bne	r5,r2,12070 <__muldf3+0x5d8>
   11bfc:	b039883a 	mov	fp,r22
   11c00:	0005883a 	mov	r2,zero
   11c04:	0027883a 	mov	r19,zero
   11c08:	002f883a 	mov	r23,zero
   11c0c:	1004953a 	slli	r2,r2,20
   11c10:	e7003fcc 	andi	fp,fp,255
   11c14:	e03897fa 	slli	fp,fp,31
   11c18:	00c00434 	movhi	r3,16
   11c1c:	18ffffc4 	addi	r3,r3,-1
   11c20:	98e6703a 	and	r19,r19,r3
   11c24:	9886b03a 	or	r3,r19,r2
   11c28:	1f06b03a 	or	r3,r3,fp
   11c2c:	b805883a 	mov	r2,r23
   11c30:	dfc01117 	ldw	ra,68(sp)
   11c34:	df001017 	ldw	fp,64(sp)
   11c38:	ddc00f17 	ldw	r23,60(sp)
   11c3c:	dd800e17 	ldw	r22,56(sp)
   11c40:	dd400d17 	ldw	r21,52(sp)
   11c44:	dd000c17 	ldw	r20,48(sp)
   11c48:	dcc00b17 	ldw	r19,44(sp)
   11c4c:	dc800a17 	ldw	r18,40(sp)
   11c50:	dc400917 	ldw	r17,36(sp)
   11c54:	dc000817 	ldw	r16,32(sp)
   11c58:	dec01204 	addi	sp,sp,72
   11c5c:	f800283a 	ret
   11c60:	9904b03a 	or	r2,r19,r4
   11c64:	10004226 	beq	r2,zero,11d70 <__muldf3+0x2d8>
   11c68:	98013426 	beq	r19,zero,1213c <__muldf3+0x6a4>
   11c6c:	9809883a 	mov	r4,r19
   11c70:	d9800515 	stw	r6,20(sp)
   11c74:	d9c00415 	stw	r7,16(sp)
   11c78:	da000615 	stw	r8,24(sp)
   11c7c:	00125240 	call	12524 <__clzsi2>
   11c80:	d9800517 	ldw	r6,20(sp)
   11c84:	d9c00417 	ldw	r7,16(sp)
   11c88:	da000617 	ldw	r8,24(sp)
   11c8c:	00c009c4 	movi	r3,39
   11c90:	18812616 	blt	r3,r2,1212c <__muldf3+0x694>
   11c94:	00c00a04 	movi	r3,40
   11c98:	15fffe04 	addi	r23,r2,-8
   11c9c:	1887c83a 	sub	r3,r3,r2
   11ca0:	9de6983a 	sll	r19,r19,r23
   11ca4:	a0c6d83a 	srl	r3,r20,r3
   11ca8:	a5ee983a 	sll	r23,r20,r23
   11cac:	1ce6b03a 	or	r19,r3,r19
   11cb0:	047f0344 	movi	r17,-1011
   11cb4:	88a3c83a 	sub	r17,r17,r2
   11cb8:	002d883a 	mov	r22,zero
   11cbc:	000b883a 	mov	r5,zero
   11cc0:	003f9506 	br	11b18 <__alt_data_end+0xffff1b18>
   11cc4:	9186b03a 	or	r3,r18,r6
   11cc8:	1800271e 	bne	r3,zero,11d68 <__muldf3+0x2d0>
   11ccc:	0025883a 	mov	r18,zero
   11cd0:	002b883a 	mov	r21,zero
   11cd4:	00c00084 	movi	r3,2
   11cd8:	003fa106 	br	11b60 <__alt_data_end+0xffff1b60>
   11cdc:	9186b03a 	or	r3,r18,r6
   11ce0:	18001d26 	beq	r3,zero,11d58 <__muldf3+0x2c0>
   11ce4:	90012226 	beq	r18,zero,12170 <__muldf3+0x6d8>
   11ce8:	9009883a 	mov	r4,r18
   11cec:	d9400415 	stw	r5,16(sp)
   11cf0:	d9800515 	stw	r6,20(sp)
   11cf4:	da000615 	stw	r8,24(sp)
   11cf8:	da400715 	stw	r9,28(sp)
   11cfc:	00125240 	call	12524 <__clzsi2>
   11d00:	d9400417 	ldw	r5,16(sp)
   11d04:	d9800517 	ldw	r6,20(sp)
   11d08:	da000617 	ldw	r8,24(sp)
   11d0c:	da400717 	ldw	r9,28(sp)
   11d10:	00c009c4 	movi	r3,39
   11d14:	18811216 	blt	r3,r2,12160 <__muldf3+0x6c8>
   11d18:	01c00a04 	movi	r7,40
   11d1c:	157ffe04 	addi	r21,r2,-8
   11d20:	388fc83a 	sub	r7,r7,r2
   11d24:	9564983a 	sll	r18,r18,r21
   11d28:	31ced83a 	srl	r7,r6,r7
   11d2c:	356a983a 	sll	r21,r6,r21
   11d30:	3ca4b03a 	or	r18,r7,r18
   11d34:	00ff0344 	movi	r3,-1011
   11d38:	1885c83a 	sub	r2,r3,r2
   11d3c:	0007883a 	mov	r3,zero
   11d40:	003f8706 	br	11b60 <__alt_data_end+0xffff1b60>
   11d44:	b039883a 	mov	fp,r22
   11d48:	0081ffc4 	movi	r2,2047
   11d4c:	0027883a 	mov	r19,zero
   11d50:	002f883a 	mov	r23,zero
   11d54:	003fad06 	br	11c0c <__alt_data_end+0xffff1c0c>
   11d58:	0025883a 	mov	r18,zero
   11d5c:	002b883a 	mov	r21,zero
   11d60:	00c00044 	movi	r3,1
   11d64:	003f7e06 	br	11b60 <__alt_data_end+0xffff1b60>
   11d68:	00c000c4 	movi	r3,3
   11d6c:	003f7c06 	br	11b60 <__alt_data_end+0xffff1b60>
   11d70:	05800104 	movi	r22,4
   11d74:	0027883a 	mov	r19,zero
   11d78:	002f883a 	mov	r23,zero
   11d7c:	01400044 	movi	r5,1
   11d80:	003f6506 	br	11b18 <__alt_data_end+0xffff1b18>
   11d84:	05800304 	movi	r22,12
   11d88:	014000c4 	movi	r5,3
   11d8c:	003f6206 	br	11b18 <__alt_data_end+0xffff1b18>
   11d90:	0039883a 	mov	fp,zero
   11d94:	04c00434 	movhi	r19,16
   11d98:	9cffffc4 	addi	r19,r19,-1
   11d9c:	05ffffc4 	movi	r23,-1
   11da0:	0081ffc4 	movi	r2,2047
   11da4:	003f9906 	br	11c0c <__alt_data_end+0xffff1c0c>
   11da8:	9027883a 	mov	r19,r18
   11dac:	a82f883a 	mov	r23,r21
   11db0:	482d883a 	mov	r22,r9
   11db4:	180b883a 	mov	r5,r3
   11db8:	003f8a06 	br	11be4 <__alt_data_end+0xffff1be4>
   11dbc:	9027883a 	mov	r19,r18
   11dc0:	a82f883a 	mov	r23,r21
   11dc4:	180b883a 	mov	r5,r3
   11dc8:	003f8606 	br	11be4 <__alt_data_end+0xffff1be4>
   11dcc:	a828d43a 	srli	r20,r21,16
   11dd0:	b820d43a 	srli	r16,r23,16
   11dd4:	ad7fffcc 	andi	r21,r21,65535
   11dd8:	bdffffcc 	andi	r23,r23,65535
   11ddc:	8885883a 	add	r2,r17,r2
   11de0:	a809883a 	mov	r4,r21
   11de4:	b80b883a 	mov	r5,r23
   11de8:	d8800015 	stw	r2,0(sp)
   11dec:	00125d00 	call	125d0 <__mulsi3>
   11df0:	a009883a 	mov	r4,r20
   11df4:	b80b883a 	mov	r5,r23
   11df8:	d8800415 	stw	r2,16(sp)
   11dfc:	00125d00 	call	125d0 <__mulsi3>
   11e00:	a809883a 	mov	r4,r21
   11e04:	800b883a 	mov	r5,r16
   11e08:	d8800615 	stw	r2,24(sp)
   11e0c:	00125d00 	call	125d0 <__mulsi3>
   11e10:	a009883a 	mov	r4,r20
   11e14:	800b883a 	mov	r5,r16
   11e18:	1023883a 	mov	r17,r2
   11e1c:	00125d00 	call	125d0 <__mulsi3>
   11e20:	d9c00417 	ldw	r7,16(sp)
   11e24:	da000617 	ldw	r8,24(sp)
   11e28:	1039883a 	mov	fp,r2
   11e2c:	3804d43a 	srli	r2,r7,16
   11e30:	8a07883a 	add	r3,r17,r8
   11e34:	1887883a 	add	r3,r3,r2
   11e38:	1c40022e 	bgeu	r3,r17,11e44 <__muldf3+0x3ac>
   11e3c:	00800074 	movhi	r2,1
   11e40:	e0b9883a 	add	fp,fp,r2
   11e44:	1804943a 	slli	r2,r3,16
   11e48:	1806d43a 	srli	r3,r3,16
   11e4c:	9022d43a 	srli	r17,r18,16
   11e50:	39ffffcc 	andi	r7,r7,65535
   11e54:	94bfffcc 	andi	r18,r18,65535
   11e58:	11cf883a 	add	r7,r2,r7
   11e5c:	b80b883a 	mov	r5,r23
   11e60:	9009883a 	mov	r4,r18
   11e64:	d8c00215 	stw	r3,8(sp)
   11e68:	d9c00315 	stw	r7,12(sp)
   11e6c:	00125d00 	call	125d0 <__mulsi3>
   11e70:	b80b883a 	mov	r5,r23
   11e74:	8809883a 	mov	r4,r17
   11e78:	d8800415 	stw	r2,16(sp)
   11e7c:	00125d00 	call	125d0 <__mulsi3>
   11e80:	9009883a 	mov	r4,r18
   11e84:	800b883a 	mov	r5,r16
   11e88:	d8800715 	stw	r2,28(sp)
   11e8c:	00125d00 	call	125d0 <__mulsi3>
   11e90:	8809883a 	mov	r4,r17
   11e94:	800b883a 	mov	r5,r16
   11e98:	102f883a 	mov	r23,r2
   11e9c:	00125d00 	call	125d0 <__mulsi3>
   11ea0:	d9c00417 	ldw	r7,16(sp)
   11ea4:	da400717 	ldw	r9,28(sp)
   11ea8:	1011883a 	mov	r8,r2
   11eac:	3804d43a 	srli	r2,r7,16
   11eb0:	ba47883a 	add	r3,r23,r9
   11eb4:	1887883a 	add	r3,r3,r2
   11eb8:	1dc0022e 	bgeu	r3,r23,11ec4 <__muldf3+0x42c>
   11ebc:	00800074 	movhi	r2,1
   11ec0:	4091883a 	add	r8,r8,r2
   11ec4:	1804d43a 	srli	r2,r3,16
   11ec8:	182e943a 	slli	r23,r3,16
   11ecc:	9820d43a 	srli	r16,r19,16
   11ed0:	9cffffcc 	andi	r19,r19,65535
   11ed4:	39ffffcc 	andi	r7,r7,65535
   11ed8:	4085883a 	add	r2,r8,r2
   11edc:	a809883a 	mov	r4,r21
   11ee0:	980b883a 	mov	r5,r19
   11ee4:	b9ef883a 	add	r23,r23,r7
   11ee8:	d8800115 	stw	r2,4(sp)
   11eec:	00125d00 	call	125d0 <__mulsi3>
   11ef0:	a009883a 	mov	r4,r20
   11ef4:	980b883a 	mov	r5,r19
   11ef8:	d8800415 	stw	r2,16(sp)
   11efc:	00125d00 	call	125d0 <__mulsi3>
   11f00:	a809883a 	mov	r4,r21
   11f04:	800b883a 	mov	r5,r16
   11f08:	d8800715 	stw	r2,28(sp)
   11f0c:	00125d00 	call	125d0 <__mulsi3>
   11f10:	a009883a 	mov	r4,r20
   11f14:	800b883a 	mov	r5,r16
   11f18:	102b883a 	mov	r21,r2
   11f1c:	00125d00 	call	125d0 <__mulsi3>
   11f20:	d9c00417 	ldw	r7,16(sp)
   11f24:	da400717 	ldw	r9,28(sp)
   11f28:	1011883a 	mov	r8,r2
   11f2c:	3804d43a 	srli	r2,r7,16
   11f30:	aa47883a 	add	r3,r21,r9
   11f34:	1887883a 	add	r3,r3,r2
   11f38:	1d40022e 	bgeu	r3,r21,11f44 <__muldf3+0x4ac>
   11f3c:	00800074 	movhi	r2,1
   11f40:	4091883a 	add	r8,r8,r2
   11f44:	1828d43a 	srli	r20,r3,16
   11f48:	1806943a 	slli	r3,r3,16
   11f4c:	39ffffcc 	andi	r7,r7,65535
   11f50:	9009883a 	mov	r4,r18
   11f54:	980b883a 	mov	r5,r19
   11f58:	19eb883a 	add	r21,r3,r7
   11f5c:	4529883a 	add	r20,r8,r20
   11f60:	00125d00 	call	125d0 <__mulsi3>
   11f64:	980b883a 	mov	r5,r19
   11f68:	8809883a 	mov	r4,r17
   11f6c:	d8800415 	stw	r2,16(sp)
   11f70:	00125d00 	call	125d0 <__mulsi3>
   11f74:	9009883a 	mov	r4,r18
   11f78:	800b883a 	mov	r5,r16
   11f7c:	1027883a 	mov	r19,r2
   11f80:	00125d00 	call	125d0 <__mulsi3>
   11f84:	8809883a 	mov	r4,r17
   11f88:	800b883a 	mov	r5,r16
   11f8c:	1025883a 	mov	r18,r2
   11f90:	00125d00 	call	125d0 <__mulsi3>
   11f94:	d9c00417 	ldw	r7,16(sp)
   11f98:	1011883a 	mov	r8,r2
   11f9c:	94c7883a 	add	r3,r18,r19
   11fa0:	3804d43a 	srli	r2,r7,16
   11fa4:	1887883a 	add	r3,r3,r2
   11fa8:	1c80022e 	bgeu	r3,r18,11fb4 <__muldf3+0x51c>
   11fac:	00800074 	movhi	r2,1
   11fb0:	4091883a 	add	r8,r8,r2
   11fb4:	1804943a 	slli	r2,r3,16
   11fb8:	d9400217 	ldw	r5,8(sp)
   11fbc:	39ffffcc 	andi	r7,r7,65535
   11fc0:	11cf883a 	add	r7,r2,r7
   11fc4:	d8800117 	ldw	r2,4(sp)
   11fc8:	b949883a 	add	r4,r23,r5
   11fcc:	2739883a 	add	fp,r4,fp
   11fd0:	e5ef803a 	cmpltu	r23,fp,r23
   11fd4:	388f883a 	add	r7,r7,r2
   11fd8:	3dcb883a 	add	r5,r7,r23
   11fdc:	a149883a 	add	r4,r20,r5
   11fe0:	2def803a 	cmpltu	r23,r5,r23
   11fe4:	d9400117 	ldw	r5,4(sp)
   11fe8:	e579883a 	add	fp,fp,r21
   11fec:	e56b803a 	cmpltu	r21,fp,r21
   11ff0:	1804d43a 	srli	r2,r3,16
   11ff4:	394f803a 	cmpltu	r7,r7,r5
   11ff8:	2547883a 	add	r3,r4,r21
   11ffc:	b9e6b03a 	or	r19,r23,r7
   12000:	1d6b803a 	cmpltu	r21,r3,r21
   12004:	2529803a 	cmpltu	r20,r4,r20
   12008:	98a7883a 	add	r19,r19,r2
   1200c:	ad2ab03a 	or	r21,r21,r20
   12010:	9d67883a 	add	r19,r19,r21
   12014:	e02e927a 	slli	r23,fp,9
   12018:	9a27883a 	add	r19,r19,r8
   1201c:	d9000317 	ldw	r4,12(sp)
   12020:	1804d5fa 	srli	r2,r3,23
   12024:	9826927a 	slli	r19,r19,9
   12028:	e038d5fa 	srli	fp,fp,23
   1202c:	b92eb03a 	or	r23,r23,r4
   12030:	1806927a 	slli	r3,r3,9
   12034:	98a6b03a 	or	r19,r19,r2
   12038:	b82ec03a 	cmpne	r23,r23,zero
   1203c:	bf2eb03a 	or	r23,r23,fp
   12040:	9880402c 	andhi	r2,r19,256
   12044:	b8eeb03a 	or	r23,r23,r3
   12048:	10000926 	beq	r2,zero,12070 <__muldf3+0x5d8>
   1204c:	b806d07a 	srli	r3,r23,1
   12050:	bdc0004c 	andi	r23,r23,1
   12054:	980497fa 	slli	r2,r19,31
   12058:	b8eeb03a 	or	r23,r23,r3
   1205c:	d8c00017 	ldw	r3,0(sp)
   12060:	9826d07a 	srli	r19,r19,1
   12064:	b8aeb03a 	or	r23,r23,r2
   12068:	18c00044 	addi	r3,r3,1
   1206c:	d8c00015 	stw	r3,0(sp)
   12070:	d8c00017 	ldw	r3,0(sp)
   12074:	1880ffc4 	addi	r2,r3,1023
   12078:	0080490e 	bge	zero,r2,121a0 <__muldf3+0x708>
   1207c:	b8c001cc 	andi	r3,r23,7
   12080:	18000726 	beq	r3,zero,120a0 <__muldf3+0x608>
   12084:	b90003cc 	andi	r4,r23,15
   12088:	00c00104 	movi	r3,4
   1208c:	20c00426 	beq	r4,r3,120a0 <__muldf3+0x608>
   12090:	b8c7883a 	add	r3,r23,r3
   12094:	1def803a 	cmpltu	r23,r3,r23
   12098:	9de7883a 	add	r19,r19,r23
   1209c:	182f883a 	mov	r23,r3
   120a0:	98c0402c 	andhi	r3,r19,256
   120a4:	18000526 	beq	r3,zero,120bc <__muldf3+0x624>
   120a8:	d8c00017 	ldw	r3,0(sp)
   120ac:	00bfc034 	movhi	r2,65280
   120b0:	10bfffc4 	addi	r2,r2,-1
   120b4:	98a6703a 	and	r19,r19,r2
   120b8:	18810004 	addi	r2,r3,1024
   120bc:	00c1ff84 	movi	r3,2046
   120c0:	18bf2016 	blt	r3,r2,11d44 <__alt_data_end+0xffff1d44>
   120c4:	9806977a 	slli	r3,r19,29
   120c8:	b82ed0fa 	srli	r23,r23,3
   120cc:	9826927a 	slli	r19,r19,9
   120d0:	1081ffcc 	andi	r2,r2,2047
   120d4:	1deeb03a 	or	r23,r3,r23
   120d8:	9826d33a 	srli	r19,r19,12
   120dc:	b039883a 	mov	fp,r22
   120e0:	003eca06 	br	11c0c <__alt_data_end+0xffff1c0c>
   120e4:	9880022c 	andhi	r2,r19,8
   120e8:	10000a26 	beq	r2,zero,12114 <__muldf3+0x67c>
   120ec:	9080022c 	andhi	r2,r18,8
   120f0:	1000081e 	bne	r2,zero,12114 <__muldf3+0x67c>
   120f4:	00800434 	movhi	r2,16
   120f8:	10bfffc4 	addi	r2,r2,-1
   120fc:	94c00234 	orhi	r19,r18,8
   12100:	98a6703a 	and	r19,r19,r2
   12104:	a039883a 	mov	fp,r20
   12108:	a82f883a 	mov	r23,r21
   1210c:	0081ffc4 	movi	r2,2047
   12110:	003ebe06 	br	11c0c <__alt_data_end+0xffff1c0c>
   12114:	00800434 	movhi	r2,16
   12118:	10bfffc4 	addi	r2,r2,-1
   1211c:	9cc00234 	orhi	r19,r19,8
   12120:	98a6703a 	and	r19,r19,r2
   12124:	0081ffc4 	movi	r2,2047
   12128:	003eb806 	br	11c0c <__alt_data_end+0xffff1c0c>
   1212c:	14fff604 	addi	r19,r2,-40
   12130:	a4e6983a 	sll	r19,r20,r19
   12134:	002f883a 	mov	r23,zero
   12138:	003edd06 	br	11cb0 <__alt_data_end+0xffff1cb0>
   1213c:	d9800515 	stw	r6,20(sp)
   12140:	d9c00415 	stw	r7,16(sp)
   12144:	da000615 	stw	r8,24(sp)
   12148:	00125240 	call	12524 <__clzsi2>
   1214c:	10800804 	addi	r2,r2,32
   12150:	da000617 	ldw	r8,24(sp)
   12154:	d9c00417 	ldw	r7,16(sp)
   12158:	d9800517 	ldw	r6,20(sp)
   1215c:	003ecb06 	br	11c8c <__alt_data_end+0xffff1c8c>
   12160:	14bff604 	addi	r18,r2,-40
   12164:	34a4983a 	sll	r18,r6,r18
   12168:	002b883a 	mov	r21,zero
   1216c:	003ef106 	br	11d34 <__alt_data_end+0xffff1d34>
   12170:	3009883a 	mov	r4,r6
   12174:	d9400415 	stw	r5,16(sp)
   12178:	d9800515 	stw	r6,20(sp)
   1217c:	da000615 	stw	r8,24(sp)
   12180:	da400715 	stw	r9,28(sp)
   12184:	00125240 	call	12524 <__clzsi2>
   12188:	10800804 	addi	r2,r2,32
   1218c:	da400717 	ldw	r9,28(sp)
   12190:	da000617 	ldw	r8,24(sp)
   12194:	d9800517 	ldw	r6,20(sp)
   12198:	d9400417 	ldw	r5,16(sp)
   1219c:	003edc06 	br	11d10 <__alt_data_end+0xffff1d10>
   121a0:	d8c00017 	ldw	r3,0(sp)
   121a4:	00bf0084 	movi	r2,-1022
   121a8:	10c5c83a 	sub	r2,r2,r3
   121ac:	00c00e04 	movi	r3,56
   121b0:	18be9216 	blt	r3,r2,11bfc <__alt_data_end+0xffff1bfc>
   121b4:	00c007c4 	movi	r3,31
   121b8:	18801916 	blt	r3,r2,12220 <__muldf3+0x788>
   121bc:	d9000017 	ldw	r4,0(sp)
   121c0:	b88ad83a 	srl	r5,r23,r2
   121c4:	9884d83a 	srl	r2,r19,r2
   121c8:	20c10784 	addi	r3,r4,1054
   121cc:	98c8983a 	sll	r4,r19,r3
   121d0:	b8c6983a 	sll	r3,r23,r3
   121d4:	2908b03a 	or	r4,r5,r4
   121d8:	1806c03a 	cmpne	r3,r3,zero
   121dc:	20c6b03a 	or	r3,r4,r3
   121e0:	190001cc 	andi	r4,r3,7
   121e4:	20000726 	beq	r4,zero,12204 <__muldf3+0x76c>
   121e8:	194003cc 	andi	r5,r3,15
   121ec:	01000104 	movi	r4,4
   121f0:	29000426 	beq	r5,r4,12204 <__muldf3+0x76c>
   121f4:	1909883a 	add	r4,r3,r4
   121f8:	20c7803a 	cmpltu	r3,r4,r3
   121fc:	10c5883a 	add	r2,r2,r3
   12200:	2007883a 	mov	r3,r4
   12204:	1100202c 	andhi	r4,r2,128
   12208:	20001226 	beq	r4,zero,12254 <__muldf3+0x7bc>
   1220c:	b039883a 	mov	fp,r22
   12210:	00800044 	movi	r2,1
   12214:	0027883a 	mov	r19,zero
   12218:	002f883a 	mov	r23,zero
   1221c:	003e7b06 	br	11c0c <__alt_data_end+0xffff1c0c>
   12220:	d9400017 	ldw	r5,0(sp)
   12224:	00fef884 	movi	r3,-1054
   12228:	01000804 	movi	r4,32
   1222c:	1947c83a 	sub	r3,r3,r5
   12230:	98c6d83a 	srl	r3,r19,r3
   12234:	11000f26 	beq	r2,r4,12274 <__muldf3+0x7dc>
   12238:	28810f84 	addi	r2,r5,1086
   1223c:	9884983a 	sll	r2,r19,r2
   12240:	15c4b03a 	or	r2,r2,r23
   12244:	1004c03a 	cmpne	r2,r2,zero
   12248:	10c6b03a 	or	r3,r2,r3
   1224c:	0005883a 	mov	r2,zero
   12250:	003fe306 	br	121e0 <__alt_data_end+0xffff21e0>
   12254:	102e977a 	slli	r23,r2,29
   12258:	1806d0fa 	srli	r3,r3,3
   1225c:	1004927a 	slli	r2,r2,9
   12260:	b039883a 	mov	fp,r22
   12264:	b8eeb03a 	or	r23,r23,r3
   12268:	1026d33a 	srli	r19,r2,12
   1226c:	0005883a 	mov	r2,zero
   12270:	003e6606 	br	11c0c <__alt_data_end+0xffff1c0c>
   12274:	0005883a 	mov	r2,zero
   12278:	003ff106 	br	12240 <__alt_data_end+0xffff2240>
   1227c:	00800434 	movhi	r2,16
   12280:	10bfffc4 	addi	r2,r2,-1
   12284:	9cc00234 	orhi	r19,r19,8
   12288:	98a6703a 	and	r19,r19,r2
   1228c:	b039883a 	mov	fp,r22
   12290:	0081ffc4 	movi	r2,2047
   12294:	003e5d06 	br	11c0c <__alt_data_end+0xffff1c0c>

00012298 <__floatsidf>:
   12298:	defffd04 	addi	sp,sp,-12
   1229c:	dc000015 	stw	r16,0(sp)
   122a0:	dfc00215 	stw	ra,8(sp)
   122a4:	dc400115 	stw	r17,4(sp)
   122a8:	2021883a 	mov	r16,r4
   122ac:	20002926 	beq	r4,zero,12354 <__floatsidf+0xbc>
   122b0:	2022d7fa 	srli	r17,r4,31
   122b4:	88000126 	beq	r17,zero,122bc <__floatsidf+0x24>
   122b8:	0121c83a 	sub	r16,zero,r4
   122bc:	8009883a 	mov	r4,r16
   122c0:	00125240 	call	12524 <__clzsi2>
   122c4:	01810784 	movi	r6,1054
   122c8:	00c00284 	movi	r3,10
   122cc:	308dc83a 	sub	r6,r6,r2
   122d0:	1880150e 	bge	r3,r2,12328 <__floatsidf+0x90>
   122d4:	113ffd44 	addi	r4,r2,-11
   122d8:	8108983a 	sll	r4,r16,r4
   122dc:	00800434 	movhi	r2,16
   122e0:	10bfffc4 	addi	r2,r2,-1
   122e4:	3181ffcc 	andi	r6,r6,2047
   122e8:	2088703a 	and	r4,r4,r2
   122ec:	880b883a 	mov	r5,r17
   122f0:	0005883a 	mov	r2,zero
   122f4:	300c953a 	slli	r6,r6,20
   122f8:	29403fcc 	andi	r5,r5,255
   122fc:	280a97fa 	slli	r5,r5,31
   12300:	00c00434 	movhi	r3,16
   12304:	18ffffc4 	addi	r3,r3,-1
   12308:	20c8703a 	and	r4,r4,r3
   1230c:	2186b03a 	or	r3,r4,r6
   12310:	1946b03a 	or	r3,r3,r5
   12314:	dfc00217 	ldw	ra,8(sp)
   12318:	dc400117 	ldw	r17,4(sp)
   1231c:	dc000017 	ldw	r16,0(sp)
   12320:	dec00304 	addi	sp,sp,12
   12324:	f800283a 	ret
   12328:	010002c4 	movi	r4,11
   1232c:	2089c83a 	sub	r4,r4,r2
   12330:	8108d83a 	srl	r4,r16,r4
   12334:	10800544 	addi	r2,r2,21
   12338:	00c00434 	movhi	r3,16
   1233c:	18ffffc4 	addi	r3,r3,-1
   12340:	8084983a 	sll	r2,r16,r2
   12344:	20c8703a 	and	r4,r4,r3
   12348:	3181ffcc 	andi	r6,r6,2047
   1234c:	880b883a 	mov	r5,r17
   12350:	003fe806 	br	122f4 <__alt_data_end+0xffff22f4>
   12354:	000b883a 	mov	r5,zero
   12358:	000d883a 	mov	r6,zero
   1235c:	0009883a 	mov	r4,zero
   12360:	0005883a 	mov	r2,zero
   12364:	003fe306 	br	122f4 <__alt_data_end+0xffff22f4>

00012368 <__truncdfsf2>:
   12368:	2806d53a 	srli	r3,r5,20
   1236c:	01c00434 	movhi	r7,16
   12370:	39ffffc4 	addi	r7,r7,-1
   12374:	29ce703a 	and	r7,r5,r7
   12378:	200cd77a 	srli	r6,r4,29
   1237c:	380e90fa 	slli	r7,r7,3
   12380:	18c1ffcc 	andi	r3,r3,2047
   12384:	18800044 	addi	r2,r3,1
   12388:	398eb03a 	or	r7,r7,r6
   1238c:	1081ffcc 	andi	r2,r2,2047
   12390:	01800044 	movi	r6,1
   12394:	280ad7fa 	srli	r5,r5,31
   12398:	201090fa 	slli	r8,r4,3
   1239c:	3080290e 	bge	r6,r2,12444 <__truncdfsf2+0xdc>
   123a0:	19bf2004 	addi	r6,r3,-896
   123a4:	00803f84 	movi	r2,254
   123a8:	11801516 	blt	r2,r6,12400 <__truncdfsf2+0x98>
   123ac:	0180360e 	bge	zero,r6,12488 <__truncdfsf2+0x120>
   123b0:	200891ba 	slli	r4,r4,6
   123b4:	380e90fa 	slli	r7,r7,3
   123b8:	4010d77a 	srli	r8,r8,29
   123bc:	2008c03a 	cmpne	r4,r4,zero
   123c0:	3906b03a 	or	r3,r7,r4
   123c4:	1a06b03a 	or	r3,r3,r8
   123c8:	188001cc 	andi	r2,r3,7
   123cc:	10000426 	beq	r2,zero,123e0 <__truncdfsf2+0x78>
   123d0:	190003cc 	andi	r4,r3,15
   123d4:	00800104 	movi	r2,4
   123d8:	20800126 	beq	r4,r2,123e0 <__truncdfsf2+0x78>
   123dc:	18c00104 	addi	r3,r3,4
   123e0:	1881002c 	andhi	r2,r3,1024
   123e4:	10002c26 	beq	r2,zero,12498 <__truncdfsf2+0x130>
   123e8:	31000044 	addi	r4,r6,1
   123ec:	00803fc4 	movi	r2,255
   123f0:	20802226 	beq	r4,r2,1247c <__truncdfsf2+0x114>
   123f4:	180691ba 	slli	r3,r3,6
   123f8:	1806d27a 	srli	r3,r3,9
   123fc:	00000806 	br	12420 <__truncdfsf2+0xb8>
   12400:	013fffc4 	movi	r4,-1
   12404:	00c03fc4 	movi	r3,255
   12408:	00803fc4 	movi	r2,255
   1240c:	18801326 	beq	r3,r2,1245c <__truncdfsf2+0xf4>
   12410:	0007883a 	mov	r3,zero
   12414:	00802034 	movhi	r2,128
   12418:	10bfffc4 	addi	r2,r2,-1
   1241c:	1886703a 	and	r3,r3,r2
   12420:	21003fcc 	andi	r4,r4,255
   12424:	200895fa 	slli	r4,r4,23
   12428:	280a97fa 	slli	r5,r5,31
   1242c:	00802034 	movhi	r2,128
   12430:	10bfffc4 	addi	r2,r2,-1
   12434:	1884703a 	and	r2,r3,r2
   12438:	1104b03a 	or	r2,r2,r4
   1243c:	1144b03a 	or	r2,r2,r5
   12440:	f800283a 	ret
   12444:	1800071e 	bne	r3,zero,12464 <__truncdfsf2+0xfc>
   12448:	3a0eb03a 	or	r7,r7,r8
   1244c:	3800101e 	bne	r7,zero,12490 <__truncdfsf2+0x128>
   12450:	0009883a 	mov	r4,zero
   12454:	0007883a 	mov	r3,zero
   12458:	003feb06 	br	12408 <__alt_data_end+0xffff2408>
   1245c:	0007883a 	mov	r3,zero
   12460:	003fef06 	br	12420 <__alt_data_end+0xffff2420>
   12464:	3a10b03a 	or	r8,r7,r8
   12468:	403fe526 	beq	r8,zero,12400 <__alt_data_end+0xffff2400>
   1246c:	380e90fa 	slli	r7,r7,3
   12470:	01803fc4 	movi	r6,255
   12474:	38c08034 	orhi	r3,r7,512
   12478:	003fd306 	br	123c8 <__alt_data_end+0xffff23c8>
   1247c:	013fffc4 	movi	r4,-1
   12480:	0007883a 	mov	r3,zero
   12484:	003fe606 	br	12420 <__alt_data_end+0xffff2420>
   12488:	00bffa44 	movi	r2,-23
   1248c:	3080090e 	bge	r6,r2,124b4 <__truncdfsf2+0x14c>
   12490:	00c00144 	movi	r3,5
   12494:	000d883a 	mov	r6,zero
   12498:	00803fc4 	movi	r2,255
   1249c:	1806d0fa 	srli	r3,r3,3
   124a0:	3009883a 	mov	r4,r6
   124a4:	30bfdb1e 	bne	r6,r2,12414 <__alt_data_end+0xffff2414>
   124a8:	183fec26 	beq	r3,zero,1245c <__alt_data_end+0xffff245c>
   124ac:	18c01034 	orhi	r3,r3,64
   124b0:	003fd806 	br	12414 <__alt_data_end+0xffff2414>
   124b4:	0080e784 	movi	r2,926
   124b8:	10c5c83a 	sub	r2,r2,r3
   124bc:	010007c4 	movi	r4,31
   124c0:	39c02034 	orhi	r7,r7,128
   124c4:	20800916 	blt	r4,r2,124ec <__truncdfsf2+0x184>
   124c8:	18ff2084 	addi	r3,r3,-894
   124cc:	40c8983a 	sll	r4,r8,r3
   124d0:	38c6983a 	sll	r3,r7,r3
   124d4:	4084d83a 	srl	r2,r8,r2
   124d8:	2008c03a 	cmpne	r4,r4,zero
   124dc:	1906b03a 	or	r3,r3,r4
   124e0:	1886b03a 	or	r3,r3,r2
   124e4:	000d883a 	mov	r6,zero
   124e8:	003fb706 	br	123c8 <__alt_data_end+0xffff23c8>
   124ec:	0100df84 	movi	r4,894
   124f0:	20c9c83a 	sub	r4,r4,r3
   124f4:	01800804 	movi	r6,32
   124f8:	3908d83a 	srl	r4,r7,r4
   124fc:	11800726 	beq	r2,r6,1251c <__truncdfsf2+0x1b4>
   12500:	18ff2884 	addi	r3,r3,-862
   12504:	38c6983a 	sll	r3,r7,r3
   12508:	1a06b03a 	or	r3,r3,r8
   1250c:	1806c03a 	cmpne	r3,r3,zero
   12510:	1906b03a 	or	r3,r3,r4
   12514:	000d883a 	mov	r6,zero
   12518:	003fab06 	br	123c8 <__alt_data_end+0xffff23c8>
   1251c:	0007883a 	mov	r3,zero
   12520:	003ff906 	br	12508 <__alt_data_end+0xffff2508>

00012524 <__clzsi2>:
   12524:	00bfffd4 	movui	r2,65535
   12528:	11000b36 	bltu	r2,r4,12558 <__clzsi2+0x34>
   1252c:	00803fc4 	movi	r2,255
   12530:	11001e2e 	bgeu	r2,r4,125ac <__clzsi2+0x88>
   12534:	00c00204 	movi	r3,8
   12538:	20c8d83a 	srl	r4,r4,r3
   1253c:	00c00074 	movhi	r3,1
   12540:	18ced204 	addi	r3,r3,15176
   12544:	00800604 	movi	r2,24
   12548:	1909883a 	add	r4,r3,r4
   1254c:	20c00003 	ldbu	r3,0(r4)
   12550:	10c5c83a 	sub	r2,r2,r3
   12554:	f800283a 	ret
   12558:	00804034 	movhi	r2,256
   1255c:	10bfffc4 	addi	r2,r2,-1
   12560:	11000936 	bltu	r2,r4,12588 <__clzsi2+0x64>
   12564:	00800404 	movi	r2,16
   12568:	1007883a 	mov	r3,r2
   1256c:	20c8d83a 	srl	r4,r4,r3
   12570:	00c00074 	movhi	r3,1
   12574:	18ced204 	addi	r3,r3,15176
   12578:	1909883a 	add	r4,r3,r4
   1257c:	20c00003 	ldbu	r3,0(r4)
   12580:	10c5c83a 	sub	r2,r2,r3
   12584:	f800283a 	ret
   12588:	00c00604 	movi	r3,24
   1258c:	20c8d83a 	srl	r4,r4,r3
   12590:	00c00074 	movhi	r3,1
   12594:	18ced204 	addi	r3,r3,15176
   12598:	00800204 	movi	r2,8
   1259c:	1909883a 	add	r4,r3,r4
   125a0:	20c00003 	ldbu	r3,0(r4)
   125a4:	10c5c83a 	sub	r2,r2,r3
   125a8:	f800283a 	ret
   125ac:	0007883a 	mov	r3,zero
   125b0:	20c8d83a 	srl	r4,r4,r3
   125b4:	00c00074 	movhi	r3,1
   125b8:	18ced204 	addi	r3,r3,15176
   125bc:	00800804 	movi	r2,32
   125c0:	1909883a 	add	r4,r3,r4
   125c4:	20c00003 	ldbu	r3,0(r4)
   125c8:	10c5c83a 	sub	r2,r2,r3
   125cc:	f800283a 	ret

000125d0 <__mulsi3>:
   125d0:	0005883a 	mov	r2,zero
   125d4:	20000726 	beq	r4,zero,125f4 <__mulsi3+0x24>
   125d8:	20c0004c 	andi	r3,r4,1
   125dc:	2008d07a 	srli	r4,r4,1
   125e0:	18000126 	beq	r3,zero,125e8 <__mulsi3+0x18>
   125e4:	1145883a 	add	r2,r2,r5
   125e8:	294b883a 	add	r5,r5,r5
   125ec:	203ffa1e 	bne	r4,zero,125d8 <__alt_data_end+0xffff25d8>
   125f0:	f800283a 	ret
   125f4:	f800283a 	ret

000125f8 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
   125f8:	defffc04 	addi	sp,sp,-16
   125fc:	df000315 	stw	fp,12(sp)
   12600:	df000304 	addi	fp,sp,12
   12604:	e13ffd15 	stw	r4,-12(fp)
   12608:	e17ffe15 	stw	r5,-8(fp)
   1260c:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
   12610:	e0fffe17 	ldw	r3,-8(fp)
   12614:	e0bffd17 	ldw	r2,-12(fp)
   12618:	18800c26 	beq	r3,r2,1264c <alt_load_section+0x54>
  {
    while( to != end )
   1261c:	00000806 	br	12640 <alt_load_section+0x48>
    {
      *to++ = *from++;
   12620:	e0bffe17 	ldw	r2,-8(fp)
   12624:	10c00104 	addi	r3,r2,4
   12628:	e0fffe15 	stw	r3,-8(fp)
   1262c:	e0fffd17 	ldw	r3,-12(fp)
   12630:	19000104 	addi	r4,r3,4
   12634:	e13ffd15 	stw	r4,-12(fp)
   12638:	18c00017 	ldw	r3,0(r3)
   1263c:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
   12640:	e0fffe17 	ldw	r3,-8(fp)
   12644:	e0bfff17 	ldw	r2,-4(fp)
   12648:	18bff51e 	bne	r3,r2,12620 <__alt_data_end+0xffff2620>
    {
      *to++ = *from++;
    }
  }
}
   1264c:	e037883a 	mov	sp,fp
   12650:	df000017 	ldw	fp,0(sp)
   12654:	dec00104 	addi	sp,sp,4
   12658:	f800283a 	ret

0001265c <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
   1265c:	defffe04 	addi	sp,sp,-8
   12660:	dfc00115 	stw	ra,4(sp)
   12664:	df000015 	stw	fp,0(sp)
   12668:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
   1266c:	01000074 	movhi	r4,1
   12670:	2110af04 	addi	r4,r4,17084
   12674:	01400074 	movhi	r5,1
   12678:	294f2004 	addi	r5,r5,15488
   1267c:	01800074 	movhi	r6,1
   12680:	3190af04 	addi	r6,r6,17084
   12684:	00125f80 	call	125f8 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
   12688:	01000074 	movhi	r4,1
   1268c:	21000804 	addi	r4,r4,32
   12690:	01400074 	movhi	r5,1
   12694:	29400804 	addi	r5,r5,32
   12698:	01800074 	movhi	r6,1
   1269c:	31800804 	addi	r6,r6,32
   126a0:	00125f80 	call	125f8 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
   126a4:	01000074 	movhi	r4,1
   126a8:	210ed204 	addi	r4,r4,15176
   126ac:	01400074 	movhi	r5,1
   126b0:	294ed204 	addi	r5,r5,15176
   126b4:	01800074 	movhi	r6,1
   126b8:	318f2004 	addi	r6,r6,15488
   126bc:	00125f80 	call	125f8 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
   126c0:	0012cd00 	call	12cd0 <alt_dcache_flush_all>
  alt_icache_flush_all();
   126c4:	0012ec00 	call	12ec0 <alt_icache_flush_all>
}
   126c8:	e037883a 	mov	sp,fp
   126cc:	dfc00117 	ldw	ra,4(sp)
   126d0:	df000017 	ldw	fp,0(sp)
   126d4:	dec00204 	addi	sp,sp,8
   126d8:	f800283a 	ret

000126dc <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   126dc:	defffd04 	addi	sp,sp,-12
   126e0:	dfc00215 	stw	ra,8(sp)
   126e4:	df000115 	stw	fp,4(sp)
   126e8:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   126ec:	0009883a 	mov	r4,zero
   126f0:	00127bc0 	call	127bc <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   126f4:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   126f8:	00127f00 	call	127f0 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   126fc:	01000074 	movhi	r4,1
   12700:	210f1204 	addi	r4,r4,15432
   12704:	01400074 	movhi	r5,1
   12708:	294f1204 	addi	r5,r5,15432
   1270c:	01800074 	movhi	r6,1
   12710:	318f1204 	addi	r6,r6,15432
   12714:	0012fbc0 	call	12fbc <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
   12718:	0012e080 	call	12e08 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
   1271c:	01000074 	movhi	r4,1
   12720:	210b9904 	addi	r4,r4,11876
   12724:	00135ec0 	call	135ec <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   12728:	d121a017 	ldw	r4,-31104(gp)
   1272c:	d0e1a117 	ldw	r3,-31100(gp)
   12730:	d0a1a217 	ldw	r2,-31096(gp)
   12734:	180b883a 	mov	r5,r3
   12738:	100d883a 	mov	r6,r2
   1273c:	00108280 	call	10828 <main>
   12740:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   12744:	01000044 	movi	r4,1
   12748:	0012c000 	call	12c00 <close>
  exit (result);
   1274c:	e13fff17 	ldw	r4,-4(fp)
   12750:	00136000 	call	13600 <exit>

00012754 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
   12754:	defffd04 	addi	sp,sp,-12
   12758:	dfc00215 	stw	ra,8(sp)
   1275c:	df000115 	stw	fp,4(sp)
   12760:	df000104 	addi	fp,sp,4
   12764:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
   12768:	e13fff17 	ldw	r4,-4(fp)
   1276c:	0012a5c0 	call	12a5c <alt_busy_sleep>
}
   12770:	e037883a 	mov	sp,fp
   12774:	dfc00117 	ldw	ra,4(sp)
   12778:	df000017 	ldw	fp,0(sp)
   1277c:	dec00204 	addi	sp,sp,8
   12780:	f800283a 	ret

00012784 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   12784:	defffd04 	addi	sp,sp,-12
   12788:	dfc00215 	stw	ra,8(sp)
   1278c:	df000115 	stw	fp,4(sp)
   12790:	df000104 	addi	fp,sp,4
   12794:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   12798:	e13fff17 	ldw	r4,-4(fp)
   1279c:	01400074 	movhi	r5,1
   127a0:	2950a904 	addi	r5,r5,17060
   127a4:	0012d680 	call	12d68 <alt_dev_llist_insert>
}
   127a8:	e037883a 	mov	sp,fp
   127ac:	dfc00117 	ldw	ra,4(sp)
   127b0:	df000017 	ldw	fp,0(sp)
   127b4:	dec00204 	addi	sp,sp,8
   127b8:	f800283a 	ret

000127bc <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   127bc:	defffd04 	addi	sp,sp,-12
   127c0:	dfc00215 	stw	ra,8(sp)
   127c4:	df000115 	stw	fp,4(sp)
   127c8:	df000104 	addi	fp,sp,4
   127cc:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_QSYS_0, nios2_qsys_0);
   127d0:	00133540 	call	13354 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   127d4:	00800044 	movi	r2,1
   127d8:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   127dc:	e037883a 	mov	sp,fp
   127e0:	dfc00117 	ldw	ra,4(sp)
   127e4:	df000017 	ldw	fp,0(sp)
   127e8:	dec00204 	addi	sp,sp,8
   127ec:	f800283a 	ret

000127f0 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   127f0:	defffe04 	addi	sp,sp,-8
   127f4:	dfc00115 	stw	ra,4(sp)
   127f8:	df000015 	stw	fp,0(sp)
   127fc:	d839883a 	mov	fp,sp
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
   12800:	01000074 	movhi	r4,1
   12804:	210f2004 	addi	r4,r4,15488
   12808:	00127840 	call	12784 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS_0, sysid_qsys_0);
   1280c:	0001883a 	nop
}
   12810:	e037883a 	mov	sp,fp
   12814:	dfc00117 	ldw	ra,4(sp)
   12818:	df000017 	ldw	fp,0(sp)
   1281c:	dec00204 	addi	sp,sp,8
   12820:	f800283a 	ret

00012824 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   12824:	defffa04 	addi	sp,sp,-24
   12828:	dfc00515 	stw	ra,20(sp)
   1282c:	df000415 	stw	fp,16(sp)
   12830:	df000404 	addi	fp,sp,16
   12834:	e13ffd15 	stw	r4,-12(fp)
   12838:	e17ffe15 	stw	r5,-8(fp)
   1283c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   12840:	e0bffd17 	ldw	r2,-12(fp)
   12844:	10800017 	ldw	r2,0(r2)
   12848:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   1284c:	e0bffc17 	ldw	r2,-16(fp)
   12850:	10c00a04 	addi	r3,r2,40
   12854:	e0bffd17 	ldw	r2,-12(fp)
   12858:	10800217 	ldw	r2,8(r2)
   1285c:	1809883a 	mov	r4,r3
   12860:	e17ffe17 	ldw	r5,-8(fp)
   12864:	e1bfff17 	ldw	r6,-4(fp)
   12868:	100f883a 	mov	r7,r2
   1286c:	00128e40 	call	128e4 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   12870:	e037883a 	mov	sp,fp
   12874:	dfc00117 	ldw	ra,4(sp)
   12878:	df000017 	ldw	fp,0(sp)
   1287c:	dec00204 	addi	sp,sp,8
   12880:	f800283a 	ret

00012884 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   12884:	defffa04 	addi	sp,sp,-24
   12888:	dfc00515 	stw	ra,20(sp)
   1288c:	df000415 	stw	fp,16(sp)
   12890:	df000404 	addi	fp,sp,16
   12894:	e13ffd15 	stw	r4,-12(fp)
   12898:	e17ffe15 	stw	r5,-8(fp)
   1289c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   128a0:	e0bffd17 	ldw	r2,-12(fp)
   128a4:	10800017 	ldw	r2,0(r2)
   128a8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   128ac:	e0bffc17 	ldw	r2,-16(fp)
   128b0:	10c00a04 	addi	r3,r2,40
   128b4:	e0bffd17 	ldw	r2,-12(fp)
   128b8:	10800217 	ldw	r2,8(r2)
   128bc:	1809883a 	mov	r4,r3
   128c0:	e17ffe17 	ldw	r5,-8(fp)
   128c4:	e1bfff17 	ldw	r6,-4(fp)
   128c8:	100f883a 	mov	r7,r2
   128cc:	00129c80 	call	129c8 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   128d0:	e037883a 	mov	sp,fp
   128d4:	dfc00117 	ldw	ra,4(sp)
   128d8:	df000017 	ldw	fp,0(sp)
   128dc:	dec00204 	addi	sp,sp,8
   128e0:	f800283a 	ret

000128e4 <altera_avalon_jtag_uart_read>:
 */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char* buffer, int space, int flags)
{
   128e4:	defff704 	addi	sp,sp,-36
   128e8:	df000815 	stw	fp,32(sp)
   128ec:	df000804 	addi	fp,sp,32
   128f0:	e13ffc15 	stw	r4,-16(fp)
   128f4:	e17ffd15 	stw	r5,-12(fp)
   128f8:	e1bffe15 	stw	r6,-8(fp)
   128fc:	e1ffff15 	stw	r7,-4(fp)
  unsigned int base = sp->base;
   12900:	e0bffc17 	ldw	r2,-16(fp)
   12904:	10800017 	ldw	r2,0(r2)
   12908:	e0bff915 	stw	r2,-28(fp)

  char * ptr = buffer;
   1290c:	e0bffd17 	ldw	r2,-12(fp)
   12910:	e0bff815 	stw	r2,-32(fp)
  char * end = buffer + space;
   12914:	e0bffe17 	ldw	r2,-8(fp)
   12918:	e0fffd17 	ldw	r3,-12(fp)
   1291c:	1885883a 	add	r2,r3,r2
   12920:	e0bffa15 	stw	r2,-24(fp)

  while (ptr < end)
   12924:	00001406 	br	12978 <altera_avalon_jtag_uart_read+0x94>
  {
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   12928:	e0bff917 	ldw	r2,-28(fp)
   1292c:	10800037 	ldwio	r2,0(r2)
   12930:	e0bffb15 	stw	r2,-20(fp)

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
   12934:	e0bffb17 	ldw	r2,-20(fp)
   12938:	10a0000c 	andi	r2,r2,32768
   1293c:	10000626 	beq	r2,zero,12958 <altera_avalon_jtag_uart_read+0x74>
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   12940:	e0bff817 	ldw	r2,-32(fp)
   12944:	10c00044 	addi	r3,r2,1
   12948:	e0fff815 	stw	r3,-32(fp)
   1294c:	e0fffb17 	ldw	r3,-20(fp)
   12950:	10c00005 	stb	r3,0(r2)
   12954:	00000806 	br	12978 <altera_avalon_jtag_uart_read+0x94>
    else if (ptr != buffer)
   12958:	e0fff817 	ldw	r3,-32(fp)
   1295c:	e0bffd17 	ldw	r2,-12(fp)
   12960:	18800126 	beq	r3,r2,12968 <altera_avalon_jtag_uart_read+0x84>
      break;
   12964:	00000706 	br	12984 <altera_avalon_jtag_uart_read+0xa0>
    else if(flags & O_NONBLOCK)
   12968:	e0bfff17 	ldw	r2,-4(fp)
   1296c:	1090000c 	andi	r2,r2,16384
   12970:	10000126 	beq	r2,zero,12978 <altera_avalon_jtag_uart_read+0x94>
      break;   
   12974:	00000306 	br	12984 <altera_avalon_jtag_uart_read+0xa0>
  unsigned int base = sp->base;

  char * ptr = buffer;
  char * end = buffer + space;

  while (ptr < end)
   12978:	e0fff817 	ldw	r3,-32(fp)
   1297c:	e0bffa17 	ldw	r2,-24(fp)
   12980:	18bfe936 	bltu	r3,r2,12928 <__alt_data_end+0xffff2928>
    else if(flags & O_NONBLOCK)
      break;   
    
  }

  if (ptr != buffer)
   12984:	e0fff817 	ldw	r3,-32(fp)
   12988:	e0bffd17 	ldw	r2,-12(fp)
   1298c:	18800426 	beq	r3,r2,129a0 <altera_avalon_jtag_uart_read+0xbc>
    return ptr - buffer;
   12990:	e0fff817 	ldw	r3,-32(fp)
   12994:	e0bffd17 	ldw	r2,-12(fp)
   12998:	1885c83a 	sub	r2,r3,r2
   1299c:	00000606 	br	129b8 <altera_avalon_jtag_uart_read+0xd4>
  else if (flags & O_NONBLOCK)
   129a0:	e0bfff17 	ldw	r2,-4(fp)
   129a4:	1090000c 	andi	r2,r2,16384
   129a8:	10000226 	beq	r2,zero,129b4 <altera_avalon_jtag_uart_read+0xd0>
    return -EWOULDBLOCK;
   129ac:	00bffd44 	movi	r2,-11
   129b0:	00000106 	br	129b8 <altera_avalon_jtag_uart_read+0xd4>
  else
    return -EIO;
   129b4:	00bffec4 	movi	r2,-5
}
   129b8:	e037883a 	mov	sp,fp
   129bc:	df000017 	ldw	fp,0(sp)
   129c0:	dec00104 	addi	sp,sp,4
   129c4:	f800283a 	ret

000129c8 <altera_avalon_jtag_uart_write>:
 * one FIFOs worth of data.  But you said you didn't want to use interrupts :-)
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   129c8:	defff904 	addi	sp,sp,-28
   129cc:	df000615 	stw	fp,24(sp)
   129d0:	df000604 	addi	fp,sp,24
   129d4:	e13ffc15 	stw	r4,-16(fp)
   129d8:	e17ffd15 	stw	r5,-12(fp)
   129dc:	e1bffe15 	stw	r6,-8(fp)
   129e0:	e1ffff15 	stw	r7,-4(fp)
  unsigned int base = sp->base;
   129e4:	e0bffc17 	ldw	r2,-16(fp)
   129e8:	10800017 	ldw	r2,0(r2)
   129ec:	e0bffa15 	stw	r2,-24(fp)

  const char * end = ptr + count;
   129f0:	e0bffe17 	ldw	r2,-8(fp)
   129f4:	e0fffd17 	ldw	r3,-12(fp)
   129f8:	1885883a 	add	r2,r3,r2
   129fc:	e0bffb15 	stw	r2,-20(fp)

  while (ptr < end)
   12a00:	00000e06 	br	12a3c <altera_avalon_jtag_uart_write+0x74>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
   12a04:	e0bffa17 	ldw	r2,-24(fp)
   12a08:	10800104 	addi	r2,r2,4
   12a0c:	10800037 	ldwio	r2,0(r2)
   12a10:	10bfffec 	andhi	r2,r2,65535
   12a14:	10000926 	beq	r2,zero,12a3c <altera_avalon_jtag_uart_write+0x74>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
   12a18:	e0fffa17 	ldw	r3,-24(fp)
   12a1c:	e0bffd17 	ldw	r2,-12(fp)
   12a20:	11000044 	addi	r4,r2,1
   12a24:	e13ffd15 	stw	r4,-12(fp)
   12a28:	10800003 	ldbu	r2,0(r2)
   12a2c:	10803fcc 	andi	r2,r2,255
   12a30:	1080201c 	xori	r2,r2,128
   12a34:	10bfe004 	addi	r2,r2,-128
   12a38:	18800035 	stwio	r2,0(r3)
{
  unsigned int base = sp->base;

  const char * end = ptr + count;

  while (ptr < end)
   12a3c:	e0fffd17 	ldw	r3,-12(fp)
   12a40:	e0bffb17 	ldw	r2,-20(fp)
   12a44:	18bfef36 	bltu	r3,r2,12a04 <__alt_data_end+0xffff2a04>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);

  return count;
   12a48:	e0bffe17 	ldw	r2,-8(fp)
}
   12a4c:	e037883a 	mov	sp,fp
   12a50:	df000017 	ldw	fp,0(sp)
   12a54:	dec00104 	addi	sp,sp,4
   12a58:	f800283a 	ret

00012a5c <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   12a5c:	defffa04 	addi	sp,sp,-24
   12a60:	dfc00515 	stw	ra,20(sp)
   12a64:	df000415 	stw	fp,16(sp)
   12a68:	df000404 	addi	fp,sp,16
   12a6c:	e13fff15 	stw	r4,-4(fp)
  int big_loops;
  alt_u32 cycles_per_loop;
  
  if (!strcmp(NIOS2_CPU_IMPLEMENTATION,"tiny"))
  {
    cycles_per_loop = 9;
   12a70:	00800244 	movi	r2,9
   12a74:	e0bffd15 	stw	r2,-12(fp)
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
   12a78:	e13ffd17 	ldw	r4,-12(fp)
   12a7c:	014003f4 	movhi	r5,15
   12a80:	29509004 	addi	r5,r5,16960
   12a84:	00125d00 	call	125d0 <__mulsi3>
   12a88:	0101bab4 	movhi	r4,1770
   12a8c:	21014004 	addi	r4,r4,1280
   12a90:	100b883a 	mov	r5,r2
   12a94:	0013b040 	call	13b04 <__udivsi3>
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
   12a98:	01200034 	movhi	r4,32768
   12a9c:	213fffc4 	addi	r4,r4,-1
   12aa0:	100b883a 	mov	r5,r2
   12aa4:	0013b040 	call	13b04 <__udivsi3>
   12aa8:	e13fff17 	ldw	r4,-4(fp)
   12aac:	100b883a 	mov	r5,r2
   12ab0:	0013b040 	call	13b04 <__udivsi3>
   12ab4:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
   12ab8:	e0bffe17 	ldw	r2,-8(fp)
   12abc:	10002926 	beq	r2,zero,12b64 <alt_busy_sleep+0x108>
  {
    for(i=0;i<big_loops;i++)
   12ac0:	e03ffc15 	stw	zero,-16(fp)
   12ac4:	00001606 	br	12b20 <alt_busy_sleep+0xc4>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   12ac8:	00a00034 	movhi	r2,32768
   12acc:	10bfffc4 	addi	r2,r2,-1
   12ad0:	10bfffc4 	addi	r2,r2,-1
   12ad4:	103ffe1e 	bne	r2,zero,12ad0 <__alt_data_end+0xffff2ad0>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
   12ad8:	e13ffd17 	ldw	r4,-12(fp)
   12adc:	014003f4 	movhi	r5,15
   12ae0:	29509004 	addi	r5,r5,16960
   12ae4:	00125d00 	call	125d0 <__mulsi3>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   12ae8:	0101bab4 	movhi	r4,1770
   12aec:	21014004 	addi	r4,r4,1280
   12af0:	100b883a 	mov	r5,r2
   12af4:	0013b040 	call	13b04 <__udivsi3>
   12af8:	01200034 	movhi	r4,32768
   12afc:	213fffc4 	addi	r4,r4,-1
   12b00:	100b883a 	mov	r5,r2
   12b04:	0013b040 	call	13b04 <__udivsi3>
   12b08:	e0ffff17 	ldw	r3,-4(fp)
   12b0c:	1885c83a 	sub	r2,r3,r2
   12b10:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   12b14:	e0bffc17 	ldw	r2,-16(fp)
   12b18:	10800044 	addi	r2,r2,1
   12b1c:	e0bffc15 	stw	r2,-16(fp)
   12b20:	e0fffc17 	ldw	r3,-16(fp)
   12b24:	e0bffe17 	ldw	r2,-8(fp)
   12b28:	18bfe716 	blt	r3,r2,12ac8 <__alt_data_end+0xffff2ac8>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   12b2c:	e13ffd17 	ldw	r4,-12(fp)
   12b30:	014003f4 	movhi	r5,15
   12b34:	29509004 	addi	r5,r5,16960
   12b38:	00125d00 	call	125d0 <__mulsi3>
   12b3c:	0101bab4 	movhi	r4,1770
   12b40:	21014004 	addi	r4,r4,1280
   12b44:	100b883a 	mov	r5,r2
   12b48:	0013b040 	call	13b04 <__udivsi3>
   12b4c:	1009883a 	mov	r4,r2
   12b50:	e17fff17 	ldw	r5,-4(fp)
   12b54:	00125d00 	call	125d0 <__mulsi3>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   12b58:	10bfffc4 	addi	r2,r2,-1
   12b5c:	103ffe1e 	bne	r2,zero,12b58 <__alt_data_end+0xffff2b58>
   12b60:	00000d06 	br	12b98 <alt_busy_sleep+0x13c>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   12b64:	e13ffd17 	ldw	r4,-12(fp)
   12b68:	014003f4 	movhi	r5,15
   12b6c:	29509004 	addi	r5,r5,16960
   12b70:	00125d00 	call	125d0 <__mulsi3>
   12b74:	0101bab4 	movhi	r4,1770
   12b78:	21014004 	addi	r4,r4,1280
   12b7c:	100b883a 	mov	r5,r2
   12b80:	0013b040 	call	13b04 <__udivsi3>
   12b84:	1009883a 	mov	r4,r2
   12b88:	e17fff17 	ldw	r5,-4(fp)
   12b8c:	00125d00 	call	125d0 <__mulsi3>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   12b90:	10bfffc4 	addi	r2,r2,-1
   12b94:	00bffe16 	blt	zero,r2,12b90 <__alt_data_end+0xffff2b90>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
   12b98:	0005883a 	mov	r2,zero
}
   12b9c:	e037883a 	mov	sp,fp
   12ba0:	dfc00117 	ldw	ra,4(sp)
   12ba4:	df000017 	ldw	fp,0(sp)
   12ba8:	dec00204 	addi	sp,sp,8
   12bac:	f800283a 	ret

00012bb0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12bb0:	defffe04 	addi	sp,sp,-8
   12bb4:	dfc00115 	stw	ra,4(sp)
   12bb8:	df000015 	stw	fp,0(sp)
   12bbc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12bc0:	00800074 	movhi	r2,1
   12bc4:	1090ac04 	addi	r2,r2,17072
   12bc8:	10800017 	ldw	r2,0(r2)
   12bcc:	10000526 	beq	r2,zero,12be4 <alt_get_errno+0x34>
   12bd0:	00800074 	movhi	r2,1
   12bd4:	1090ac04 	addi	r2,r2,17072
   12bd8:	10800017 	ldw	r2,0(r2)
   12bdc:	103ee83a 	callr	r2
   12be0:	00000206 	br	12bec <alt_get_errno+0x3c>
   12be4:	00800074 	movhi	r2,1
   12be8:	10924104 	addi	r2,r2,18692
}
   12bec:	e037883a 	mov	sp,fp
   12bf0:	dfc00117 	ldw	ra,4(sp)
   12bf4:	df000017 	ldw	fp,0(sp)
   12bf8:	dec00204 	addi	sp,sp,8
   12bfc:	f800283a 	ret

00012c00 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   12c00:	defffb04 	addi	sp,sp,-20
   12c04:	dfc00415 	stw	ra,16(sp)
   12c08:	df000315 	stw	fp,12(sp)
   12c0c:	df000304 	addi	fp,sp,12
   12c10:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   12c14:	e0bfff17 	ldw	r2,-4(fp)
   12c18:	10000816 	blt	r2,zero,12c3c <close+0x3c>
   12c1c:	e13fff17 	ldw	r4,-4(fp)
   12c20:	01400304 	movi	r5,12
   12c24:	00125d00 	call	125d0 <__mulsi3>
   12c28:	1007883a 	mov	r3,r2
   12c2c:	00800074 	movhi	r2,1
   12c30:	108f3504 	addi	r2,r2,15572
   12c34:	1885883a 	add	r2,r3,r2
   12c38:	00000106 	br	12c40 <close+0x40>
   12c3c:	0005883a 	mov	r2,zero
   12c40:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
   12c44:	e0bffd17 	ldw	r2,-12(fp)
   12c48:	10001826 	beq	r2,zero,12cac <close+0xac>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   12c4c:	e0bffd17 	ldw	r2,-12(fp)
   12c50:	10800017 	ldw	r2,0(r2)
   12c54:	10800417 	ldw	r2,16(r2)
   12c58:	10000626 	beq	r2,zero,12c74 <close+0x74>
   12c5c:	e0bffd17 	ldw	r2,-12(fp)
   12c60:	10800017 	ldw	r2,0(r2)
   12c64:	10800417 	ldw	r2,16(r2)
   12c68:	e13ffd17 	ldw	r4,-12(fp)
   12c6c:	103ee83a 	callr	r2
   12c70:	00000106 	br	12c78 <close+0x78>
   12c74:	0005883a 	mov	r2,zero
   12c78:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   12c7c:	e13fff17 	ldw	r4,-4(fp)
   12c80:	00132d40 	call	132d4 <alt_release_fd>
    if (rval < 0)
   12c84:	e0bffe17 	ldw	r2,-8(fp)
   12c88:	1000060e 	bge	r2,zero,12ca4 <close+0xa4>
    {
      ALT_ERRNO = -rval;
   12c8c:	0012bb00 	call	12bb0 <alt_get_errno>
   12c90:	e0fffe17 	ldw	r3,-8(fp)
   12c94:	00c7c83a 	sub	r3,zero,r3
   12c98:	10c00015 	stw	r3,0(r2)
      return -1;
   12c9c:	00bfffc4 	movi	r2,-1
   12ca0:	00000606 	br	12cbc <close+0xbc>
    }
    return 0;
   12ca4:	0005883a 	mov	r2,zero
   12ca8:	00000406 	br	12cbc <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   12cac:	0012bb00 	call	12bb0 <alt_get_errno>
   12cb0:	00c01444 	movi	r3,81
   12cb4:	10c00015 	stw	r3,0(r2)
    return -1;
   12cb8:	00bfffc4 	movi	r2,-1
  }
}
   12cbc:	e037883a 	mov	sp,fp
   12cc0:	dfc00117 	ldw	ra,4(sp)
   12cc4:	df000017 	ldw	fp,0(sp)
   12cc8:	dec00204 	addi	sp,sp,8
   12ccc:	f800283a 	ret

00012cd0 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
   12cd0:	deffff04 	addi	sp,sp,-4
   12cd4:	df000015 	stw	fp,0(sp)
   12cd8:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   12cdc:	e037883a 	mov	sp,fp
   12ce0:	df000017 	ldw	fp,0(sp)
   12ce4:	dec00104 	addi	sp,sp,4
   12ce8:	f800283a 	ret

00012cec <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   12cec:	defffc04 	addi	sp,sp,-16
   12cf0:	df000315 	stw	fp,12(sp)
   12cf4:	df000304 	addi	fp,sp,12
   12cf8:	e13ffd15 	stw	r4,-12(fp)
   12cfc:	e17ffe15 	stw	r5,-8(fp)
   12d00:	e1bfff15 	stw	r6,-4(fp)
  return len;
   12d04:	e0bfff17 	ldw	r2,-4(fp)
}
   12d08:	e037883a 	mov	sp,fp
   12d0c:	df000017 	ldw	fp,0(sp)
   12d10:	dec00104 	addi	sp,sp,4
   12d14:	f800283a 	ret

00012d18 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12d18:	defffe04 	addi	sp,sp,-8
   12d1c:	dfc00115 	stw	ra,4(sp)
   12d20:	df000015 	stw	fp,0(sp)
   12d24:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12d28:	00800074 	movhi	r2,1
   12d2c:	1090ac04 	addi	r2,r2,17072
   12d30:	10800017 	ldw	r2,0(r2)
   12d34:	10000526 	beq	r2,zero,12d4c <alt_get_errno+0x34>
   12d38:	00800074 	movhi	r2,1
   12d3c:	1090ac04 	addi	r2,r2,17072
   12d40:	10800017 	ldw	r2,0(r2)
   12d44:	103ee83a 	callr	r2
   12d48:	00000206 	br	12d54 <alt_get_errno+0x3c>
   12d4c:	00800074 	movhi	r2,1
   12d50:	10924104 	addi	r2,r2,18692
}
   12d54:	e037883a 	mov	sp,fp
   12d58:	dfc00117 	ldw	ra,4(sp)
   12d5c:	df000017 	ldw	fp,0(sp)
   12d60:	dec00204 	addi	sp,sp,8
   12d64:	f800283a 	ret

00012d68 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   12d68:	defffa04 	addi	sp,sp,-24
   12d6c:	dfc00515 	stw	ra,20(sp)
   12d70:	df000415 	stw	fp,16(sp)
   12d74:	df000404 	addi	fp,sp,16
   12d78:	e13ffe15 	stw	r4,-8(fp)
   12d7c:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   12d80:	e0bffe17 	ldw	r2,-8(fp)
   12d84:	10000326 	beq	r2,zero,12d94 <alt_dev_llist_insert+0x2c>
   12d88:	e0bffe17 	ldw	r2,-8(fp)
   12d8c:	10800217 	ldw	r2,8(r2)
   12d90:	1000051e 	bne	r2,zero,12da8 <alt_dev_llist_insert+0x40>
  {
    ALT_ERRNO = EINVAL;
   12d94:	0012d180 	call	12d18 <alt_get_errno>
   12d98:	00c00584 	movi	r3,22
   12d9c:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
   12da0:	00bffa84 	movi	r2,-22
   12da4:	00001306 	br	12df4 <alt_dev_llist_insert+0x8c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   12da8:	e0bffe17 	ldw	r2,-8(fp)
   12dac:	e0ffff17 	ldw	r3,-4(fp)
   12db0:	e0fffc15 	stw	r3,-16(fp)
   12db4:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   12db8:	e0bffd17 	ldw	r2,-12(fp)
   12dbc:	e0fffc17 	ldw	r3,-16(fp)
   12dc0:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   12dc4:	e0bffc17 	ldw	r2,-16(fp)
   12dc8:	10c00017 	ldw	r3,0(r2)
   12dcc:	e0bffd17 	ldw	r2,-12(fp)
   12dd0:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   12dd4:	e0bffc17 	ldw	r2,-16(fp)
   12dd8:	10800017 	ldw	r2,0(r2)
   12ddc:	e0fffd17 	ldw	r3,-12(fp)
   12de0:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   12de4:	e0bffc17 	ldw	r2,-16(fp)
   12de8:	e0fffd17 	ldw	r3,-12(fp)
   12dec:	10c00015 	stw	r3,0(r2)

  return 0;  
   12df0:	0005883a 	mov	r2,zero
}
   12df4:	e037883a 	mov	sp,fp
   12df8:	dfc00117 	ldw	ra,4(sp)
   12dfc:	df000017 	ldw	fp,0(sp)
   12e00:	dec00204 	addi	sp,sp,8
   12e04:	f800283a 	ret

00012e08 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   12e08:	defffd04 	addi	sp,sp,-12
   12e0c:	dfc00215 	stw	ra,8(sp)
   12e10:	df000115 	stw	fp,4(sp)
   12e14:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   12e18:	00800074 	movhi	r2,1
   12e1c:	108ed104 	addi	r2,r2,15172
   12e20:	e0bfff15 	stw	r2,-4(fp)
   12e24:	00000606 	br	12e40 <_do_ctors+0x38>
        (*ctor) (); 
   12e28:	e0bfff17 	ldw	r2,-4(fp)
   12e2c:	10800017 	ldw	r2,0(r2)
   12e30:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   12e34:	e0bfff17 	ldw	r2,-4(fp)
   12e38:	10bfff04 	addi	r2,r2,-4
   12e3c:	e0bfff15 	stw	r2,-4(fp)
   12e40:	e0ffff17 	ldw	r3,-4(fp)
   12e44:	00800074 	movhi	r2,1
   12e48:	108ed204 	addi	r2,r2,15176
   12e4c:	18bff62e 	bgeu	r3,r2,12e28 <__alt_data_end+0xffff2e28>
        (*ctor) (); 
}
   12e50:	e037883a 	mov	sp,fp
   12e54:	dfc00117 	ldw	ra,4(sp)
   12e58:	df000017 	ldw	fp,0(sp)
   12e5c:	dec00204 	addi	sp,sp,8
   12e60:	f800283a 	ret

00012e64 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   12e64:	defffd04 	addi	sp,sp,-12
   12e68:	dfc00215 	stw	ra,8(sp)
   12e6c:	df000115 	stw	fp,4(sp)
   12e70:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   12e74:	00800074 	movhi	r2,1
   12e78:	108ed104 	addi	r2,r2,15172
   12e7c:	e0bfff15 	stw	r2,-4(fp)
   12e80:	00000606 	br	12e9c <_do_dtors+0x38>
        (*dtor) (); 
   12e84:	e0bfff17 	ldw	r2,-4(fp)
   12e88:	10800017 	ldw	r2,0(r2)
   12e8c:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   12e90:	e0bfff17 	ldw	r2,-4(fp)
   12e94:	10bfff04 	addi	r2,r2,-4
   12e98:	e0bfff15 	stw	r2,-4(fp)
   12e9c:	e0ffff17 	ldw	r3,-4(fp)
   12ea0:	00800074 	movhi	r2,1
   12ea4:	108ed204 	addi	r2,r2,15176
   12ea8:	18bff62e 	bgeu	r3,r2,12e84 <__alt_data_end+0xffff2e84>
        (*dtor) (); 
}
   12eac:	e037883a 	mov	sp,fp
   12eb0:	dfc00117 	ldw	ra,4(sp)
   12eb4:	df000017 	ldw	fp,0(sp)
   12eb8:	dec00204 	addi	sp,sp,8
   12ebc:	f800283a 	ret

00012ec0 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
   12ec0:	deffff04 	addi	sp,sp,-4
   12ec4:	df000015 	stw	fp,0(sp)
   12ec8:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
#endif
}
   12ecc:	e037883a 	mov	sp,fp
   12ed0:	df000017 	ldw	fp,0(sp)
   12ed4:	dec00104 	addi	sp,sp,4
   12ed8:	f800283a 	ret

00012edc <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   12edc:	defff804 	addi	sp,sp,-32
   12ee0:	dfc00715 	stw	ra,28(sp)
   12ee4:	df000615 	stw	fp,24(sp)
   12ee8:	dc000515 	stw	r16,20(sp)
   12eec:	df000604 	addi	fp,sp,24
   12ef0:	e13ffb15 	stw	r4,-20(fp)
   12ef4:	e17ffc15 	stw	r5,-16(fp)
   12ef8:	e1bffd15 	stw	r6,-12(fp)
   12efc:	e1fffe15 	stw	r7,-8(fp)
  int old;

  old = open (name, flags, mode);
   12f00:	e13ffc17 	ldw	r4,-16(fp)
   12f04:	e17ffd17 	ldw	r5,-12(fp)
   12f08:	e1bffe17 	ldw	r6,-8(fp)
   12f0c:	00131780 	call	13178 <open>
   12f10:	e0bffa15 	stw	r2,-24(fp)

  if (old >= 0)
   12f14:	e0bffa17 	ldw	r2,-24(fp)
   12f18:	10002216 	blt	r2,zero,12fa4 <alt_open_fd+0xc8>
  {
    fd->dev      = alt_fd_list[old].dev;
   12f1c:	04000074 	movhi	r16,1
   12f20:	840f3504 	addi	r16,r16,15572
   12f24:	e0bffa17 	ldw	r2,-24(fp)
   12f28:	1009883a 	mov	r4,r2
   12f2c:	01400304 	movi	r5,12
   12f30:	00125d00 	call	125d0 <__mulsi3>
   12f34:	8085883a 	add	r2,r16,r2
   12f38:	10c00017 	ldw	r3,0(r2)
   12f3c:	e0bffb17 	ldw	r2,-20(fp)
   12f40:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   12f44:	04000074 	movhi	r16,1
   12f48:	840f3504 	addi	r16,r16,15572
   12f4c:	e0bffa17 	ldw	r2,-24(fp)
   12f50:	1009883a 	mov	r4,r2
   12f54:	01400304 	movi	r5,12
   12f58:	00125d00 	call	125d0 <__mulsi3>
   12f5c:	8085883a 	add	r2,r16,r2
   12f60:	10800104 	addi	r2,r2,4
   12f64:	10c00017 	ldw	r3,0(r2)
   12f68:	e0bffb17 	ldw	r2,-20(fp)
   12f6c:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   12f70:	04000074 	movhi	r16,1
   12f74:	840f3504 	addi	r16,r16,15572
   12f78:	e0bffa17 	ldw	r2,-24(fp)
   12f7c:	1009883a 	mov	r4,r2
   12f80:	01400304 	movi	r5,12
   12f84:	00125d00 	call	125d0 <__mulsi3>
   12f88:	8085883a 	add	r2,r16,r2
   12f8c:	10800204 	addi	r2,r2,8
   12f90:	10c00017 	ldw	r3,0(r2)
   12f94:	e0bffb17 	ldw	r2,-20(fp)
   12f98:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   12f9c:	e13ffa17 	ldw	r4,-24(fp)
   12fa0:	00132d40 	call	132d4 <alt_release_fd>
  }
} 
   12fa4:	e6ffff04 	addi	sp,fp,-4
   12fa8:	dfc00217 	ldw	ra,8(sp)
   12fac:	df000117 	ldw	fp,4(sp)
   12fb0:	dc000017 	ldw	r16,0(sp)
   12fb4:	dec00304 	addi	sp,sp,12
   12fb8:	f800283a 	ret

00012fbc <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   12fbc:	defffb04 	addi	sp,sp,-20
   12fc0:	dfc00415 	stw	ra,16(sp)
   12fc4:	df000315 	stw	fp,12(sp)
   12fc8:	df000304 	addi	fp,sp,12
   12fcc:	e13ffd15 	stw	r4,-12(fp)
   12fd0:	e17ffe15 	stw	r5,-8(fp)
   12fd4:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   12fd8:	01000074 	movhi	r4,1
   12fdc:	210f3804 	addi	r4,r4,15584
   12fe0:	e17ffd17 	ldw	r5,-12(fp)
   12fe4:	01800044 	movi	r6,1
   12fe8:	01c07fc4 	movi	r7,511
   12fec:	0012edc0 	call	12edc <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   12ff0:	01000074 	movhi	r4,1
   12ff4:	210f3504 	addi	r4,r4,15572
   12ff8:	e17ffe17 	ldw	r5,-8(fp)
   12ffc:	000d883a 	mov	r6,zero
   13000:	01c07fc4 	movi	r7,511
   13004:	0012edc0 	call	12edc <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   13008:	01000074 	movhi	r4,1
   1300c:	210f3b04 	addi	r4,r4,15596
   13010:	e17fff17 	ldw	r5,-4(fp)
   13014:	01800044 	movi	r6,1
   13018:	01c07fc4 	movi	r7,511
   1301c:	0012edc0 	call	12edc <alt_open_fd>
}  
   13020:	e037883a 	mov	sp,fp
   13024:	dfc00117 	ldw	ra,4(sp)
   13028:	df000017 	ldw	fp,0(sp)
   1302c:	dec00204 	addi	sp,sp,8
   13030:	f800283a 	ret

00013034 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13034:	defffe04 	addi	sp,sp,-8
   13038:	dfc00115 	stw	ra,4(sp)
   1303c:	df000015 	stw	fp,0(sp)
   13040:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13044:	00800074 	movhi	r2,1
   13048:	1090ac04 	addi	r2,r2,17072
   1304c:	10800017 	ldw	r2,0(r2)
   13050:	10000526 	beq	r2,zero,13068 <alt_get_errno+0x34>
   13054:	00800074 	movhi	r2,1
   13058:	1090ac04 	addi	r2,r2,17072
   1305c:	10800017 	ldw	r2,0(r2)
   13060:	103ee83a 	callr	r2
   13064:	00000206 	br	13070 <alt_get_errno+0x3c>
   13068:	00800074 	movhi	r2,1
   1306c:	10924104 	addi	r2,r2,18692
}
   13070:	e037883a 	mov	sp,fp
   13074:	dfc00117 	ldw	ra,4(sp)
   13078:	df000017 	ldw	fp,0(sp)
   1307c:	dec00204 	addi	sp,sp,8
   13080:	f800283a 	ret

00013084 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   13084:	defffb04 	addi	sp,sp,-20
   13088:	dfc00415 	stw	ra,16(sp)
   1308c:	df000315 	stw	fp,12(sp)
   13090:	dc000215 	stw	r16,8(sp)
   13094:	df000304 	addi	fp,sp,12
   13098:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   1309c:	e0bffe17 	ldw	r2,-8(fp)
   130a0:	10800217 	ldw	r2,8(r2)
   130a4:	10d00034 	orhi	r3,r2,16384
   130a8:	e0bffe17 	ldw	r2,-8(fp)
   130ac:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   130b0:	e03ffd15 	stw	zero,-12(fp)
   130b4:	00002306 	br	13144 <alt_file_locked+0xc0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   130b8:	04000074 	movhi	r16,1
   130bc:	840f3504 	addi	r16,r16,15572
   130c0:	e0bffd17 	ldw	r2,-12(fp)
   130c4:	1009883a 	mov	r4,r2
   130c8:	01400304 	movi	r5,12
   130cc:	00125d00 	call	125d0 <__mulsi3>
   130d0:	8085883a 	add	r2,r16,r2
   130d4:	10c00017 	ldw	r3,0(r2)
   130d8:	e0bffe17 	ldw	r2,-8(fp)
   130dc:	10800017 	ldw	r2,0(r2)
   130e0:	1880151e 	bne	r3,r2,13138 <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   130e4:	04000074 	movhi	r16,1
   130e8:	840f3504 	addi	r16,r16,15572
   130ec:	e0bffd17 	ldw	r2,-12(fp)
   130f0:	1009883a 	mov	r4,r2
   130f4:	01400304 	movi	r5,12
   130f8:	00125d00 	call	125d0 <__mulsi3>
   130fc:	8085883a 	add	r2,r16,r2
   13100:	10800204 	addi	r2,r2,8
   13104:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   13108:	10000b0e 	bge	r2,zero,13138 <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
   1310c:	e13ffd17 	ldw	r4,-12(fp)
   13110:	01400304 	movi	r5,12
   13114:	00125d00 	call	125d0 <__mulsi3>
   13118:	1007883a 	mov	r3,r2
   1311c:	00800074 	movhi	r2,1
   13120:	108f3504 	addi	r2,r2,15572
   13124:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   13128:	e0bffe17 	ldw	r2,-8(fp)
   1312c:	18800226 	beq	r3,r2,13138 <alt_file_locked+0xb4>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   13130:	00bffcc4 	movi	r2,-13
   13134:	00000a06 	br	13160 <alt_file_locked+0xdc>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   13138:	e0bffd17 	ldw	r2,-12(fp)
   1313c:	10800044 	addi	r2,r2,1
   13140:	e0bffd15 	stw	r2,-12(fp)
   13144:	00800074 	movhi	r2,1
   13148:	1090ab04 	addi	r2,r2,17068
   1314c:	10800017 	ldw	r2,0(r2)
   13150:	1007883a 	mov	r3,r2
   13154:	e0bffd17 	ldw	r2,-12(fp)
   13158:	18bfd72e 	bgeu	r3,r2,130b8 <__alt_data_end+0xffff30b8>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   1315c:	0005883a 	mov	r2,zero
}
   13160:	e6ffff04 	addi	sp,fp,-4
   13164:	dfc00217 	ldw	ra,8(sp)
   13168:	df000117 	ldw	fp,4(sp)
   1316c:	dc000017 	ldw	r16,0(sp)
   13170:	dec00304 	addi	sp,sp,12
   13174:	f800283a 	ret

00013178 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   13178:	defff604 	addi	sp,sp,-40
   1317c:	dfc00915 	stw	ra,36(sp)
   13180:	df000815 	stw	fp,32(sp)
   13184:	df000804 	addi	fp,sp,32
   13188:	e13ffd15 	stw	r4,-12(fp)
   1318c:	e17ffe15 	stw	r5,-8(fp)
   13190:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   13194:	00bfffc4 	movi	r2,-1
   13198:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
   1319c:	00bffb44 	movi	r2,-19
   131a0:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
   131a4:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   131a8:	e13ffd17 	ldw	r4,-12(fp)
   131ac:	01400074 	movhi	r5,1
   131b0:	2950a904 	addi	r5,r5,17060
   131b4:	00133740 	call	13374 <alt_find_dev>
   131b8:	e0bff815 	stw	r2,-32(fp)
   131bc:	e0bff817 	ldw	r2,-32(fp)
   131c0:	1000051e 	bne	r2,zero,131d8 <open+0x60>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   131c4:	e13ffd17 	ldw	r4,-12(fp)
   131c8:	00134040 	call	13404 <alt_find_file>
   131cc:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
   131d0:	00800044 	movi	r2,1
   131d4:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   131d8:	e0bff817 	ldw	r2,-32(fp)
   131dc:	10002b26 	beq	r2,zero,1328c <open+0x114>
  {
    if ((index = alt_get_fd (dev)) < 0)
   131e0:	e13ff817 	ldw	r4,-32(fp)
   131e4:	00135180 	call	13518 <alt_get_fd>
   131e8:	e0bff915 	stw	r2,-28(fp)
   131ec:	e0bff917 	ldw	r2,-28(fp)
   131f0:	1000030e 	bge	r2,zero,13200 <open+0x88>
    {
      status = index;
   131f4:	e0bff917 	ldw	r2,-28(fp)
   131f8:	e0bffa15 	stw	r2,-24(fp)
   131fc:	00002506 	br	13294 <open+0x11c>
    }
    else
    {
      fd = &alt_fd_list[index];
   13200:	e13ff917 	ldw	r4,-28(fp)
   13204:	01400304 	movi	r5,12
   13208:	00125d00 	call	125d0 <__mulsi3>
   1320c:	1007883a 	mov	r3,r2
   13210:	00800074 	movhi	r2,1
   13214:	108f3504 	addi	r2,r2,15572
   13218:	1885883a 	add	r2,r3,r2
   1321c:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   13220:	e0fffe17 	ldw	r3,-8(fp)
   13224:	00900034 	movhi	r2,16384
   13228:	10bfffc4 	addi	r2,r2,-1
   1322c:	1886703a 	and	r3,r3,r2
   13230:	e0bffc17 	ldw	r2,-16(fp)
   13234:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   13238:	e0bffb17 	ldw	r2,-20(fp)
   1323c:	1000051e 	bne	r2,zero,13254 <open+0xdc>
   13240:	e13ffc17 	ldw	r4,-16(fp)
   13244:	00130840 	call	13084 <alt_file_locked>
   13248:	e0bffa15 	stw	r2,-24(fp)
   1324c:	e0bffa17 	ldw	r2,-24(fp)
   13250:	10001016 	blt	r2,zero,13294 <open+0x11c>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   13254:	e0bff817 	ldw	r2,-32(fp)
   13258:	10800317 	ldw	r2,12(r2)
   1325c:	10000826 	beq	r2,zero,13280 <open+0x108>
   13260:	e0bff817 	ldw	r2,-32(fp)
   13264:	10800317 	ldw	r2,12(r2)
   13268:	e13ffc17 	ldw	r4,-16(fp)
   1326c:	e17ffd17 	ldw	r5,-12(fp)
   13270:	e1bffe17 	ldw	r6,-8(fp)
   13274:	e1ffff17 	ldw	r7,-4(fp)
   13278:	103ee83a 	callr	r2
   1327c:	00000106 	br	13284 <open+0x10c>
   13280:	0005883a 	mov	r2,zero
   13284:	e0bffa15 	stw	r2,-24(fp)
   13288:	00000206 	br	13294 <open+0x11c>
      }
    }
  }
  else
  {
    status = -ENODEV;
   1328c:	00bffb44 	movi	r2,-19
   13290:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   13294:	e0bffa17 	ldw	r2,-24(fp)
   13298:	1000080e 	bge	r2,zero,132bc <open+0x144>
  {
    alt_release_fd (index);  
   1329c:	e13ff917 	ldw	r4,-28(fp)
   132a0:	00132d40 	call	132d4 <alt_release_fd>
    ALT_ERRNO = -status;
   132a4:	00130340 	call	13034 <alt_get_errno>
   132a8:	e0fffa17 	ldw	r3,-24(fp)
   132ac:	00c7c83a 	sub	r3,zero,r3
   132b0:	10c00015 	stw	r3,0(r2)
    return -1;
   132b4:	00bfffc4 	movi	r2,-1
   132b8:	00000106 	br	132c0 <open+0x148>
  }
  
  /* return the reference upon success */

  return index;
   132bc:	e0bff917 	ldw	r2,-28(fp)
}
   132c0:	e037883a 	mov	sp,fp
   132c4:	dfc00117 	ldw	ra,4(sp)
   132c8:	df000017 	ldw	fp,0(sp)
   132cc:	dec00204 	addi	sp,sp,8
   132d0:	f800283a 	ret

000132d4 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   132d4:	defffc04 	addi	sp,sp,-16
   132d8:	dfc00315 	stw	ra,12(sp)
   132dc:	df000215 	stw	fp,8(sp)
   132e0:	dc000115 	stw	r16,4(sp)
   132e4:	df000204 	addi	fp,sp,8
   132e8:	e13ffe15 	stw	r4,-8(fp)
  if (fd > 2)
   132ec:	e0bffe17 	ldw	r2,-8(fp)
   132f0:	108000d0 	cmplti	r2,r2,3
   132f4:	1000111e 	bne	r2,zero,1333c <alt_release_fd+0x68>
  {
    alt_fd_list[fd].fd_flags = 0;
   132f8:	04000074 	movhi	r16,1
   132fc:	840f3504 	addi	r16,r16,15572
   13300:	e0bffe17 	ldw	r2,-8(fp)
   13304:	1009883a 	mov	r4,r2
   13308:	01400304 	movi	r5,12
   1330c:	00125d00 	call	125d0 <__mulsi3>
   13310:	8085883a 	add	r2,r16,r2
   13314:	10800204 	addi	r2,r2,8
   13318:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   1331c:	04000074 	movhi	r16,1
   13320:	840f3504 	addi	r16,r16,15572
   13324:	e0bffe17 	ldw	r2,-8(fp)
   13328:	1009883a 	mov	r4,r2
   1332c:	01400304 	movi	r5,12
   13330:	00125d00 	call	125d0 <__mulsi3>
   13334:	8085883a 	add	r2,r16,r2
   13338:	10000015 	stw	zero,0(r2)
  }
}
   1333c:	e6ffff04 	addi	sp,fp,-4
   13340:	dfc00217 	ldw	ra,8(sp)
   13344:	df000117 	ldw	fp,4(sp)
   13348:	dc000017 	ldw	r16,0(sp)
   1334c:	dec00304 	addi	sp,sp,12
   13350:	f800283a 	ret

00013354 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
   13354:	deffff04 	addi	sp,sp,-4
   13358:	df000015 	stw	fp,0(sp)
   1335c:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   13360:	000170fa 	wrctl	ienable,zero
}
   13364:	e037883a 	mov	sp,fp
   13368:	df000017 	ldw	fp,0(sp)
   1336c:	dec00104 	addi	sp,sp,4
   13370:	f800283a 	ret

00013374 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   13374:	defffa04 	addi	sp,sp,-24
   13378:	dfc00515 	stw	ra,20(sp)
   1337c:	df000415 	stw	fp,16(sp)
   13380:	df000404 	addi	fp,sp,16
   13384:	e13ffe15 	stw	r4,-8(fp)
   13388:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
   1338c:	e0bfff17 	ldw	r2,-4(fp)
   13390:	10800017 	ldw	r2,0(r2)
   13394:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   13398:	e13ffe17 	ldw	r4,-8(fp)
   1339c:	00136b40 	call	136b4 <strlen>
   133a0:	10800044 	addi	r2,r2,1
   133a4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   133a8:	00000d06 	br	133e0 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   133ac:	e0bffc17 	ldw	r2,-16(fp)
   133b0:	10c00217 	ldw	r3,8(r2)
   133b4:	e0bffd17 	ldw	r2,-12(fp)
   133b8:	1809883a 	mov	r4,r3
   133bc:	e17ffe17 	ldw	r5,-8(fp)
   133c0:	100d883a 	mov	r6,r2
   133c4:	00136380 	call	13638 <memcmp>
   133c8:	1000021e 	bne	r2,zero,133d4 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   133cc:	e0bffc17 	ldw	r2,-16(fp)
   133d0:	00000706 	br	133f0 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   133d4:	e0bffc17 	ldw	r2,-16(fp)
   133d8:	10800017 	ldw	r2,0(r2)
   133dc:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   133e0:	e0fffc17 	ldw	r3,-16(fp)
   133e4:	e0bfff17 	ldw	r2,-4(fp)
   133e8:	18bff01e 	bne	r3,r2,133ac <__alt_data_end+0xffff33ac>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   133ec:	0005883a 	mov	r2,zero
}
   133f0:	e037883a 	mov	sp,fp
   133f4:	dfc00117 	ldw	ra,4(sp)
   133f8:	df000017 	ldw	fp,0(sp)
   133fc:	dec00204 	addi	sp,sp,8
   13400:	f800283a 	ret

00013404 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   13404:	defffb04 	addi	sp,sp,-20
   13408:	dfc00415 	stw	ra,16(sp)
   1340c:	df000315 	stw	fp,12(sp)
   13410:	df000304 	addi	fp,sp,12
   13414:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   13418:	00800074 	movhi	r2,1
   1341c:	1090a704 	addi	r2,r2,17052
   13420:	10800017 	ldw	r2,0(r2)
   13424:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   13428:	00003106 	br	134f0 <alt_find_file+0xec>
  {
    len = strlen(next->name);
   1342c:	e0bffd17 	ldw	r2,-12(fp)
   13430:	10800217 	ldw	r2,8(r2)
   13434:	1009883a 	mov	r4,r2
   13438:	00136b40 	call	136b4 <strlen>
   1343c:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
   13440:	e0bffd17 	ldw	r2,-12(fp)
   13444:	10c00217 	ldw	r3,8(r2)
   13448:	e0bffe17 	ldw	r2,-8(fp)
   1344c:	10bfffc4 	addi	r2,r2,-1
   13450:	1885883a 	add	r2,r3,r2
   13454:	10800003 	ldbu	r2,0(r2)
   13458:	10803fcc 	andi	r2,r2,255
   1345c:	1080201c 	xori	r2,r2,128
   13460:	10bfe004 	addi	r2,r2,-128
   13464:	10800bd8 	cmpnei	r2,r2,47
   13468:	1000031e 	bne	r2,zero,13478 <alt_find_file+0x74>
    {
      len -= 1;
   1346c:	e0bffe17 	ldw	r2,-8(fp)
   13470:	10bfffc4 	addi	r2,r2,-1
   13474:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   13478:	e0bffe17 	ldw	r2,-8(fp)
   1347c:	e0ffff17 	ldw	r3,-4(fp)
   13480:	1885883a 	add	r2,r3,r2
   13484:	10800003 	ldbu	r2,0(r2)
   13488:	10803fcc 	andi	r2,r2,255
   1348c:	1080201c 	xori	r2,r2,128
   13490:	10bfe004 	addi	r2,r2,-128
   13494:	10800be0 	cmpeqi	r2,r2,47
   13498:	1000081e 	bne	r2,zero,134bc <alt_find_file+0xb8>
   1349c:	e0bffe17 	ldw	r2,-8(fp)
   134a0:	e0ffff17 	ldw	r3,-4(fp)
   134a4:	1885883a 	add	r2,r3,r2
   134a8:	10800003 	ldbu	r2,0(r2)
   134ac:	10803fcc 	andi	r2,r2,255
   134b0:	1080201c 	xori	r2,r2,128
   134b4:	10bfe004 	addi	r2,r2,-128
   134b8:	10000a1e 	bne	r2,zero,134e4 <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
   134bc:	e0bffd17 	ldw	r2,-12(fp)
   134c0:	10c00217 	ldw	r3,8(r2)
   134c4:	e0bffe17 	ldw	r2,-8(fp)
   134c8:	1809883a 	mov	r4,r3
   134cc:	e17fff17 	ldw	r5,-4(fp)
   134d0:	100d883a 	mov	r6,r2
   134d4:	00136380 	call	13638 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   134d8:	1000021e 	bne	r2,zero,134e4 <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   134dc:	e0bffd17 	ldw	r2,-12(fp)
   134e0:	00000806 	br	13504 <alt_find_file+0x100>
    }
    next = (alt_dev*) next->llist.next;
   134e4:	e0bffd17 	ldw	r2,-12(fp)
   134e8:	10800017 	ldw	r2,0(r2)
   134ec:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   134f0:	e0fffd17 	ldw	r3,-12(fp)
   134f4:	00800074 	movhi	r2,1
   134f8:	1090a704 	addi	r2,r2,17052
   134fc:	18bfcb1e 	bne	r3,r2,1342c <__alt_data_end+0xffff342c>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   13500:	0005883a 	mov	r2,zero
}
   13504:	e037883a 	mov	sp,fp
   13508:	dfc00117 	ldw	ra,4(sp)
   1350c:	df000017 	ldw	fp,0(sp)
   13510:	dec00204 	addi	sp,sp,8
   13514:	f800283a 	ret

00013518 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   13518:	defffa04 	addi	sp,sp,-24
   1351c:	dfc00515 	stw	ra,20(sp)
   13520:	df000415 	stw	fp,16(sp)
   13524:	dc000315 	stw	r16,12(sp)
   13528:	df000404 	addi	fp,sp,16
   1352c:	e13ffe15 	stw	r4,-8(fp)
  alt_32 i;
  int rc = -EMFILE;
   13530:	00bffa04 	movi	r2,-24
   13534:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   13538:	e03ffc15 	stw	zero,-16(fp)
   1353c:	00002106 	br	135c4 <alt_get_fd+0xac>
  {
    if (!alt_fd_list[i].dev)
   13540:	04000074 	movhi	r16,1
   13544:	840f3504 	addi	r16,r16,15572
   13548:	e0bffc17 	ldw	r2,-16(fp)
   1354c:	1009883a 	mov	r4,r2
   13550:	01400304 	movi	r5,12
   13554:	00125d00 	call	125d0 <__mulsi3>
   13558:	8085883a 	add	r2,r16,r2
   1355c:	10800017 	ldw	r2,0(r2)
   13560:	1000151e 	bne	r2,zero,135b8 <alt_get_fd+0xa0>
    {
      alt_fd_list[i].dev = dev;
   13564:	04000074 	movhi	r16,1
   13568:	840f3504 	addi	r16,r16,15572
   1356c:	e0bffc17 	ldw	r2,-16(fp)
   13570:	1009883a 	mov	r4,r2
   13574:	01400304 	movi	r5,12
   13578:	00125d00 	call	125d0 <__mulsi3>
   1357c:	8085883a 	add	r2,r16,r2
   13580:	e0fffe17 	ldw	r3,-8(fp)
   13584:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
   13588:	00800074 	movhi	r2,1
   1358c:	1090ab04 	addi	r2,r2,17068
   13590:	10c00017 	ldw	r3,0(r2)
   13594:	e0bffc17 	ldw	r2,-16(fp)
   13598:	1880040e 	bge	r3,r2,135ac <alt_get_fd+0x94>
      {
        alt_max_fd = i;
   1359c:	00800074 	movhi	r2,1
   135a0:	1090ab04 	addi	r2,r2,17068
   135a4:	e0fffc17 	ldw	r3,-16(fp)
   135a8:	10c00015 	stw	r3,0(r2)
      }
      rc = i;
   135ac:	e0bffc17 	ldw	r2,-16(fp)
   135b0:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
   135b4:	00000606 	br	135d0 <alt_get_fd+0xb8>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   135b8:	e0bffc17 	ldw	r2,-16(fp)
   135bc:	10800044 	addi	r2,r2,1
   135c0:	e0bffc15 	stw	r2,-16(fp)
   135c4:	e0bffc17 	ldw	r2,-16(fp)
   135c8:	10800810 	cmplti	r2,r2,32
   135cc:	103fdc1e 	bne	r2,zero,13540 <__alt_data_end+0xffff3540>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   135d0:	e0bffd17 	ldw	r2,-12(fp)
}
   135d4:	e6ffff04 	addi	sp,fp,-4
   135d8:	dfc00217 	ldw	ra,8(sp)
   135dc:	df000117 	ldw	fp,4(sp)
   135e0:	dc000017 	ldw	r16,0(sp)
   135e4:	dec00304 	addi	sp,sp,12
   135e8:	f800283a 	ret

000135ec <atexit>:
   135ec:	200b883a 	mov	r5,r4
   135f0:	000d883a 	mov	r6,zero
   135f4:	0009883a 	mov	r4,zero
   135f8:	000f883a 	mov	r7,zero
   135fc:	00137401 	jmpi	13740 <__register_exitproc>

00013600 <exit>:
   13600:	defffe04 	addi	sp,sp,-8
   13604:	000b883a 	mov	r5,zero
   13608:	dc000015 	stw	r16,0(sp)
   1360c:	dfc00115 	stw	ra,4(sp)
   13610:	2021883a 	mov	r16,r4
   13614:	001385c0 	call	1385c <__call_exitprocs>
   13618:	00800074 	movhi	r2,1
   1361c:	1090ad04 	addi	r2,r2,17076
   13620:	11000017 	ldw	r4,0(r2)
   13624:	20800f17 	ldw	r2,60(r4)
   13628:	10000126 	beq	r2,zero,13630 <exit+0x30>
   1362c:	103ee83a 	callr	r2
   13630:	8009883a 	mov	r4,r16
   13634:	0013b140 	call	13b14 <_exit>

00013638 <memcmp>:
   13638:	01c000c4 	movi	r7,3
   1363c:	3980192e 	bgeu	r7,r6,136a4 <memcmp+0x6c>
   13640:	2144b03a 	or	r2,r4,r5
   13644:	11c4703a 	and	r2,r2,r7
   13648:	10000f26 	beq	r2,zero,13688 <memcmp+0x50>
   1364c:	21c00003 	ldbu	r7,0(r4)
   13650:	28800003 	ldbu	r2,0(r5)
   13654:	3880151e 	bne	r7,r2,136ac <memcmp+0x74>
   13658:	30ffff84 	addi	r3,r6,-2
   1365c:	01bfffc4 	movi	r6,-1
   13660:	00000406 	br	13674 <memcmp+0x3c>
   13664:	21c00003 	ldbu	r7,0(r4)
   13668:	28800003 	ldbu	r2,0(r5)
   1366c:	18ffffc4 	addi	r3,r3,-1
   13670:	38800e1e 	bne	r7,r2,136ac <memcmp+0x74>
   13674:	21000044 	addi	r4,r4,1
   13678:	29400044 	addi	r5,r5,1
   1367c:	19bff91e 	bne	r3,r6,13664 <__alt_data_end+0xffff3664>
   13680:	0005883a 	mov	r2,zero
   13684:	f800283a 	ret
   13688:	20c00017 	ldw	r3,0(r4)
   1368c:	28800017 	ldw	r2,0(r5)
   13690:	1880041e 	bne	r3,r2,136a4 <memcmp+0x6c>
   13694:	31bfff04 	addi	r6,r6,-4
   13698:	21000104 	addi	r4,r4,4
   1369c:	29400104 	addi	r5,r5,4
   136a0:	39bff936 	bltu	r7,r6,13688 <__alt_data_end+0xffff3688>
   136a4:	303fe91e 	bne	r6,zero,1364c <__alt_data_end+0xffff364c>
   136a8:	003ff506 	br	13680 <__alt_data_end+0xffff3680>
   136ac:	3885c83a 	sub	r2,r7,r2
   136b0:	f800283a 	ret

000136b4 <strlen>:
   136b4:	208000cc 	andi	r2,r4,3
   136b8:	10001d26 	beq	r2,zero,13730 <strlen+0x7c>
   136bc:	20800007 	ldb	r2,0(r4)
   136c0:	10001d26 	beq	r2,zero,13738 <strlen+0x84>
   136c4:	2005883a 	mov	r2,r4
   136c8:	00000206 	br	136d4 <strlen+0x20>
   136cc:	10c00007 	ldb	r3,0(r2)
   136d0:	18001526 	beq	r3,zero,13728 <strlen+0x74>
   136d4:	10800044 	addi	r2,r2,1
   136d8:	10c000cc 	andi	r3,r2,3
   136dc:	183ffb1e 	bne	r3,zero,136cc <__alt_data_end+0xffff36cc>
   136e0:	10c00017 	ldw	r3,0(r2)
   136e4:	01ffbff4 	movhi	r7,65279
   136e8:	39ffbfc4 	addi	r7,r7,-257
   136ec:	01a02074 	movhi	r6,32897
   136f0:	31a02004 	addi	r6,r6,-32640
   136f4:	00000206 	br	13700 <strlen+0x4c>
   136f8:	10800104 	addi	r2,r2,4
   136fc:	10c00017 	ldw	r3,0(r2)
   13700:	19cb883a 	add	r5,r3,r7
   13704:	00c6303a 	nor	r3,zero,r3
   13708:	28c6703a 	and	r3,r5,r3
   1370c:	1986703a 	and	r3,r3,r6
   13710:	183ff926 	beq	r3,zero,136f8 <__alt_data_end+0xffff36f8>
   13714:	10c00007 	ldb	r3,0(r2)
   13718:	18000326 	beq	r3,zero,13728 <strlen+0x74>
   1371c:	10800044 	addi	r2,r2,1
   13720:	10c00007 	ldb	r3,0(r2)
   13724:	183ffd1e 	bne	r3,zero,1371c <__alt_data_end+0xffff371c>
   13728:	1105c83a 	sub	r2,r2,r4
   1372c:	f800283a 	ret
   13730:	2005883a 	mov	r2,r4
   13734:	003fea06 	br	136e0 <__alt_data_end+0xffff36e0>
   13738:	0005883a 	mov	r2,zero
   1373c:	f800283a 	ret

00013740 <__register_exitproc>:
   13740:	defffa04 	addi	sp,sp,-24
   13744:	00800074 	movhi	r2,1
   13748:	1090ad04 	addi	r2,r2,17076
   1374c:	dc000315 	stw	r16,12(sp)
   13750:	14000017 	ldw	r16,0(r2)
   13754:	dc400415 	stw	r17,16(sp)
   13758:	dfc00515 	stw	ra,20(sp)
   1375c:	80805217 	ldw	r2,328(r16)
   13760:	2023883a 	mov	r17,r4
   13764:	10003a26 	beq	r2,zero,13850 <__register_exitproc+0x110>
   13768:	10c00117 	ldw	r3,4(r2)
   1376c:	020007c4 	movi	r8,31
   13770:	40c0190e 	bge	r8,r3,137d8 <__register_exitproc+0x98>
   13774:	00800034 	movhi	r2,0
   13778:	10800004 	addi	r2,r2,0
   1377c:	1000061e 	bne	r2,zero,13798 <__register_exitproc+0x58>
   13780:	00bfffc4 	movi	r2,-1
   13784:	dfc00517 	ldw	ra,20(sp)
   13788:	dc400417 	ldw	r17,16(sp)
   1378c:	dc000317 	ldw	r16,12(sp)
   13790:	dec00604 	addi	sp,sp,24
   13794:	f800283a 	ret
   13798:	01006404 	movi	r4,400
   1379c:	d9400015 	stw	r5,0(sp)
   137a0:	d9800115 	stw	r6,4(sp)
   137a4:	d9c00215 	stw	r7,8(sp)
   137a8:	00000000 	call	0 <__reset-0x10000>
   137ac:	d9400017 	ldw	r5,0(sp)
   137b0:	d9800117 	ldw	r6,4(sp)
   137b4:	d9c00217 	ldw	r7,8(sp)
   137b8:	103ff126 	beq	r2,zero,13780 <__alt_data_end+0xffff3780>
   137bc:	81005217 	ldw	r4,328(r16)
   137c0:	10000115 	stw	zero,4(r2)
   137c4:	0007883a 	mov	r3,zero
   137c8:	11000015 	stw	r4,0(r2)
   137cc:	80805215 	stw	r2,328(r16)
   137d0:	10006215 	stw	zero,392(r2)
   137d4:	10006315 	stw	zero,396(r2)
   137d8:	88000d1e 	bne	r17,zero,13810 <__register_exitproc+0xd0>
   137dc:	19000084 	addi	r4,r3,2
   137e0:	2109883a 	add	r4,r4,r4
   137e4:	18c00044 	addi	r3,r3,1
   137e8:	2109883a 	add	r4,r4,r4
   137ec:	10c00115 	stw	r3,4(r2)
   137f0:	1105883a 	add	r2,r2,r4
   137f4:	11400015 	stw	r5,0(r2)
   137f8:	0005883a 	mov	r2,zero
   137fc:	dfc00517 	ldw	ra,20(sp)
   13800:	dc400417 	ldw	r17,16(sp)
   13804:	dc000317 	ldw	r16,12(sp)
   13808:	dec00604 	addi	sp,sp,24
   1380c:	f800283a 	ret
   13810:	18c9883a 	add	r4,r3,r3
   13814:	2109883a 	add	r4,r4,r4
   13818:	1109883a 	add	r4,r2,r4
   1381c:	21802215 	stw	r6,136(r4)
   13820:	01800044 	movi	r6,1
   13824:	12006217 	ldw	r8,392(r2)
   13828:	30cc983a 	sll	r6,r6,r3
   1382c:	4190b03a 	or	r8,r8,r6
   13830:	12006215 	stw	r8,392(r2)
   13834:	21c04215 	stw	r7,264(r4)
   13838:	01000084 	movi	r4,2
   1383c:	893fe71e 	bne	r17,r4,137dc <__alt_data_end+0xffff37dc>
   13840:	11006317 	ldw	r4,396(r2)
   13844:	218cb03a 	or	r6,r4,r6
   13848:	11806315 	stw	r6,396(r2)
   1384c:	003fe306 	br	137dc <__alt_data_end+0xffff37dc>
   13850:	80805304 	addi	r2,r16,332
   13854:	80805215 	stw	r2,328(r16)
   13858:	003fc306 	br	13768 <__alt_data_end+0xffff3768>

0001385c <__call_exitprocs>:
   1385c:	00800074 	movhi	r2,1
   13860:	1090ad04 	addi	r2,r2,17076
   13864:	10800017 	ldw	r2,0(r2)
   13868:	defff304 	addi	sp,sp,-52
   1386c:	df000b15 	stw	fp,44(sp)
   13870:	d8800015 	stw	r2,0(sp)
   13874:	10805204 	addi	r2,r2,328
   13878:	dd400815 	stw	r21,32(sp)
   1387c:	dfc00c15 	stw	ra,48(sp)
   13880:	ddc00a15 	stw	r23,40(sp)
   13884:	dd800915 	stw	r22,36(sp)
   13888:	dd000715 	stw	r20,28(sp)
   1388c:	dcc00615 	stw	r19,24(sp)
   13890:	dc800515 	stw	r18,20(sp)
   13894:	dc400415 	stw	r17,16(sp)
   13898:	dc000315 	stw	r16,12(sp)
   1389c:	d9000115 	stw	r4,4(sp)
   138a0:	2839883a 	mov	fp,r5
   138a4:	d8800215 	stw	r2,8(sp)
   138a8:	057fffc4 	movi	r21,-1
   138ac:	d8800017 	ldw	r2,0(sp)
   138b0:	14805217 	ldw	r18,328(r2)
   138b4:	90001826 	beq	r18,zero,13918 <__call_exitprocs+0xbc>
   138b8:	ddc00217 	ldw	r23,8(sp)
   138bc:	90c00117 	ldw	r3,4(r18)
   138c0:	1c3fffc4 	addi	r16,r3,-1
   138c4:	80001116 	blt	r16,zero,1390c <__call_exitprocs+0xb0>
   138c8:	18c00044 	addi	r3,r3,1
   138cc:	8427883a 	add	r19,r16,r16
   138d0:	18c7883a 	add	r3,r3,r3
   138d4:	95802204 	addi	r22,r18,136
   138d8:	9ce7883a 	add	r19,r19,r19
   138dc:	18c7883a 	add	r3,r3,r3
   138e0:	b4e7883a 	add	r19,r22,r19
   138e4:	90e3883a 	add	r17,r18,r3
   138e8:	e0001726 	beq	fp,zero,13948 <__call_exitprocs+0xec>
   138ec:	8c87c83a 	sub	r3,r17,r18
   138f0:	b0c7883a 	add	r3,r22,r3
   138f4:	18c01e17 	ldw	r3,120(r3)
   138f8:	1f001326 	beq	r3,fp,13948 <__call_exitprocs+0xec>
   138fc:	843fffc4 	addi	r16,r16,-1
   13900:	9cffff04 	addi	r19,r19,-4
   13904:	8c7fff04 	addi	r17,r17,-4
   13908:	857ff71e 	bne	r16,r21,138e8 <__alt_data_end+0xffff38e8>
   1390c:	00800034 	movhi	r2,0
   13910:	10800004 	addi	r2,r2,0
   13914:	10002a1e 	bne	r2,zero,139c0 <__call_exitprocs+0x164>
   13918:	dfc00c17 	ldw	ra,48(sp)
   1391c:	df000b17 	ldw	fp,44(sp)
   13920:	ddc00a17 	ldw	r23,40(sp)
   13924:	dd800917 	ldw	r22,36(sp)
   13928:	dd400817 	ldw	r21,32(sp)
   1392c:	dd000717 	ldw	r20,28(sp)
   13930:	dcc00617 	ldw	r19,24(sp)
   13934:	dc800517 	ldw	r18,20(sp)
   13938:	dc400417 	ldw	r17,16(sp)
   1393c:	dc000317 	ldw	r16,12(sp)
   13940:	dec00d04 	addi	sp,sp,52
   13944:	f800283a 	ret
   13948:	91000117 	ldw	r4,4(r18)
   1394c:	88c00017 	ldw	r3,0(r17)
   13950:	213fffc4 	addi	r4,r4,-1
   13954:	24001526 	beq	r4,r16,139ac <__call_exitprocs+0x150>
   13958:	88000015 	stw	zero,0(r17)
   1395c:	183fe726 	beq	r3,zero,138fc <__alt_data_end+0xffff38fc>
   13960:	00800044 	movi	r2,1
   13964:	1408983a 	sll	r4,r2,r16
   13968:	91406217 	ldw	r5,392(r18)
   1396c:	95000117 	ldw	r20,4(r18)
   13970:	214a703a 	and	r5,r4,r5
   13974:	28000b26 	beq	r5,zero,139a4 <__call_exitprocs+0x148>
   13978:	91406317 	ldw	r5,396(r18)
   1397c:	2148703a 	and	r4,r4,r5
   13980:	20000c1e 	bne	r4,zero,139b4 <__call_exitprocs+0x158>
   13984:	99400017 	ldw	r5,0(r19)
   13988:	d9000117 	ldw	r4,4(sp)
   1398c:	183ee83a 	callr	r3
   13990:	90c00117 	ldw	r3,4(r18)
   13994:	1d3fc51e 	bne	r3,r20,138ac <__alt_data_end+0xffff38ac>
   13998:	b8c00017 	ldw	r3,0(r23)
   1399c:	1cbfd726 	beq	r3,r18,138fc <__alt_data_end+0xffff38fc>
   139a0:	003fc206 	br	138ac <__alt_data_end+0xffff38ac>
   139a4:	183ee83a 	callr	r3
   139a8:	003ff906 	br	13990 <__alt_data_end+0xffff3990>
   139ac:	94000115 	stw	r16,4(r18)
   139b0:	003fea06 	br	1395c <__alt_data_end+0xffff395c>
   139b4:	99000017 	ldw	r4,0(r19)
   139b8:	183ee83a 	callr	r3
   139bc:	003ff406 	br	13990 <__alt_data_end+0xffff3990>
   139c0:	90c00117 	ldw	r3,4(r18)
   139c4:	1800081e 	bne	r3,zero,139e8 <__call_exitprocs+0x18c>
   139c8:	90c00017 	ldw	r3,0(r18)
   139cc:	18000a26 	beq	r3,zero,139f8 <__call_exitprocs+0x19c>
   139d0:	9009883a 	mov	r4,r18
   139d4:	b8c00015 	stw	r3,0(r23)
   139d8:	00000000 	call	0 <__reset-0x10000>
   139dc:	bc800017 	ldw	r18,0(r23)
   139e0:	903fb61e 	bne	r18,zero,138bc <__alt_data_end+0xffff38bc>
   139e4:	003fcc06 	br	13918 <__alt_data_end+0xffff3918>
   139e8:	90c00017 	ldw	r3,0(r18)
   139ec:	902f883a 	mov	r23,r18
   139f0:	1825883a 	mov	r18,r3
   139f4:	003ffa06 	br	139e0 <__alt_data_end+0xffff39e0>
   139f8:	0007883a 	mov	r3,zero
   139fc:	003ffb06 	br	139ec <__alt_data_end+0xffff39ec>

00013a00 <udivmodsi4>:
   13a00:	2900182e 	bgeu	r5,r4,13a64 <udivmodsi4+0x64>
   13a04:	28001716 	blt	r5,zero,13a64 <udivmodsi4+0x64>
   13a08:	00800804 	movi	r2,32
   13a0c:	00c00044 	movi	r3,1
   13a10:	00000206 	br	13a1c <udivmodsi4+0x1c>
   13a14:	10001126 	beq	r2,zero,13a5c <udivmodsi4+0x5c>
   13a18:	28000516 	blt	r5,zero,13a30 <udivmodsi4+0x30>
   13a1c:	294b883a 	add	r5,r5,r5
   13a20:	10bfffc4 	addi	r2,r2,-1
   13a24:	18c7883a 	add	r3,r3,r3
   13a28:	293ffa36 	bltu	r5,r4,13a14 <__alt_data_end+0xffff3a14>
   13a2c:	18000b26 	beq	r3,zero,13a5c <udivmodsi4+0x5c>
   13a30:	0005883a 	mov	r2,zero
   13a34:	21400236 	bltu	r4,r5,13a40 <udivmodsi4+0x40>
   13a38:	2149c83a 	sub	r4,r4,r5
   13a3c:	10c4b03a 	or	r2,r2,r3
   13a40:	1806d07a 	srli	r3,r3,1
   13a44:	280ad07a 	srli	r5,r5,1
   13a48:	183ffa1e 	bne	r3,zero,13a34 <__alt_data_end+0xffff3a34>
   13a4c:	3000011e 	bne	r6,zero,13a54 <udivmodsi4+0x54>
   13a50:	f800283a 	ret
   13a54:	2005883a 	mov	r2,r4
   13a58:	f800283a 	ret
   13a5c:	0005883a 	mov	r2,zero
   13a60:	003ffa06 	br	13a4c <__alt_data_end+0xffff3a4c>
   13a64:	00c00044 	movi	r3,1
   13a68:	0005883a 	mov	r2,zero
   13a6c:	003ff106 	br	13a34 <__alt_data_end+0xffff3a34>

00013a70 <__divsi3>:
   13a70:	deffff04 	addi	sp,sp,-4
   13a74:	dfc00015 	stw	ra,0(sp)
   13a78:	20000916 	blt	r4,zero,13aa0 <__divsi3+0x30>
   13a7c:	000f883a 	mov	r7,zero
   13a80:	28000a16 	blt	r5,zero,13aac <__divsi3+0x3c>
   13a84:	000d883a 	mov	r6,zero
   13a88:	0013a000 	call	13a00 <udivmodsi4>
   13a8c:	38000126 	beq	r7,zero,13a94 <__divsi3+0x24>
   13a90:	0085c83a 	sub	r2,zero,r2
   13a94:	dfc00017 	ldw	ra,0(sp)
   13a98:	dec00104 	addi	sp,sp,4
   13a9c:	f800283a 	ret
   13aa0:	0109c83a 	sub	r4,zero,r4
   13aa4:	01c00044 	movi	r7,1
   13aa8:	283ff60e 	bge	r5,zero,13a84 <__alt_data_end+0xffff3a84>
   13aac:	014bc83a 	sub	r5,zero,r5
   13ab0:	39c0005c 	xori	r7,r7,1
   13ab4:	003ff306 	br	13a84 <__alt_data_end+0xffff3a84>

00013ab8 <__modsi3>:
   13ab8:	20000316 	blt	r4,zero,13ac8 <__modsi3+0x10>
   13abc:	28000c16 	blt	r5,zero,13af0 <__modsi3+0x38>
   13ac0:	01800044 	movi	r6,1
   13ac4:	0013a001 	jmpi	13a00 <udivmodsi4>
   13ac8:	deffff04 	addi	sp,sp,-4
   13acc:	dfc00015 	stw	ra,0(sp)
   13ad0:	0109c83a 	sub	r4,zero,r4
   13ad4:	28000916 	blt	r5,zero,13afc <__modsi3+0x44>
   13ad8:	01800044 	movi	r6,1
   13adc:	0013a000 	call	13a00 <udivmodsi4>
   13ae0:	0085c83a 	sub	r2,zero,r2
   13ae4:	dfc00017 	ldw	ra,0(sp)
   13ae8:	dec00104 	addi	sp,sp,4
   13aec:	f800283a 	ret
   13af0:	014bc83a 	sub	r5,zero,r5
   13af4:	01800044 	movi	r6,1
   13af8:	0013a001 	jmpi	13a00 <udivmodsi4>
   13afc:	014bc83a 	sub	r5,zero,r5
   13b00:	003ff506 	br	13ad8 <__alt_data_end+0xffff3ad8>

00013b04 <__udivsi3>:
   13b04:	000d883a 	mov	r6,zero
   13b08:	0013a001 	jmpi	13a00 <udivmodsi4>

00013b0c <__umodsi3>:
   13b0c:	01800044 	movi	r6,1
   13b10:	0013a001 	jmpi	13a00 <udivmodsi4>

00013b14 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   13b14:	defffd04 	addi	sp,sp,-12
   13b18:	df000215 	stw	fp,8(sp)
   13b1c:	df000204 	addi	fp,sp,8
   13b20:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   13b24:	0001883a 	nop
   13b28:	e0bfff17 	ldw	r2,-4(fp)
   13b2c:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   13b30:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   13b34:	10000226 	beq	r2,zero,13b40 <_exit+0x2c>
    ALT_SIM_FAIL();
   13b38:	002af070 	cmpltui	zero,zero,43969
   13b3c:	00000106 	br	13b44 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   13b40:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   13b44:	003fff06 	br	13b44 <__alt_data_end+0xffff3b44>
