; ModuleID = 'x86_64.dab99c68691af0d2-cgu.0'
source_filename = "x86_64.dab99c68691af0d2-cgu.0"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-obuasi-unknown-none"

%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::fmt::builders::DebugList<'_, '_>" = type { %"core::fmt::builders::DebugInner<'_, '_>" }
%"core::fmt::builders::DebugInner<'_, '_>" = type { ptr, i8, i8, [6 x i8] }
%"core::fmt::Arguments<'_>" = type { { ptr, i64 }, { ptr, i64 }, { ptr, i64 } }
%"core::fmt::rt::UnsafeArg" = type { {} }
%"core::ptr::metadata::PtrComponents<structures::paging::page_table::PageTableEntry>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<structures::paging::page_table::PageTableEntry>" = type { [1 x i64] }
%"core::ptr::metadata::PtrComponents<u64>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<u64>" = type { [1 x i64] }
%"core::ptr::metadata::PtrComponents<addr::VirtAddr>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<addr::VirtAddr>" = type { [1 x i64] }
%"core::ptr::metadata::PtrComponents<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>" = type { [1 x i64] }
%"core::ops::range::RangeFull" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39]" = type {}
%"structures::paging::frame::PhysFrame" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size4KiB>" }
%"core::marker::PhantomData<structures::paging::page::Size4KiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err" = type { [1 x i8], i8 }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39]" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"structures::paging::page::AddressNotAligned" = type {}
%"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size1GiB>" }
%"core::marker::PhantomData<structures::paging::page::Size1GiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39]" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size2MiB>" }
%"core::marker::PhantomData<structures::paging::page::Size2MiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39]" = type {}
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39]" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51]" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39]" = type {}
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::option::Option<core::convert::Infallible>::None" = type {}
%"core::fmt::rt::Placeholder" = type { { i64, i64 }, { i64, i64 }, i64, i32, i32, i8, [7 x i8] }
%"core::fmt::builders::DebugTuple<'_, '_>" = type { i64, ptr, i8, i8, [6 x i8] }
%"core::result::Result<instructions::tlb::Pcid, &str>" = type { ptr, [1 x i64] }
%"core::result::Result<instructions::tlb::Pcid, &str>::Ok" = type { [4 x i16], i16 }
%"core::fmt::builders::DebugStruct<'_, '_>" = type { ptr, i8, i8, [6 x i8] }
%"structures::DescriptorTablePointer" = type <{ i16, i64 }>
%"structures::gdt::GlobalDescriptorTable" = type { [8 x i64], i64 }
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>" = type {}
%"structures::idt::InterruptStackFrameValue" = type { i64, i64, i64, i64, i64 }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"structures::paging::page::Page<structures::paging::page::Size1GiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size1GiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" = type { %"structures::paging::page::Page<structures::paging::page::Size1GiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>" = type { i8, [15 x i8] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }
%"structures::paging::page::Page<structures::paging::page::Size2MiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size2MiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" = type { %"structures::paging::page::Page<structures::paging::page::Size2MiB>" }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }
%"structures::paging::page::Page" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size4KiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" = type { %"structures::paging::page::Page" }
%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }
%"structures::paging::mapper::TranslateResult" = type { i64, [3 x i64] }
%"structures::paging::mapper::MappedFrame" = type { i64, [1 x i64] }
%"structures::paging::mapper::MappedFrame::Size1GiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"structures::paging::mapper::TranslateResult::Mapped" = type { %"structures::paging::mapper::MappedFrame", i64, i64 }
%"structures::paging::mapper::MappedFrame::Size2MiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"structures::paging::mapper::MappedFrame::Size4KiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"structures::paging::mapper::TranslateResult::InvalidFrameAddress" = type { [1 x i64], i64 }
%"structures::paging::page_table::PageTable" = type { [512 x i64] }
%"instructions::tlb::InvPicdCommand::Address" = type { [1 x i16], i16, [2 x i16], i64 }
%"instructions::tlb::InvPicdCommand::Single" = type { [1 x i16], i16 }
%"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err" = type { %"core::fmt::Error" }
%"core::fmt::Error" = type {}
%"structures::gdt::Descriptor::UserSegment" = type { [1 x i64], i64 }
%"structures::gdt::Descriptor::SystemSegment" = type { [1 x i64], i64, i64 }
%"structures::idt::InterruptDescriptorTable" = type { %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", [8 x %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>"], %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", [224 x %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>"] }
%"structures::tss::TaskStateSegment" = type <{ i32, [3 x i64], i64, [7 x i64], i64, i16, i16 }>

@alloc_43d3c3e34f8fc6589b4da1b1abdd7b57 = private unnamed_addr constant <{ [48 x i8] }> <{ [48 x i8] c"assertion failed: range.start < Self::BIT_LENGTH" }>, align 1
@alloc_d3619c0864e1cd3a4478ebd6749a56b0 = private unnamed_addr constant <{ [47 x i8] }> <{ [47 x i8] c"assertion failed: range.end <= Self::BIT_LENGTH" }>, align 1
@alloc_fa3040d11952b12d3c67c30be76bc6a8 = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"assertion failed: range.start < range.end" }>, align 1
@str.0 = internal constant [33 x i8] c"attempt to subtract with overflow"
@str.1 = internal constant [35 x i8] c"attempt to shift left with overflow"
@str.2 = internal constant [36 x i8] c"attempt to shift right with overflow"
@alloc_6923360c3161738641b3989c6181ce08 = private unnamed_addr constant <{ [40 x i8] }> <{ [40 x i8] c"assertion failed: bit < Self::BIT_LENGTH" }>, align 1
@alloc_8500726b2f23ea792acf9a1d33d50d56 = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"value does not fit into bit range" }>, align 1
@vtable.3 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr156drop_in_place$LT$$RF$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17ha020541692658cd9E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h75711132660b0c0bE" }>, align 8, !dbg !0
@vtable.4 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..VirtAddr$GT$17hbeeddfb7383c1240E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h43b4e916d6c15fc5E" }>, align 8, !dbg !56
@vtable.5 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableEntry$GT$17hc80df13f0e43f908E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h501dd85251b91bf0E" }>, align 8, !dbg !65
@vtable.6 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr28drop_in_place$LT$$RF$u64$GT$17he0ee7e055afc7eceE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2ade5ec816f5c9c9E" }>, align 8, !dbg !79
@alloc_c2ea93c90919bb7b1e482f917e413fa1 = private unnamed_addr constant <{ [107 x i8] }> <{ [107 x i8] c"/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/mod.rs" }>, align 1
@alloc_6efc4ec71950c88bb18b2dcebbe56926 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_c2ea93c90919bb7b1e482f917e413fa1, [16 x i8] c"k\00\00\00\00\00\00\004\01\00\008\00\00\00" }>, align 8
@str.7 = internal constant [28 x i8] c"attempt to add with overflow"
@alloc_91c7fa63c3cfeaa3c795652d5cf060e4 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"invalid args" }>, align 1
@alloc_560206a49c61adca6f3f0639a12632eb = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_91c7fa63c3cfeaa3c795652d5cf060e4, [8 x i8] c"\0C\00\00\00\00\00\00\00" }>, align 8
@alloc_d3149a254d0e3dec02e2738403904da6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_c2ea93c90919bb7b1e482f917e413fa1, [16 x i8] c"k\00\00\00\00\00\00\005\01\00\00\0D\00\00\00" }>, align 8
@alloc_5eca5fde541bf3444e5a23d5419b88a4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_c2ea93c90919bb7b1e482f917e413fa1, [16 x i8] c"k\00\00\00\00\00\00\00+\01\00\00\0D\00\00\00" }>, align 8
@alloc_513570631223a12912d85da2bec3b15a = private unnamed_addr constant <{}> zeroinitializer, align 8
@alloc_20b3d155afd5c58c42e598b7e6d186ef = private unnamed_addr constant <{ [93 x i8] }> <{ [93 x i8] c"unsafe precondition(s) violated: NonNull::new_unchecked requires that the pointer is non-null" }>, align 1
@alloc_e99e678f89ee62d4580b38bed88d0a81 = private unnamed_addr constant <{ [109 x i8] }> <{ [109 x i8] c"/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/array/mod.rs" }>, align 1
@alloc_047dad5207a05cb605c9b407af96aeef = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e99e678f89ee62d4580b38bed88d0a81, [16 x i8] c"m\00\00\00\00\00\00\007\01\00\00\1B\00\00\00" }>, align 8
@alloc_5f55955de67e57c79064b537689facea = private unnamed_addr constant <{ [43 x i8] }> <{ [43 x i8] c"called `Option::unwrap()` on a `None` value" }>, align 1
@vtable.8 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17h98df55804ba5804fE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17hca1b03b0f8cd279eE" }>, align 8, !dbg !88
@alloc_760c32ae471123cf5821639a4137e90b = private unnamed_addr constant <{ [91 x i8] }> <{ [91 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/bit_field-0.10.2/src/lib.rs" }>, align 1
@alloc_452e2cd57462288f59b0f290dcac7a6f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_760c32ae471123cf5821639a4137e90b, [16 x i8] c"[\00\00\00\00\00\00\00k\01\00\00$\00\00\00" }>, align 8
@alloc_d9e3d38381cd5d21218a809b53de410a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_760c32ae471123cf5821639a4137e90b, [16 x i8] c"[\00\00\00\00\00\00\00q\01\00\00$\00\00\00" }>, align 8
@alloc_dc945488582c36a112c04f49aea120e4 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"VirtAddrNotValid" }>, align 1
@alloc_ffa3cdb3ae88e54a1cc225f31dd07672 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_513570631223a12912d85da2bec3b15a, [8 x i8] zeroinitializer }>, align 8
@vtable.9 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17h4b9284cd39dfcc1aE", [16 x i8] c"0\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN57_$LT$core..fmt..Arguments$u20$as$u20$core..fmt..Debug$GT$3fmt17hbb801d1889646ca4E" }>, align 8, !dbg !99
@alloc_3b30f3c2fe1935017d2714aa9952ea95 = private unnamed_addr constant <{ [74 x i8] }> <{ [74 x i8] c"address passed to VirtAddr::new must not contain any data in bits 48 to 64" }>, align 1
@alloc_25db54aacf10f85b32a6b265696ce69a = private unnamed_addr constant <{ [90 x i8] }> <{ [90 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/addr.rs" }>, align 1
@alloc_6918487e00f1778b5f784ee4db0636b1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00H\00\00\00\1D\00\00\00" }>, align 8
@alloc_0dd747a39fa1b13fd2bc6b27f39fe3d6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00V\00\00\00\14\00\00\00" }>, align 8
@alloc_267cc841a759909b7b242b44dbf10212 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"VirtAddr" }>, align 1
@alloc_3d3eb5c560ed88996f412367f383dbd0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\16\01\00\00\17\00\00\00" }>, align 8
@alloc_216d2b7fe3dc4444e2fb2e20d13158f2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00`\01\00\00\12\00\00\00" }>, align 8
@alloc_7cb9e8ef5f6b36caf7b541b52c1b4d0b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00`\01\00\00*\00\00\00" }>, align 8
@alloc_bbd2b91df7b01a348143948f46e658c3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00a\01\00\00>\00\00\00" }>, align 8
@alloc_4d92b421a6e7ae9f91879b9241e20245 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00o\01\00\00\14\00\00\00" }>, align 8
@alloc_910c016f3eb9032fea2ad7959bd871d5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00r\01\00\00\16\00\00\00" }>, align 8
@alloc_7649aa2fd9bfdf80f2f4176d4b654c95 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\86\01\00\00\14\00\00\00" }>, align 8
@alloc_f8d0c70be38e5a86b8347c843f72fc43 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\89\01\00\00\16\00\00\00" }>, align 8
@alloc_51f6f672d92676f883a0556ba9651a0b = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"PhysAddrNotValid" }>, align 1
@alloc_4c32dd8753956934854651344030b372 = private unnamed_addr constant <{ [67 x i8] }> <{ [67 x i8] c"physical addresses must not have any bits in the range 52 to 64 set" }>, align 1
@alloc_6b3cbf07f263ead70067ad39fb864d53 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\B0\01\00\00\17\00\00\00" }>, align 8
@alloc_0b79a4417984a643d0aaf7a6d6a8e288 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"PhysAddr" }>, align 1
@alloc_1dd227ab452b26fb141a985f487cd916 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"`align` must be a power of two" }>, align 1
@alloc_08b13c9e01ea58d326fde16f43de4d77 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\82\02\00\00\05\00\00\00" }>, align 8
@alloc_dcf4a231b15b9b7c33e0581769121491 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_25db54aacf10f85b32a6b265696ce69a, [16 x i8] c"Z\00\00\00\00\00\00\00\83\02\00\00\0D\00\00\00" }>, align 8
@alloc_7254953a5374c7a7a7fc525c828c4afa = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"PCID should be < 4096." }>, align 1
@alloc_6cdbc67d2a58211cc5e3f5bce2ee098c = private unnamed_addr constant <{ [101 x i8] }> <{ [101 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/debug.rs" }>, align 1
@alloc_13d948e797d3694374429c3a938ca8f7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\09\01\00\00\19\00\00\00" }>, align 8
@str.a = internal constant [33 x i8] c"attempt to multiply with overflow"
@alloc_0fe610ff7590c82191b1e5648c46cdd1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\09\01\00\00\13\00\00\00" }>, align 8
@alloc_d034d979382ae7927c9a0cc74333cbc5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\0A\01\00\00\0E\00\00\00" }>, align 8
@alloc_ff0bc940585e76f908cabf47d2ac8531 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\007\01\00\00\19\00\00\00" }>, align 8
@alloc_be7a26ba1dc8a11180f0964335b9b8a3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\007\01\00\00\13\00\00\00" }>, align 8
@alloc_a8f5db7067e5f5644320e9995e2e2466 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\008\01\00\00\0E\00\00\00" }>, align 8
@alloc_c451b9e534c9b2ec28cd96ad5d2ca857 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\98\01\00\00#\00\00\00" }>, align 8
@alloc_f6e17cc11903d760053855980425f176 = private unnamed_addr constant <{ [32 x i8] }> <{ [32 x i8] c"condition should be always valid" }>, align 1
@alloc_b62770e8f7745eb66ffb9e68a475712f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\99\01\00\003\00\00\00" }>, align 8
@alloc_98124367f7c4c797dc16fb1b43151d99 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\9F\01\00\00\0E\00\00\00" }>, align 8
@alloc_d603eb8956fedb7c08f3928fc09c23bd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\A4\01\00\00\1E\00\00\00" }>, align 8
@alloc_53e61b04acf9ee54cc3439795aa00b55 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\A5\01\00\00)\00\00\00" }>, align 8
@alloc_1e0cd32f91d454c565f5520cc8f258e0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\AB\01\00\00\0E\00\00\00" }>, align 8
@alloc_e523cde381684d9f52dd98fd9b24c407 = private unnamed_addr constant <{ [108 x i8] }> <{ [108 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/segmentation.rs" }>, align 1
@alloc_8411d1a1d95567483d1ca6e44fac85d8 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_e523cde381684d9f52dd98fd9b24c407, [16 x i8] c"l\00\00\00\00\00\00\00_\00\00\00)\00\00\00" }>, align 8
@alloc_68b53946c4c55386499e149134f17041 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"SegmentSelector" }>, align 1
@alloc_ce52de59c922b8759e2388a62b9c641f = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"index" }>, align 1
@vtable.b = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr24drop_in_place$LT$u16$GT$17h8eb9792ac83877bbE", [16 x i8] c"\02\00\00\00\00\00\00\00\02\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17hf1b77ab37755590fE" }>, align 8, !dbg !239
@alloc_e86631b0558238251612cc9fea7a4632 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"rpl" }>, align 1
@vtable.c = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17h825a0442f99299fdE", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17hc47d62c2b573f05eE" }>, align 8, !dbg !247
@alloc_3b64751e5ad482a062ea0dcea91079df = private unnamed_addr constant <{ [100 x i8] }> <{ [100 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/gdt.rs" }>, align 1
@alloc_dd554e7f79648186da0f0bea6c2d968c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3b64751e5ad482a062ea0dcea91079df, [16 x i8] c"d\00\00\00\00\00\00\00\B5\00\00\00\15\00\00\00" }>, align 8
@alloc_19026ea6d406f3723e38a7b6d4ee430b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3b64751e5ad482a062ea0dcea91079df, [16 x i8] c"d\00\00\00\00\00\00\00\B5\00\00\00\14\00\00\00" }>, align 8
@alloc_96fe64cab8dd4680071ecfdb397425fd = private unnamed_addr constant <{ [100 x i8] }> <{ [100 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/idt.rs" }>, align 1
@alloc_e47e48d51c5b2e21b8ffef7f2cf178ef = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\E6\01\00\00\14\00\00\00" }>, align 8
@alloc_f68c91b1fe55d32f1f776cd5a9203358 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Entry" }>, align 1
@alloc_844546bcd63c4682852ccf14fd8e8cdf = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"handler_addr" }>, align 1
@alloc_bad851b0c8a6beeb1e6da7856cc05ed8 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"gdt_selector" }>, align 1
@alloc_da763c3f38b1c7702de074f090d41442 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"options" }>, align 1
@vtable.d = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr58drop_in_place$LT$x86_64..structures..idt..EntryOptions$GT$17h4c4306f1a4989a4eE", [16 x i8] c"\02\00\00\00\00\00\00\00\02\00\00\00\00\00\00\00", ptr @"_ZN74_$LT$x86_64..structures..idt..EntryOptions$u20$as$u20$core..fmt..Debug$GT$3fmt17h319507d9d67b955bE" }>, align 8, !dbg !261
@alloc_e4f31a51fd47bc2f17c44c45ea3d42a8 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"EntryOptions" }>, align 1
@alloc_e71a923bae6df041e4ac800a90cb99ae = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"InterruptStackFrame" }>, align 1
@alloc_0108bad256caff3a6d09567ec08a0c56 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"instruction_pointer" }>, align 1
@vtable.e = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17h4bca2b3900863530E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60c8cdda7c8214b5E" }>, align 8, !dbg !269
@alloc_02bbc211fe818b05a25d8f6c720e2768 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"code_segment" }>, align 1
@vtable.f = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr24drop_in_place$LT$u64$GT$17hbbf6ab2025dd175cE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17h484df00c7c740075E" }>, align 8, !dbg !277
@alloc_2f98d55e1b5aebe56034024a66fad658 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"cpu_flags" }>, align 1
@vtable.g = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17ha623ea8d959e0959E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17h50a22fad45532d6dE" }>, align 8, !dbg !285
@alloc_9cbc566b638aecc8681b4c3c80402332 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"stack_pointer" }>, align 1
@alloc_de03fddf23205a05ee3f3983d6bd1aa4 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"stack_segment" }>, align 1
@alloc_26c6703477ce5d906cb40d560a68730f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\EC\03\00\00\14\00\00\00" }>, align 8
@alloc_bc8a80b7b62cd2639d68ed1c748acd1c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\F1\03\00\00\1A\00\00\00" }>, align 8
@alloc_a500d906b91607583596fa15e63c2ada = private unnamed_addr constant <{ [40 x i8] }> <{ [40 x i8] c"internal error: entered unreachable code" }>, align 1
@alloc_e372999cc8dcf8407e31d1400e62547b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\F6\03\00\00\12\00\00\00" }>, align 8
@alloc_218156b9cdd7b761f0f0aa7373f8e345 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\FC\03\00\00\14\00\00\00" }>, align 8
@alloc_a6367da77e994b4ff0ea0619c8436d5c = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"Selector Error" }>, align 1
@alloc_2fe3f31e15728c16b767e62bf0bf59e0 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"external" }>, align 1
@vtable.h = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr25drop_in_place$LT$bool$GT$17h739e1c80b4ceaacfE", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c00b4762040bc4bE" }>, align 8, !dbg !298
@alloc_dbb756e1649e203c973403d51947dc78 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"descriptor table" }>, align 1
@vtable.i = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h88fc3b2eb2dd7337E", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h2dc662130ed5d70bE" }>, align 8, !dbg !307
@alloc_7f33e7b4ad207d5def664cd6707bb124 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"PhysFrame[" }>, align 1
@alloc_16c364e42b7ea14dd228eac7ba1681f0 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"](" }>, align 1
@alloc_9e3f62b0e6490cc45676dc85f910c2d0 = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c")" }>, align 1
@alloc_cacf685ea14e679c7dda5fbf204ebab4 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_7f33e7b4ad207d5def664cd6707bb124, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_16c364e42b7ea14dd228eac7ba1681f0, [8 x i8] c"\02\00\00\00\00\00\00\00", ptr @alloc_9e3f62b0e6490cc45676dc85f910c2d0, [8 x i8] c"\01\00\00\00\00\00\00\00" }>, align 8
@alloc_d21fd8dc9eeb19084d46dcfabc547875 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"2MiB" }>, align 1
@alloc_1914a9e91283e9898b71d35cec735d27 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_d21fd8dc9eeb19084d46dcfabc547875, [8 x i8] c"\04\00\00\00\00\00\00\00" }>, align 8
@alloc_e6dfe46153603f7008f6e4ed3827cfd5 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"1GiB" }>, align 1
@alloc_f1029fdadd6e02ba62cce1778e85ba8f = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_e6dfe46153603f7008f6e4ed3827cfd5, [8 x i8] c"\04\00\00\00\00\00\00\00" }>, align 8
@alloc_10aa8c5a67e037c4eaae3841f2901929 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"4KiB" }>, align 1
@alloc_91221bf8b03d178b33e1b4ad68c5ad2f = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_10aa8c5a67e037c4eaae3841f2901929, [8 x i8] c"\04\00\00\00\00\00\00\00" }>, align 8
@alloc_4577f7899c1c3432b3863ade3808e32a = private unnamed_addr constant <{ [131 x i8] }> <{ [131 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs" }>, align 1
@alloc_a95a0b457629b417ac8fd8f8d1908034 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\008\01\00\00\19\00\00\00" }>, align 8
@alloc_f9486180d201020833fe27c8c979c972 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00:\01\00\00\09\00\00\00" }>, align 8
@alloc_9a6189aa2753cf588fe3471d39d7ee62 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00@\01\00\00\1D\00\00\00" }>, align 8
@alloc_e687f8d1399596590849290cb1ca609e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00J\01\00\00\15\00\00\00" }>, align 8
@alloc_624920e76d8e77f63974df8962c5c2fd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00Y\01\00\00\0C\00\00\00" }>, align 8
@alloc_0fa731dfaef3d7160024590042e153b6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00_\01\00\00\0C\00\00\00" }>, align 8
@alloc_3cfb63368972b7688adac51ffad6ea71 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00b\01\00\00\09\00\00\00" }>, align 8
@alloc_0c6e74810f23b59e34001235df6da1d7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00m\01\00\00\1D\00\00\00" }>, align 8
@alloc_f96c32de213dd37d4af7c80bf5305335 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\8B\01\00\00\0C\00\00\00" }>, align 8
@alloc_a012a2d5568931ba7759dec8b79e6300 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\90\01\00\00\19\00\00\00" }>, align 8
@alloc_e49d7f54d596c71961c7d084000f6b96 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\B0\01\00\00\19\00\00\00" }>, align 8
@alloc_4661768543da789cc4a50e3b8e5eab6f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\B1\01\00\00\09\00\00\00" }>, align 8
@alloc_cceb61b1de929d354e2be5200b3c24e5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\B7\01\00\00\19\00\00\00" }>, align 8
@alloc_dc791151ff68a4fc763c6c07843994e6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\B8\01\00\00\09\00\00\00" }>, align 8
@alloc_25524b0dfb2b035253b2ca52ffb32881 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\BE\01\00\00\1D\00\00\00" }>, align 8
@alloc_cd732a78ef33ed91abc10c53bd468d57 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\C8\01\00\00\15\00\00\00" }>, align 8
@alloc_8e19c7ddee1c871107f69dec7426ca28 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\D7\01\00\00\0C\00\00\00" }>, align 8
@alloc_b657a4c4ff5efe93cec2fba755fee7c1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\DD\01\00\00\0C\00\00\00" }>, align 8
@alloc_4340c41f255aac2350e63ddfd307faf3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\E3\01\00\00\0C\00\00\00" }>, align 8
@alloc_9a4d86002eabb22cf4f7e6b375735891 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\E7\01\00\00\09\00\00\00" }>, align 8
@alloc_94216e6a87fa8579761092081f231f87 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\F2\01\00\00\1D\00\00\00" }>, align 8
@alloc_b2bf25620c79aaf77c930b672db4afde = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\04\02\00\00\0C\00\00\00" }>, align 8
@alloc_afe0fc63a63662a583b80b14f6ebf31a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\09\02\00\00\1D\00\00\00" }>, align 8
@alloc_05063ac544da63e4a10ea91a23a48449 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\1F\02\00\00\0C\00\00\00" }>, align 8
@alloc_1e78a03426b39f1d05f856c7cf10b4f6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00$\02\00\00\19\00\00\00" }>, align 8
@alloc_7ddd4296b0cca063206382ee2adee55b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00+\02\00\00\19\00\00\00" }>, align 8
@alloc_d9313b2ffffcd4fc73f17c8ae390507d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00K\02\00\00\19\00\00\00" }>, align 8
@alloc_3e881621e5965f0bbfb6b77f1bffa15c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00L\02\00\00\09\00\00\00" }>, align 8
@alloc_e16e50f882c154e653680e69a6f45ac6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00R\02\00\00\19\00\00\00" }>, align 8
@alloc_4a0622e8c74313de8bfb323fc5a25d4f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00S\02\00\00\09\00\00\00" }>, align 8
@alloc_b3d7a6a870c080dc69e1211d679611af = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00Y\02\00\00\19\00\00\00" }>, align 8
@alloc_e507f10f0ccb9a77ee68db163ad2a418 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00Z\02\00\00\09\00\00\00" }>, align 8
@alloc_2b21cdc598fa161ed73f5f1354396b78 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00`\02\00\00\1D\00\00\00" }>, align 8
@alloc_88a00d696d08d55bd1b7ea18548e6dc7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00b\02\00\00\15\00\00\00" }>, align 8
@alloc_32243c10459a9b9325d7e418fe9e9451 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00r\02\00\00\0C\00\00\00" }>, align 8
@alloc_fd35f70f3dac313b5537a0c60b38dc2a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00x\02\00\00\0C\00\00\00" }>, align 8
@alloc_32343ff7cb6f0452cbb142ce175f9440 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00~\02\00\00\0C\00\00\00" }>, align 8
@alloc_bd4a02a435fafe76386072a956fea121 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\84\02\00\00\0C\00\00\00" }>, align 8
@alloc_b3bf8d7543f26ffb7c2ea11b0c6bbf40 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\88\02\00\00\09\00\00\00" }>, align 8
@alloc_2dd32a027b2d765ba8c1071a94cf5c65 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\93\02\00\00\1D\00\00\00" }>, align 8
@alloc_70b7457eef065696772809dc8627c201 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\A5\02\00\00\0C\00\00\00" }>, align 8
@alloc_b8c2770e6920350a995e6226693d2797 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\AA\02\00\00\1D\00\00\00" }>, align 8
@alloc_776034be02dff32e0e9e0ce3a158360b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\BC\02\00\00\0C\00\00\00" }>, align 8
@alloc_2b6f60439f0df9b04fb5dc8699720cb3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\C2\02\00\00\0C\00\00\00" }>, align 8
@alloc_7ed56fb6be1c30407296140d4be4e11c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\C7\02\00\00\1D\00\00\00" }>, align 8
@alloc_336c3aafbdaf40076c012509ce3bb908 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\D5\02\00\00\0C\00\00\00" }>, align 8
@alloc_3e0f59a5e7e7affb24d3914df566861e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\DA\02\00\00\19\00\00\00" }>, align 8
@alloc_0bc66bbda974f4d70fdb35c285cabacc = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\E1\02\00\00\19\00\00\00" }>, align 8
@alloc_d970ea7651e239fffa929a725f65e56a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\E8\02\00\00\19\00\00\00" }>, align 8
@alloc_6c6eb9e7c7312ea44202867f8fb72046 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\F9\02\00\00\19\00\00\00" }>, align 8
@alloc_ddc88da32b2765c7908fb63b2dcf7726 = private unnamed_addr constant <{ [35 x i8] }> <{ [35 x i8] c"level 4 entry has huge page bit set" }>, align 1
@alloc_c2d13148eed7844dbcf0e57fd1f8caaf = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\FE\02\00\00\0D\00\00\00" }>, align 8
@alloc_14fa683fb883b9547f78c2d1380aafc1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\02\03\00\00\19\00\00\00" }>, align 8
@alloc_3bc6ce6d73639fb10dc0fff7e4f5036a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\07\03\00\00\1A\00\00\00" }>, align 8
@alloc_74f79559ac794d7ddbe9f6789bd0ee06 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\13\03\00\00\19\00\00\00" }>, align 8
@alloc_95da37d02c5de4915c7b700b83493d72 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00\18\03\00\00\1A\00\00\00" }>, align 8
@alloc_cb57162efb264f51503bfcc4762e6dd5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00$\03\00\00\19\00\00\00" }>, align 8
@alloc_aa3962a8c3b27ab7223cf1f939656dd1 = private unnamed_addr constant <{ [35 x i8] }> <{ [35 x i8] c"level 1 entry has huge page bit set" }>, align 1
@alloc_e7306704ecde77a3b68666ca399c777d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_4577f7899c1c3432b3863ade3808e32a, [16 x i8] c"\83\00\00\00\00\00\00\00)\03\00\00\0D\00\00\00" }>, align 8
@alloc_2428566e0a2b69e6dcd25ea523883752 = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"given page table is not active on the CPU" }>, align 1
@alloc_07a2bee958e26c1662e05027929cc0c4 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_2428566e0a2b69e6dcd25ea523883752, [8 x i8] c")\00\00\00\00\00\00\00" }>, align 8
@alloc_8b35a7ac8ea1908ef14ba5903ae59458 = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"given page table address is not recursive" }>, align 1
@alloc_b94af50a7a28aa2c31ad841ef89794a1 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_8b35a7ac8ea1908ef14ba5903ae59458, [8 x i8] c")\00\00\00\00\00\00\00" }>, align 8
@_ZN6x86_6410structures6paging6mapper19_ASSERT_OBJECT_SAFE17h14506dcac3f86777E = internal constant <{ [8 x i8], [8 x i8] }> <{ [8 x i8] zeroinitializer, [8 x i8] undef }>, align 8, !dbg !320
@alloc_37909da72598a72dc630559e02e88a40 = private unnamed_addr constant <{ [108 x i8] }> <{ [108 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/page.rs" }>, align 1
@alloc_3f1ced20105279b0944b88ea453f96e4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_37909da72598a72dc630559e02e88a40, [16 x i8] c"l\00\00\00\00\00\00\00\D0\00\00\00\0E\00\00\00" }>, align 8
@alloc_2c5fa592d8c2f3d8c0fe48a5960d9024 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_37909da72598a72dc630559e02e88a40, [16 x i8] c"l\00\00\00\00\00\00\00\D1\00\00\00\0E\00\00\00" }>, align 8
@alloc_618bb7f48ca2d47fa464a6a9648471c2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_37909da72598a72dc630559e02e88a40, [16 x i8] c"l\00\00\00\00\00\00\00\D2\00\00\00\0E\00\00\00" }>, align 8
@alloc_82236e13cbc0c2f0f1ad91a6e86dd447 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_37909da72598a72dc630559e02e88a40, [16 x i8] c"l\00\00\00\00\00\00\00\D3\00\00\00\0E\00\00\00" }>, align 8
@alloc_05b59a2ecede78c8358587acab3943eb = private unnamed_addr constant <{ [46 x i8] }> <{ [46 x i8] c"the given address was not sufficiently aligned" }>, align 1
@alloc_9adaaeda530e60a914b4b1a812b64ee9 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc_05b59a2ecede78c8358587acab3943eb, [8 x i8] c".\00\00\00\00\00\00\00" }>, align 8
@alloc_e637f9181b11d437b46a3b229f90ff2d = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PageTableEntry" }>, align 1
@alloc_54a7bb754f73cc19a80f411dbaeede2b = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"addr" }>, align 1
@vtable.j = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17h53ebc6b49a759491E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hc30fc4c1dff3f12fE" }>, align 8, !dbg !343
@alloc_33b38ed17f811d2d9c0ae72269382e55 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"flags" }>, align 1
@vtable.k = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17h5e3004c053eb4fffE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hf6f75069956d99a0E" }>, align 8, !dbg !354
@alloc_2d04f34c49fd32469d9fb093fee56732 = private unnamed_addr constant <{ [114 x i8] }> <{ [114 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/page_table.rs" }>, align 1
@alloc_323efa96658456ae93519ffa98d2fb0f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\06\01\00\00\09\00\00\00" }>, align 8
@alloc_650203527b15c64a4f753ab85d5e73c4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8A\01\00\00\12\00\00\00" }>, align 8
@alloc_cf562a9d5b72243d076045b937719af5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8A\01\00\00\11\00\00\00" }>, align 8
@alloc_62dee01d13712bc34b376dfcbf090a7a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8A\01\00\00\09\00\00\00" }>, align 8
@alloc_d4b0545f0e3b7f4d725224c8d0ecd2f4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\13\00\00\00" }>, align 8
@alloc_ab4ab28bf2d8b2394bee482a63379ea3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\12\00\00\00" }>, align 8
@alloc_fa8ce10a02406d536f81a6d1a34f5dae = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\11\00\00\00" }>, align 8
@alloc_ea811f8279ca741649d285690a060206 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00\8F\01\00\00\09\00\00\00" }>, align 8
@alloc_9d52222ee6edbb16dc25e84f6cd19a03 = private unnamed_addr constant <{ [31 x i8] }> <{ [31 x i8] c" is not a valid privilege level" }>, align 1
@alloc_a80c07b965f7afb785a543a0ed99a28d = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_513570631223a12912d85da2bec3b15a, [8 x i8] zeroinitializer, ptr @alloc_9d52222ee6edbb16dc25e84f6cd19a03, [8 x i8] c"\1F\00\00\00\00\00\00\00" }>, align 8
@alloc_09c0fb8d6a97e0bae395a8cc2fa174be = private unnamed_addr constant <{ [89 x i8] }> <{ [89 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/lib.rs" }>, align 1
@alloc_394c49cb3b968ab3294627bd400b6bcd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_09c0fb8d6a97e0bae395a8cc2fa174be, [16 x i8] c"Y\00\00\00\00\00\00\00=\00\00\00\12\00\00\00" }>, align 8
@alloc_7dbf889c4646f27498b04e74a893bfc9 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"ReadOnlyAccess" }>, align 1
@vtable.l = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr33drop_in_place$LT$$RF$$LP$$RP$$GT$17h9c72d43f0267a8e7E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8119719e0b5e45cE" }>, align 8, !dbg !365
@alloc_80c09ca433ea81d6b3a0264c44de55ca = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"WriteOnlyAccess" }>, align 1
@alloc_b457e14e532e5df6d1dd610fea8f93c5 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"ReadWriteAccess" }>, align 1
@alloc_8414242f6e692d2a9968f50684dee321 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"RdRand" }>, align 1
@alloc_4d5c031864f12060c5e19e58d795833f = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"AllExceptGlobal" }>, align 1
@alloc_c35a81c35ed8801894f4dd4be694cdd4 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"All" }>, align 1
@alloc_036f2d6762fc914bd663145cc8efae12 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"Single" }>, align 1
@vtable.m = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr56drop_in_place$LT$$RF$x86_64..instructions..tlb..Pcid$GT$17h7f7fe145dfb21595E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hfe825c4db9f8b0cdE" }>, align 8, !dbg !374
@alloc_e586c157db65a89a65447732bfda5e04 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"Address" }>, align 1
@alloc_0d5cb03592b112afbbe1a94eb903b132 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"InvpcidDescriptor" }>, align 1
@alloc_dd8936737fe83d3ca2c12c3e57f06e7d = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"address" }>, align 1
@alloc_5e7dcbf984fd5f356e631e4f53bf4c8f = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"pcid" }>, align 1
@alloc_93bed4b718694894d6a4be8b6e3bc00c = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Pcid" }>, align 1
@vtable.n = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr28drop_in_place$LT$$RF$u16$GT$17h559f7a7c5ca89614E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3020251e8554a194E" }>, align 8, !dbg !388
@alloc_64ab1085534fe63b16468acc37de6316 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr0" }>, align 1
@alloc_a73d0e35045fd787c81346701178a687 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c" | " }>, align 1
@alloc_af166f07c81c6f1f43facb3d46d2b1b8 = private unnamed_addr constant <{ [103 x i8] }> <{ [103 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/control.rs" }>, align 1
@alloc_83e027adf44c00c5636c3ad9327cbff3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_af166f07c81c6f1f43facb3d46d2b1b8, [16 x i8] c"g\00\00\00\00\00\00\00\0A\00\00\00\01\00\00\00" }>, align 8
@alloc_7e8830758d595aa86401bc31236e70d9 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"PROTECTED_MODE_ENABLE" }>, align 1
@alloc_1dcbb5ce5e627d83962a48ab5b2d30e8 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"MONITOR_COPROCESSOR" }>, align 1
@alloc_99d26c0b219874888717d899ebef9310 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"EMULATE_COPROCESSOR" }>, align 1
@alloc_836b1ca50347c7608571a510a04af5d2 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"TASK_SWITCHED" }>, align 1
@alloc_df65a33fc906122276c2373cf3dadfe0 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"EXTENSION_TYPE" }>, align 1
@alloc_bf838bd6df4c9d16cc7dfb4d9bdbb737 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"NUMERIC_ERROR" }>, align 1
@alloc_0fd2cf5449c379fb2d1dfa8653b93d33 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"WRITE_PROTECT" }>, align 1
@alloc_099f47db483af288584cccd2e6cd45c0 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"ALIGNMENT_MASK" }>, align 1
@alloc_73fed57ecdfc0c8a6e01700927922fee = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"NOT_WRITE_THROUGH" }>, align 1
@alloc_423f67172ab1c61bf609b1b5979c7904 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"CACHE_DISABLE" }>, align 1
@alloc_bd0d7a11d94f110b224bededd3eea615 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"PAGING" }>, align 1
@alloc_83d8d36e705c58ed11bda7b90dabc655 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"0x" }>, align 1
@alloc_3c9121c73b3ca7bd4d0dc09458e4ca54 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"(empty)" }>, align 1
@alloc_04e6946a1fbfee24491af9ce7d6beabc = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr2" }>, align 1
@alloc_591edd8428415594649dd0765e61c1bd = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr3" }>, align 1
@alloc_21324578705b3e29e1d50cfd294399df = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_af166f07c81c6f1f43facb3d46d2b1b8, [16 x i8] c"g\00\00\00\00\00\00\00>\00\00\00\01\00\00\00" }>, align 8
@alloc_8473f1e8c1559de425fef5632049d3ec = private unnamed_addr constant <{ [23 x i8] }> <{ [23 x i8] c"PAGE_LEVEL_WRITETHROUGH" }>, align 1
@alloc_72562398d85991dd2b9fa08410339493 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"PAGE_LEVEL_CACHE_DISABLE" }>, align 1
@alloc_d1adf407ba86cd0b0853ef4b7c3df042 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr4" }>, align 1
@alloc_bacdbc4f826faa44d922efc62cdc89f7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_af166f07c81c6f1f43facb3d46d2b1b8, [16 x i8] c"g\00\00\00\00\00\00\00O\00\00\00\01\00\00\00" }>, align 8
@alloc_3cd17770600203f1f0a6125e01528d48 = private unnamed_addr constant <{ [28 x i8] }> <{ [28 x i8] c"VIRTUAL_8086_MODE_EXTENSIONS" }>, align 1
@alloc_0f019e3d47fd6e39c8f6e394ac082682 = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"PROTECTED_MODE_VIRTUAL_INTERRUPTS" }>, align 1
@alloc_803a549ea6bd4b6d2f54e32af9154475 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"TIMESTAMP_DISABLE" }>, align 1
@alloc_3130e5922af1666981d4b1a92c1c9c90 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"DEBUGGING_EXTENSIONS" }>, align 1
@alloc_d50af00c2ad521c84f7380b8be63c1e8 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"PAGE_SIZE_EXTENSION" }>, align 1
@alloc_7e69978ff0c9547827e6c2a1a1a42624 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"PHYSICAL_ADDRESS_EXTENSION" }>, align 1
@alloc_b91b344ee8d65b8a5808acbd4c8793c0 = private unnamed_addr constant <{ [23 x i8] }> <{ [23 x i8] c"MACHINE_CHECK_EXCEPTION" }>, align 1
@alloc_56210cd2eda51a0897d4a8ae05ba739a = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"PAGE_GLOBAL" }>, align 1
@alloc_b60833dfe9d7152efab861bc89ea0c54 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"PERFORMANCE_MONITOR_COUNTER" }>, align 1
@alloc_5eb94a964f4e44a57663de8f144dc156 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"OSFXSR" }>, align 1
@alloc_593defa7938df50164d817f0cfd4d23a = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"OSXMMEXCPT_ENABLE" }>, align 1
@alloc_8d53f88f3d7a93cc8e077ad1f33a9104 = private unnamed_addr constant <{ [32 x i8] }> <{ [32 x i8] c"USER_MODE_INSTRUCTION_PREVENTION" }>, align 1
@alloc_1df2c1684cada007b2ee85606d3db575 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"L5_PAGING" }>, align 1
@alloc_6ba0ccf4bc0e7147ad03b9a461c3b871 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"VIRTUAL_MACHINE_EXTENSIONS" }>, align 1
@alloc_17d7257c05cbd2a0f0325627d40d56e5 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"SAFER_MODE_EXTENSIONS" }>, align 1
@alloc_06b7117b18584b484638bd2e31f2c0da = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"FSGSBASE" }>, align 1
@alloc_04eb80e29d7a8a2546c9d4a57ad0a35e = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"PCID" }>, align 1
@alloc_2167d3afaab2d6be8311548a92f121fd = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"OSXSAVE" }>, align 1
@alloc_637e3d682feeec8699edeaa487077351 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"KEY_LOCKER" }>, align 1
@alloc_565fbeee76b78f614b45f0e4de60d327 = private unnamed_addr constant <{ [36 x i8] }> <{ [36 x i8] c"SUPERVISOR_MODE_EXECUTION_PROTECTION" }>, align 1
@alloc_9cab844b3adefa1cf8a3e1fb50b53e8b = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"SUPERVISOR_MODE_ACCESS_PREVENTION" }>, align 1
@alloc_3f25cddaa33e0015fc60a6f4108cdb86 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"PROTECTION_KEY_USER" }>, align 1
@alloc_e0f4f3e313283630a9b8570ed4004a61 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PROTECTION_KEY" }>, align 1
@alloc_878468e6ca3ee071fdc9642b45f9e302 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"CONTROL_FLOW_ENFORCEMENT" }>, align 1
@alloc_de1297b283ef11133563bc0f4439f8ff = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"PROTECTION_KEY_SUPERVISOR" }>, align 1
@alloc_ef3cf46842062f323c057a8121f9703e = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr0" }>, align 1
@alloc_83d91b9c784bde285b1963f8558d3383 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr1" }>, align 1
@alloc_377b59473549406b6f1ec59b10a6f930 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr2" }>, align 1
@alloc_19d3e50ce6abf7d70e04aa8f2b4cd021 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr3" }>, align 1
@alloc_dc90d5a02695d507dad390ccee86a9a4 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr6" }>, align 1
@alloc_b5c89721b99157a0fd7c3f0fc0db9988 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00n\00\00\00\01\00\00\00" }>, align 8
@alloc_45c100c2168fcc3a2c8e8658d8fa72d9 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP0" }>, align 1
@alloc_3c836bdcb4a2196d4444e3ee070e29d4 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP1" }>, align 1
@alloc_85e5c2d27dd4c283004b374e4e05a65b = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP2" }>, align 1
@alloc_42f9c29b8076e7504fa2e943015ad085 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP3" }>, align 1
@alloc_e01af9736b524006e5fb45ad54018c38 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"TRAP" }>, align 1
@alloc_13c8bdb08f493416890b902d07d83f53 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"ACCESS_DETECTED" }>, align 1
@alloc_c63ced38b85c362fb8956d2e446283a2 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"STEP" }>, align 1
@alloc_213388318503421ba921859d9840e0d0 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"SWITCH" }>, align 1
@alloc_0d9a022618f873ac219bcced4b49b3c4 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"RTM" }>, align 1
@alloc_5ef0b7f853dad8dc0012b4b6d040f66b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_6cdbc67d2a58211cc5e3f5bce2ee098c, [16 x i8] c"e\00\00\00\00\00\00\00\A3\00\00\00\01\00\00\00" }>, align 8
@alloc_617f3d0f9750ad240377121c45925575 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_0_ENABLE" }>, align 1
@alloc_f41ec3c4ea34f66d1d32be5d0f7d84fa = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_1_ENABLE" }>, align 1
@alloc_18ef5149a91f8fd299f078254cad3180 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_2_ENABLE" }>, align 1
@alloc_b57d2d50cd4f64d8b73b6b8e0e4d1899 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_3_ENABLE" }>, align 1
@alloc_3e380dd631be11ede75479e8fe00ff1e = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_0_ENABLE" }>, align 1
@alloc_17a158e6a42a64ac6748510ec26c05ee = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_1_ENABLE" }>, align 1
@alloc_5bba4d24c07a9036ae9233aaff6232c6 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_2_ENABLE" }>, align 1
@alloc_9d4320166e103e0795016eb938cfd0c7 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_3_ENABLE" }>, align 1
@alloc_f7d8bfadf9baee29aaa910e129a0e64d = private unnamed_addr constant <{ [29 x i8] }> <{ [29 x i8] c"LOCAL_EXACT_BREAKPOINT_ENABLE" }>, align 1
@alloc_5be5ea04cc5cae854de752ee6fc0b1f7 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"GLOBAL_EXACT_BREAKPOINT_ENABLE" }>, align 1
@alloc_acbe4e59274e5d7b6fea0de428eccbfd = private unnamed_addr constant <{ [31 x i8] }> <{ [31 x i8] c"RESTRICTED_TRANSACTIONAL_MEMORY" }>, align 1
@alloc_1de5b8b60713a8c97fab0cf672607e09 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"GENERAL_DETECT_ENABLE" }>, align 1
@alloc_07796cbc38a891ed9cebb75e2c5679a8 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"DataReadsWrites" }>, align 1
@alloc_12af9d2367133006951bb8451ee74c9f = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"IoReadsWrites" }>, align 1
@alloc_f2d454b829913153a5819081b3682bc7 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"DataWrites" }>, align 1
@alloc_313d8bbf74ab73e43c86e40d63f0a272 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"InstructionExecution" }>, align 1
@alloc_51f9aa5dcaa5b22d835103377a098edb = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length4B" }>, align 1
@alloc_65c64021bbb754f8522fbd95db167c02 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length8B" }>, align 1
@alloc_2f4fe2ba8be8857d8d709326c4649a1f = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length2B" }>, align 1
@alloc_677ed602fede75cd9261793d21eb0813 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length1B" }>, align 1
@alloc_f6a9358950ec1349a43e73350c75bce0 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Dr7Value" }>, align 1
@alloc_56410eb15c1a0c73cd1e25e985d77d4e = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"bits" }>, align 1
@alloc_a85527125fb9d1b0c401051e6d1e7aa4 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr7" }>, align 1
@alloc_a0116388acdf2b3b6b694c0b90de7fff = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Msr" }>, align 1
@vtable.o = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr28drop_in_place$LT$$RF$u32$GT$17h0051fe1d591b8b73E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hae57f7b465e52088E" }>, align 8, !dbg !397
@alloc_67f33833c579fa50bbf60f379fb4d60e = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Efer" }>, align 1
@alloc_cf30cdee6f4a4930774ceabe6622b7bd = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"FsBase" }>, align 1
@alloc_cfca1f07d92222b5c97bb5c0de9fcfbb = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"GsBase" }>, align 1
@alloc_783d816df70f5a5f1f4b396a80dd3305 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"KernelGsBase" }>, align 1
@alloc_85c0d3064aec1b08ba3f573812e15308 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Star" }>, align 1
@alloc_932323223ca66329388a60fd4c0ccc09 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"LStar" }>, align 1
@alloc_77d19bb56f4f501426aae6adda6a93ba = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"SFMask" }>, align 1
@alloc_32c9e06596222b572d2c0103be8f59b1 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"UCet" }>, align 1
@alloc_345adc70ced25b29e518d09afb574f88 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"SCet" }>, align 1
@alloc_0176df5cace98960386a459093c90bf4 = private unnamed_addr constant <{ [110 x i8] }> <{ [110 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/model_specific.rs" }>, align 1
@alloc_3acab0b4698b4b5995e23f030a0671db = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_0176df5cace98960386a459093c90bf4, [16 x i8] c"n\00\00\00\00\00\00\00o\00\00\00\01\00\00\00" }>, align 8
@alloc_ceb3075fefa236549f114873fb6322c5 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"SYSTEM_CALL_EXTENSIONS" }>, align 1
@alloc_23183917709bfb7b18e2b27e64795080 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"LONG_MODE_ENABLE" }>, align 1
@alloc_00edffb2880c63885c07b8b63d984171 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"LONG_MODE_ACTIVE" }>, align 1
@alloc_a49000a8806776ae52fbedb9a2638ec9 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"NO_EXECUTE_ENABLE" }>, align 1
@alloc_c5961b0ae9ae4a08564a612c72baa76c = private unnamed_addr constant <{ [29 x i8] }> <{ [29 x i8] c"SECURE_VIRTUAL_MACHINE_ENABLE" }>, align 1
@alloc_4ae9b5b462839d60c41327e34c2f0e10 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"LONG_MODE_SEGMENT_LIMIT_ENABLE" }>, align 1
@alloc_85cca595269f62c6435ecb629d2c0750 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"FAST_FXSAVE_FXRSTOR" }>, align 1
@alloc_53cb917c5379fcf43f5faa3b3b79e7e8 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"TRANSLATION_CACHE_EXTENSION" }>, align 1
@alloc_b58a2c4d86d96af7e04e5d661f572598 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_0176df5cace98960386a459093c90bf4, [16 x i8] c"n\00\00\00\00\00\00\00\85\00\00\00\01\00\00\00" }>, align 8
@alloc_da3386472e802af11e2daae8d71f4e5f = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"SS_ENABLE" }>, align 1
@alloc_c5393e416f6a9c358373398c6a9847ba = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"SS_WRITE_ENABLE" }>, align 1
@alloc_79753b9dc8b617e3709620f1856e0c93 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"IBT_ENABLE" }>, align 1
@alloc_9936f540789596be08e844c2303cb4eb = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"IBT_LEGACY_ENABLE" }>, align 1
@alloc_f5206af8d2786a9a878ae388075bf233 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"IBT_NO_TRACK_ENABLE" }>, align 1
@alloc_7ef313dde9a96c8e9a29e6aa277d98ef = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"IBT_LEGACY_SUPPRESS_ENABLE" }>, align 1
@alloc_a94025a2df7033977ee2af5c062317bf = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"IBT_SUPPRESS_ENABLE" }>, align 1
@alloc_f0eed43fadb3dcdfb9210f44f842ca35 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"IBT_TRACKED" }>, align 1
@alloc_7281849548151185639d28fd7c0a5eac = private unnamed_addr constant <{ [101 x i8] }> <{ [101 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/mxcsr.rs" }>, align 1
@alloc_a03ec7eaec177fc228db6cadc3af98d0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_7281849548151185639d28fd7c0a5eac, [16 x i8] c"e\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc_350dbcb10d3dac789bff2c27a189e81f = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"INVALID_OPERATION" }>, align 1
@alloc_7ec7b854ddb106bca3d2e3aadc6beb75 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"DENORMAL" }>, align 1
@alloc_0698b50985094ab5232d42d450db30cb = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"DIVIDE_BY_ZERO" }>, align 1
@alloc_3b8b4793b1ea451345d29976e468891f = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"OVERFLOW" }>, align 1
@alloc_7ea326424015707213a4540a6b01ccbc = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"UNDERFLOW" }>, align 1
@alloc_65c8d9334162f88c29e9094988ececd2 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"PRECISION" }>, align 1
@alloc_f71adfd8f709c3a17b5ee7464b0e65a7 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"DENORMALS_ARE_ZEROS" }>, align 1
@alloc_9bd11bca8ae23cc51d3a6341c95b96fc = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"INVALID_OPERATION_MASK" }>, align 1
@alloc_14a79a8e897526cc9db098787ad82623 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"DENORMAL_MASK" }>, align 1
@alloc_e7459e65b76b299ed2a1432c4b4f7567 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"DIVIDE_BY_ZERO_MASK" }>, align 1
@alloc_23a7a9fd7a65d467bfbc7e54bb2efc1c = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"OVERFLOW_MASK" }>, align 1
@alloc_826c9a205ee91afd7a96fabeb2473cae = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"UNDERFLOW_MASK" }>, align 1
@alloc_39fe69eff977a9c06b2c3eead5f36a7c = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PRECISION_MASK" }>, align 1
@alloc_6f1c269e29791eb3e3eba5768c9e1567 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"ROUNDING_CONTROL_NEGATIVE" }>, align 1
@alloc_7bc910930806376fb8f9536a186e7134 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"ROUNDING_CONTROL_POSITIVE" }>, align 1
@alloc_430c7d8c98839de51a05c8fe3af9a348 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"ROUNDING_CONTROL_ZERO" }>, align 1
@alloc_b9fade50705e3555d0d831a1f9a510ab = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"FLUSH_TO_ZERO" }>, align 1
@alloc_22dd02062df0a0a83499a033127aebc3 = private unnamed_addr constant <{ [102 x i8] }> <{ [102 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/rflags.rs" }>, align 1
@alloc_76e6faaf27d5c9129a7c31b16d4ffdcf = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_22dd02062df0a0a83499a033127aebc3, [16 x i8] c"f\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc_ec5b1b162c2450c572509f04758eccff = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"ID" }>, align 1
@alloc_c6278bda13d4e203e2ffdae4ef6347fb = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"VIRTUAL_INTERRUPT_PENDING" }>, align 1
@alloc_3ebb970fb6c33a3b0fe01f3bf4af376e = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"VIRTUAL_INTERRUPT" }>, align 1
@alloc_3a1e4c5d12171e7bfcd85ba51395866c = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"ALIGNMENT_CHECK" }>, align 1
@alloc_1528d1162bff7baa34e9aa2de578cb61 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"VIRTUAL_8086_MODE" }>, align 1
@alloc_1d6fa5f529e55e2b73521861ceb2d701 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"RESUME_FLAG" }>, align 1
@alloc_48ab5e7fe39f3329897899f9db12fc81 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"NESTED_TASK" }>, align 1
@alloc_9b5da51e8e50cb45b94d88b16558de7d = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"IOPL_HIGH" }>, align 1
@alloc_ca8f9c3c90ddb14657eef011778f0d79 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"IOPL_LOW" }>, align 1
@alloc_248573dbdb1f23c6f8497ef162ca133f = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"OVERFLOW_FLAG" }>, align 1
@alloc_33e28c56fe990dd47deb92a17608e414 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"DIRECTION_FLAG" }>, align 1
@alloc_301ac14af0c7742428f03f6fb56cbb88 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"INTERRUPT_FLAG" }>, align 1
@alloc_4a4b1b5fd7f29778851f88943a80f7e2 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"TRAP_FLAG" }>, align 1
@alloc_99472ab79f8778654111cd8cd4dce1f6 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"SIGN_FLAG" }>, align 1
@alloc_233a007a17452bb68262e3c1f40af172 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"ZERO_FLAG" }>, align 1
@alloc_28c2c26bc7b83b08dda497f27d5e048a = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"AUXILIARY_CARRY_FLAG" }>, align 1
@alloc_4ac2882683871e4ddfd9eb00ed3ca0f8 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"PARITY_FLAG" }>, align 1
@alloc_7fde2caa5e786cf03241bc614c426f83 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"CARRY_FLAG" }>, align 1
@alloc_98375afb55e90f96f57ab62a1fa27cd9 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"CS" }>, align 1
@alloc_6b11ef8a9190c43c951bec7a40cac59a = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"SS" }>, align 1
@alloc_3b607e04088b2e7242a777869149471c = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"DS" }>, align 1
@alloc_e948a861ba631e650e60399081c93095 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"ES" }>, align 1
@alloc_5571647c858c361d1c071a9c1a49a0cd = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"FS" }>, align 1
@alloc_bea79a7c9df5c2071640f13b85c51d25 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"GS" }>, align 1
@alloc_280ce539e2c734d501835e1b4f95c081 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"XCr0" }>, align 1
@alloc_515a9f016097b7ad2231f4ad96fbb41e = private unnamed_addr constant <{ [104 x i8] }> <{ [104 x i8] c"/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/registers/xcontrol.rs" }>, align 1
@alloc_270088cf93e65edde50733bc51c15e30 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_515a9f016097b7ad2231f4ad96fbb41e, [16 x i8] c"h\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc_747a0b7482a2129eb50740be0e7177f8 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"X87" }>, align 1
@alloc_4c9b6b069c5380fe8192d71e809390e7 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"SSE" }>, align 1
@alloc_27097c54c41f8ec87311498f3d647372 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"AVX" }>, align 1
@alloc_ceddc304630e501171f8f2abc0a3543d = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"YMM" }>, align 1
@alloc_0b077b1fa356f3d470e2a7108b6ebd0a = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BNDREG" }>, align 1
@alloc_c71babe9862dd8a2a3503d16c9b86789 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BNDCSR" }>, align 1
@alloc_7815300b954b67ee90ccc1cd901baaf3 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"OPMASK" }>, align 1
@alloc_8dd1ecb83146fedb5f2eb3909ab01554 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"ZMM_HI256" }>, align 1
@alloc_7fe0cf0b681130b7f34badff7028b4c6 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"HI16_ZMM" }>, align 1
@alloc_7e8fa1323df12a2587e570b6f5afbc88 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"MPK" }>, align 1
@alloc_d10f39d8e09d915ca6db293020f9b83a = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"LWP" }>, align 1
@alloc_6f20379aa2a1d56d01c571e34dc2a40c = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"GlobalDescriptorTable" }>, align 1
@alloc_31b9803b92f4133f50a8f77a91f280cf = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"table" }>, align 1
@vtable.p = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr45drop_in_place$LT$$u5b$u64$u3b$$u20$8$u5d$$GT$17hb4a9c210e05aa45fE", [16 x i8] c"@\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hc0117a341ed58b6fE" }>, align 8, !dbg !406
@alloc_f92b1a49cd2fef011d7606f6333298f2 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"len" }>, align 1
@vtable.q = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr30drop_in_place$LT$$RF$usize$GT$17hb5745a569234b8dcE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd4224e8d11c6d6c3E" }>, align 8, !dbg !417
@alloc_2feb0312c51e30b5442145f45f5b8b8c = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"SystemSegment" }>, align 1
@alloc_c3f6f9be125b7bcc4f28552e6284928b = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"UserSegment" }>, align 1
@alloc_2077f8aa27d09c38abe7ee1bd6e0b503 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_3b64751e5ad482a062ea0dcea91079df, [16 x i8] c"d\00\00\00\00\00\00\00\C9\00\00\00\01\00\00\00" }>, align 8
@alloc_19d3aa44fa870b709dc54905bd836d40 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"ACCESSED" }>, align 1
@alloc_4b243310d393492e5217a8107bf07d84 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"WRITABLE" }>, align 1
@alloc_4779be00e11e2bd8325eff7e3ba8aad0 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"CONFORMING" }>, align 1
@alloc_f86c4fad9e5b2f292a414639f3972d45 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"EXECUTABLE" }>, align 1
@alloc_7cdabe8725204f339f10fa2c47255f59 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"USER_SEGMENT" }>, align 1
@alloc_895698829804386bab9259fb3a96be93 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"DPL_RING_3" }>, align 1
@alloc_eb59454be9eaca43bb58cc5b4a851242 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"PRESENT" }>, align 1
@alloc_f3b835bb8b1bf0d52df8a952e8472005 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"AVAILABLE" }>, align 1
@alloc_961ace3350b86d8f6207fa225e5d248d = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"LONG_MODE" }>, align 1
@alloc_a2aea63e6daa2e56a54a4c2be176a4c0 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"DEFAULT_SIZE" }>, align 1
@alloc_f0005c400e1919e61758093b2c1e0bc3 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"GRANULARITY" }>, align 1
@alloc_f2cff3224737832bf3283d1bbf20a43e = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"LIMIT_0_15" }>, align 1
@alloc_6002dcd457f8eb45878170b70ea4e3df = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"LIMIT_16_19" }>, align 1
@alloc_3bd1f4c7288782b7ae3d3fa4a45d5dd3 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"BASE_0_23" }>, align 1
@alloc_a32a9108c9973f3646e90a058f393001 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"BASE_24_31" }>, align 1
@alloc_e6e35f392acd713d7de76e1162317ce5 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"divide_error" }>, align 1
@alloc_49980782a71042ae11e58a340900d8a3 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"debug" }>, align 1
@alloc_7aefa4edd509d1e01beb6cbfa55da994 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"non_maskable_interrupt" }>, align 1
@alloc_9a346fed4a296d7f961ca8b40349f5d4 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"breakpoint" }>, align 1
@alloc_ba7c5867f1e4ad88a0ad2a64b2400b74 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"overflow" }>, align 1
@alloc_2359a489fa80dab2ff88b5c5ca086f95 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"bound_range_exceeded" }>, align 1
@alloc_8c279f6fe2d00a912f0609b5385ee7fa = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"invalid_opcode" }>, align 1
@alloc_e3b2fe3143b841897a865d61b3099769 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"device_not_available" }>, align 1
@alloc_d296a39fc8352e4a4eda252494e3d8b9 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"double_fault" }>, align 1
@alloc_91813877f6169bf19e0924c69ab08db8 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"coprocessor_segment_overrun" }>, align 1
@alloc_e1df3c8194c100f265143459cc2d7a6a = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"invalid_tss" }>, align 1
@alloc_b85089638dcd3819aca7f78ac05952f0 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"segment_not_present" }>, align 1
@alloc_9222da5245a20477d2129e95f30694dd = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"stack_segment_fault" }>, align 1
@alloc_b164a40d3b03f6b21d3a619353f3de17 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"general_protection_fault" }>, align 1
@alloc_e7751901298353597d98b8e062ea85ab = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"page_fault" }>, align 1
@alloc_3414e2c18412015dde61e756ef61d832 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_1" }>, align 1
@alloc_5298468628bd383f9e09c38789fe869d = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"x87_floating_point" }>, align 1
@alloc_12ade667ddcbdc819bff7c8da75e703e = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"alignment_check" }>, align 1
@alloc_43aee894ea03bcdce682555db8fcd659 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"machine_check" }>, align 1
@alloc_433399b1b6556fba543f3fa17b666005 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"simd_floating_point" }>, align 1
@alloc_0bdd4e52f9f15ee4c7019b87d62298d7 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"virtualization" }>, align 1
@alloc_44be7b20aa20a15519790e74fbecfd5b = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_2" }>, align 1
@alloc_a25e668a1c29e12f495471cbe2e22068 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"vmm_communication_exception" }>, align 1
@alloc_2b5e24915c81070603c094976717fb4a = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"security_exception" }>, align 1
@alloc_cb7ad6a655d3152aaf7e993a5a603133 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_3" }>, align 1
@alloc_783feeef52daefd25ee23910e55acba3 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"interrupts" }>, align 1
@alloc_b745c1ab226cb9315275421c6d234d8b = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_e6e35f392acd713d7de76e1162317ce5, [8 x i8] c"\0C\00\00\00\00\00\00\00", ptr @alloc_49980782a71042ae11e58a340900d8a3, [8 x i8] c"\05\00\00\00\00\00\00\00", ptr @alloc_7aefa4edd509d1e01beb6cbfa55da994, [8 x i8] c"\16\00\00\00\00\00\00\00", ptr @alloc_9a346fed4a296d7f961ca8b40349f5d4, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_ba7c5867f1e4ad88a0ad2a64b2400b74, [8 x i8] c"\08\00\00\00\00\00\00\00", ptr @alloc_2359a489fa80dab2ff88b5c5ca086f95, [8 x i8] c"\14\00\00\00\00\00\00\00", ptr @alloc_8c279f6fe2d00a912f0609b5385ee7fa, [8 x i8] c"\0E\00\00\00\00\00\00\00", ptr @alloc_e3b2fe3143b841897a865d61b3099769, [8 x i8] c"\14\00\00\00\00\00\00\00", ptr @alloc_d296a39fc8352e4a4eda252494e3d8b9, [8 x i8] c"\0C\00\00\00\00\00\00\00", ptr @alloc_91813877f6169bf19e0924c69ab08db8, [8 x i8] c"\1B\00\00\00\00\00\00\00", ptr @alloc_e1df3c8194c100f265143459cc2d7a6a, [8 x i8] c"\0B\00\00\00\00\00\00\00", ptr @alloc_b85089638dcd3819aca7f78ac05952f0, [8 x i8] c"\13\00\00\00\00\00\00\00", ptr @alloc_9222da5245a20477d2129e95f30694dd, [8 x i8] c"\13\00\00\00\00\00\00\00", ptr @alloc_b164a40d3b03f6b21d3a619353f3de17, [8 x i8] c"\18\00\00\00\00\00\00\00", ptr @alloc_e7751901298353597d98b8e062ea85ab, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_3414e2c18412015dde61e756ef61d832, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_5298468628bd383f9e09c38789fe869d, [8 x i8] c"\12\00\00\00\00\00\00\00", ptr @alloc_12ade667ddcbdc819bff7c8da75e703e, [8 x i8] c"\0F\00\00\00\00\00\00\00", ptr @alloc_43aee894ea03bcdce682555db8fcd659, [8 x i8] c"\0D\00\00\00\00\00\00\00", ptr @alloc_433399b1b6556fba543f3fa17b666005, [8 x i8] c"\13\00\00\00\00\00\00\00", ptr @alloc_0bdd4e52f9f15ee4c7019b87d62298d7, [8 x i8] c"\0E\00\00\00\00\00\00\00", ptr @alloc_44be7b20aa20a15519790e74fbecfd5b, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_a25e668a1c29e12f495471cbe2e22068, [8 x i8] c"\1B\00\00\00\00\00\00\00", ptr @alloc_2b5e24915c81070603c094976717fb4a, [8 x i8] c"\12\00\00\00\00\00\00\00", ptr @alloc_cb7ad6a655d3152aaf7e993a5a603133, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_783feeef52daefd25ee23910e55acba3, [8 x i8] c"\0A\00\00\00\00\00\00\00" }>, align 8
@vtable.r = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr152drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17h58a209862c0e5777E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hdd80d805a5acbd17E" }>, align 8, !dbg !426
@vtable.s = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr178drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h7ffc6b28b5dc13d2E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h950085a9eb20d041E" }>, align 8, !dbg !434
@vtable.t = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr158drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$GT$$GT$17hd5ae378c6fc6c672E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h27b8c0ed47c0dfc7E" }>, align 8, !dbg !460
@vtable.u = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr198drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$x86_64..structures..idt..PageFaultErrorCode$RP$$GT$$GT$17ha9bb5c4dd951fcf9E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8fd314a57c9dcefE" }>, align 8, !dbg !485
@vtable.v = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr172drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h7626b50af5290e24E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h1eb04085db97f462E" }>, align 8, !dbg !513
@vtable.w = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr173drop_in_place$LT$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$8$u5d$$GT$17hffc52aacb21b0ca4E", [16 x i8] c"\80\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h6604cae5647b6460E" }>, align 8, !dbg !538
@vtable.x = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr179drop_in_place$LT$$RF$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$224$u5d$$GT$17h3221e2d0d430b287E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3f2f2142b9a965faE" }>, align 8, !dbg !547
@alloc_c955a8fc1384540f87bc38e4121a6162 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"InterruptDescriptorTable" }>, align 1
@alloc_db4171ae4a6e4093bf7f382a23d85368 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_96fe64cab8dd4680071ecfdb397425fd, [16 x i8] c"d\00\00\00\00\00\00\00\A2\03\00\00\01\00\00\00" }>, align 8
@alloc_ad42669f44e92ceb6ee20c82222f5d1b = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"PROTECTION_VIOLATION" }>, align 1
@alloc_27dc1e3e8098ed70b6d5c9dc6fecc197 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"CAUSED_BY_WRITE" }>, align 1
@alloc_6fc3bfebaa11c75067ee8c67855c0e1b = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"USER_MODE" }>, align 1
@alloc_8db982c715f12c3d6fff79a292ea56de = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"MALFORMED_TABLE" }>, align 1
@alloc_bee90358a428637f2b2e924b432c1168 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"INSTRUCTION_FETCH" }>, align 1
@alloc_965ebe843576369e4be87855c2dd9d5d = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"SHADOW_STACK" }>, align 1
@alloc_21f34dbfe73bf3c2a46ca560620af5ee = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"SGX" }>, align 1
@alloc_65b5e1b37bb8669586518fe1db400d56 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"RMP" }>, align 1
@alloc_831a0aacdf0f1226b44faf912cfe4c70 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Ldt" }>, align 1
@alloc_6c41f34769b7ae3bdb2c01f429ceb4a6 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Idt" }>, align 1
@alloc_b10b0f7e88f2e6a647488ef7d000dc57 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Gdt" }>, align 1
@alloc_bc9bdefa257a580b61270336b68a564d = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Security" }>, align 1
@alloc_d04655f6c5018b01ec3c6e09ea9b9b15 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"VmmCommunication" }>, align 1
@alloc_b59578317741371a4033d59e4adbb89b = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"HypervisorInjection" }>, align 1
@alloc_4b712cb8288b26717e06a22c963b4921 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"ControlProtection" }>, align 1
@alloc_4322e2131bfeb91799eb52a37674f543 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"Virtualization" }>, align 1
@alloc_2c2f7dfa132a9546329c76f0c8be6306 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"SimdFloatingPoint" }>, align 1
@alloc_1d021a359ec23a646761bad3e1526fa4 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"MachineCheck" }>, align 1
@alloc_09f3893f7c633b1523c5f4f9a23e3cc3 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"AlignmentCheck" }>, align 1
@alloc_c86c3c9eb78bb2acff6ff35bb14839f8 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"X87FloatingPoint" }>, align 1
@alloc_80b114fb6ac4f8f512c31de1e61941db = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Page" }>, align 1
@alloc_64745f184c81f62da7602c9e2b10a4c8 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"GeneralProtection" }>, align 1
@alloc_6ad77b3be6a3944d6ce80c0365ddb31a = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Stack" }>, align 1
@alloc_b61f2032cbc3d090a75b07f8aa767b03 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"SegmentNotPresent" }>, align 1
@alloc_fed11176ff4da6a94b16acb7477b7288 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"InvalidTss" }>, align 1
@alloc_2cc5d2992d3ac05d8f5c53377da74273 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"Double" }>, align 1
@alloc_59d76f6704edfe5daff03d376ffd4f11 = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"DeviceNotAvailable" }>, align 1
@alloc_3a21bdc4d346f56b28c0449f15bf0a4f = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"InvalidOpcode" }>, align 1
@alloc_239c6a21892f0322d8d6119767691661 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"BoundRange" }>, align 1
@alloc_8eb7fae8d4a03730c5f6e57ce31b7fe0 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Overflow" }>, align 1
@alloc_b7a152112125deca422bf9d901c258b8 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"Breakpoint" }>, align 1
@alloc_0c6b6138cf71a77dbd5246027014c008 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"NonMaskableInterrupt" }>, align 1
@alloc_96abca9bcf0289be18b0174890500370 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Debug" }>, align 1
@alloc_98d1fdfdfa3e3c6a28fa90462ffc134e = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Division" }>, align 1
@alloc_70e890022e97a2e07df89c3273dce6d5 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"MappedPageTable" }>, align 1
@alloc_bf07de937f9dd1f553a71f394fd9dd05 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"page_table_walker" }>, align 1
@vtable.y = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr164drop_in_place$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h0b42f1d04b8288b2E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9c807ed2df3c81b8E" }>, align 8, !dbg !559
@alloc_7b2cc78064fe03c3405ca8a2529e3046 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"level_4_table" }>, align 1
@vtable.z = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr86drop_in_place$LT$$RF$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h69f8e7b864b1bbd8E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h36c331e9ac6be485E" }>, align 8, !dbg !577
@alloc_38e2335b87cc4a299f12c32e03854b05 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"PageTableWalker" }>, align 1
@alloc_dd40e5863eb869d932ee7b157e155ab8 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"page_table_frame_mapping" }>, align 1
@vtable.A = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr90drop_in_place$LT$$RF$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$17he8c3ab6dafc18627E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0c933de8499f0347E" }>, align 8, !dbg !593
@alloc_84ae1eb1df5c6189d150b58f2d584f50 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"MappedToHugePage" }>, align 1
@alloc_3ba9f8e95362044024541af4b4058bfe = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"NotMapped" }>, align 1
@alloc_4d43d5d7bf152c99f3bc8ea52b75e43d = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"FrameAllocationFailed" }>, align 1
@alloc_285daa4d0b1023762cfae8e4b10d7b44 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"OffsetPageTable" }>, align 1
@alloc_6c342f467cee9eb46aaa013cf1ccd49c = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"inner" }>, align 1
@vtable.B = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr168drop_in_place$LT$$RF$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h33127708b13bc4ccE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6387105086592d85E" }>, align 8, !dbg !602
@alloc_d412c2ec2cb2f769019259776819e198 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"PhysOffset" }>, align 1
@alloc_f9635e58a8c42009aa8ab4ff7e1c5ca8 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"offset" }>, align 1
@alloc_1e53ba104d58866e1181caf8b9b4ff0f = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"RecursivePageTable" }>, align 1
@alloc_48e50f37464ed1f26e22a292f2b34de7 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"p4" }>, align 1
@vtable.C = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr82drop_in_place$LT$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17hd2c4765f85d4547cE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6062483dd5ec6dc6E" }>, align 8, !dbg !615
@alloc_ac2844eb38dd880c45087eb2263984ec = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"recursive_index" }>, align 1
@vtable.D = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableIndex$GT$17hc7ab133f910979d2E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hbc86aacafafdb14dE" }>, align 8, !dbg !623
@alloc_c6ac8b74fec8dabeaf603ceb05cce202 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"NotActive" }>, align 1
@alloc_bf4db639885a360b75c94e25c1200b09 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"NotRecursive" }>, align 1
@alloc_e3e1c33a94341d12adc71a813cabc58a = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"InvalidFrameAddress" }>, align 1
@vtable.E = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..PhysAddr$GT$17hc4b0846396c1ea58E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb136fb8b6cdba603E" }>, align 8, !dbg !635
@alloc_805c84506a9de2c27b85e017759cf18e = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"Mapped" }>, align 1
@alloc_41c8c1c0eecfc69de30a9c2c27b916de = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"frame" }>, align 1
@vtable.F = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr68drop_in_place$LT$x86_64..structures..paging..mapper..MappedFrame$GT$17h2e7924dd680bc21fE", [16 x i8] c"\10\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN84_$LT$x86_64..structures..paging..mapper..MappedFrame$u20$as$u20$core..fmt..Debug$GT$3fmt17h58f3dc6d659c625dE" }>, align 8, !dbg !644
@vtable.G = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableFlags$GT$17h53ad606c2eec8701E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ba9e982986847ceE" }>, align 8, !dbg !707
@alloc_255a2bfa7c3628a36355234172e1c706 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Size1GiB" }>, align 1
@vtable.H = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$17h6a8b4c5f1cabce93E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd5f788d6d03ac36bE" }>, align 8, !dbg !716
@alloc_d408b2d4a318285f06540f038d8f9567 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Size2MiB" }>, align 1
@vtable.I = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$17h408be4634cf1a512E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha755f005f551b567E" }>, align 8, !dbg !725
@alloc_94657c504be2388292c096e8164cb1aa = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Size4KiB" }>, align 1
@vtable.J = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr69drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$GT$17h4b3e0adda19d22c6E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1ae904742803989aE" }>, align 8, !dbg !734
@alloc_566508f82726b088e9b31614fbd7f6c0 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"MapperFlushAll" }>, align 1
@alloc_70d0f5fb7518bbc6fd53a741e94dca51 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"PageNotMapped" }>, align 1
@alloc_2c85744c717760a85b03e5ba9dac3a74 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"ParentEntryHugePage" }>, align 1
@alloc_c4ed32d7a7d7b3c1aeb7ac2cbcf15a10 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"AddressNotAligned" }>, align 1
@alloc_bfd03b28f1eb0f1516855fd7f594e951 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"HugeFrame" }>, align 1
@alloc_46c8cf39a32c3e5dbefc978ba68743fb = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"FrameNotPresent" }>, align 1
@alloc_56ac6cc87769dce11ccb7c003db4b3c2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_2d04f34c49fd32469d9fb093fee56732, [16 x i8] c"r\00\00\00\00\00\00\00k\00\00\00\01\00\00\00" }>, align 8
@alloc_4a70e343dc779c31ae78142f428af841 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"USER_ACCESSIBLE" }>, align 1
@alloc_dafaffa2078a5eff3d59803b86ffd622 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"WRITE_THROUGH" }>, align 1
@alloc_df690a2a46b93ddfad910ba9bbe39b79 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"NO_CACHE" }>, align 1
@alloc_41a8ce9be0bffda31b3d408290af97da = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"DIRTY" }>, align 1
@alloc_54d135570180754451080559d9111855 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"HUGE_PAGE" }>, align 1
@alloc_f42e391d754b8bfb22f215449ac9bf70 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"GLOBAL" }>, align 1
@alloc_3ace88701dbfa5797defbe569bd66cce = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"BIT_9" }>, align 1
@alloc_ceacba38f9a100163241bf15528d8f0b = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_10" }>, align 1
@alloc_92edb757e61ffda4211bf210439c8bfe = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_11" }>, align 1
@alloc_5a7eac48c026860f717ab651c379a98d = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_52" }>, align 1
@alloc_eafdc2fc022de29bf3865126c27f395d = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_53" }>, align 1
@alloc_c96d9278b59346ccfdcb09ad903ad7ac = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_54" }>, align 1
@alloc_29b2c604ae79ad34fd4794fe8fe1e55d = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_55" }>, align 1
@alloc_9cfed65a90167f569ceede92e32ecd41 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_56" }>, align 1
@alloc_ef70afa07e97f03ea0d6b174f2b260dc = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_57" }>, align 1
@alloc_b5acc0dad1b60c33a9330540645b56db = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_58" }>, align 1
@alloc_6ac50574536ff49aa367f62b88c020ad = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_59" }>, align 1
@alloc_84a60f40cc665e993380e8869e013c65 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_60" }>, align 1
@alloc_c1ee36a2ca5655f338c32dfb0848c1c2 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_61" }>, align 1
@alloc_6c9c238293b27621b285d3f3f0315ab2 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_62" }>, align 1
@alloc_d6e90771ba36bcbd7a76cdf267ebff76 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"NO_EXECUTE" }>, align 1
@alloc_51c708f532f8bd3b460099dd591760ff = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PageTableIndex" }>, align 1
@alloc_a8ce44ce3845b24ba5dfeef8cfda2d65 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"PageOffset" }>, align 1
@alloc_c80e08efdaead885d3a45381e5cd20f1 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Four" }>, align 1
@alloc_460442126579dd15a4cc4f66a722a171 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Three" }>, align 1
@alloc_da1d77dfe6c47b0702ad778dd22ebff8 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Two" }>, align 1
@alloc_e813fda33c33e38665803c55f01a1a57 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"One" }>, align 1
@alloc_c3ff3729923fa9f9adaf5e6dbf23b2a9 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"privilege_stack_table" }>, align 1
@alloc_a8dbd27176c38bc9e64e411c4f427e55 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"interrupt_stack_table" }>, align 1
@alloc_2b146486e0c0afe34bcc1d3cb9dba7da = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_4" }>, align 1
@alloc_aef9fa4754c9b4fc5a7f6619d0497dbd = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"iomap_base" }>, align 1
@alloc_2b5f13e3e381e4ce480fe877b2654bbe = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc_3414e2c18412015dde61e756ef61d832, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_c3ff3729923fa9f9adaf5e6dbf23b2a9, [8 x i8] c"\15\00\00\00\00\00\00\00", ptr @alloc_44be7b20aa20a15519790e74fbecfd5b, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_a8dbd27176c38bc9e64e411c4f427e55, [8 x i8] c"\15\00\00\00\00\00\00\00", ptr @alloc_cb7ad6a655d3152aaf7e993a5a603133, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_2b146486e0c0afe34bcc1d3cb9dba7da, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc_aef9fa4754c9b4fc5a7f6619d0497dbd, [8 x i8] c"\0A\00\00\00\00\00\00\00" }>, align 8
@vtable.K = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr24drop_in_place$LT$u32$GT$17h36e3e03b2b29f44eE", [16 x i8] c"\04\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17h92cd584bc3c2809cE" }>, align 8, !dbg !743
@vtable.L = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$3$u5d$$GT$17h74545d1c55512c08E", [16 x i8] c"\18\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h22f1b4f4f4a63629E" }>, align 8, !dbg !751
@vtable.M = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$7$u5d$$GT$17h3a498f7c50cc983bE", [16 x i8] c"8\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h0b42d7febaaf9f42E" }>, align 8, !dbg !760
@alloc_e5e0822bae167f253a4cb2947d762ec0 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"TaskStateSegment" }>, align 1
@alloc_e935021b2c7ba681913f048554e1c5c1 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"DescriptorTablePointer" }>, align 1
@alloc_2024958bb37f15a1794a32079e00722f = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"limit" }>, align 1
@alloc_bd79480061b020810849620981049cb4 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"base" }>, align 1
@alloc_2b7001d9e7e041cffc3e8ea213d6350c = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring3" }>, align 1
@alloc_e85c31827ed554be766c198415c741b5 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring2" }>, align 1
@alloc_1f0cb997af4f3e81a37f09e897bba0b3 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring1" }>, align 1
@alloc_ed571738fca5c0da22b89e04bb9ebe9a = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring0" }>, align 1

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h2ca1559f8ac8ae9fE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, i64 %1, i64 %2, ptr align 8 %3) unnamed_addr #0 !dbg !850 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %1, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %2, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !922, metadata !DIExpression()), !dbg !927
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !928
  %e.0 = load i64, ptr %6, align 8, !dbg !928, !range !929, !noundef !25
  %7 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !928
  %e.1 = load i64, ptr %7, align 8, !dbg !928
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !928
  store i64 %e.0, ptr %8, align 8, !dbg !928
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !928
  store i64 %e.1, ptr %9, align 8, !dbg !928
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !923, metadata !DIExpression()), !dbg !930
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !931, metadata !DIExpression()), !dbg !940
  %11 = insertvalue { i64, i64 } poison, i64 %e.0, 0, !dbg !942
  %12 = insertvalue { i64, i64 } %11, i64 %e.1, 1, !dbg !942
  %_3.0 = extractvalue { i64, i64 } %12, 0, !dbg !943
  %_3.1 = extractvalue { i64, i64 } %12, 1, !dbg !943
  %13 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !944
  %14 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 0, !dbg !944
  store i64 %_3.0, ptr %14, align 8, !dbg !944
  %15 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 1, !dbg !944
  store i64 %_3.1, ptr %15, align 8, !dbg !944
  store i64 1, ptr %0, align 8, !dbg !944
  ret void, !dbg !945
}

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h49b2e551c72547eaE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %1, i64 %2, ptr align 8 %3) unnamed_addr #0 !dbg !946 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %1, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %2, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !976, metadata !DIExpression()), !dbg !980
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !981
  %e.0 = load i64, ptr %6, align 8, !dbg !981, !range !929, !noundef !25
  %7 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !981
  %e.1 = load i64, ptr %7, align 8, !dbg !981
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !981
  store i64 %e.0, ptr %8, align 8, !dbg !981
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !981
  store i64 %e.1, ptr %9, align 8, !dbg !981
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !977, metadata !DIExpression()), !dbg !982
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !931, metadata !DIExpression()), !dbg !983
  %11 = insertvalue { i64, i64 } poison, i64 %e.0, 0, !dbg !985
  %12 = insertvalue { i64, i64 } %11, i64 %e.1, 1, !dbg !985
  %_3.0 = extractvalue { i64, i64 } %12, 0, !dbg !986
  %_3.1 = extractvalue { i64, i64 } %12, 1, !dbg !986
  %13 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !987
  %14 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 0, !dbg !987
  store i64 %_3.0, ptr %14, align 8, !dbg !987
  %15 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 1, !dbg !987
  store i64 %_3.1, ptr %15, align 8, !dbg !987
  store i64 1, ptr %0, align 8, !dbg !987
  ret void, !dbg !988
}

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd280af6463ba3f63E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %1, i64 %2, ptr align 8 %3) unnamed_addr #0 !dbg !989 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %1, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %2, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !1019, metadata !DIExpression()), !dbg !1023
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !1024
  %e.0 = load i64, ptr %6, align 8, !dbg !1024, !range !929, !noundef !25
  %7 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !1024
  %e.1 = load i64, ptr %7, align 8, !dbg !1024
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !1024
  store i64 %e.0, ptr %8, align 8, !dbg !1024
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !1024
  store i64 %e.1, ptr %9, align 8, !dbg !1024
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !1020, metadata !DIExpression()), !dbg !1025
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !931, metadata !DIExpression()), !dbg !1026
  %11 = insertvalue { i64, i64 } poison, i64 %e.0, 0, !dbg !1028
  %12 = insertvalue { i64, i64 } %11, i64 %e.1, 1, !dbg !1028
  %_3.0 = extractvalue { i64, i64 } %12, 0, !dbg !1029
  %_3.1 = extractvalue { i64, i64 } %12, 1, !dbg !1029
  %13 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !1030
  %14 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 0, !dbg !1030
  store i64 %_3.0, ptr %14, align 8, !dbg !1030
  %15 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 1, !dbg !1030
  store i64 %_3.1, ptr %15, align 8, !dbg !1030
  store i64 1, ptr %0, align 8, !dbg !1030
  ret void, !dbg !1031
}

; <bool as core::fmt::Debug>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c00b4762040bc4bE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1032 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1039, metadata !DIExpression()), !dbg !1041
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1040, metadata !DIExpression()), !dbg !1042
; call <bool as core::fmt::Display>::fmt
  %0 = call zeroext i1 @"_ZN43_$LT$bool$u20$as$u20$core..fmt..Display$GT$3fmt17h197926100ff98508E"(ptr align 1 %self, ptr align 8 %f) #8, !dbg !1043
  ret i1 %0, !dbg !1044
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h098690ae1b4248faE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1045 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1056, metadata !DIExpression()), !dbg !1060
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1057, metadata !DIExpression()), !dbg !1061
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 0, !dbg !1062
  %_3.0 = load ptr, ptr %0, align 8, !dbg !1062, !nonnull !25, !align !1063, !noundef !25
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !1062
  %_3.1 = load i64, ptr %1, align 8, !dbg !1062, !noundef !25
; call <[T] as core::fmt::Debug>::fmt
  %2 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6f6116f4377ed0d4E"(ptr align 8 %_3.0, i64 %_3.1, ptr align 8 %f) #8, !dbg !1064
  ret i1 %2, !dbg !1065
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0c933de8499f0347E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1066 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1071, metadata !DIExpression()), !dbg !1075
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1072, metadata !DIExpression()), !dbg !1076
  %_3 = load ptr, ptr %self, align 8, !dbg !1077, !nonnull !25, !align !1063, !noundef !25
; call <x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN102_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17h4878cb4b0438b2eaE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1078
  ret i1 %0, !dbg !1079
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1ae904742803989aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1080 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1085, metadata !DIExpression()), !dbg !1089
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1086, metadata !DIExpression()), !dbg !1090
  %_3 = load ptr, ptr %self, align 8, !dbg !1091, !nonnull !25, !align !1063, !noundef !25
; call <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hdb48b27bb8ae2c00E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1092
  ret i1 %0, !dbg !1093
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h36c331e9ac6be485E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1094 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1099, metadata !DIExpression()), !dbg !1103
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1100, metadata !DIExpression()), !dbg !1104
  %_3 = load ptr, ptr %self, align 8, !dbg !1105, !nonnull !25, !align !1063, !noundef !25
; call <&mut T as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6062483dd5ec6dc6E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1106
  ret i1 %0, !dbg !1107
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3f2f2142b9a965faE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1108 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1113, metadata !DIExpression()), !dbg !1117
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1114, metadata !DIExpression()), !dbg !1118
  %_3 = load ptr, ptr %self, align 8, !dbg !1119, !nonnull !25, !align !1120, !noundef !25
; call core::array::<impl core::fmt::Debug for [T; N]>::fmt
  %0 = call zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h4cb20f58a5c7396eE"(ptr align 4 %_3, ptr align 8 %f) #8, !dbg !1121
  ret i1 %0, !dbg !1122
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h43b4e916d6c15fc5E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1123 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1128, metadata !DIExpression()), !dbg !1132
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1129, metadata !DIExpression()), !dbg !1133
  %_3 = load ptr, ptr %self, align 8, !dbg !1134, !nonnull !25, !align !1063, !noundef !25
; call <x86_64::addr::VirtAddr as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60c8cdda7c8214b5E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1135
  ret i1 %0, !dbg !1136
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h501dd85251b91bf0E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1137 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1142, metadata !DIExpression()), !dbg !1146
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1143, metadata !DIExpression()), !dbg !1147
  %_3 = load ptr, ptr %self, align 8, !dbg !1148, !nonnull !25, !align !1063, !noundef !25
; call <x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableEntry$u20$as$u20$core..fmt..Debug$GT$3fmt17hcfce431613780cc4E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1149
  ret i1 %0, !dbg !1150
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6387105086592d85E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1151 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1156, metadata !DIExpression()), !dbg !1160
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1157, metadata !DIExpression()), !dbg !1161
  %_3 = load ptr, ptr %self, align 8, !dbg !1162, !nonnull !25, !align !1063, !noundef !25
; call <x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hdcde5f909640da00E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1163
  ret i1 %0, !dbg !1164
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h75711132660b0c0bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1165 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1170, metadata !DIExpression()), !dbg !1174
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1171, metadata !DIExpression()), !dbg !1175
  %_3 = load ptr, ptr %self, align 8, !dbg !1176, !nonnull !25, !align !1120, !noundef !25
; call <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hdd80d805a5acbd17E"(ptr align 4 %_3, ptr align 8 %f) #8, !dbg !1177
  ret i1 %0, !dbg !1178
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h8951f1de809b794aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1179 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1189, metadata !DIExpression()), !dbg !1191
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1190, metadata !DIExpression()), !dbg !1192
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 0, !dbg !1193
  %_3.0 = load ptr, ptr %0, align 8, !dbg !1193, !nonnull !25, !align !1120, !noundef !25
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !1193
  %_3.1 = load i64, ptr %1, align 8, !dbg !1193, !noundef !25
; call <[T] as core::fmt::Debug>::fmt
  %2 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6e027a992d63037eE"(ptr align 4 %_3.0, i64 %_3.1, ptr align 8 %f) #8, !dbg !1194
  ret i1 %2, !dbg !1195
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ba9e982986847ceE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1196 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1201, metadata !DIExpression()), !dbg !1205
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1202, metadata !DIExpression()), !dbg !1206
  %_3 = load ptr, ptr %self, align 8, !dbg !1207, !nonnull !25, !align !1063, !noundef !25
; call <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hf6f75069956d99a0E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1208
  ret i1 %0, !dbg !1209
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha755f005f551b567E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1210 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1215, metadata !DIExpression()), !dbg !1219
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1216, metadata !DIExpression()), !dbg !1220
  %_3 = load ptr, ptr %self, align 8, !dbg !1221, !nonnull !25, !align !1063, !noundef !25
; call <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h75ba5d7323481f74E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1222
  ret i1 %0, !dbg !1223
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb136fb8b6cdba603E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1224 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1229, metadata !DIExpression()), !dbg !1233
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1230, metadata !DIExpression()), !dbg !1234
  %_3 = load ptr, ptr %self, align 8, !dbg !1235, !nonnull !25, !align !1063, !noundef !25
; call <x86_64::addr::PhysAddr as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hc30fc4c1dff3f12fE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1236
  ret i1 %0, !dbg !1237
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hbc86aacafafdb14dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1238 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1243, metadata !DIExpression()), !dbg !1247
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1244, metadata !DIExpression()), !dbg !1248
  %_3 = load ptr, ptr %self, align 8, !dbg !1249, !nonnull !25, !align !1250, !noundef !25
; call <x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableIndex$u20$as$u20$core..fmt..Debug$GT$3fmt17h89a7985d2fd5064dE"(ptr align 2 %_3, ptr align 8 %f) #8, !dbg !1251
  ret i1 %0, !dbg !1252
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd5f788d6d03ac36bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1253 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1258, metadata !DIExpression()), !dbg !1262
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1259, metadata !DIExpression()), !dbg !1263
  %_3 = load ptr, ptr %self, align 8, !dbg !1264, !nonnull !25, !align !1063, !noundef !25
; call <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha3277d1e5b140dceE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1265
  ret i1 %0, !dbg !1266
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd896c1a61058187bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1267 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1277, metadata !DIExpression()), !dbg !1279
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1278, metadata !DIExpression()), !dbg !1280
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 0, !dbg !1281
  %_3.0 = load ptr, ptr %0, align 8, !dbg !1281, !nonnull !25, !align !1063, !noundef !25
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !1281
  %_3.1 = load i64, ptr %1, align 8, !dbg !1281, !noundef !25
; call <[T] as core::fmt::Debug>::fmt
  %2 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a253a0b56290e90E"(ptr align 8 %_3.0, i64 %_3.1, ptr align 8 %f) #8, !dbg !1282
  ret i1 %2, !dbg !1283
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hfe825c4db9f8b0cdE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1284 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1289, metadata !DIExpression()), !dbg !1293
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1290, metadata !DIExpression()), !dbg !1294
  %_3 = load ptr, ptr %self, align 8, !dbg !1295, !nonnull !25, !align !1250, !noundef !25
; call <x86_64::instructions::tlb::Pcid as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN68_$LT$x86_64..instructions..tlb..Pcid$u20$as$u20$core..fmt..Debug$GT$3fmt17hac5e8d1e2f662ab1E"(ptr align 2 %_3, ptr align 8 %f) #8, !dbg !1296
  ret i1 %0, !dbg !1297
}

; <u16 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17h48417a45d4964cfbE"(ptr align 2 %self, i64 %0, i64 %1, ptr align 8 %2) unnamed_addr #0 !dbg !1298 {
start:
  %bits.dbg.spill = alloca i16, align 2
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1313, metadata !DIExpression()), !dbg !1321
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1314, metadata !DIExpression()), !dbg !1322
; call bit_field::to_regular_range
  %5 = call { i64, i64 } @_ZN9bit_field16to_regular_range17h22d0b86edc71ec6fE(ptr align 8 %range, i64 16) #8, !dbg !1323
  %range.0 = extractvalue { i64, i64 } %5, 0, !dbg !1323
  %range.1 = extractvalue { i64, i64 } %5, 1, !dbg !1323
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1323
  store i64 %range.0, ptr %6, align 8, !dbg !1323
  %7 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1323
  store i64 %range.1, ptr %7, align 8, !dbg !1323
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1315, metadata !DIExpression()), !dbg !1324
  %_6 = icmp ult i64 %range.0, 16, !dbg !1325
  %_5 = xor i1 %_6, true, !dbg !1326
  br i1 %_5, label %bb2, label %bb3, !dbg !1326

bb3:                                              ; preds = %start
  %_10 = icmp ule i64 %range.1, 16, !dbg !1327
  %_9 = xor i1 %_10, true, !dbg !1328
  br i1 %_9, label %bb4, label %bb5, !dbg !1328

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 %2) #9, !dbg !1326
  unreachable, !dbg !1326

bb5:                                              ; preds = %bb3
  %_14 = icmp ult i64 %range.0, %range.1, !dbg !1329
  %_13 = xor i1 %_14, true, !dbg !1330
  br i1 %_13, label %bb6, label %bb7, !dbg !1330

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 %2) #9, !dbg !1328
  unreachable, !dbg !1328

bb7:                                              ; preds = %bb5
  %_20 = load i16, ptr %self, align 2, !dbg !1331, !noundef !25
  %_23.0 = sub i64 16, %range.1, !dbg !1332
  %_23.1 = icmp ult i64 16, %range.1, !dbg !1332
  %8 = call i1 @llvm.expect.i1(i1 %_23.1, i1 false), !dbg !1332
  br i1 %8, label %panic, label %bb8, !dbg !1332

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 %2) #9, !dbg !1330
  unreachable, !dbg !1330

bb8:                                              ; preds = %bb7
  %_24 = icmp ult i64 %_23.0, 16, !dbg !1331
  %9 = call i1 @llvm.expect.i1(i1 %_24, i1 true), !dbg !1331
  br i1 %9, label %bb9, label %panic1, !dbg !1331

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1332
  unreachable, !dbg !1332

bb9:                                              ; preds = %bb8
  %10 = trunc i64 %_23.0 to i16, !dbg !1331
  %11 = and i16 %10, 15, !dbg !1331
  %_19 = shl i16 %_20, %11, !dbg !1331
  %_27.0 = sub i64 16, %range.1, !dbg !1333
  %_27.1 = icmp ult i64 16, %range.1, !dbg !1333
  %12 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1333
  br i1 %12, label %panic2, label %bb10, !dbg !1333

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.1, i64 35, ptr align 8 %2) #9, !dbg !1331
  unreachable, !dbg !1331

bb10:                                             ; preds = %bb9
  %_28 = icmp ult i64 %_27.0, 16, !dbg !1331
  %13 = call i1 @llvm.expect.i1(i1 %_28, i1 true), !dbg !1331
  br i1 %13, label %bb11, label %panic3, !dbg !1331

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1333
  unreachable, !dbg !1333

bb11:                                             ; preds = %bb10
  %14 = trunc i64 %_27.0 to i16, !dbg !1331
  %15 = and i16 %14, 15, !dbg !1331
  %bits = lshr i16 %_19, %15, !dbg !1331
  store i16 %bits, ptr %bits.dbg.spill, align 2, !dbg !1331
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !1317, metadata !DIExpression()), !dbg !1334
  %_30 = icmp ult i64 %range.0, 16, !dbg !1335
  %16 = call i1 @llvm.expect.i1(i1 %_30, i1 true), !dbg !1335
  br i1 %16, label %bb12, label %panic4, !dbg !1335

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1331
  unreachable, !dbg !1331

bb12:                                             ; preds = %bb11
  %17 = trunc i64 %range.0 to i16, !dbg !1335
  %18 = and i16 %17, 15, !dbg !1335
  %19 = lshr i16 %bits, %18, !dbg !1335
  ret i16 %19, !dbg !1336

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1335
  unreachable, !dbg !1335
}

; <u64 as bit_field::BitField>::get_bit
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17hff3660829660db68E"(ptr align 8 %self, i64 %bit, ptr align 8 %0) unnamed_addr #0 !dbg !1337 {
start:
  %bit.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1342, metadata !DIExpression()), !dbg !1344
  store i64 %bit, ptr %bit.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit.dbg.spill, metadata !1343, metadata !DIExpression()), !dbg !1345
  %_4 = icmp ult i64 %bit, 64, !dbg !1346
  %_3 = xor i1 %_4, true, !dbg !1347
  br i1 %_3, label %bb1, label %bb2, !dbg !1347

bb2:                                              ; preds = %start
  %_7 = load i64, ptr %self, align 8, !dbg !1348, !noundef !25
  %_9 = icmp ult i64 %bit, 64, !dbg !1349
  %1 = call i1 @llvm.expect.i1(i1 %_9, i1 true), !dbg !1349
  br i1 %1, label %bb3, label %panic, !dbg !1349

bb1:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @alloc_6923360c3161738641b3989c6181ce08, i64 40, ptr align 8 %0) #9, !dbg !1347
  unreachable, !dbg !1347

bb3:                                              ; preds = %bb2
  %2 = and i64 %bit, 63, !dbg !1349
  %_8 = shl i64 1, %2, !dbg !1349
  %_6 = and i64 %_7, %_8, !dbg !1350
  %3 = icmp ne i64 %_6, 0, !dbg !1350
  ret i1 %3, !dbg !1351

panic:                                            ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.1, i64 35, ptr align 8 %0) #9, !dbg !1349
  unreachable, !dbg !1349
}

; <u64 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hb9272ce87e566387E"(ptr align 8 %self, i64 %0, ptr align 8 %1) unnamed_addr #0 !dbg !1352 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca i64, align 8
  store i64 %0, ptr %range, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1359, metadata !DIExpression()), !dbg !1367
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1360, metadata !DIExpression()), !dbg !1368
; call bit_field::to_regular_range
  %2 = call { i64, i64 } @_ZN9bit_field16to_regular_range17h08a0248362904713E(ptr align 8 %range, i64 64) #8, !dbg !1369
  %range.0 = extractvalue { i64, i64 } %2, 0, !dbg !1369
  %range.1 = extractvalue { i64, i64 } %2, 1, !dbg !1369
  %3 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1369
  store i64 %range.0, ptr %3, align 8, !dbg !1369
  %4 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1369
  store i64 %range.1, ptr %4, align 8, !dbg !1369
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1361, metadata !DIExpression()), !dbg !1370
  %_6 = icmp ult i64 %range.0, 64, !dbg !1371
  %_5 = xor i1 %_6, true, !dbg !1372
  br i1 %_5, label %bb2, label %bb3, !dbg !1372

bb3:                                              ; preds = %start
  %_10 = icmp ule i64 %range.1, 64, !dbg !1373
  %_9 = xor i1 %_10, true, !dbg !1374
  br i1 %_9, label %bb4, label %bb5, !dbg !1374

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 %1) #9, !dbg !1372
  unreachable, !dbg !1372

bb5:                                              ; preds = %bb3
  %_14 = icmp ult i64 %range.0, %range.1, !dbg !1375
  %_13 = xor i1 %_14, true, !dbg !1376
  br i1 %_13, label %bb6, label %bb7, !dbg !1376

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 %1) #9, !dbg !1374
  unreachable, !dbg !1374

bb7:                                              ; preds = %bb5
  %_20 = load i64, ptr %self, align 8, !dbg !1377, !noundef !25
  %_23.0 = sub i64 64, %range.1, !dbg !1378
  %_23.1 = icmp ult i64 64, %range.1, !dbg !1378
  %5 = call i1 @llvm.expect.i1(i1 %_23.1, i1 false), !dbg !1378
  br i1 %5, label %panic, label %bb8, !dbg !1378

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 %1) #9, !dbg !1376
  unreachable, !dbg !1376

bb8:                                              ; preds = %bb7
  %_24 = icmp ult i64 %_23.0, 64, !dbg !1377
  %6 = call i1 @llvm.expect.i1(i1 %_24, i1 true), !dbg !1377
  br i1 %6, label %bb9, label %panic1, !dbg !1377

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1378
  unreachable, !dbg !1378

bb9:                                              ; preds = %bb8
  %7 = and i64 %_23.0, 63, !dbg !1377
  %_19 = shl i64 %_20, %7, !dbg !1377
  %_27.0 = sub i64 64, %range.1, !dbg !1379
  %_27.1 = icmp ult i64 64, %range.1, !dbg !1379
  %8 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1379
  br i1 %8, label %panic2, label %bb10, !dbg !1379

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.1, i64 35, ptr align 8 %1) #9, !dbg !1377
  unreachable, !dbg !1377

bb10:                                             ; preds = %bb9
  %_28 = icmp ult i64 %_27.0, 64, !dbg !1377
  %9 = call i1 @llvm.expect.i1(i1 %_28, i1 true), !dbg !1377
  br i1 %9, label %bb11, label %panic3, !dbg !1377

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1379
  unreachable, !dbg !1379

bb11:                                             ; preds = %bb10
  %10 = and i64 %_27.0, 63, !dbg !1377
  %bits = lshr i64 %_19, %10, !dbg !1377
  store i64 %bits, ptr %bits.dbg.spill, align 8, !dbg !1377
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !1363, metadata !DIExpression()), !dbg !1380
  %_30 = icmp ult i64 %range.0, 64, !dbg !1381
  %11 = call i1 @llvm.expect.i1(i1 %_30, i1 true), !dbg !1381
  br i1 %11, label %bb12, label %panic4, !dbg !1381

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.2, i64 36, ptr align 8 %1) #9, !dbg !1377
  unreachable, !dbg !1377

bb12:                                             ; preds = %bb11
  %12 = and i64 %range.0, 63, !dbg !1381
  %13 = lshr i64 %bits, %12, !dbg !1381
  ret i64 %13, !dbg !1382

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.2, i64 36, ptr align 8 %1) #9, !dbg !1381
  unreachable, !dbg !1381
}

; <u64 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17he4f5670e12b12112E"(ptr align 8 %self, i64 %0, i64 %1, ptr align 8 %2) unnamed_addr #0 !dbg !1383 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1387, metadata !DIExpression()), !dbg !1393
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1388, metadata !DIExpression()), !dbg !1394
; call bit_field::to_regular_range
  %5 = call { i64, i64 } @_ZN9bit_field16to_regular_range17h22d0b86edc71ec6fE(ptr align 8 %range, i64 64) #8, !dbg !1395
  %range.0 = extractvalue { i64, i64 } %5, 0, !dbg !1395
  %range.1 = extractvalue { i64, i64 } %5, 1, !dbg !1395
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1395
  store i64 %range.0, ptr %6, align 8, !dbg !1395
  %7 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1395
  store i64 %range.1, ptr %7, align 8, !dbg !1395
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1389, metadata !DIExpression()), !dbg !1396
  %_6 = icmp ult i64 %range.0, 64, !dbg !1397
  %_5 = xor i1 %_6, true, !dbg !1398
  br i1 %_5, label %bb2, label %bb3, !dbg !1398

bb3:                                              ; preds = %start
  %_10 = icmp ule i64 %range.1, 64, !dbg !1399
  %_9 = xor i1 %_10, true, !dbg !1400
  br i1 %_9, label %bb4, label %bb5, !dbg !1400

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 %2) #9, !dbg !1398
  unreachable, !dbg !1398

bb5:                                              ; preds = %bb3
  %_14 = icmp ult i64 %range.0, %range.1, !dbg !1401
  %_13 = xor i1 %_14, true, !dbg !1402
  br i1 %_13, label %bb6, label %bb7, !dbg !1402

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 %2) #9, !dbg !1400
  unreachable, !dbg !1400

bb7:                                              ; preds = %bb5
  %_20 = load i64, ptr %self, align 8, !dbg !1403, !noundef !25
  %_23.0 = sub i64 64, %range.1, !dbg !1404
  %_23.1 = icmp ult i64 64, %range.1, !dbg !1404
  %8 = call i1 @llvm.expect.i1(i1 %_23.1, i1 false), !dbg !1404
  br i1 %8, label %panic, label %bb8, !dbg !1404

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 %2) #9, !dbg !1402
  unreachable, !dbg !1402

bb8:                                              ; preds = %bb7
  %_24 = icmp ult i64 %_23.0, 64, !dbg !1403
  %9 = call i1 @llvm.expect.i1(i1 %_24, i1 true), !dbg !1403
  br i1 %9, label %bb9, label %panic1, !dbg !1403

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1404
  unreachable, !dbg !1404

bb9:                                              ; preds = %bb8
  %10 = and i64 %_23.0, 63, !dbg !1403
  %_19 = shl i64 %_20, %10, !dbg !1403
  %_27.0 = sub i64 64, %range.1, !dbg !1405
  %_27.1 = icmp ult i64 64, %range.1, !dbg !1405
  %11 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1405
  br i1 %11, label %panic2, label %bb10, !dbg !1405

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.1, i64 35, ptr align 8 %2) #9, !dbg !1403
  unreachable, !dbg !1403

bb10:                                             ; preds = %bb9
  %_28 = icmp ult i64 %_27.0, 64, !dbg !1403
  %12 = call i1 @llvm.expect.i1(i1 %_28, i1 true), !dbg !1403
  br i1 %12, label %bb11, label %panic3, !dbg !1403

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1405
  unreachable, !dbg !1405

bb11:                                             ; preds = %bb10
  %13 = and i64 %_27.0, 63, !dbg !1403
  %bits = lshr i64 %_19, %13, !dbg !1403
  store i64 %bits, ptr %bits.dbg.spill, align 8, !dbg !1403
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !1391, metadata !DIExpression()), !dbg !1406
  %_30 = icmp ult i64 %range.0, 64, !dbg !1407
  %14 = call i1 @llvm.expect.i1(i1 %_30, i1 true), !dbg !1407
  br i1 %14, label %bb12, label %panic4, !dbg !1407

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1403
  unreachable, !dbg !1403

bb12:                                             ; preds = %bb11
  %15 = and i64 %range.0, 63, !dbg !1407
  %16 = lshr i64 %bits, %15, !dbg !1407
  ret i64 %16, !dbg !1408

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1407
  unreachable, !dbg !1407
}

; <u64 as bit_field::BitField>::set_bits
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hb125d6a58bfa12f9E"(ptr align 8 %self, i64 %0, i64 %value, ptr align 8 %1) unnamed_addr #0 !dbg !1409 {
start:
  %bitmask.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %value.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca i64, align 8
  store i64 %0, ptr %range, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1414, metadata !DIExpression()), !dbg !1421
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1415, metadata !DIExpression()), !dbg !1422
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !1416, metadata !DIExpression()), !dbg !1423
; call bit_field::to_regular_range
  %2 = call { i64, i64 } @_ZN9bit_field16to_regular_range17h08a0248362904713E(ptr align 8 %range, i64 64) #8, !dbg !1424
  %range.0 = extractvalue { i64, i64 } %2, 0, !dbg !1424
  %range.1 = extractvalue { i64, i64 } %2, 1, !dbg !1424
  %3 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1424
  store i64 %range.0, ptr %3, align 8, !dbg !1424
  %4 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1424
  store i64 %range.1, ptr %4, align 8, !dbg !1424
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1417, metadata !DIExpression()), !dbg !1425
  %_7 = icmp ult i64 %range.0, 64, !dbg !1426
  %_6 = xor i1 %_7, true, !dbg !1427
  br i1 %_6, label %bb2, label %bb3, !dbg !1427

bb3:                                              ; preds = %start
  %_11 = icmp ule i64 %range.1, 64, !dbg !1428
  %_10 = xor i1 %_11, true, !dbg !1429
  br i1 %_10, label %bb4, label %bb5, !dbg !1429

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 %1) #9, !dbg !1427
  unreachable, !dbg !1427

bb5:                                              ; preds = %bb3
  %_15 = icmp ult i64 %range.0, %range.1, !dbg !1430
  %_14 = xor i1 %_15, true, !dbg !1431
  br i1 %_14, label %bb6, label %bb7, !dbg !1431

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 %1) #9, !dbg !1429
  unreachable, !dbg !1429

bb7:                                              ; preds = %bb5
  %_27.0 = sub i64 %range.1, %range.0, !dbg !1432
  %_27.1 = icmp ult i64 %range.1, %range.0, !dbg !1432
  %5 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1432
  br i1 %5, label %panic, label %bb8, !dbg !1432

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 %1) #9, !dbg !1431
  unreachable, !dbg !1431

bb8:                                              ; preds = %bb7
  %_28.0 = sub i64 64, %_27.0, !dbg !1433
  %_28.1 = icmp ult i64 64, %_27.0, !dbg !1433
  %6 = call i1 @llvm.expect.i1(i1 %_28.1, i1 false), !dbg !1433
  br i1 %6, label %panic1, label %bb9, !dbg !1433

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1432
  unreachable, !dbg !1432

bb9:                                              ; preds = %bb8
  %_29 = icmp ult i64 %_28.0, 64, !dbg !1434
  %7 = call i1 @llvm.expect.i1(i1 %_29, i1 true), !dbg !1434
  br i1 %7, label %bb10, label %panic2, !dbg !1434

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1433
  unreachable, !dbg !1433

bb10:                                             ; preds = %bb9
  %8 = and i64 %_28.0, 63, !dbg !1434
  %_22 = shl i64 %value, %8, !dbg !1434
  %_34.0 = sub i64 %range.1, %range.0, !dbg !1435
  %_34.1 = icmp ult i64 %range.1, %range.0, !dbg !1435
  %9 = call i1 @llvm.expect.i1(i1 %_34.1, i1 false), !dbg !1435
  br i1 %9, label %panic3, label %bb11, !dbg !1435

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.1, i64 35, ptr align 8 %1) #9, !dbg !1434
  unreachable, !dbg !1434

bb11:                                             ; preds = %bb10
  %_35.0 = sub i64 64, %_34.0, !dbg !1436
  %_35.1 = icmp ult i64 64, %_34.0, !dbg !1436
  %10 = call i1 @llvm.expect.i1(i1 %_35.1, i1 false), !dbg !1436
  br i1 %10, label %panic4, label %bb12, !dbg !1436

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1435
  unreachable, !dbg !1435

bb12:                                             ; preds = %bb11
  %_36 = icmp ult i64 %_35.0, 64, !dbg !1434
  %11 = call i1 @llvm.expect.i1(i1 %_36, i1 true), !dbg !1434
  br i1 %11, label %bb13, label %panic5, !dbg !1434

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1436
  unreachable, !dbg !1436

bb13:                                             ; preds = %bb12
  %12 = and i64 %_35.0, 63, !dbg !1434
  %_21 = lshr i64 %_22, %12, !dbg !1434
  %_20 = icmp eq i64 %_21, %value, !dbg !1434
  %_19 = xor i1 %_20, true, !dbg !1437
  br i1 %_19, label %bb14, label %bb15, !dbg !1437

panic5:                                           ; preds = %bb12
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.2, i64 36, ptr align 8 %1) #9, !dbg !1434
  unreachable, !dbg !1434

bb15:                                             ; preds = %bb13
  %_46.0 = sub i64 64, %range.1, !dbg !1438
  %_46.1 = icmp ult i64 64, %range.1, !dbg !1438
  %13 = call i1 @llvm.expect.i1(i1 %_46.1, i1 false), !dbg !1438
  br i1 %13, label %panic6, label %bb16, !dbg !1438

bb14:                                             ; preds = %bb13
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @alloc_8500726b2f23ea792acf9a1d33d50d56, i64 33, ptr align 8 %1) #9, !dbg !1437
  unreachable, !dbg !1437

bb16:                                             ; preds = %bb15
  %_47 = icmp ult i64 %_46.0, 64, !dbg !1439
  %14 = call i1 @llvm.expect.i1(i1 %_47, i1 true), !dbg !1439
  br i1 %14, label %bb17, label %panic7, !dbg !1439

panic6:                                           ; preds = %bb15
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1438
  unreachable, !dbg !1438

bb17:                                             ; preds = %bb16
  %15 = and i64 %_46.0, 63, !dbg !1439
  %_42 = shl i64 -1, %15, !dbg !1439
  %_50.0 = sub i64 64, %range.1, !dbg !1440
  %_50.1 = icmp ult i64 64, %range.1, !dbg !1440
  %16 = call i1 @llvm.expect.i1(i1 %_50.1, i1 false), !dbg !1440
  br i1 %16, label %panic8, label %bb18, !dbg !1440

panic7:                                           ; preds = %bb16
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.1, i64 35, ptr align 8 %1) #9, !dbg !1439
  unreachable, !dbg !1439

bb18:                                             ; preds = %bb17
  %_51 = icmp ult i64 %_50.0, 64, !dbg !1439
  %17 = call i1 @llvm.expect.i1(i1 %_51, i1 true), !dbg !1439
  br i1 %17, label %bb19, label %panic9, !dbg !1439

panic8:                                           ; preds = %bb17
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.0, i64 33, ptr align 8 %1) #9, !dbg !1440
  unreachable, !dbg !1440

bb19:                                             ; preds = %bb18
  %18 = and i64 %_50.0, 63, !dbg !1439
  %_41 = lshr i64 %_42, %18, !dbg !1439
  %_53 = icmp ult i64 %range.0, 64, !dbg !1439
  %19 = call i1 @llvm.expect.i1(i1 %_53, i1 true), !dbg !1439
  br i1 %19, label %bb20, label %panic10, !dbg !1439

panic9:                                           ; preds = %bb18
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.2, i64 36, ptr align 8 %1) #9, !dbg !1439
  unreachable, !dbg !1439

bb20:                                             ; preds = %bb19
  %20 = and i64 %range.0, 63, !dbg !1439
  %_40 = lshr i64 %_41, %20, !dbg !1439
  %_55 = icmp ult i64 %range.0, 64, !dbg !1441
  %21 = call i1 @llvm.expect.i1(i1 %_55, i1 true), !dbg !1441
  br i1 %21, label %bb21, label %panic11, !dbg !1441

panic10:                                          ; preds = %bb19
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.2, i64 36, ptr align 8 %1) #9, !dbg !1439
  unreachable, !dbg !1439

bb21:                                             ; preds = %bb20
  %22 = and i64 %range.0, 63, !dbg !1441
  %_39 = shl i64 %_40, %22, !dbg !1441
  %bitmask = xor i64 %_39, -1, !dbg !1442
  store i64 %bitmask, ptr %bitmask.dbg.spill, align 8, !dbg !1442
  call void @llvm.dbg.declare(metadata ptr %bitmask.dbg.spill, metadata !1419, metadata !DIExpression()), !dbg !1443
  %_57 = load i64, ptr %self, align 8, !dbg !1444, !noundef !25
  %_56 = and i64 %_57, %bitmask, !dbg !1445
  %_60 = icmp ult i64 %range.0, 64, !dbg !1446
  %23 = call i1 @llvm.expect.i1(i1 %_60, i1 true), !dbg !1446
  br i1 %23, label %bb22, label %panic12, !dbg !1446

panic11:                                          ; preds = %bb20
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.1, i64 35, ptr align 8 %1) #9, !dbg !1441
  unreachable, !dbg !1441

bb22:                                             ; preds = %bb21
  %24 = and i64 %range.0, 63, !dbg !1446
  %_58 = shl i64 %value, %24, !dbg !1446
  %25 = or i64 %_56, %_58, !dbg !1447
  store i64 %25, ptr %self, align 8, !dbg !1447
  ret ptr %self, !dbg !1448

panic12:                                          ; preds = %bb21
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.1, i64 35, ptr align 8 %1) #9, !dbg !1446
  unreachable, !dbg !1446
}

; <u64 as bit_field::BitField>::set_bits
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he37129cf6158cf36E"(ptr align 8 %self, i64 %0, i64 %1, i64 %value, ptr align 8 %2) unnamed_addr #0 !dbg !1449 {
start:
  %bitmask.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %value.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1453, metadata !DIExpression()), !dbg !1460
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1454, metadata !DIExpression()), !dbg !1461
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !1455, metadata !DIExpression()), !dbg !1462
; call bit_field::to_regular_range
  %5 = call { i64, i64 } @_ZN9bit_field16to_regular_range17h22d0b86edc71ec6fE(ptr align 8 %range, i64 64) #8, !dbg !1463
  %range.0 = extractvalue { i64, i64 } %5, 0, !dbg !1463
  %range.1 = extractvalue { i64, i64 } %5, 1, !dbg !1463
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1463
  store i64 %range.0, ptr %6, align 8, !dbg !1463
  %7 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1463
  store i64 %range.1, ptr %7, align 8, !dbg !1463
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1456, metadata !DIExpression()), !dbg !1464
  %_7 = icmp ult i64 %range.0, 64, !dbg !1465
  %_6 = xor i1 %_7, true, !dbg !1466
  br i1 %_6, label %bb2, label %bb3, !dbg !1466

bb3:                                              ; preds = %start
  %_11 = icmp ule i64 %range.1, 64, !dbg !1467
  %_10 = xor i1 %_11, true, !dbg !1468
  br i1 %_10, label %bb4, label %bb5, !dbg !1468

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @alloc_43d3c3e34f8fc6589b4da1b1abdd7b57, i64 48, ptr align 8 %2) #9, !dbg !1466
  unreachable, !dbg !1466

bb5:                                              ; preds = %bb3
  %_15 = icmp ult i64 %range.0, %range.1, !dbg !1469
  %_14 = xor i1 %_15, true, !dbg !1470
  br i1 %_14, label %bb6, label %bb7, !dbg !1470

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @alloc_d3619c0864e1cd3a4478ebd6749a56b0, i64 47, ptr align 8 %2) #9, !dbg !1468
  unreachable, !dbg !1468

bb7:                                              ; preds = %bb5
  %_27.0 = sub i64 %range.1, %range.0, !dbg !1471
  %_27.1 = icmp ult i64 %range.1, %range.0, !dbg !1471
  %8 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1471
  br i1 %8, label %panic, label %bb8, !dbg !1471

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @alloc_fa3040d11952b12d3c67c30be76bc6a8, i64 41, ptr align 8 %2) #9, !dbg !1470
  unreachable, !dbg !1470

bb8:                                              ; preds = %bb7
  %_28.0 = sub i64 64, %_27.0, !dbg !1472
  %_28.1 = icmp ult i64 64, %_27.0, !dbg !1472
  %9 = call i1 @llvm.expect.i1(i1 %_28.1, i1 false), !dbg !1472
  br i1 %9, label %panic1, label %bb9, !dbg !1472

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1471
  unreachable, !dbg !1471

bb9:                                              ; preds = %bb8
  %_29 = icmp ult i64 %_28.0, 64, !dbg !1473
  %10 = call i1 @llvm.expect.i1(i1 %_29, i1 true), !dbg !1473
  br i1 %10, label %bb10, label %panic2, !dbg !1473

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1472
  unreachable, !dbg !1472

bb10:                                             ; preds = %bb9
  %11 = and i64 %_28.0, 63, !dbg !1473
  %_22 = shl i64 %value, %11, !dbg !1473
  %_34.0 = sub i64 %range.1, %range.0, !dbg !1474
  %_34.1 = icmp ult i64 %range.1, %range.0, !dbg !1474
  %12 = call i1 @llvm.expect.i1(i1 %_34.1, i1 false), !dbg !1474
  br i1 %12, label %panic3, label %bb11, !dbg !1474

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.1, i64 35, ptr align 8 %2) #9, !dbg !1473
  unreachable, !dbg !1473

bb11:                                             ; preds = %bb10
  %_35.0 = sub i64 64, %_34.0, !dbg !1475
  %_35.1 = icmp ult i64 64, %_34.0, !dbg !1475
  %13 = call i1 @llvm.expect.i1(i1 %_35.1, i1 false), !dbg !1475
  br i1 %13, label %panic4, label %bb12, !dbg !1475

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1474
  unreachable, !dbg !1474

bb12:                                             ; preds = %bb11
  %_36 = icmp ult i64 %_35.0, 64, !dbg !1473
  %14 = call i1 @llvm.expect.i1(i1 %_36, i1 true), !dbg !1473
  br i1 %14, label %bb13, label %panic5, !dbg !1473

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1475
  unreachable, !dbg !1475

bb13:                                             ; preds = %bb12
  %15 = and i64 %_35.0, 63, !dbg !1473
  %_21 = lshr i64 %_22, %15, !dbg !1473
  %_20 = icmp eq i64 %_21, %value, !dbg !1473
  %_19 = xor i1 %_20, true, !dbg !1476
  br i1 %_19, label %bb14, label %bb15, !dbg !1476

panic5:                                           ; preds = %bb12
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1473
  unreachable, !dbg !1473

bb15:                                             ; preds = %bb13
  %_46.0 = sub i64 64, %range.1, !dbg !1477
  %_46.1 = icmp ult i64 64, %range.1, !dbg !1477
  %16 = call i1 @llvm.expect.i1(i1 %_46.1, i1 false), !dbg !1477
  br i1 %16, label %panic6, label %bb16, !dbg !1477

bb14:                                             ; preds = %bb13
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @alloc_8500726b2f23ea792acf9a1d33d50d56, i64 33, ptr align 8 %2) #9, !dbg !1476
  unreachable, !dbg !1476

bb16:                                             ; preds = %bb15
  %_47 = icmp ult i64 %_46.0, 64, !dbg !1478
  %17 = call i1 @llvm.expect.i1(i1 %_47, i1 true), !dbg !1478
  br i1 %17, label %bb17, label %panic7, !dbg !1478

panic6:                                           ; preds = %bb15
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1477
  unreachable, !dbg !1477

bb17:                                             ; preds = %bb16
  %18 = and i64 %_46.0, 63, !dbg !1478
  %_42 = shl i64 -1, %18, !dbg !1478
  %_50.0 = sub i64 64, %range.1, !dbg !1479
  %_50.1 = icmp ult i64 64, %range.1, !dbg !1479
  %19 = call i1 @llvm.expect.i1(i1 %_50.1, i1 false), !dbg !1479
  br i1 %19, label %panic8, label %bb18, !dbg !1479

panic7:                                           ; preds = %bb16
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.1, i64 35, ptr align 8 %2) #9, !dbg !1478
  unreachable, !dbg !1478

bb18:                                             ; preds = %bb17
  %_51 = icmp ult i64 %_50.0, 64, !dbg !1478
  %20 = call i1 @llvm.expect.i1(i1 %_51, i1 true), !dbg !1478
  br i1 %20, label %bb19, label %panic9, !dbg !1478

panic8:                                           ; preds = %bb17
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.0, i64 33, ptr align 8 %2) #9, !dbg !1479
  unreachable, !dbg !1479

bb19:                                             ; preds = %bb18
  %21 = and i64 %_50.0, 63, !dbg !1478
  %_41 = lshr i64 %_42, %21, !dbg !1478
  %_53 = icmp ult i64 %range.0, 64, !dbg !1478
  %22 = call i1 @llvm.expect.i1(i1 %_53, i1 true), !dbg !1478
  br i1 %22, label %bb20, label %panic10, !dbg !1478

panic9:                                           ; preds = %bb18
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1478
  unreachable, !dbg !1478

bb20:                                             ; preds = %bb19
  %23 = and i64 %range.0, 63, !dbg !1478
  %_40 = lshr i64 %_41, %23, !dbg !1478
  %_55 = icmp ult i64 %range.0, 64, !dbg !1480
  %24 = call i1 @llvm.expect.i1(i1 %_55, i1 true), !dbg !1480
  br i1 %24, label %bb21, label %panic11, !dbg !1480

panic10:                                          ; preds = %bb19
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.2, i64 36, ptr align 8 %2) #9, !dbg !1478
  unreachable, !dbg !1478

bb21:                                             ; preds = %bb20
  %25 = and i64 %range.0, 63, !dbg !1480
  %_39 = shl i64 %_40, %25, !dbg !1480
  %bitmask = xor i64 %_39, -1, !dbg !1481
  store i64 %bitmask, ptr %bitmask.dbg.spill, align 8, !dbg !1481
  call void @llvm.dbg.declare(metadata ptr %bitmask.dbg.spill, metadata !1458, metadata !DIExpression()), !dbg !1482
  %_57 = load i64, ptr %self, align 8, !dbg !1483, !noundef !25
  %_56 = and i64 %_57, %bitmask, !dbg !1484
  %_60 = icmp ult i64 %range.0, 64, !dbg !1485
  %26 = call i1 @llvm.expect.i1(i1 %_60, i1 true), !dbg !1485
  br i1 %26, label %bb22, label %panic12, !dbg !1485

panic11:                                          ; preds = %bb20
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.1, i64 35, ptr align 8 %2) #9, !dbg !1480
  unreachable, !dbg !1480

bb22:                                             ; preds = %bb21
  %27 = and i64 %range.0, 63, !dbg !1485
  %_58 = shl i64 %value, %27, !dbg !1485
  %28 = or i64 %_56, %_58, !dbg !1486
  store i64 %28, ptr %self, align 8, !dbg !1486
  ret ptr %self, !dbg !1487

panic12:                                          ; preds = %bb21
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.1, i64 35, ptr align 8 %2) #9, !dbg !1485
  unreachable, !dbg !1485
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h0a8ed5434d14b8c4E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1488 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1498, metadata !DIExpression()), !dbg !1500
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1499, metadata !DIExpression()), !dbg !1501
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17hf1974179f011a722E(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1502
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hebdd67a619ccc80cE"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !1503
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1503
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1503
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hd34ca07a9c20e949E(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1502
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17h5bf6f3fccb162768E(ptr align 8 %_4) #8, !dbg !1502
  ret i1 %3, !dbg !1504
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a253a0b56290e90E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1505 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1509, metadata !DIExpression()), !dbg !1511
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1510, metadata !DIExpression()), !dbg !1512
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17hf1974179f011a722E(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1513
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hc4347a16adaa14f6E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !1514
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1514
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1514
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17h617b467ffb3d9559E(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1513
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17h5bf6f3fccb162768E(ptr align 8 %_4) #8, !dbg !1513
  ret i1 %3, !dbg !1515
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6e027a992d63037eE"(ptr align 4 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1516 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1520, metadata !DIExpression()), !dbg !1522
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1521, metadata !DIExpression()), !dbg !1523
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17hf1974179f011a722E(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1524
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hd0fb0e5b2138f4cdE"(ptr align 4 %self.0, i64 %self.1) #8, !dbg !1525
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1525
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1525
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17h58a4aaf22ee82983E(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1524
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17h5bf6f3fccb162768E(ptr align 8 %_4) #8, !dbg !1524
  ret i1 %3, !dbg !1526
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6f6116f4377ed0d4E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1527 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1531, metadata !DIExpression()), !dbg !1533
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1532, metadata !DIExpression()), !dbg !1534
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17hf1974179f011a722E(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1535
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h011283d726e99b8cE"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !1536
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1536
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1536
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hdf6b0134c5dcaefcE(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1535
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17h5bf6f3fccb162768E(ptr align 8 %_4) #8, !dbg !1535
  ret i1 %3, !dbg !1537
}

; core::fmt::rt::Count::Is
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @_ZN4core3fmt2rt5Count2Is17h1f3c0af428c779c0E(i64 %_1) unnamed_addr #0 !dbg !1538 {
start:
  %_1.dbg.spill = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1545, metadata !DIExpression()), !dbg !1546
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !1546
  store i64 %_1, ptr %1, align 8, !dbg !1546
  store i64 0, ptr %0, align 8, !dbg !1546
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !1546
  %3 = load i64, ptr %2, align 8, !dbg !1546, !range !929, !noundef !25
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !1546
  %5 = load i64, ptr %4, align 8, !dbg !1546
  %6 = insertvalue { i64, i64 } poison, i64 %3, 0, !dbg !1546
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !1546
  ret { i64, i64 } %7, !dbg !1546
}

; core::fmt::num::<impl core::fmt::Debug for u16>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17hf1b77ab37755590fE"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1547 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1554, metadata !DIExpression()), !dbg !1556
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1555, metadata !DIExpression()), !dbg !1557
; call core::fmt::Formatter::debug_lower_hex
  %_3 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h2595f6c4dce32c44E(ptr align 8 %f) #8, !dbg !1558
  br i1 %_3, label %bb2, label %bb3, !dbg !1558

bb3:                                              ; preds = %start
; call core::fmt::Formatter::debug_upper_hex
  %_5 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17hee7f03ecfe742ca0E(ptr align 8 %f) #8, !dbg !1559
  br i1 %_5, label %bb5, label %bb6, !dbg !1559

bb2:                                              ; preds = %start
; call core::fmt::num::<impl core::fmt::LowerHex for u16>::fmt
  %1 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17h9773a71a321a8182E"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !1560
  %2 = zext i1 %1 to i8, !dbg !1560
  store i8 %2, ptr %0, align 1, !dbg !1560
  br label %bb7, !dbg !1560

bb7:                                              ; preds = %bb6, %bb5, %bb2
  %3 = load i8, ptr %0, align 1, !dbg !1561, !range !1562, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !1561
  ret i1 %4, !dbg !1561

bb6:                                              ; preds = %bb3
; call core::fmt::num::imp::<impl core::fmt::Display for u16>::fmt
  %5 = call zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h7b15d66a3cc3c709E"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !1563
  %6 = zext i1 %5 to i8, !dbg !1563
  store i8 %6, ptr %0, align 1, !dbg !1563
  br label %bb7, !dbg !1563

bb5:                                              ; preds = %bb3
; call core::fmt::num::<impl core::fmt::UpperHex for u16>::fmt
  %7 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u16$GT$3fmt17h8ac041ba337521a8E"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !1564
  %8 = zext i1 %7 to i8, !dbg !1564
  store i8 %8, ptr %0, align 1, !dbg !1564
  br label %bb7, !dbg !1564
}

; core::fmt::num::<impl core::fmt::Debug for u32>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17h92cd584bc3c2809cE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1565 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1570, metadata !DIExpression()), !dbg !1572
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1571, metadata !DIExpression()), !dbg !1573
; call core::fmt::Formatter::debug_lower_hex
  %_3 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h2595f6c4dce32c44E(ptr align 8 %f) #8, !dbg !1574
  br i1 %_3, label %bb2, label %bb3, !dbg !1574

bb3:                                              ; preds = %start
; call core::fmt::Formatter::debug_upper_hex
  %_5 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17hee7f03ecfe742ca0E(ptr align 8 %f) #8, !dbg !1575
  br i1 %_5, label %bb5, label %bb6, !dbg !1575

bb2:                                              ; preds = %start
; call core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
  %1 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17hc21c0b8e5f1039baE"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !1576
  %2 = zext i1 %1 to i8, !dbg !1576
  store i8 %2, ptr %0, align 1, !dbg !1576
  br label %bb7, !dbg !1576

bb7:                                              ; preds = %bb6, %bb5, %bb2
  %3 = load i8, ptr %0, align 1, !dbg !1577, !range !1562, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !1577
  ret i1 %4, !dbg !1577

bb6:                                              ; preds = %bb3
; call core::fmt::num::imp::<impl core::fmt::Display for u32>::fmt
  %5 = call zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17h1ddadbd1dbe693e2E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !1578
  %6 = zext i1 %5 to i8, !dbg !1578
  store i8 %6, ptr %0, align 1, !dbg !1578
  br label %bb7, !dbg !1578

bb5:                                              ; preds = %bb3
; call core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
  %7 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17hdc2678856f438f94E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !1579
  %8 = zext i1 %7 to i8, !dbg !1579
  store i8 %8, ptr %0, align 1, !dbg !1579
  br label %bb7, !dbg !1579
}

; core::fmt::num::<impl core::fmt::Debug for u64>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17h484df00c7c740075E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1580 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1585, metadata !DIExpression()), !dbg !1587
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1586, metadata !DIExpression()), !dbg !1588
; call core::fmt::Formatter::debug_lower_hex
  %_3 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h2595f6c4dce32c44E(ptr align 8 %f) #8, !dbg !1589
  br i1 %_3, label %bb2, label %bb3, !dbg !1589

bb3:                                              ; preds = %start
; call core::fmt::Formatter::debug_upper_hex
  %_5 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17hee7f03ecfe742ca0E(ptr align 8 %f) #8, !dbg !1590
  br i1 %_5, label %bb5, label %bb6, !dbg !1590

bb2:                                              ; preds = %start
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %1 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !1591
  %2 = zext i1 %1 to i8, !dbg !1591
  store i8 %2, ptr %0, align 1, !dbg !1591
  br label %bb7, !dbg !1591

bb7:                                              ; preds = %bb6, %bb5, %bb2
  %3 = load i8, ptr %0, align 1, !dbg !1592, !range !1562, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !1592
  ret i1 %4, !dbg !1592

bb6:                                              ; preds = %bb3
; call core::fmt::num::imp::<impl core::fmt::Display for u64>::fmt
  %5 = call zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h2966e4c84c59f7b0E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !1593
  %6 = zext i1 %5 to i8, !dbg !1593
  store i8 %6, ptr %0, align 1, !dbg !1593
  br label %bb7, !dbg !1593

bb5:                                              ; preds = %bb3
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %7 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h01ea4226b9b87a2fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !1594
  %8 = zext i1 %7 to i8, !dbg !1594
  store i8 %8, ptr %0, align 1, !dbg !1594
  br label %bb7, !dbg !1594
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17h58a4aaf22ee82983E(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1595 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1626, metadata !DIExpression()), !dbg !1635
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1627, metadata !DIExpression()), !dbg !1636
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1628, metadata !DIExpression()), !dbg !1637
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1630, metadata !DIExpression()), !dbg !1638
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h8b0ad42e282bd65dE"(ptr %entries.0, ptr %entries.1) #8, !dbg !1639
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1639
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1639
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1639
  store ptr %_3.0, ptr %3, align 8, !dbg !1639
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1639
  store ptr %_3.1, ptr %4, align 8, !dbg !1639
  br label %bb2, !dbg !1640

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 4 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd3f0b9538daa0a09E"(ptr align 8 %iter) #8, !dbg !1637
  store ptr %5, ptr %_5, align 8, !dbg !1637
  %6 = load ptr, ptr %_5, align 8, !dbg !1637, !noundef !25
  %7 = ptrtoint ptr %6 to i64, !dbg !1637
  %8 = icmp eq i64 %7, 0, !dbg !1637
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1637
  %9 = icmp eq i64 %_7, 0, !dbg !1637
  br i1 %9, label %bb6, label %bb4, !dbg !1637

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1641

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1642, !nonnull !25, !align !1120, !noundef !25
  store ptr %10, ptr %entry, align 8, !dbg !1642
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17hcf060530d5828f51E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.3) #8, !dbg !1643
  br label %bb2, !dbg !1644

bb5:                                              ; No predecessors!
  unreachable, !dbg !1637
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17h617b467ffb3d9559E(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1645 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1661, metadata !DIExpression()), !dbg !1670
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1662, metadata !DIExpression()), !dbg !1671
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1663, metadata !DIExpression()), !dbg !1672
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1665, metadata !DIExpression()), !dbg !1673
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h8944857563a89417E"(ptr %entries.0, ptr %entries.1) #8, !dbg !1674
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1674
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1674
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1674
  store ptr %_3.0, ptr %3, align 8, !dbg !1674
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1674
  store ptr %_3.1, ptr %4, align 8, !dbg !1674
  br label %bb2, !dbg !1675

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hf7d9f47bca11c936E"(ptr align 8 %iter) #8, !dbg !1672
  store ptr %5, ptr %_5, align 8, !dbg !1672
  %6 = load ptr, ptr %_5, align 8, !dbg !1672, !noundef !25
  %7 = ptrtoint ptr %6 to i64, !dbg !1672
  %8 = icmp eq i64 %7, 0, !dbg !1672
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1672
  %9 = icmp eq i64 %_7, 0, !dbg !1672
  br i1 %9, label %bb6, label %bb4, !dbg !1672

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1676

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1677, !nonnull !25, !align !1063, !noundef !25
  store ptr %10, ptr %entry, align 8, !dbg !1677
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17hcf060530d5828f51E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.4) #8, !dbg !1678
  br label %bb2, !dbg !1679

bb5:                                              ; No predecessors!
  unreachable, !dbg !1672
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hd34ca07a9c20e949E(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1680 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1696, metadata !DIExpression()), !dbg !1705
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1697, metadata !DIExpression()), !dbg !1706
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1698, metadata !DIExpression()), !dbg !1707
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1700, metadata !DIExpression()), !dbg !1708
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hca3795e94cedd337E"(ptr %entries.0, ptr %entries.1) #8, !dbg !1709
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1709
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1709
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1709
  store ptr %_3.0, ptr %3, align 8, !dbg !1709
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1709
  store ptr %_3.1, ptr %4, align 8, !dbg !1709
  br label %bb2, !dbg !1710

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h112a4ec2674038e6E"(ptr align 8 %iter) #8, !dbg !1707
  store ptr %5, ptr %_5, align 8, !dbg !1707
  %6 = load ptr, ptr %_5, align 8, !dbg !1707, !noundef !25
  %7 = ptrtoint ptr %6 to i64, !dbg !1707
  %8 = icmp eq i64 %7, 0, !dbg !1707
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1707
  %9 = icmp eq i64 %_7, 0, !dbg !1707
  br i1 %9, label %bb6, label %bb4, !dbg !1707

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1711

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1712, !nonnull !25, !align !1063, !noundef !25
  store ptr %10, ptr %entry, align 8, !dbg !1712
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17hcf060530d5828f51E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.5) #8, !dbg !1713
  br label %bb2, !dbg !1714

bb5:                                              ; No predecessors!
  unreachable, !dbg !1707
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hdf6b0134c5dcaefcE(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1715 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1731, metadata !DIExpression()), !dbg !1740
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1732, metadata !DIExpression()), !dbg !1741
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1733, metadata !DIExpression()), !dbg !1742
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1735, metadata !DIExpression()), !dbg !1743
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hb8accc7a6b01aa78E"(ptr %entries.0, ptr %entries.1) #8, !dbg !1744
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1744
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1744
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1744
  store ptr %_3.0, ptr %3, align 8, !dbg !1744
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1744
  store ptr %_3.1, ptr %4, align 8, !dbg !1744
  br label %bb2, !dbg !1745

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h9eff74bbc45d0090E"(ptr align 8 %iter) #8, !dbg !1742
  store ptr %5, ptr %_5, align 8, !dbg !1742
  %6 = load ptr, ptr %_5, align 8, !dbg !1742, !noundef !25
  %7 = ptrtoint ptr %6 to i64, !dbg !1742
  %8 = icmp eq i64 %7, 0, !dbg !1742
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1742
  %9 = icmp eq i64 %_7, 0, !dbg !1742
  br i1 %9, label %bb6, label %bb4, !dbg !1742

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1746

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1747, !nonnull !25, !align !1063, !noundef !25
  store ptr %10, ptr %entry, align 8, !dbg !1747
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17hcf060530d5828f51E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.6) #8, !dbg !1748
  br label %bb2, !dbg !1749

bb5:                                              ; No predecessors!
  unreachable, !dbg !1742
}

; core::fmt::Arguments::new_v1_formatted
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN4core3fmt9Arguments16new_v1_formatted17hd767e41811a81507E(ptr sret(%"core::fmt::Arguments<'_>") %0, ptr align 8 %pieces.0, i64 %pieces.1, ptr align 8 %args.0, i64 %args.1, ptr align 8 %fmt.0, i64 %fmt.1) unnamed_addr #0 !dbg !1750 {
start:
  %_4.dbg.spill = alloca %"core::fmt::rt::UnsafeArg", align 1
  %fmt.dbg.spill = alloca { ptr, i64 }, align 8
  %args.dbg.spill = alloca { ptr, i64 }, align 8
  %pieces.dbg.spill = alloca { ptr, i64 }, align 8
  %_5 = alloca { ptr, i64 }, align 8
  %_unsafe_arg.dbg.spill = alloca %"core::fmt::rt::UnsafeArg", align 1
  call void @llvm.dbg.declare(metadata ptr %_unsafe_arg.dbg.spill, metadata !1760, metadata !DIExpression()), !dbg !1762
  %1 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 0, !dbg !1762
  store ptr %pieces.0, ptr %1, align 8, !dbg !1762
  %2 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 1, !dbg !1762
  store i64 %pieces.1, ptr %2, align 8, !dbg !1762
  call void @llvm.dbg.declare(metadata ptr %pieces.dbg.spill, metadata !1757, metadata !DIExpression()), !dbg !1763
  %3 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 0, !dbg !1762
  store ptr %args.0, ptr %3, align 8, !dbg !1762
  %4 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 1, !dbg !1762
  store i64 %args.1, ptr %4, align 8, !dbg !1762
  call void @llvm.dbg.declare(metadata ptr %args.dbg.spill, metadata !1758, metadata !DIExpression()), !dbg !1764
  %5 = getelementptr inbounds { ptr, i64 }, ptr %fmt.dbg.spill, i32 0, i32 0, !dbg !1762
  store ptr %fmt.0, ptr %5, align 8, !dbg !1762
  %6 = getelementptr inbounds { ptr, i64 }, ptr %fmt.dbg.spill, i32 0, i32 1, !dbg !1762
  store i64 %fmt.1, ptr %6, align 8, !dbg !1762
  call void @llvm.dbg.declare(metadata ptr %fmt.dbg.spill, metadata !1759, metadata !DIExpression()), !dbg !1765
  call void @llvm.dbg.declare(metadata ptr %_4.dbg.spill, metadata !1761, metadata !DIExpression()), !dbg !1762
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 0, !dbg !1766
  store ptr %fmt.0, ptr %7, align 8, !dbg !1766
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 1, !dbg !1766
  store i64 %fmt.1, ptr %8, align 8, !dbg !1766
  %9 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !1767
  store ptr %pieces.0, ptr %9, align 8, !dbg !1767
  %10 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !1767
  store i64 %pieces.1, ptr %10, align 8, !dbg !1767
  %11 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 0, !dbg !1767
  %12 = load ptr, ptr %11, align 8, !dbg !1767, !align !1063, !noundef !25
  %13 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 1, !dbg !1767
  %14 = load i64, ptr %13, align 8, !dbg !1767
  %15 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 2, !dbg !1767
  %16 = getelementptr inbounds { ptr, i64 }, ptr %15, i32 0, i32 0, !dbg !1767
  store ptr %12, ptr %16, align 8, !dbg !1767
  %17 = getelementptr inbounds { ptr, i64 }, ptr %15, i32 0, i32 1, !dbg !1767
  store i64 %14, ptr %17, align 8, !dbg !1767
  %18 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 1, !dbg !1767
  %19 = getelementptr inbounds { ptr, i64 }, ptr %18, i32 0, i32 0, !dbg !1767
  store ptr %args.0, ptr %19, align 8, !dbg !1767
  %20 = getelementptr inbounds { ptr, i64 }, ptr %18, i32 0, i32 1, !dbg !1767
  store i64 %args.1, ptr %20, align 8, !dbg !1767
  ret void, !dbg !1768
}

; core::fmt::Arguments::new_v1
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN4core3fmt9Arguments6new_v117hed4dc3a9bba83716E(ptr sret(%"core::fmt::Arguments<'_>") %0, ptr align 8 %pieces.0, i64 %pieces.1, ptr align 8 %args.0, i64 %args.1) unnamed_addr #0 !dbg !1769 {
start:
  %args.dbg.spill = alloca { ptr, i64 }, align 8
  %pieces.dbg.spill = alloca { ptr, i64 }, align 8
  %_15 = alloca { ptr, i64 }, align 8
  %_13 = alloca %"core::fmt::Arguments<'_>", align 8
  %_3 = alloca i8, align 1
  %1 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 0
  store ptr %pieces.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 1
  store i64 %pieces.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %pieces.dbg.spill, metadata !1773, metadata !DIExpression()), !dbg !1775
  %3 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 0
  store ptr %args.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 1
  store i64 %args.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %args.dbg.spill, metadata !1774, metadata !DIExpression()), !dbg !1776
  %_4 = icmp ult i64 %pieces.1, %args.1, !dbg !1777
  br i1 %_4, label %bb1, label %bb2, !dbg !1777

bb2:                                              ; preds = %start
  %5 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %args.1, i64 1), !dbg !1778
  %_11.0 = extractvalue { i64, i1 } %5, 0, !dbg !1778
  %_11.1 = extractvalue { i64, i1 } %5, 1, !dbg !1778
  %6 = call i1 @llvm.expect.i1(i1 %_11.1, i1 false), !dbg !1778
  br i1 %6, label %panic, label %bb4, !dbg !1778

bb1:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !1777
  br label %bb3, !dbg !1777

bb3:                                              ; preds = %bb4, %bb1
  %7 = load i8, ptr %_3, align 1, !dbg !1777, !range !1562, !noundef !25
  %8 = trunc i8 %7 to i1, !dbg !1777
  br i1 %8, label %bb5, label %bb7, !dbg !1777

bb4:                                              ; preds = %bb2
  %_7 = icmp ugt i64 %pieces.1, %_11.0, !dbg !1779
  %9 = zext i1 %_7 to i8, !dbg !1777
  store i8 %9, ptr %_3, align 1, !dbg !1777
  br label %bb3, !dbg !1777

panic:                                            ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_6efc4ec71950c88bb18b2dcebbe56926) #9, !dbg !1778
  unreachable, !dbg !1778

bb7:                                              ; preds = %bb3
  store ptr null, ptr %_15, align 8, !dbg !1780
  %10 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !1781
  store ptr %pieces.0, ptr %10, align 8, !dbg !1781
  %11 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !1781
  store i64 %pieces.1, ptr %11, align 8, !dbg !1781
  %12 = getelementptr inbounds { ptr, i64 }, ptr %_15, i32 0, i32 0, !dbg !1781
  %13 = load ptr, ptr %12, align 8, !dbg !1781, !align !1063, !noundef !25
  %14 = getelementptr inbounds { ptr, i64 }, ptr %_15, i32 0, i32 1, !dbg !1781
  %15 = load i64, ptr %14, align 8, !dbg !1781
  %16 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 2, !dbg !1781
  %17 = getelementptr inbounds { ptr, i64 }, ptr %16, i32 0, i32 0, !dbg !1781
  store ptr %13, ptr %17, align 8, !dbg !1781
  %18 = getelementptr inbounds { ptr, i64 }, ptr %16, i32 0, i32 1, !dbg !1781
  store i64 %15, ptr %18, align 8, !dbg !1781
  %19 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 1, !dbg !1781
  %20 = getelementptr inbounds { ptr, i64 }, ptr %19, i32 0, i32 0, !dbg !1781
  store ptr %args.0, ptr %20, align 8, !dbg !1781
  %21 = getelementptr inbounds { ptr, i64 }, ptr %19, i32 0, i32 1, !dbg !1781
  store i64 %args.1, ptr %21, align 8, !dbg !1781
  ret void, !dbg !1782

bb5:                                              ; preds = %bb3
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17h708fe4ccf54ef1d3E(ptr sret(%"core::fmt::Arguments<'_>") %_13, ptr align 8 @alloc_560206a49c61adca6f3f0639a12632eb, i64 1) #8, !dbg !1783
; call core::panicking::panic_fmt
  call void @_ZN4core9panicking9panic_fmt17hdd6269d09ded55c6E(ptr %_13, ptr align 8 @alloc_d3149a254d0e3dec02e2738403904da6) #9, !dbg !1783
  unreachable, !dbg !1783
}

; core::fmt::Arguments::new_const
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN4core3fmt9Arguments9new_const17h708fe4ccf54ef1d3E(ptr sret(%"core::fmt::Arguments<'_>") %0, ptr align 8 %pieces.0, i64 %pieces.1) unnamed_addr #0 !dbg !1784 {
start:
  %pieces.dbg.spill = alloca { ptr, i64 }, align 8
  %_7 = alloca { ptr, i64 }, align 8
  %_5 = alloca %"core::fmt::Arguments<'_>", align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 0
  store ptr %pieces.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 1
  store i64 %pieces.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %pieces.dbg.spill, metadata !1788, metadata !DIExpression()), !dbg !1789
  %_2 = icmp ugt i64 %pieces.1, 1, !dbg !1790
  br i1 %_2, label %bb1, label %bb3, !dbg !1790

bb3:                                              ; preds = %start
  store ptr null, ptr %_7, align 8, !dbg !1791
  %3 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !1792
  store ptr %pieces.0, ptr %3, align 8, !dbg !1792
  %4 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !1792
  store i64 %pieces.1, ptr %4, align 8, !dbg !1792
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_7, i32 0, i32 0, !dbg !1792
  %6 = load ptr, ptr %5, align 8, !dbg !1792, !align !1063, !noundef !25
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_7, i32 0, i32 1, !dbg !1792
  %8 = load i64, ptr %7, align 8, !dbg !1792
  %9 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 2, !dbg !1792
  %10 = getelementptr inbounds { ptr, i64 }, ptr %9, i32 0, i32 0, !dbg !1792
  store ptr %6, ptr %10, align 8, !dbg !1792
  %11 = getelementptr inbounds { ptr, i64 }, ptr %9, i32 0, i32 1, !dbg !1792
  store i64 %8, ptr %11, align 8, !dbg !1792
  %12 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 1, !dbg !1792
  %13 = getelementptr inbounds { ptr, i64 }, ptr %12, i32 0, i32 0, !dbg !1792
  store ptr @alloc_513570631223a12912d85da2bec3b15a, ptr %13, align 8, !dbg !1792
  %14 = getelementptr inbounds { ptr, i64 }, ptr %12, i32 0, i32 1, !dbg !1792
  store i64 0, ptr %14, align 8, !dbg !1792
  ret void, !dbg !1793

bb1:                                              ; preds = %start
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17h708fe4ccf54ef1d3E(ptr sret(%"core::fmt::Arguments<'_>") %_5, ptr align 8 @alloc_560206a49c61adca6f3f0639a12632eb, i64 1) #8, !dbg !1794
; call core::panicking::panic_fmt
  call void @_ZN4core9panicking9panic_fmt17hdd6269d09ded55c6E(ptr %_5, ptr align 8 @alloc_5eca5fde541bf3444e5a23d5419b88a4) #9, !dbg !1794
  unreachable, !dbg !1794
}

; core::num::<impl u64>::checked_add
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17h30d6b4a9e92f5b6eE"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !1795 {
start:
  %b.dbg.spill.i = alloca i8, align 1
  %a.dbg.spill.i = alloca i64, align 8
  %rhs.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %0 = alloca { i64, i8 }, align 8
  %1 = alloca i8, align 1
  %b.dbg.spill = alloca i8, align 1
  %a.dbg.spill = alloca i64, align 8
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %2 = alloca { i64, i64 }, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1813, metadata !DIExpression()), !dbg !1818
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !1814, metadata !DIExpression()), !dbg !1819
  store i64 %self, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !1820, metadata !DIExpression()), !dbg !1833
  store i64 %rhs, ptr %rhs.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill.i, metadata !1829, metadata !DIExpression()), !dbg !1835
  %3 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %rhs), !dbg !1836
  %_5.0.i = extractvalue { i64, i1 } %3, 0, !dbg !1836
  %_5.1.i = extractvalue { i64, i1 } %3, 1, !dbg !1836
  store i64 %_5.0.i, ptr %a.dbg.spill.i, align 8, !dbg !1837
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill.i, metadata !1830, metadata !DIExpression()), !dbg !1838
  %4 = zext i1 %_5.1.i to i8, !dbg !1839
  store i8 %4, ptr %b.dbg.spill.i, align 1, !dbg !1839
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill.i, metadata !1832, metadata !DIExpression()), !dbg !1840
  store i64 %_5.0.i, ptr %0, align 8, !dbg !1841
  %5 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1841
  %6 = zext i1 %_5.1.i to i8, !dbg !1841
  store i8 %6, ptr %5, align 8, !dbg !1841
  %7 = load i64, ptr %0, align 8, !dbg !1842, !noundef !25
  %8 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1842
  %9 = load i8, ptr %8, align 8, !dbg !1842, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !1842
  %11 = zext i1 %10 to i8, !dbg !1842
  %12 = insertvalue { i64, i8 } poison, i64 %7, 0, !dbg !1842
  %13 = insertvalue { i64, i8 } %12, i8 %11, 1, !dbg !1842
  %_5.0 = extractvalue { i64, i8 } %13, 0, !dbg !1843
  %14 = extractvalue { i64, i8 } %13, 1, !dbg !1843
  %_5.1 = trunc i8 %14 to i1, !dbg !1843
  store i64 %_5.0, ptr %a.dbg.spill, align 8, !dbg !1844
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill, metadata !1815, metadata !DIExpression()), !dbg !1845
  %15 = zext i1 %_5.1 to i8, !dbg !1846
  store i8 %15, ptr %b.dbg.spill, align 1, !dbg !1846
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill, metadata !1817, metadata !DIExpression()), !dbg !1847
  %16 = call i1 @llvm.expect.i1(i1 %_5.1, i1 false), !dbg !1848
  %17 = zext i1 %16 to i8, !dbg !1848
  store i8 %17, ptr %1, align 1, !dbg !1848
  %18 = load i8, ptr %1, align 1, !dbg !1848, !range !1562, !noundef !25
  %_6 = trunc i8 %18 to i1, !dbg !1848
  br i1 %_6, label %bb3, label %bb4, !dbg !1848

bb4:                                              ; preds = %start
  %19 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1849
  store i64 %_5.0, ptr %19, align 8, !dbg !1849
  store i64 1, ptr %2, align 8, !dbg !1849
  br label %bb5, !dbg !1850

bb3:                                              ; preds = %start
  store i64 0, ptr %2, align 8, !dbg !1851
  br label %bb5, !dbg !1850

bb5:                                              ; preds = %bb4, %bb3
  %20 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 0, !dbg !1852
  %21 = load i64, ptr %20, align 8, !dbg !1852, !range !1853, !noundef !25
  %22 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1852
  %23 = load i64, ptr %22, align 8, !dbg !1852
  %24 = insertvalue { i64, i64 } poison, i64 %21, 0, !dbg !1852
  %25 = insertvalue { i64, i64 } %24, i64 %23, 1, !dbg !1852
  ret { i64, i64 } %25, !dbg !1852
}

; core::num::<impl u64>::checked_sub
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h10143f04aa51fac7E"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !1854 {
start:
  %b.dbg.spill.i = alloca i8, align 1
  %a.dbg.spill.i = alloca i64, align 8
  %rhs.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %0 = alloca { i64, i8 }, align 8
  %1 = alloca i8, align 1
  %b.dbg.spill = alloca i8, align 1
  %a.dbg.spill = alloca i64, align 8
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %2 = alloca { i64, i64 }, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1856, metadata !DIExpression()), !dbg !1861
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !1857, metadata !DIExpression()), !dbg !1862
  store i64 %self, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !1863, metadata !DIExpression()), !dbg !1870
  store i64 %rhs, ptr %rhs.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill.i, metadata !1866, metadata !DIExpression()), !dbg !1872
  %_5.0.i = sub i64 %self, %rhs, !dbg !1873
  %_5.1.i = icmp ult i64 %self, %rhs, !dbg !1873
  store i64 %_5.0.i, ptr %a.dbg.spill.i, align 8, !dbg !1874
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill.i, metadata !1867, metadata !DIExpression()), !dbg !1875
  %3 = zext i1 %_5.1.i to i8, !dbg !1876
  store i8 %3, ptr %b.dbg.spill.i, align 1, !dbg !1876
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill.i, metadata !1869, metadata !DIExpression()), !dbg !1877
  store i64 %_5.0.i, ptr %0, align 8, !dbg !1878
  %4 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1878
  %5 = zext i1 %_5.1.i to i8, !dbg !1878
  store i8 %5, ptr %4, align 8, !dbg !1878
  %6 = load i64, ptr %0, align 8, !dbg !1879, !noundef !25
  %7 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1879
  %8 = load i8, ptr %7, align 8, !dbg !1879, !range !1562, !noundef !25
  %9 = trunc i8 %8 to i1, !dbg !1879
  %10 = zext i1 %9 to i8, !dbg !1879
  %11 = insertvalue { i64, i8 } poison, i64 %6, 0, !dbg !1879
  %12 = insertvalue { i64, i8 } %11, i8 %10, 1, !dbg !1879
  %_5.0 = extractvalue { i64, i8 } %12, 0, !dbg !1880
  %13 = extractvalue { i64, i8 } %12, 1, !dbg !1880
  %_5.1 = trunc i8 %13 to i1, !dbg !1880
  store i64 %_5.0, ptr %a.dbg.spill, align 8, !dbg !1881
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill, metadata !1858, metadata !DIExpression()), !dbg !1882
  %14 = zext i1 %_5.1 to i8, !dbg !1883
  store i8 %14, ptr %b.dbg.spill, align 1, !dbg !1883
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill, metadata !1860, metadata !DIExpression()), !dbg !1884
  %15 = call i1 @llvm.expect.i1(i1 %_5.1, i1 false), !dbg !1885
  %16 = zext i1 %15 to i8, !dbg !1885
  store i8 %16, ptr %1, align 1, !dbg !1885
  %17 = load i8, ptr %1, align 1, !dbg !1885, !range !1562, !noundef !25
  %_6 = trunc i8 %17 to i1, !dbg !1885
  br i1 %_6, label %bb3, label %bb4, !dbg !1885

bb4:                                              ; preds = %start
  %18 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1886
  store i64 %_5.0, ptr %18, align 8, !dbg !1886
  store i64 1, ptr %2, align 8, !dbg !1886
  br label %bb5, !dbg !1887

bb3:                                              ; preds = %start
  store i64 0, ptr %2, align 8, !dbg !1888
  br label %bb5, !dbg !1887

bb5:                                              ; preds = %bb4, %bb3
  %19 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 0, !dbg !1889
  %20 = load i64, ptr %19, align 8, !dbg !1889, !range !1853, !noundef !25
  %21 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1889
  %22 = load i64, ptr %21, align 8, !dbg !1889
  %23 = insertvalue { i64, i64 } poison, i64 %20, 0, !dbg !1889
  %24 = insertvalue { i64, i64 } %23, i64 %22, 1, !dbg !1889
  ret { i64, i64 } %24, !dbg !1889
}

; core::ptr::drop_in_place<<x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt::Hex>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17ha623ea8d959e0959E"(ptr %_1) unnamed_addr #0 !dbg !1890 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1896, metadata !DIExpression()), !dbg !1899
  ret void, !dbg !1899
}

; core::ptr::drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$17h6a8b4c5f1cabce93E"(ptr %_1) unnamed_addr #0 !dbg !1900 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1905, metadata !DIExpression()), !dbg !1908
  ret void, !dbg !1908
}

; core::ptr::drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$17h408be4634cf1a512E"(ptr %_1) unnamed_addr #0 !dbg !1909 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1914, metadata !DIExpression()), !dbg !1917
  ret void, !dbg !1917
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr152drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17h58a209862c0e5777E"(ptr %_1) unnamed_addr #0 !dbg !1918 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1923, metadata !DIExpression()), !dbg !1924
  ret void, !dbg !1924
}

; core::ptr::drop_in_place<&x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr156drop_in_place$LT$$RF$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17ha020541692658cd9E"(ptr %_1) unnamed_addr #0 !dbg !1925 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1930, metadata !DIExpression()), !dbg !1931
  ret void, !dbg !1931
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame,u64)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr158drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$GT$$GT$17hd5ae378c6fc6c672E"(ptr %_1) unnamed_addr #0 !dbg !1932 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1937, metadata !DIExpression()), !dbg !1940
  ret void, !dbg !1940
}

; core::ptr::drop_in_place<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr164drop_in_place$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h0b42f1d04b8288b2E"(ptr %_1) unnamed_addr #0 !dbg !1941 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1946, metadata !DIExpression()), !dbg !1949
  ret void, !dbg !1949
}

; core::ptr::drop_in_place<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr168drop_in_place$LT$$RF$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h33127708b13bc4ccE"(ptr %_1) unnamed_addr #0 !dbg !1950 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1955, metadata !DIExpression()), !dbg !1958
  ret void, !dbg !1958
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame) .> !>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr172drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h7626b50af5290e24E"(ptr %_1) unnamed_addr #0 !dbg !1959 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1964, metadata !DIExpression()), !dbg !1967
  ret void, !dbg !1967
}

; core::ptr::drop_in_place<[x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>; 8]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr173drop_in_place$LT$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$8$u5d$$GT$17hffc52aacb21b0ca4E"(ptr %_1) unnamed_addr #0 !dbg !1968 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1973, metadata !DIExpression()), !dbg !1976
  ret void, !dbg !1976
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame,u64) .> !>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr178drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h7ffc6b28b5dc13d2E"(ptr %_1) unnamed_addr #0 !dbg !1977 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1982, metadata !DIExpression()), !dbg !1985
  ret void, !dbg !1985
}

; core::ptr::drop_in_place<&[x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>; 224]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr179drop_in_place$LT$$RF$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$224$u5d$$GT$17h3221e2d0d430b287E"(ptr %_1) unnamed_addr #0 !dbg !1986 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1991, metadata !DIExpression()), !dbg !1994
  ret void, !dbg !1994
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame,x86_64::structures::idt::PageFaultErrorCode)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr198drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$x86_64..structures..idt..PageFaultErrorCode$RP$$GT$$GT$17ha9bb5c4dd951fcf9E"(ptr %_1) unnamed_addr #0 !dbg !1995 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2000, metadata !DIExpression()), !dbg !2003
  ret void, !dbg !2003
}

; core::ptr::drop_in_place<u16>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr24drop_in_place$LT$u16$GT$17h8eb9792ac83877bbE"(ptr %_1) unnamed_addr #0 !dbg !2004 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2009, metadata !DIExpression()), !dbg !2012
  ret void, !dbg !2012
}

; core::ptr::drop_in_place<u32>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr24drop_in_place$LT$u32$GT$17h36e3e03b2b29f44eE"(ptr %_1) unnamed_addr #0 !dbg !2013 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2018, metadata !DIExpression()), !dbg !2021
  ret void, !dbg !2021
}

; core::ptr::drop_in_place<u64>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr24drop_in_place$LT$u64$GT$17hbbf6ab2025dd175cE"(ptr %_1) unnamed_addr #0 !dbg !2022 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2027, metadata !DIExpression()), !dbg !2028
  ret void, !dbg !2028
}

; core::ptr::drop_in_place<bool>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr25drop_in_place$LT$bool$GT$17h739e1c80b4ceaacfE"(ptr %_1) unnamed_addr #0 !dbg !2029 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2034, metadata !DIExpression()), !dbg !2037
  ret void, !dbg !2037
}

; core::ptr::drop_in_place<&u16>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr28drop_in_place$LT$$RF$u16$GT$17h559f7a7c5ca89614E"(ptr %_1) unnamed_addr #0 !dbg !2038 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2043, metadata !DIExpression()), !dbg !2046
  ret void, !dbg !2046
}

; core::ptr::drop_in_place<&u32>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr28drop_in_place$LT$$RF$u32$GT$17h0051fe1d591b8b73E"(ptr %_1) unnamed_addr #0 !dbg !2047 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2052, metadata !DIExpression()), !dbg !2055
  ret void, !dbg !2055
}

; core::ptr::drop_in_place<&u64>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr28drop_in_place$LT$$RF$u64$GT$17he0ee7e055afc7eceE"(ptr %_1) unnamed_addr #0 !dbg !2056 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2061, metadata !DIExpression()), !dbg !2062
  ret void, !dbg !2062
}

; core::ptr::drop_in_place<&usize>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr30drop_in_place$LT$$RF$usize$GT$17hb5745a569234b8dcE"(ptr %_1) unnamed_addr #0 !dbg !2063 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2068, metadata !DIExpression()), !dbg !2071
  ret void, !dbg !2071
}

; core::ptr::drop_in_place<&()>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr33drop_in_place$LT$$RF$$LP$$RP$$GT$17h9c72d43f0267a8e7E"(ptr %_1) unnamed_addr #0 !dbg !2072 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2077, metadata !DIExpression()), !dbg !2080
  ret void, !dbg !2080
}

; core::ptr::drop_in_place<core::fmt::Arguments>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17h4b9284cd39dfcc1aE"(ptr %_1) unnamed_addr #0 !dbg !2081 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2086, metadata !DIExpression()), !dbg !2089
  ret void, !dbg !2089
}

; core::ptr::drop_in_place<x86_64::PrivilegeLevel>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17h825a0442f99299fdE"(ptr %_1) unnamed_addr #0 !dbg !2090 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2095, metadata !DIExpression()), !dbg !2098
  ret void, !dbg !2098
}

; core::ptr::drop_in_place<x86_64::addr::PhysAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17h53ebc6b49a759491E"(ptr %_1) unnamed_addr #0 !dbg !2099 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2104, metadata !DIExpression()), !dbg !2105
  ret void, !dbg !2105
}

; core::ptr::drop_in_place<x86_64::addr::VirtAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17h4bca2b3900863530E"(ptr %_1) unnamed_addr #0 !dbg !2106 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2111, metadata !DIExpression()), !dbg !2112
  ret void, !dbg !2112
}

; core::ptr::drop_in_place<[u64; 8]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr45drop_in_place$LT$$u5b$u64$u3b$$u20$8$u5d$$GT$17hb4a9c210e05aa45fE"(ptr %_1) unnamed_addr #0 !dbg !2113 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2118, metadata !DIExpression()), !dbg !2121
  ret void, !dbg !2121
}

; core::ptr::drop_in_place<&x86_64::addr::PhysAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..PhysAddr$GT$17hc4b0846396c1ea58E"(ptr %_1) unnamed_addr #0 !dbg !2122 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2127, metadata !DIExpression()), !dbg !2130
  ret void, !dbg !2130
}

; core::ptr::drop_in_place<&x86_64::addr::VirtAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..VirtAddr$GT$17hbeeddfb7383c1240E"(ptr %_1) unnamed_addr #0 !dbg !2131 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2136, metadata !DIExpression()), !dbg !2137
  ret void, !dbg !2137
}

; core::ptr::drop_in_place<x86_64::addr::VirtAddrNotValid>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17h98df55804ba5804fE"(ptr %_1) unnamed_addr #0 !dbg !2138 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2143, metadata !DIExpression()), !dbg !2146
  ret void, !dbg !2146
}

; core::ptr::drop_in_place<&x86_64::instructions::tlb::Pcid>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr56drop_in_place$LT$$RF$x86_64..instructions..tlb..Pcid$GT$17h7f7fe145dfb21595E"(ptr %_1) unnamed_addr #0 !dbg !2147 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2152, metadata !DIExpression()), !dbg !2155
  ret void, !dbg !2155
}

; core::ptr::drop_in_place<x86_64::structures::idt::EntryOptions>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr58drop_in_place$LT$x86_64..structures..idt..EntryOptions$GT$17h4c4306f1a4989a4eE"(ptr %_1) unnamed_addr #0 !dbg !2156 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2161, metadata !DIExpression()), !dbg !2164
  ret void, !dbg !2164
}

; core::ptr::drop_in_place<x86_64::structures::idt::DescriptorTable>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h88fc3b2eb2dd7337E"(ptr %_1) unnamed_addr #0 !dbg !2165 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2170, metadata !DIExpression()), !dbg !2173
  ret void, !dbg !2173
}

; core::ptr::drop_in_place<[x86_64::addr::VirtAddr; 3]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$3$u5d$$GT$17h74545d1c55512c08E"(ptr %_1) unnamed_addr #0 !dbg !2174 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2179, metadata !DIExpression()), !dbg !2182
  ret void, !dbg !2182
}

; core::ptr::drop_in_place<[x86_64::addr::VirtAddr; 7]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$7$u5d$$GT$17h3a498f7c50cc983bE"(ptr %_1) unnamed_addr #0 !dbg !2183 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2188, metadata !DIExpression()), !dbg !2191
  ret void, !dbg !2191
}

; core::ptr::drop_in_place<x86_64::structures::paging::mapper::MappedFrame>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr68drop_in_place$LT$x86_64..structures..paging..mapper..MappedFrame$GT$17h2e7924dd680bc21fE"(ptr %_1) unnamed_addr #0 !dbg !2192 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2197, metadata !DIExpression()), !dbg !2200
  ret void, !dbg !2200
}

; core::ptr::drop_in_place<&x86_64::structures::paging::frame::PhysFrame>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr69drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$GT$17h4b3e0adda19d22c6E"(ptr %_1) unnamed_addr #0 !dbg !2201 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2206, metadata !DIExpression()), !dbg !2209
  ret void, !dbg !2209
}

; core::ptr::drop_in_place<x86_64::structures::paging::page_table::PageTableFlags>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17h5e3004c053eb4fffE"(ptr %_1) unnamed_addr #0 !dbg !2210 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2215, metadata !DIExpression()), !dbg !2216
  ret void, !dbg !2216
}

; core::ptr::drop_in_place<&x86_64::structures::paging::page_table::PageTableEntry>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableEntry$GT$17hc80df13f0e43f908E"(ptr %_1) unnamed_addr #0 !dbg !2217 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2222, metadata !DIExpression()), !dbg !2223
  ret void, !dbg !2223
}

; core::ptr::drop_in_place<&x86_64::structures::paging::page_table::PageTableFlags>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableFlags$GT$17h53ad606c2eec8701E"(ptr %_1) unnamed_addr #0 !dbg !2224 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2229, metadata !DIExpression()), !dbg !2232
  ret void, !dbg !2232
}

; core::ptr::drop_in_place<&x86_64::structures::paging::page_table::PageTableIndex>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableIndex$GT$17hc7ab133f910979d2E"(ptr %_1) unnamed_addr #0 !dbg !2233 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2238, metadata !DIExpression()), !dbg !2241
  ret void, !dbg !2241
}

; core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17h2ecbe4fc59b5140dE"(ptr %ptr) unnamed_addr #0 !dbg !2242 {
start:
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2251, metadata !DIExpression()), !dbg !2252
  store ptr %ptr, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2253, metadata !DIExpression()), !dbg !2260
  store ptr %ptr, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !2262, metadata !DIExpression()), !dbg !2270
  %0 = ptrtoint ptr %ptr to i64, !dbg !2272
  %1 = icmp eq i64 %0, 0, !dbg !2273
  ret i1 %1, !dbg !2274
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h8cc31858c3b93f9cE"(ptr %self) unnamed_addr #0 !dbg !2275 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2279, metadata !DIExpression()), !dbg !2280
  store ptr %self, ptr %_2, align 8, !dbg !2281
  %0 = load ptr, ptr %_2, align 8, !dbg !2282, !noundef !25
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17h2ecbe4fc59b5140dE"(ptr %0) #8, !dbg !2282
  ret i1 %1, !dbg !2283
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hacad78640f51c113E"(ptr %self) unnamed_addr #0 !dbg !2284 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2289, metadata !DIExpression()), !dbg !2290
  store ptr %self, ptr %_2, align 8, !dbg !2291
  %0 = load ptr, ptr %_2, align 8, !dbg !2292, !noundef !25
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17h2ecbe4fc59b5140dE"(ptr %0) #8, !dbg !2292
  ret i1 %1, !dbg !2293
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hc09851b73c7e8f80E"(ptr %self) unnamed_addr #0 !dbg !2294 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2298, metadata !DIExpression()), !dbg !2299
  store ptr %self, ptr %_2, align 8, !dbg !2300
  %0 = load ptr, ptr %_2, align 8, !dbg !2301, !noundef !25
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17h2ecbe4fc59b5140dE"(ptr %0) #8, !dbg !2301
  ret i1 %1, !dbg !2302
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hcfdc54b74ac2d09eE"(ptr %self) unnamed_addr #0 !dbg !2303 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2307, metadata !DIExpression()), !dbg !2308
  store ptr %self, ptr %_2, align 8, !dbg !2309
  %0 = load ptr, ptr %_2, align 8, !dbg !2310, !noundef !25
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17h2ecbe4fc59b5140dE"(ptr %0) #8, !dbg !2310
  ret i1 %1, !dbg !2311
}

; core::ptr::drop_in_place<&mut x86_64::structures::paging::page_table::PageTable>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr82drop_in_place$LT$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17hd2c4765f85d4547cE"(ptr %_1) unnamed_addr #0 !dbg !2312 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2317, metadata !DIExpression()), !dbg !2318
  ret void, !dbg !2318
}

; core::ptr::drop_in_place<&&mut x86_64::structures::paging::page_table::PageTable>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr86drop_in_place$LT$$RF$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h69f8e7b864b1bbd8E"(ptr %_1) unnamed_addr #0 !dbg !2319 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2324, metadata !DIExpression()), !dbg !2327
  ret void, !dbg !2327
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17h03062a01e7081062E(ptr %data_address) unnamed_addr #0 !dbg !2328 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<structures::paging::page_table::PageTableEntry>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<structures::paging::page_table::PageTableEntry>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2334, metadata !DIExpression()), !dbg !2336
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2335, metadata !DIExpression()), !dbg !2337
  store ptr %data_address, ptr %_4, align 8, !dbg !2338
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2339
  %0 = load ptr, ptr %_3, align 8, !dbg !2339, !noundef !25
  ret ptr %0, !dbg !2340
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17h361d233557daa808E(ptr %data_address) unnamed_addr #0 !dbg !2341 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<u64>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<u64>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2345, metadata !DIExpression()), !dbg !2347
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2346, metadata !DIExpression()), !dbg !2348
  store ptr %data_address, ptr %_4, align 8, !dbg !2349
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2350
  %0 = load ptr, ptr %_3, align 8, !dbg !2350, !noundef !25
  ret ptr %0, !dbg !2351
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17h90d6f2a6621b660fE(ptr %data_address) unnamed_addr #0 !dbg !2352 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<addr::VirtAddr>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<addr::VirtAddr>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2356, metadata !DIExpression()), !dbg !2358
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2357, metadata !DIExpression()), !dbg !2359
  store ptr %data_address, ptr %_4, align 8, !dbg !2360
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2361
  %0 = load ptr, ptr %_3, align 8, !dbg !2361, !noundef !25
  ret ptr %0, !dbg !2362
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17ha5a9e2b510e7c00dE(ptr %data_address) unnamed_addr #0 !dbg !2363 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2367, metadata !DIExpression()), !dbg !2369
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2368, metadata !DIExpression()), !dbg !2370
  store ptr %data_address, ptr %_4, align 8, !dbg !2371
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2372
  %0 = load ptr, ptr %_3, align 8, !dbg !2372, !noundef !25
  ret ptr %0, !dbg !2373
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17h2a68041f7ba399b4E(ptr %ptr) unnamed_addr #0 !dbg !2374 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2378, metadata !DIExpression()), !dbg !2379
  store ptr %ptr, ptr %_2, align 8, !dbg !2380
  ret void, !dbg !2381
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17h6c8103682b70d1efE(ptr %ptr) unnamed_addr #0 !dbg !2382 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<addr::VirtAddr>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2386, metadata !DIExpression()), !dbg !2387
  store ptr %ptr, ptr %_2, align 8, !dbg !2388
  ret void, !dbg !2389
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17h9fff48faa48da47eE(ptr %ptr) unnamed_addr #0 !dbg !2390 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<structures::paging::page_table::PageTableEntry>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2394, metadata !DIExpression()), !dbg !2395
  store ptr %ptr, ptr %_2, align 8, !dbg !2396
  ret void, !dbg !2397
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17hb81e9163e8634f65E(ptr %ptr) unnamed_addr #0 !dbg !2398 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<u64>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2402, metadata !DIExpression()), !dbg !2403
  store ptr %ptr, ptr %_2, align 8, !dbg !2404
  ret void, !dbg !2405
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h1d5acb22b1f6fedaE"(ptr %ptr) unnamed_addr #0 !dbg !2406 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_4 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2411, metadata !DIExpression()), !dbg !2412
  br i1 true, label %bb1, label %bb2, !dbg !2413

bb2:                                              ; preds = %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17hf450a86321ecc6e8E.exit", %start
  store ptr %ptr, ptr %0, align 8, !dbg !2414
  %1 = load ptr, ptr %0, align 8, !dbg !2415, !nonnull !25, !noundef !25
  ret ptr %1, !dbg !2415

bb1:                                              ; preds = %start
  store ptr %ptr, ptr %_4, align 8, !dbg !2413
  %2 = load ptr, ptr %_4, align 8, !dbg !2413, !noundef !25
  store ptr %2, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2416, metadata !DIExpression()), !dbg !2422
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h8cc31858c3b93f9cE"(ptr %2) #8, !dbg !2424
  %_3.i = xor i1 %_4.i, true, !dbg !2426
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17hf450a86321ecc6e8E.exit", !dbg !2427

bb2.i:                                            ; preds = %bb1
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h8eea4b7bcc6cf983E(ptr align 1 @alloc_20b3d155afd5c58c42e598b7e6d186ef, i64 93) #9, !dbg !2428
  unreachable, !dbg !2428

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17hf450a86321ecc6e8E.exit": ; preds = %bb1
  br label %bb2, !dbg !2413
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17ha14e92ff7a4b832aE"(ptr %ptr) unnamed_addr #0 !dbg !2429 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_4 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2433, metadata !DIExpression()), !dbg !2434
  br i1 true, label %bb1, label %bb2, !dbg !2435

bb2:                                              ; preds = %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h21b2f0b941c8e470E.exit", %start
  store ptr %ptr, ptr %0, align 8, !dbg !2436
  %1 = load ptr, ptr %0, align 8, !dbg !2437, !nonnull !25, !noundef !25
  ret ptr %1, !dbg !2437

bb1:                                              ; preds = %start
  store ptr %ptr, ptr %_4, align 8, !dbg !2435
  %2 = load ptr, ptr %_4, align 8, !dbg !2435, !noundef !25
  store ptr %2, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2438, metadata !DIExpression()), !dbg !2441
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hcfdc54b74ac2d09eE"(ptr %2) #8, !dbg !2443
  %_3.i = xor i1 %_4.i, true, !dbg !2445
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h21b2f0b941c8e470E.exit", !dbg !2446

bb2.i:                                            ; preds = %bb1
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h8eea4b7bcc6cf983E(ptr align 1 @alloc_20b3d155afd5c58c42e598b7e6d186ef, i64 93) #9, !dbg !2447
  unreachable, !dbg !2447

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h21b2f0b941c8e470E.exit": ; preds = %bb1
  br label %bb2, !dbg !2435
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hae5149c09b098f46E"(ptr %ptr) unnamed_addr #0 !dbg !2448 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_4 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2452, metadata !DIExpression()), !dbg !2453
  br i1 true, label %bb1, label %bb2, !dbg !2454

bb2:                                              ; preds = %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17hc03939a21ee32e12E.exit", %start
  store ptr %ptr, ptr %0, align 8, !dbg !2455
  %1 = load ptr, ptr %0, align 8, !dbg !2456, !nonnull !25, !noundef !25
  ret ptr %1, !dbg !2456

bb1:                                              ; preds = %start
  store ptr %ptr, ptr %_4, align 8, !dbg !2454
  %2 = load ptr, ptr %_4, align 8, !dbg !2454, !noundef !25
  store ptr %2, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2457, metadata !DIExpression()), !dbg !2462
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hacad78640f51c113E"(ptr %2) #8, !dbg !2464
  %_3.i = xor i1 %_4.i, true, !dbg !2466
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17hc03939a21ee32e12E.exit", !dbg !2467

bb2.i:                                            ; preds = %bb1
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h8eea4b7bcc6cf983E(ptr align 1 @alloc_20b3d155afd5c58c42e598b7e6d186ef, i64 93) #9, !dbg !2468
  unreachable, !dbg !2468

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17hc03939a21ee32e12E.exit": ; preds = %bb1
  br label %bb2, !dbg !2454
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hf87a910d1d962e55E"(ptr %ptr) unnamed_addr #0 !dbg !2469 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_4 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2473, metadata !DIExpression()), !dbg !2474
  br i1 true, label %bb1, label %bb2, !dbg !2475

bb2:                                              ; preds = %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h6e3eafd30f68de9aE.exit", %start
  store ptr %ptr, ptr %0, align 8, !dbg !2476
  %1 = load ptr, ptr %0, align 8, !dbg !2477, !nonnull !25, !noundef !25
  ret ptr %1, !dbg !2477

bb1:                                              ; preds = %start
  store ptr %ptr, ptr %_4, align 8, !dbg !2475
  %2 = load ptr, ptr %_4, align 8, !dbg !2475, !noundef !25
  store ptr %2, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2478, metadata !DIExpression()), !dbg !2481
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hc09851b73c7e8f80E"(ptr %2) #8, !dbg !2483
  %_3.i = xor i1 %_4.i, true, !dbg !2485
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h6e3eafd30f68de9aE.exit", !dbg !2486

bb2.i:                                            ; preds = %bb1
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h8eea4b7bcc6cf983E(ptr align 1 @alloc_20b3d155afd5c58c42e598b7e6d186ef, i64 93) #9, !dbg !2487
  unreachable, !dbg !2487

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h6e3eafd30f68de9aE.exit": ; preds = %bb1
  br label %bb2, !dbg !2475
}

; core::ptr::drop_in_place<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr90drop_in_place$LT$$RF$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$17he8c3ab6dafc18627E"(ptr %_1) unnamed_addr #0 !dbg !2488 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2493, metadata !DIExpression()), !dbg !2496
  ret void, !dbg !2496
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h51d15245d1e81fdbE"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2497 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2505, metadata !DIExpression()), !dbg !2509
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2506, metadata !DIExpression()), !dbg !2510
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17h9fff48faa48da47eE(ptr %meta) #8, !dbg !2511
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17h03062a01e7081062E(ptr %self) #8, !dbg !2512
  ret ptr %0, !dbg !2513
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h52c3f92a321dc7c8E"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2514 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2518, metadata !DIExpression()), !dbg !2522
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2519, metadata !DIExpression()), !dbg !2523
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17hb81e9163e8634f65E(ptr %meta) #8, !dbg !2524
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17h361d233557daa808E(ptr %self) #8, !dbg !2525
  ret ptr %0, !dbg !2526
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h6d39792a54f13f27E"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2527 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2531, metadata !DIExpression()), !dbg !2535
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2532, metadata !DIExpression()), !dbg !2536
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17h6c8103682b70d1efE(ptr %meta) #8, !dbg !2537
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17h90d6f2a6621b660fE(ptr %self) #8, !dbg !2538
  ret ptr %0, !dbg !2539
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h7cba9757a051dc4fE"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2540 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2544, metadata !DIExpression()), !dbg !2548
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2545, metadata !DIExpression()), !dbg !2549
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17h2a68041f7ba399b4E(ptr %meta) #8, !dbg !2550
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17ha5a9e2b510e7c00dE(ptr %self) #8, !dbg !2551
  ret ptr %0, !dbg !2552
}

; core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17hca55194e0332a285E"(ptr %ptr) unnamed_addr #0 !dbg !2553 {
start:
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2558, metadata !DIExpression()), !dbg !2559
  store ptr %ptr, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2560, metadata !DIExpression()), !dbg !2565
  store ptr %ptr, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !2567, metadata !DIExpression()), !dbg !2572
  %0 = ptrtoint ptr %ptr to i64, !dbg !2574
  %1 = icmp eq i64 %0, 0, !dbg !2575
  ret i1 %1, !dbg !2576
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h6a9ac7576db21ca6E"(ptr %self) unnamed_addr #0 !dbg !2577 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2581, metadata !DIExpression()), !dbg !2582
  store ptr %self, ptr %_2, align 8, !dbg !2583
  %0 = load ptr, ptr %_2, align 8, !dbg !2584, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17hca55194e0332a285E"(ptr %0) #8, !dbg !2584
  ret i1 %1, !dbg !2585
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h91d9cdaf3309c2c1E"(ptr %self) unnamed_addr #0 !dbg !2586 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2590, metadata !DIExpression()), !dbg !2591
  store ptr %self, ptr %_2, align 8, !dbg !2592
  %0 = load ptr, ptr %_2, align 8, !dbg !2593, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17hca55194e0332a285E"(ptr %0) #8, !dbg !2593
  ret i1 %1, !dbg !2594
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17ha8185f74b5ff622aE"(ptr %self) unnamed_addr #0 !dbg !2595 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2599, metadata !DIExpression()), !dbg !2600
  store ptr %self, ptr %_2, align 8, !dbg !2601
  %0 = load ptr, ptr %_2, align 8, !dbg !2602, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17hca55194e0332a285E"(ptr %0) #8, !dbg !2602
  ret i1 %1, !dbg !2603
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hdd13e34c56333220E"(ptr %self) unnamed_addr #0 !dbg !2604 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2608, metadata !DIExpression()), !dbg !2609
  store ptr %self, ptr %_2, align 8, !dbg !2610
  %0 = load ptr, ptr %_2, align 8, !dbg !2611, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17hca55194e0332a285E"(ptr %0) #8, !dbg !2611
  ret i1 %1, !dbg !2612
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h0b42d7febaaf9f42E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2613 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2621, metadata !DIExpression()), !dbg !2623
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2622, metadata !DIExpression()), !dbg !2624
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hc308e2f084969b98E"(ptr align 8 %self, ptr align 8 @alloc_047dad5207a05cb605c9b407af96aeef) #8, !dbg !2625
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2625
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2625
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2626
  store ptr %_5.0, ptr %1, align 8, !dbg !2626
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2626
  store i64 %_5.1, ptr %2, align 8, !dbg !2626
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd896c1a61058187bE"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2627
  ret i1 %3, !dbg !2628
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h22f1b4f4f4a63629E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2629 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2634, metadata !DIExpression()), !dbg !2636
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2635, metadata !DIExpression()), !dbg !2637
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h2ba66c0014aa4f54E"(ptr align 8 %self, ptr align 8 @alloc_047dad5207a05cb605c9b407af96aeef) #8, !dbg !2638
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2638
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2638
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2639
  store ptr %_5.0, ptr %1, align 8, !dbg !2639
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2639
  store i64 %_5.1, ptr %2, align 8, !dbg !2639
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd896c1a61058187bE"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2640
  ret i1 %3, !dbg !2641
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h4cb20f58a5c7396eE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2642 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2646, metadata !DIExpression()), !dbg !2648
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2647, metadata !DIExpression()), !dbg !2649
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hffea2c0eaeb1d11dE"(ptr align 4 %self, ptr align 8 @alloc_047dad5207a05cb605c9b407af96aeef) #8, !dbg !2650
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2650
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2650
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2651
  store ptr %_5.0, ptr %1, align 8, !dbg !2651
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2651
  store i64 %_5.1, ptr %2, align 8, !dbg !2651
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h8951f1de809b794aE"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2652
  ret i1 %3, !dbg !2653
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h6604cae5647b6460E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2654 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2659, metadata !DIExpression()), !dbg !2661
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2660, metadata !DIExpression()), !dbg !2662
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h0400d96bf7a7d1faE"(ptr align 4 %self, ptr align 8 @alloc_047dad5207a05cb605c9b407af96aeef) #8, !dbg !2663
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2663
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2663
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2664
  store ptr %_5.0, ptr %1, align 8, !dbg !2664
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2664
  store i64 %_5.1, ptr %2, align 8, !dbg !2664
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h8951f1de809b794aE"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2665
  ret i1 %3, !dbg !2666
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hc0117a341ed58b6fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2667 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2672, metadata !DIExpression()), !dbg !2674
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2673, metadata !DIExpression()), !dbg !2675
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17heb959dbdd6f48418E"(ptr align 8 %self, ptr align 8 @alloc_047dad5207a05cb605c9b407af96aeef) #8, !dbg !2676
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2676
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2676
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2677
  store ptr %_5.0, ptr %1, align 8, !dbg !2677
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2677
  store i64 %_5.1, ptr %2, align 8, !dbg !2677
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h098690ae1b4248faE"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2678
  ret i1 %3, !dbg !2679
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h0400d96bf7a7d1faE"(ptr align 4 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2680 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2686, metadata !DIExpression()), !dbg !2690
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2687, metadata !DIExpression()), !dbg !2691
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h30cec0894b299cb6E"(ptr align 4 %self, i64 8, ptr align 8 %0) #8, !dbg !2692
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2692
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2692
  %4 = insertvalue { ptr, i64 } poison, ptr %2, 0, !dbg !2693
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2693
  ret { ptr, i64 } %5, !dbg !2693
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h19f8111608bd3d6eE"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2694 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2699, metadata !DIExpression()), !dbg !2702
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2700, metadata !DIExpression()), !dbg !2703
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h3b3d552f9f980c26E"(ptr align 8 %self, i64 512, ptr align 8 %0) #8, !dbg !2704
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2704
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2704
  %4 = insertvalue { ptr, i64 } poison, ptr %2, 0, !dbg !2705
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2705
  ret { ptr, i64 } %5, !dbg !2705
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h2ba66c0014aa4f54E"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2706 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2710, metadata !DIExpression()), !dbg !2713
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2711, metadata !DIExpression()), !dbg !2714
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h828ec8e313abb90aE"(ptr align 8 %self, i64 3, ptr align 8 %0) #8, !dbg !2715
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2715
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2715
  %4 = insertvalue { ptr, i64 } poison, ptr %2, 0, !dbg !2716
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2716
  ret { ptr, i64 } %5, !dbg !2716
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hc308e2f084969b98E"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2717 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2721, metadata !DIExpression()), !dbg !2723
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2722, metadata !DIExpression()), !dbg !2724
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h828ec8e313abb90aE"(ptr align 8 %self, i64 7, ptr align 8 %0) #8, !dbg !2725
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2725
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2725
  %4 = insertvalue { ptr, i64 } poison, ptr %2, 0, !dbg !2726
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2726
  ret { ptr, i64 } %5, !dbg !2726
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17heb959dbdd6f48418E"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2727 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2731, metadata !DIExpression()), !dbg !2734
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2732, metadata !DIExpression()), !dbg !2735
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hfa549ad6521b0d96E"(ptr align 8 %self, i64 8, ptr align 8 %0) #8, !dbg !2736
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2736
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2736
  %4 = insertvalue { ptr, i64 } poison, ptr %2, 0, !dbg !2737
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2737
  ret { ptr, i64 } %5, !dbg !2737
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hffea2c0eaeb1d11dE"(ptr align 4 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2738 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2742, metadata !DIExpression()), !dbg !2744
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2743, metadata !DIExpression()), !dbg !2745
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h30cec0894b299cb6E"(ptr align 4 %self, i64 224, ptr align 8 %0) #8, !dbg !2746
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2746
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2746
  %4 = insertvalue { ptr, i64 } poison, ptr %2, 0, !dbg !2747
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2747
  ret { ptr, i64 } %5, !dbg !2747
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h011283d726e99b8cE"(ptr align 8 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2748 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2754, metadata !DIExpression()), !dbg !2755
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h60a15727b76daf25E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !2756
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2756
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2756
  %5 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !2757
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2757
  ret { ptr, ptr } %6, !dbg !2757
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hc4347a16adaa14f6E"(ptr align 8 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2758 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2762, metadata !DIExpression()), !dbg !2763
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17hcf1d85585a43e100E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !2764
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2764
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2764
  %5 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !2765
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2765
  ret { ptr, ptr } %6, !dbg !2765
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hd0fb0e5b2138f4cdE"(ptr align 4 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2766 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2770, metadata !DIExpression()), !dbg !2771
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h7d383280349ca67aE"(ptr align 4 %self.0, i64 %self.1) #8, !dbg !2772
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2772
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2772
  %5 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !2773
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2773
  ret { ptr, ptr } %6, !dbg !2773
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hebdd67a619ccc80cE"(ptr align 8 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2774 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2778, metadata !DIExpression()), !dbg !2779
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17he2f1b5d862a3860fE"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !2780
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2780
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2780
  %5 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !2781
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2781
  ret { ptr, ptr } %6, !dbg !2781
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h60a15727b76daf25E"(ptr align 8 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2782 {
start:
  %self.dbg.spill.i4 = alloca { ptr, i64 }, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %1 = alloca { ptr, ptr }, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %2, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %3, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2785, metadata !DIExpression()), !dbg !2790
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2788, metadata !DIExpression()), !dbg !2791
  store ptr %slice.0, ptr %self.dbg.spill.i4, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i4, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4, metadata !2792, metadata !DIExpression()), !dbg !2797
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2799
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2786, metadata !DIExpression()), !dbg !2800
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h6a9ac7576db21ca6E"(ptr %slice.0) #8, !dbg !2801
  %_3 = xor i1 %_4, true, !dbg !2802
  call void @llvm.assume(i1 %_3), !dbg !2803
  br i1 false, label %bb3, label %bb4, !dbg !2804

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !2805, metadata !DIExpression()), !dbg !2811
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !2810, metadata !DIExpression()), !dbg !2813
  %5 = getelementptr inbounds i64, ptr %slice.0, i64 %slice.1, !dbg !2814
  store ptr %5, ptr %end, align 8, !dbg !2815
  br label %bb5, !dbg !2815

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2816, metadata !DIExpression()), !dbg !2820
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !2819, metadata !DIExpression()), !dbg !2822
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !2823, metadata !DIExpression()), !dbg !2830
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2832, metadata !DIExpression()), !dbg !2838
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2837, metadata !DIExpression()), !dbg !2840
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2841, metadata !DIExpression()), !dbg !2848
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2847, metadata !DIExpression()), !dbg !2850
  %6 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !2851
  store ptr %6, ptr %0, align 8, !dbg !2851
  %7 = load ptr, ptr %0, align 8, !dbg !2851, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %8 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h52c3f92a321dc7c8E"(ptr %7, ptr %slice.0) #8, !dbg !2852
  store ptr %8, ptr %end, align 8, !dbg !2853
  br label %bb5, !dbg !2853

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_12 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17ha14e92ff7a4b832aE"(ptr %slice.0) #8, !dbg !2854
  %_15 = load ptr, ptr %end, align 8, !dbg !2855, !noundef !25
  store ptr %_12, ptr %1, align 8, !dbg !2856
  %9 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !2856
  store ptr %_15, ptr %9, align 8, !dbg !2856
  %10 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !2857
  %11 = load ptr, ptr %10, align 8, !dbg !2857, !nonnull !25, !noundef !25
  %12 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !2857
  %13 = load ptr, ptr %12, align 8, !dbg !2857, !noundef !25
  %14 = insertvalue { ptr, ptr } poison, ptr %11, 0, !dbg !2857
  %15 = insertvalue { ptr, ptr } %14, ptr %13, 1, !dbg !2857
  ret { ptr, ptr } %15, !dbg !2857
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h7d383280349ca67aE"(ptr align 4 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2858 {
start:
  %self.dbg.spill.i4 = alloca { ptr, i64 }, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %1 = alloca { ptr, ptr }, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %2, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %3, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2860, metadata !DIExpression()), !dbg !2865
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2863, metadata !DIExpression()), !dbg !2866
  store ptr %slice.0, ptr %self.dbg.spill.i4, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i4, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4, metadata !2867, metadata !DIExpression()), !dbg !2872
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2874
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2861, metadata !DIExpression()), !dbg !2875
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h91d9cdaf3309c2c1E"(ptr %slice.0) #8, !dbg !2876
  %_3 = xor i1 %_4, true, !dbg !2877
  call void @llvm.assume(i1 %_3), !dbg !2878
  br i1 false, label %bb3, label %bb4, !dbg !2879

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !2880, metadata !DIExpression()), !dbg !2886
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !2885, metadata !DIExpression()), !dbg !2888
  %5 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %slice.0, i64 %slice.1, !dbg !2889
  store ptr %5, ptr %end, align 8, !dbg !2890
  br label %bb5, !dbg !2890

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2891, metadata !DIExpression()), !dbg !2895
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !2894, metadata !DIExpression()), !dbg !2897
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !2898, metadata !DIExpression()), !dbg !2904
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2832, metadata !DIExpression()), !dbg !2906
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2837, metadata !DIExpression()), !dbg !2908
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2841, metadata !DIExpression()), !dbg !2909
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2847, metadata !DIExpression()), !dbg !2911
  %6 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !2912
  store ptr %6, ptr %0, align 8, !dbg !2912
  %7 = load ptr, ptr %0, align 8, !dbg !2912, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %8 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h7cba9757a051dc4fE"(ptr %7, ptr %slice.0) #8, !dbg !2913
  store ptr %8, ptr %end, align 8, !dbg !2914
  br label %bb5, !dbg !2914

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_12 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h1d5acb22b1f6fedaE"(ptr %slice.0) #8, !dbg !2915
  %_15 = load ptr, ptr %end, align 8, !dbg !2916, !noundef !25
  store ptr %_12, ptr %1, align 8, !dbg !2917
  %9 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !2917
  store ptr %_15, ptr %9, align 8, !dbg !2917
  %10 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !2918
  %11 = load ptr, ptr %10, align 8, !dbg !2918, !nonnull !25, !noundef !25
  %12 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !2918
  %13 = load ptr, ptr %12, align 8, !dbg !2918, !noundef !25
  %14 = insertvalue { ptr, ptr } poison, ptr %11, 0, !dbg !2918
  %15 = insertvalue { ptr, ptr } %14, ptr %13, 1, !dbg !2918
  ret { ptr, ptr } %15, !dbg !2918
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17hcf1d85585a43e100E"(ptr align 8 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2919 {
start:
  %self.dbg.spill.i4 = alloca { ptr, i64 }, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %1 = alloca { ptr, ptr }, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %2, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %3, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2921, metadata !DIExpression()), !dbg !2926
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2924, metadata !DIExpression()), !dbg !2927
  store ptr %slice.0, ptr %self.dbg.spill.i4, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i4, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4, metadata !2928, metadata !DIExpression()), !dbg !2933
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2935
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2922, metadata !DIExpression()), !dbg !2936
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hdd13e34c56333220E"(ptr %slice.0) #8, !dbg !2937
  %_3 = xor i1 %_4, true, !dbg !2938
  call void @llvm.assume(i1 %_3), !dbg !2939
  br i1 false, label %bb3, label %bb4, !dbg !2940

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !2941, metadata !DIExpression()), !dbg !2947
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !2946, metadata !DIExpression()), !dbg !2949
  %5 = getelementptr inbounds i64, ptr %slice.0, i64 %slice.1, !dbg !2950
  store ptr %5, ptr %end, align 8, !dbg !2951
  br label %bb5, !dbg !2951

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2952, metadata !DIExpression()), !dbg !2956
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !2955, metadata !DIExpression()), !dbg !2958
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !2959, metadata !DIExpression()), !dbg !2965
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2832, metadata !DIExpression()), !dbg !2967
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2837, metadata !DIExpression()), !dbg !2969
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2841, metadata !DIExpression()), !dbg !2970
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2847, metadata !DIExpression()), !dbg !2972
  %6 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !2973
  store ptr %6, ptr %0, align 8, !dbg !2973
  %7 = load ptr, ptr %0, align 8, !dbg !2973, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %8 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h6d39792a54f13f27E"(ptr %7, ptr %slice.0) #8, !dbg !2974
  store ptr %8, ptr %end, align 8, !dbg !2975
  br label %bb5, !dbg !2975

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_12 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hf87a910d1d962e55E"(ptr %slice.0) #8, !dbg !2976
  %_15 = load ptr, ptr %end, align 8, !dbg !2977, !noundef !25
  store ptr %_12, ptr %1, align 8, !dbg !2978
  %9 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !2978
  store ptr %_15, ptr %9, align 8, !dbg !2978
  %10 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !2979
  %11 = load ptr, ptr %10, align 8, !dbg !2979, !nonnull !25, !noundef !25
  %12 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !2979
  %13 = load ptr, ptr %12, align 8, !dbg !2979, !noundef !25
  %14 = insertvalue { ptr, ptr } poison, ptr %11, 0, !dbg !2979
  %15 = insertvalue { ptr, ptr } %14, ptr %13, 1, !dbg !2979
  ret { ptr, ptr } %15, !dbg !2979
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17he2f1b5d862a3860fE"(ptr align 8 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2980 {
start:
  %self.dbg.spill.i4 = alloca { ptr, i64 }, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %1 = alloca { ptr, ptr }, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %2, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %3, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2982, metadata !DIExpression()), !dbg !2987
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2985, metadata !DIExpression()), !dbg !2988
  store ptr %slice.0, ptr %self.dbg.spill.i4, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i4, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4, metadata !2989, metadata !DIExpression()), !dbg !2994
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2996
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2983, metadata !DIExpression()), !dbg !2997
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17ha8185f74b5ff622aE"(ptr %slice.0) #8, !dbg !2998
  %_3 = xor i1 %_4, true, !dbg !2999
  call void @llvm.assume(i1 %_3), !dbg !3000
  br i1 false, label %bb3, label %bb4, !dbg !3001

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !3002, metadata !DIExpression()), !dbg !3008
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !3007, metadata !DIExpression()), !dbg !3010
  %5 = getelementptr inbounds i64, ptr %slice.0, i64 %slice.1, !dbg !3011
  store ptr %5, ptr %end, align 8, !dbg !3012
  br label %bb5, !dbg !3012

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !3013, metadata !DIExpression()), !dbg !3017
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !3016, metadata !DIExpression()), !dbg !3019
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !3020, metadata !DIExpression()), !dbg !3026
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2832, metadata !DIExpression()), !dbg !3028
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2837, metadata !DIExpression()), !dbg !3030
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2841, metadata !DIExpression()), !dbg !3031
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2847, metadata !DIExpression()), !dbg !3033
  %6 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !3034
  store ptr %6, ptr %0, align 8, !dbg !3034
  %7 = load ptr, ptr %0, align 8, !dbg !3034, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %8 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h51d15245d1e81fdbE"(ptr %7, ptr %slice.0) #8, !dbg !3035
  store ptr %8, ptr %end, align 8, !dbg !3036
  br label %bb5, !dbg !3036

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_12 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hae5149c09b098f46E"(ptr %slice.0) #8, !dbg !3037
  %_15 = load ptr, ptr %end, align 8, !dbg !3038, !noundef !25
  store ptr %_12, ptr %1, align 8, !dbg !3039
  %9 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !3039
  store ptr %_15, ptr %9, align 8, !dbg !3039
  %10 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !3040
  %11 = load ptr, ptr %10, align 8, !dbg !3040, !nonnull !25, !noundef !25
  %12 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !3040
  %13 = load ptr, ptr %12, align 8, !dbg !3040, !noundef !25
  %14 = insertvalue { ptr, ptr } poison, ptr %11, 0, !dbg !3040
  %15 = insertvalue { ptr, ptr } %14, ptr %13, 1, !dbg !3040
  ret { ptr, ptr } %15, !dbg !3040
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h30cec0894b299cb6E"(ptr align 4 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3041 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3048, metadata !DIExpression()), !dbg !3050
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3049, metadata !DIExpression()), !dbg !3051
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h79a7970f95248d4bE"(ptr align 4 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3052
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3052
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3052
  %6 = insertvalue { ptr, i64 } poison, ptr %4, 0, !dbg !3053
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3053
  ret { ptr, i64 } %7, !dbg !3053
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h3b3d552f9f980c26E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3054 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3058, metadata !DIExpression()), !dbg !3060
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3059, metadata !DIExpression()), !dbg !3061
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h3548e9234d54c3cdE"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3062
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3062
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3062
  %6 = insertvalue { ptr, i64 } poison, ptr %4, 0, !dbg !3063
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3063
  ret { ptr, i64 } %7, !dbg !3063
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h828ec8e313abb90aE"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3064 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3068, metadata !DIExpression()), !dbg !3070
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3069, metadata !DIExpression()), !dbg !3071
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h60312e4f10d88164E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3072
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3072
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3072
  %6 = insertvalue { ptr, i64 } poison, ptr %4, 0, !dbg !3073
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3073
  ret { ptr, i64 } %7, !dbg !3073
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hfa549ad6521b0d96E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3074 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3078, metadata !DIExpression()), !dbg !3080
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3079, metadata !DIExpression()), !dbg !3081
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hfad2c2571512fda5E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3082
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3082
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3082
  %6 = insertvalue { ptr, i64 } poison, ptr %4, 0, !dbg !3083
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3083
  ret { ptr, i64 } %7, !dbg !3083
}

; core::option::Option<T>::expect
; Function Attrs: inlinehint noredzone nounwind
define i8 @"_ZN4core6option15Option$LT$T$GT$6expect17h179d2338a8e8da50E"(i8 %0, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) unnamed_addr #0 !dbg !3084 {
start:
  %2 = alloca i8, align 1
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3102, metadata !DIExpression()), !dbg !3106
  %3 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !3103, metadata !DIExpression()), !dbg !3107
  %5 = load i8, ptr %self, align 1, !dbg !3108, !range !3109, !noundef !25
  %6 = icmp eq i8 %5, 4, !dbg !3108
  %_3 = select i1 %6, i64 0, i64 1, !dbg !3108
  %7 = icmp eq i64 %_3, 0, !dbg !3110
  br i1 %7, label %bb1, label %bb3, !dbg !3110

bb1:                                              ; preds = %start
; call core::option::expect_failed
  call void @_ZN4core6option13expect_failed17hab6252fde23f0cccE(ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) #9, !dbg !3111
  unreachable, !dbg !3111

bb3:                                              ; preds = %start
  %8 = load i8, ptr %self, align 1, !dbg !3112, !range !3113, !noundef !25
  store i8 %8, ptr %2, align 1, !dbg !3112
  call void @llvm.dbg.declare(metadata ptr %2, metadata !3104, metadata !DIExpression()), !dbg !3114
  ret i8 %8, !dbg !3115

bb2:                                              ; No predecessors!
  unreachable, !dbg !3108
}

; core::option::Option<T>::expect
; Function Attrs: inlinehint noredzone nounwind
define i8 @"_ZN4core6option15Option$LT$T$GT$6expect17h2b852820ae3479c3E"(i8 %0, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) unnamed_addr #0 !dbg !3116 {
start:
  %2 = alloca i8, align 1
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3133, metadata !DIExpression()), !dbg !3137
  %3 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !3134, metadata !DIExpression()), !dbg !3138
  %5 = load i8, ptr %self, align 1, !dbg !3139, !range !3109, !noundef !25
  %6 = icmp eq i8 %5, 4, !dbg !3139
  %_3 = select i1 %6, i64 0, i64 1, !dbg !3139
  %7 = icmp eq i64 %_3, 0, !dbg !3140
  br i1 %7, label %bb1, label %bb3, !dbg !3140

bb1:                                              ; preds = %start
; call core::option::expect_failed
  call void @_ZN4core6option13expect_failed17hab6252fde23f0cccE(ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) #9, !dbg !3141
  unreachable, !dbg !3141

bb3:                                              ; preds = %start
  %8 = load i8, ptr %self, align 1, !dbg !3142, !range !3113, !noundef !25
  store i8 %8, ptr %2, align 1, !dbg !3142
  call void @llvm.dbg.declare(metadata ptr %2, metadata !3135, metadata !DIExpression()), !dbg !3143
  ret i8 %8, !dbg !3144

bb2:                                              ; No predecessors!
  unreachable, !dbg !3139
}

; core::option::Option<T>::unwrap
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN4core6option15Option$LT$T$GT$6unwrap17h2d6286aa3d1fe5feE"(i64 %0, i64 %1, ptr align 8 %2) unnamed_addr #0 !dbg !3145 {
start:
  %3 = alloca i64, align 8
  %self = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3149, metadata !DIExpression()), !dbg !3152
  %_2 = load i64, ptr %self, align 8, !dbg !3153, !range !1853, !noundef !25
  %6 = icmp eq i64 %_2, 0, !dbg !3154
  br i1 %6, label %bb1, label %bb3, !dbg !3154

bb1:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @alloc_5f55955de67e57c79064b537689facea, i64 43, ptr align 8 %2) #9, !dbg !3155
  unreachable, !dbg !3155

bb3:                                              ; preds = %start
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3156
  %8 = load i64, ptr %7, align 8, !dbg !3156, !noundef !25
  store i64 %8, ptr %3, align 8, !dbg !3156
  call void @llvm.dbg.declare(metadata ptr %3, metadata !3150, metadata !DIExpression()), !dbg !3157
  ret i64 %8, !dbg !3158

bb2:                                              ; No predecessors!
  unreachable, !dbg !3153
}

; core::result::Result<T,E>::ok
; Function Attrs: inlinehint noredzone nounwind
define { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h49ce206a62f3fdb9E"(i64 %0, i64 %1) unnamed_addr #0 !dbg !3159 {
start:
  %x.dbg.spill = alloca i64, align 8
  %2 = alloca { i64, i64 }, align 8
  %self = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3182, metadata !DIExpression()), !dbg !3185
  %_2 = load i64, ptr %self, align 8, !dbg !3186, !range !1853, !noundef !25
  %5 = icmp eq i64 %_2, 0, !dbg !3187
  br i1 %5, label %bb3, label %bb1, !dbg !3187

bb3:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3188
  %x = load i64, ptr %6, align 8, !dbg !3188, !noundef !25
  store i64 %x, ptr %x.dbg.spill, align 8, !dbg !3188
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !3183, metadata !DIExpression()), !dbg !3189
  %7 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !3190
  store i64 %x, ptr %7, align 8, !dbg !3190
  store i64 1, ptr %2, align 8, !dbg !3190
  br label %bb6, !dbg !3191

bb1:                                              ; preds = %start
  store i64 0, ptr %2, align 8, !dbg !3192
  br label %bb6, !dbg !3192

bb2:                                              ; No predecessors!
  unreachable, !dbg !3186

bb6:                                              ; preds = %bb3, %bb1
  %_4 = load i64, ptr %self, align 8, !dbg !3193, !range !1853, !noundef !25
  %8 = icmp eq i64 %_4, 0, !dbg !3193
  br i1 %8, label %bb4, label %bb5, !dbg !3193

bb4:                                              ; preds = %bb5, %bb6
  %9 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 0, !dbg !3194
  %10 = load i64, ptr %9, align 8, !dbg !3194, !range !1853, !noundef !25
  %11 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !3194
  %12 = load i64, ptr %11, align 8, !dbg !3194
  %13 = insertvalue { i64, i64 } poison, i64 %10, 0, !dbg !3194
  %14 = insertvalue { i64, i64 } %13, i64 %12, 1, !dbg !3194
  ret { i64, i64 } %14, !dbg !3194

bb5:                                              ; preds = %bb6
  br label %bb4, !dbg !3193
}

; core::result::Result<T,E>::expect
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN4core6result19Result$LT$T$C$E$GT$6expect17h677f5a383b55a794E"(i64 %0, i64 %1, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %2) unnamed_addr #0 !dbg !3195 {
start:
  %3 = alloca i64, align 8
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %e = alloca i64, align 8
  %self = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3214, metadata !DIExpression()), !dbg !3220
  %6 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %6, align 8
  %7 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %7, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !3215, metadata !DIExpression()), !dbg !3221
  call void @llvm.dbg.declare(metadata ptr %e, metadata !3218, metadata !DIExpression()), !dbg !3222
  %_3 = load i64, ptr %self, align 8, !dbg !3223, !range !1853, !noundef !25
  %8 = icmp eq i64 %_3, 0, !dbg !3224
  br i1 %8, label %bb3, label %bb1, !dbg !3224

bb3:                                              ; preds = %start
  %9 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3225
  %10 = load i64, ptr %9, align 8, !dbg !3225, !noundef !25
  store i64 %10, ptr %3, align 8, !dbg !3225
  call void @llvm.dbg.declare(metadata ptr %3, metadata !3216, metadata !DIExpression()), !dbg !3226
  ret i64 %10, !dbg !3227

bb1:                                              ; preds = %start
  %11 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3228
  %12 = load i64, ptr %11, align 8, !dbg !3228, !noundef !25
  store i64 %12, ptr %e, align 8, !dbg !3228
; call core::result::unwrap_failed
  call void @_ZN4core6result13unwrap_failed17h38341f387bdc7b80E(ptr align 1 %msg.0, i64 %msg.1, ptr align 1 %e, ptr align 8 @vtable.8, ptr align 8 %2) #9, !dbg !3229
  unreachable, !dbg !3229

bb2:                                              ; No predecessors!
  unreachable, !dbg !3223
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h138f0d5536ae2b88E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3230 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3266, metadata !DIExpression()), !dbg !3274
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3267, metadata !DIExpression()), !dbg !3275
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3268, metadata !DIExpression()), !dbg !3276
  store i8 0, ptr %_9, align 1, !dbg !3277
  store i8 1, ptr %_9, align 1, !dbg !3277
  %1 = load i8, ptr %self, align 8, !dbg !3277, !range !1562, !noundef !25
  %2 = trunc i8 %1 to i1, !dbg !3277
  %_3 = zext i1 %2 to i64, !dbg !3277
  %3 = icmp eq i64 %_3, 0, !dbg !3278
  br i1 %3, label %bb3, label %bb1, !dbg !3278

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3279
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3279
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3280
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3280
  store i64 3, ptr %0, align 8, !dbg !3280
  br label %bb7, !dbg !3281

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3282
  %7 = load i8, ptr %6, align 1, !dbg !3282, !range !1562, !noundef !25
  %e = trunc i8 %7 to i1, !dbg !3282
  %8 = zext i1 %e to i8, !dbg !3282
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3282
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3270, metadata !DIExpression()), !dbg !3283
  store i8 0, ptr %_9, align 1, !dbg !3284
  %9 = zext i1 %e to i8, !dbg !3284
  store i8 %9, ptr %_8, align 1, !dbg !3284
  %10 = load i8, ptr %_8, align 1, !dbg !3284, !range !1562, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !3284
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hdf100455b46f1ee0E"(i1 zeroext %11) #8, !dbg !3284
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3284
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3284
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3285
  store i64 %_6.0, ptr %13, align 8, !dbg !3285
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3285
  store i64 %_6.1, ptr %14, align 8, !dbg !3285
  br label %bb7, !dbg !3286

bb2:                                              ; No predecessors!
  unreachable, !dbg !3277

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3287, !range !1562, !noundef !25
  %16 = trunc i8 %15 to i1, !dbg !3287
  br i1 %16, label %bb6, label %bb5, !dbg !3287

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3288

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3287
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h13d6220ae1d82c10E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3289 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3294, metadata !DIExpression()), !dbg !3302
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3295, metadata !DIExpression()), !dbg !3303
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3296, metadata !DIExpression()), !dbg !3304
  store i8 0, ptr %_9, align 1, !dbg !3305
  store i8 1, ptr %_9, align 1, !dbg !3305
  %1 = load i8, ptr %self, align 8, !dbg !3305, !range !1562, !noundef !25
  %2 = trunc i8 %1 to i1, !dbg !3305
  %_3 = zext i1 %2 to i64, !dbg !3305
  %3 = icmp eq i64 %_3, 0, !dbg !3306
  br i1 %3, label %bb3, label %bb1, !dbg !3306

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3307
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3307
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3308
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3308
  store i64 3, ptr %0, align 8, !dbg !3308
  br label %bb7, !dbg !3309

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3310
  %7 = load i8, ptr %6, align 1, !dbg !3310, !range !1562, !noundef !25
  %e = trunc i8 %7 to i1, !dbg !3310
  %8 = zext i1 %e to i8, !dbg !3310
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3310
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3298, metadata !DIExpression()), !dbg !3311
  store i8 0, ptr %_9, align 1, !dbg !3312
  %9 = zext i1 %e to i8, !dbg !3312
  store i8 %9, ptr %_8, align 1, !dbg !3312
  %10 = load i8, ptr %_8, align 1, !dbg !3312, !range !1562, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !3312
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h71aeecc12a2053ceE"(i1 zeroext %11) #8, !dbg !3312
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3312
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3312
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3313
  store i64 %_6.0, ptr %13, align 8, !dbg !3313
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3313
  store i64 %_6.1, ptr %14, align 8, !dbg !3313
  br label %bb7, !dbg !3314

bb2:                                              ; No predecessors!
  unreachable, !dbg !3305

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3315, !range !1562, !noundef !25
  %16 = trunc i8 %15 to i1, !dbg !3315
  br i1 %16, label %bb6, label %bb5, !dbg !3315

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3316

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3315
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h205e2ce8bddc9991E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3317 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3370, metadata !DIExpression()), !dbg !3379
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3371, metadata !DIExpression()), !dbg !3380
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3372, metadata !DIExpression()), !dbg !3381
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3374, metadata !DIExpression()), !dbg !3382
  store i8 0, ptr %_9, align 1, !dbg !3383
  store i8 1, ptr %_9, align 1, !dbg !3383
  %_3 = load i64, ptr %self, align 8, !dbg !3383, !range !1853, !noundef !25
  %1 = icmp eq i64 %_3, 0, !dbg !3384
  br i1 %1, label %bb3, label %bb1, !dbg !3384

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3385
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3385
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>::Ok", ptr %0, i32 0, i32 1, !dbg !3386
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3386
  store i64 3, ptr %0, align 8, !dbg !3386
  br label %bb7, !dbg !3387

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3388
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17he2aff303ba35eb3dE"(ptr align 8 %op) #8, !dbg !3388
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3388
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3388
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3389
  store i64 %_6.0, ptr %5, align 8, !dbg !3389
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3389
  store i64 %_6.1, ptr %6, align 8, !dbg !3389
  br label %bb7, !dbg !3390

bb2:                                              ; No predecessors!
  unreachable, !dbg !3383

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3391, !range !1562, !noundef !25
  %8 = trunc i8 %7 to i1, !dbg !3391
  br i1 %8, label %bb6, label %bb5, !dbg !3391

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3392

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3391
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h6d429e9b48f6aa57E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3393 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3399, metadata !DIExpression()), !dbg !3407
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3400, metadata !DIExpression()), !dbg !3408
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3401, metadata !DIExpression()), !dbg !3409
  store i8 0, ptr %_9, align 1, !dbg !3410
  store i8 1, ptr %_9, align 1, !dbg !3410
  %1 = load i8, ptr %self, align 8, !dbg !3410, !range !1562, !noundef !25
  %2 = trunc i8 %1 to i1, !dbg !3410
  %_3 = zext i1 %2 to i64, !dbg !3410
  %3 = icmp eq i64 %_3, 0, !dbg !3411
  br i1 %3, label %bb3, label %bb1, !dbg !3411

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3412
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3412
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3413
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3413
  store i64 3, ptr %0, align 8, !dbg !3413
  br label %bb7, !dbg !3414

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3415
  %7 = load i8, ptr %6, align 1, !dbg !3415, !range !1562, !noundef !25
  %e = trunc i8 %7 to i1, !dbg !3415
  %8 = zext i1 %e to i8, !dbg !3415
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3415
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3403, metadata !DIExpression()), !dbg !3416
  store i8 0, ptr %_9, align 1, !dbg !3417
  %9 = zext i1 %e to i8, !dbg !3417
  store i8 %9, ptr %_8, align 1, !dbg !3417
  %10 = load i8, ptr %_8, align 1, !dbg !3417, !range !1562, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !3417
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hd912f7dddba11bc9E"(i1 zeroext %11) #8, !dbg !3417
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3417
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3417
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3418
  store i64 %_6.0, ptr %13, align 8, !dbg !3418
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3418
  store i64 %_6.1, ptr %14, align 8, !dbg !3418
  br label %bb7, !dbg !3419

bb2:                                              ; No predecessors!
  unreachable, !dbg !3410

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3420, !range !1562, !noundef !25
  %16 = trunc i8 %15 to i1, !dbg !3420
  br i1 %16, label %bb6, label %bb5, !dbg !3420

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3421

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3420
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h95da21c17ba71853E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3422 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3459, metadata !DIExpression()), !dbg !3467
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3460, metadata !DIExpression()), !dbg !3468
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3461, metadata !DIExpression()), !dbg !3469
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3463, metadata !DIExpression()), !dbg !3470
  store i8 0, ptr %_9, align 1, !dbg !3471
  store i8 1, ptr %_9, align 1, !dbg !3471
  %_3 = load i64, ptr %self, align 8, !dbg !3471, !range !1853, !noundef !25
  %1 = icmp eq i64 %_3, 0, !dbg !3472
  br i1 %1, label %bb3, label %bb1, !dbg !3472

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3473
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3473
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>::Ok", ptr %0, i32 0, i32 1, !dbg !3474
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3474
  store i64 3, ptr %0, align 8, !dbg !3474
  br label %bb7, !dbg !3475

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3476
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17hc05c0e77d357236eE"(ptr align 8 %op) #8, !dbg !3476
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3476
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3476
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3477
  store i64 %_6.0, ptr %5, align 8, !dbg !3477
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3477
  store i64 %_6.1, ptr %6, align 8, !dbg !3477
  br label %bb7, !dbg !3478

bb2:                                              ; No predecessors!
  unreachable, !dbg !3471

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3479, !range !1562, !noundef !25
  %8 = trunc i8 %7 to i1, !dbg !3479
  br i1 %8, label %bb6, label %bb5, !dbg !3479

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3480

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3479
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h9beffb14f21bfcc0E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3481 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3487, metadata !DIExpression()), !dbg !3495
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3488, metadata !DIExpression()), !dbg !3496
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3489, metadata !DIExpression()), !dbg !3497
  store i8 0, ptr %_9, align 1, !dbg !3498
  store i8 1, ptr %_9, align 1, !dbg !3498
  %1 = load i8, ptr %self, align 8, !dbg !3498, !range !1562, !noundef !25
  %2 = trunc i8 %1 to i1, !dbg !3498
  %_3 = zext i1 %2 to i64, !dbg !3498
  %3 = icmp eq i64 %_3, 0, !dbg !3499
  br i1 %3, label %bb3, label %bb1, !dbg !3499

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3500
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3500
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3501
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3501
  store i64 3, ptr %0, align 8, !dbg !3501
  br label %bb7, !dbg !3502

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3503
  %7 = load i8, ptr %6, align 1, !dbg !3503, !range !1562, !noundef !25
  %e = trunc i8 %7 to i1, !dbg !3503
  %8 = zext i1 %e to i8, !dbg !3503
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3503
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3491, metadata !DIExpression()), !dbg !3504
  store i8 0, ptr %_9, align 1, !dbg !3505
  %9 = zext i1 %e to i8, !dbg !3505
  store i8 %9, ptr %_8, align 1, !dbg !3505
  %10 = load i8, ptr %_8, align 1, !dbg !3505, !range !1562, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !3505
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h98caa3f421c3abd0E"(i1 zeroext %11) #8, !dbg !3505
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3505
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3505
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3506
  store i64 %_6.0, ptr %13, align 8, !dbg !3506
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3506
  store i64 %_6.1, ptr %14, align 8, !dbg !3506
  br label %bb7, !dbg !3507

bb2:                                              ; No predecessors!
  unreachable, !dbg !3498

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3508, !range !1562, !noundef !25
  %16 = trunc i8 %15 to i1, !dbg !3508
  br i1 %16, label %bb6, label %bb5, !dbg !3508

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3509

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3508
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hb13a87d75513732eE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3510 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3515, metadata !DIExpression()), !dbg !3523
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3516, metadata !DIExpression()), !dbg !3524
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3517, metadata !DIExpression()), !dbg !3525
  store i8 0, ptr %_9, align 1, !dbg !3526
  store i8 1, ptr %_9, align 1, !dbg !3526
  %1 = load i8, ptr %self, align 8, !dbg !3526, !range !1562, !noundef !25
  %2 = trunc i8 %1 to i1, !dbg !3526
  %_3 = zext i1 %2 to i64, !dbg !3526
  %3 = icmp eq i64 %_3, 0, !dbg !3527
  br i1 %3, label %bb3, label %bb1, !dbg !3527

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3528
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3528
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3529
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3529
  store i64 3, ptr %0, align 8, !dbg !3529
  br label %bb7, !dbg !3530

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3531
  %7 = load i8, ptr %6, align 1, !dbg !3531, !range !1562, !noundef !25
  %e = trunc i8 %7 to i1, !dbg !3531
  %8 = zext i1 %e to i8, !dbg !3531
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3531
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3519, metadata !DIExpression()), !dbg !3532
  store i8 0, ptr %_9, align 1, !dbg !3533
  %9 = zext i1 %e to i8, !dbg !3533
  store i8 %9, ptr %_8, align 1, !dbg !3533
  %10 = load i8, ptr %_8, align 1, !dbg !3533, !range !1562, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !3533
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h3abfea2c8f773988E"(i1 zeroext %11) #8, !dbg !3533
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3533
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3533
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3534
  store i64 %_6.0, ptr %13, align 8, !dbg !3534
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3534
  store i64 %_6.1, ptr %14, align 8, !dbg !3534
  br label %bb7, !dbg !3535

bb2:                                              ; No predecessors!
  unreachable, !dbg !3526

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3536, !range !1562, !noundef !25
  %16 = trunc i8 %15 to i1, !dbg !3536
  br i1 %16, label %bb6, label %bb5, !dbg !3536

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3537

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3536
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hd0ccefa9018584a7E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3538 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3561, metadata !DIExpression()), !dbg !3569
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3562, metadata !DIExpression()), !dbg !3570
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3563, metadata !DIExpression()), !dbg !3571
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3565, metadata !DIExpression()), !dbg !3572
  store i8 0, ptr %_9, align 1, !dbg !3573
  store i8 1, ptr %_9, align 1, !dbg !3573
  %_3 = load i64, ptr %self, align 8, !dbg !3573, !range !1853, !noundef !25
  %1 = icmp eq i64 %_3, 0, !dbg !3574
  br i1 %1, label %bb3, label %bb1, !dbg !3574

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3575
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3575
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3576
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3576
  store i64 3, ptr %0, align 8, !dbg !3576
  br label %bb7, !dbg !3577

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3578
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h68f0d282f1042d9dE"(ptr align 8 %op) #8, !dbg !3578
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3578
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3578
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3579
  store i64 %_6.0, ptr %5, align 8, !dbg !3579
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3579
  store i64 %_6.1, ptr %6, align 8, !dbg !3579
  br label %bb7, !dbg !3580

bb2:                                              ; No predecessors!
  unreachable, !dbg !3573

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3581, !range !1562, !noundef !25
  %8 = trunc i8 %7 to i1, !dbg !3581
  br i1 %8, label %bb6, label %bb5, !dbg !3581

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3582

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3581
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hd0edc14fabdbfd22E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3583 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3619, metadata !DIExpression()), !dbg !3627
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3620, metadata !DIExpression()), !dbg !3628
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3621, metadata !DIExpression()), !dbg !3629
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3623, metadata !DIExpression()), !dbg !3630
  store i8 0, ptr %_9, align 1, !dbg !3631
  store i8 1, ptr %_9, align 1, !dbg !3631
  %_3 = load i64, ptr %self, align 8, !dbg !3631, !range !1853, !noundef !25
  %1 = icmp eq i64 %_3, 0, !dbg !3632
  br i1 %1, label %bb3, label %bb1, !dbg !3632

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3633
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3633
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>::Ok", ptr %0, i32 0, i32 1, !dbg !3634
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3634
  store i64 3, ptr %0, align 8, !dbg !3634
  br label %bb7, !dbg !3635

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3636
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h2d4fa541bc444154E"(ptr align 8 %op) #8, !dbg !3636
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3636
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3636
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3637
  store i64 %_6.0, ptr %5, align 8, !dbg !3637
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3637
  store i64 %_6.1, ptr %6, align 8, !dbg !3637
  br label %bb7, !dbg !3638

bb2:                                              ; No predecessors!
  unreachable, !dbg !3631

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3639, !range !1562, !noundef !25
  %8 = trunc i8 %7 to i1, !dbg !3639
  br i1 %8, label %bb6, label %bb5, !dbg !3639

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3640

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3639
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hdf6509f7313b7f25E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3641 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3646, metadata !DIExpression()), !dbg !3654
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3647, metadata !DIExpression()), !dbg !3655
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3648, metadata !DIExpression()), !dbg !3656
  store i8 0, ptr %_9, align 1, !dbg !3657
  store i8 1, ptr %_9, align 1, !dbg !3657
  %1 = load i8, ptr %self, align 8, !dbg !3657, !range !1562, !noundef !25
  %2 = trunc i8 %1 to i1, !dbg !3657
  %_3 = zext i1 %2 to i64, !dbg !3657
  %3 = icmp eq i64 %_3, 0, !dbg !3658
  br i1 %3, label %bb3, label %bb1, !dbg !3658

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3659
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3659
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3660
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3660
  store i64 3, ptr %0, align 8, !dbg !3660
  br label %bb7, !dbg !3661

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3662
  %7 = load i8, ptr %6, align 1, !dbg !3662, !range !1562, !noundef !25
  %e = trunc i8 %7 to i1, !dbg !3662
  %8 = zext i1 %e to i8, !dbg !3662
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3662
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3650, metadata !DIExpression()), !dbg !3663
  store i8 0, ptr %_9, align 1, !dbg !3664
  %9 = zext i1 %e to i8, !dbg !3664
  store i8 %9, ptr %_8, align 1, !dbg !3664
  %10 = load i8, ptr %_8, align 1, !dbg !3664, !range !1562, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !3664
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hefa3c784bcaf2d84E"(i1 zeroext %11) #8, !dbg !3664
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3664
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3664
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3665
  store i64 %_6.0, ptr %13, align 8, !dbg !3665
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3665
  store i64 %_6.1, ptr %14, align 8, !dbg !3665
  br label %bb7, !dbg !3666

bb2:                                              ; No predecessors!
  unreachable, !dbg !3657

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3667, !range !1562, !noundef !25
  %16 = trunc i8 %15 to i1, !dbg !3667
  br i1 %16, label %bb6, label %bb5, !dbg !3667

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3668

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3667
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17he92aacc939d3ad1fE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3669 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3690, metadata !DIExpression()), !dbg !3698
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3691, metadata !DIExpression()), !dbg !3699
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3692, metadata !DIExpression()), !dbg !3700
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3694, metadata !DIExpression()), !dbg !3701
  store i8 0, ptr %_9, align 1, !dbg !3702
  store i8 1, ptr %_9, align 1, !dbg !3702
  %_3 = load i64, ptr %self, align 8, !dbg !3702, !range !1853, !noundef !25
  %1 = icmp eq i64 %_3, 0, !dbg !3703
  br i1 %1, label %bb3, label %bb1, !dbg !3703

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3704
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3704
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3705
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3705
  store i64 3, ptr %0, align 8, !dbg !3705
  br label %bb7, !dbg !3706

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3707
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hcbd8efb26af6c2a2E"(ptr align 8 %op) #8, !dbg !3707
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3707
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3707
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3708
  store i64 %_6.0, ptr %5, align 8, !dbg !3708
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3708
  store i64 %_6.1, ptr %6, align 8, !dbg !3708
  br label %bb7, !dbg !3709

bb2:                                              ; No predecessors!
  unreachable, !dbg !3702

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3710, !range !1562, !noundef !25
  %8 = trunc i8 %7 to i1, !dbg !3710
  br i1 %8, label %bb6, label %bb5, !dbg !3710

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3711

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3710
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hf6078b6d6d578493E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3712 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3717, metadata !DIExpression()), !dbg !3725
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3718, metadata !DIExpression()), !dbg !3726
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3719, metadata !DIExpression()), !dbg !3727
  store i8 0, ptr %_9, align 1, !dbg !3728
  store i8 1, ptr %_9, align 1, !dbg !3728
  %1 = load i8, ptr %self, align 8, !dbg !3728, !range !1562, !noundef !25
  %2 = trunc i8 %1 to i1, !dbg !3728
  %_3 = zext i1 %2 to i64, !dbg !3728
  %3 = icmp eq i64 %_3, 0, !dbg !3729
  br i1 %3, label %bb3, label %bb1, !dbg !3729

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3730
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3730
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3731
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3731
  store i64 3, ptr %0, align 8, !dbg !3731
  br label %bb7, !dbg !3732

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3733
  %7 = load i8, ptr %6, align 1, !dbg !3733, !range !1562, !noundef !25
  %e = trunc i8 %7 to i1, !dbg !3733
  %8 = zext i1 %e to i8, !dbg !3733
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3733
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3721, metadata !DIExpression()), !dbg !3734
  store i8 0, ptr %_9, align 1, !dbg !3735
  %9 = zext i1 %e to i8, !dbg !3735
  store i8 %9, ptr %_8, align 1, !dbg !3735
  %10 = load i8, ptr %_8, align 1, !dbg !3735, !range !1562, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !3735
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h9ee89998a5a6d865E"(i1 zeroext %11) #8, !dbg !3735
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3735
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3735
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3736
  store i64 %_6.0, ptr %13, align 8, !dbg !3736
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3736
  store i64 %_6.1, ptr %14, align 8, !dbg !3736
  br label %bb7, !dbg !3737

bb2:                                              ; No predecessors!
  unreachable, !dbg !3728

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3738, !range !1562, !noundef !25
  %16 = trunc i8 %15 to i1, !dbg !3738
  br i1 %16, label %bb6, label %bb5, !dbg !3738

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3739

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3738
}

; core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<u64> for usize>::try_from
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17hc600087095cb42beE"(i64 %value) unnamed_addr #0 !dbg !3740 {
start:
  %value.dbg.spill = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !3762, metadata !DIExpression()), !dbg !3763
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3764
  store i64 %value, ptr %1, align 8, !dbg !3764
  store i64 0, ptr %0, align 8, !dbg !3764
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3765
  %3 = load i64, ptr %2, align 8, !dbg !3765, !range !1853, !noundef !25
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3765
  %5 = load i64, ptr %4, align 8, !dbg !3765
  %6 = insertvalue { i64, i64 } poison, i64 %3, 0, !dbg !3765
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !3765
  ret { i64, i64 } %7, !dbg !3765
}

; core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h09ac25a2b6ba98ecE"(i64 %value) unnamed_addr #0 !dbg !3766 {
start:
  %value.dbg.spill = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !3771, metadata !DIExpression()), !dbg !3772
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3773
  store i64 %value, ptr %1, align 8, !dbg !3773
  store i64 0, ptr %0, align 8, !dbg !3773
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3774
  %3 = load i64, ptr %2, align 8, !dbg !3774, !range !1853, !noundef !25
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3774
  %5 = load i64, ptr %4, align 8, !dbg !3774
  %6 = insertvalue { i64, i64 } poison, i64 %3, 0, !dbg !3774
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !3774
  ret { i64, i64 } %7, !dbg !3774
}

; <&mut T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6062483dd5ec6dc6E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !3775 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3780, metadata !DIExpression()), !dbg !3784
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !3781, metadata !DIExpression()), !dbg !3785
  %_4 = load ptr, ptr %self, align 8, !dbg !3786, !nonnull !25, !align !3787, !noundef !25
; call <x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN86_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h263df1599812acafE"(ptr align 4096 %_4, ptr align 8 %f) #8, !dbg !3788
  ret i1 %0, !dbg !3789
}

; <T as core::convert::Into<U>>::into
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h1da19f52df18f197E"(i64 %self) unnamed_addr #0 !dbg !3790 {
start:
  %t.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3795, metadata !DIExpression()), !dbg !3797
  store i64 %self, ptr %t.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !3798, metadata !DIExpression()), !dbg !3801
  ret i64 %self, !dbg !3803
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h8944857563a89417E"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3804 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3813, metadata !DIExpression()), !dbg !3815
  %2 = insertvalue { ptr, ptr } poison, ptr %self.0, 0, !dbg !3816
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3816
  ret { ptr, ptr } %3, !dbg !3816
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h8b0ad42e282bd65dE"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3817 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3821, metadata !DIExpression()), !dbg !3823
  %2 = insertvalue { ptr, ptr } poison, ptr %self.0, 0, !dbg !3824
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3824
  ret { ptr, ptr } %3, !dbg !3824
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hb8accc7a6b01aa78E"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3825 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3829, metadata !DIExpression()), !dbg !3831
  %2 = insertvalue { ptr, ptr } poison, ptr %self.0, 0, !dbg !3832
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3832
  ret { ptr, ptr } %3, !dbg !3832
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hca3795e94cedd337E"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3833 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3837, metadata !DIExpression()), !dbg !3839
  %2 = insertvalue { ptr, ptr } poison, ptr %self.0, 0, !dbg !3840
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3840
  ret { ptr, ptr } %3, !dbg !3840
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h25a3d18be9496c93E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>") %0, ptr %self) unnamed_addr #0 !dbg !3841 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_5 = alloca { i64, i64 }, align 8
  %v = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3863, metadata !DIExpression()), !dbg !3868
  call void @llvm.dbg.declare(metadata ptr %v, metadata !3864, metadata !DIExpression()), !dbg !3869
  %1 = load i64, ptr %self, align 8, !dbg !3870, !range !3871, !noundef !25
  %2 = icmp eq i64 %1, 3, !dbg !3870
  %_2 = select i1 %2, i64 0, i64 1, !dbg !3870
  %3 = icmp eq i64 %_2, 0, !dbg !3872
  br i1 %3, label %bb3, label %bb1, !dbg !3872

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !3873
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %4, i64 8, i1 false), !dbg !3873
  %5 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue", ptr %0, i32 0, i32 1, !dbg !3874
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %v, i64 8, i1 false), !dbg !3874
  store i64 3, ptr %0, align 8, !dbg !3874
  br label %bb4, !dbg !3875

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !3876
  %e.0 = load i64, ptr %6, align 8, !dbg !3876, !range !929, !noundef !25
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3876
  %e.1 = load i64, ptr %7, align 8, !dbg !3876
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !3876
  store i64 %e.0, ptr %8, align 8, !dbg !3876
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !3876
  store i64 %e.1, ptr %9, align 8, !dbg !3876
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3866, metadata !DIExpression()), !dbg !3877
  %10 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3878
  store i64 %e.0, ptr %10, align 8, !dbg !3878
  %11 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3878
  store i64 %e.1, ptr %11, align 8, !dbg !3878
  %12 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3879
  %13 = load i64, ptr %12, align 8, !dbg !3879, !range !929, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3879
  %15 = load i64, ptr %14, align 8, !dbg !3879
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3879
  store i64 %13, ptr %16, align 8, !dbg !3879
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3879
  store i64 %15, ptr %17, align 8, !dbg !3879
  br label %bb4, !dbg !3880

bb2:                                              ; No predecessors!
  unreachable, !dbg !3870

bb4:                                              ; preds = %bb3, %bb1
  ret void, !dbg !3881
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h4a5b72842ef9fcccE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>") %0, ptr %self) unnamed_addr #0 !dbg !3882 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_5 = alloca { i64, i64 }, align 8
  %v = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3901, metadata !DIExpression()), !dbg !3906
  call void @llvm.dbg.declare(metadata ptr %v, metadata !3902, metadata !DIExpression()), !dbg !3907
  %1 = load i64, ptr %self, align 8, !dbg !3908, !range !3871, !noundef !25
  %2 = icmp eq i64 %1, 3, !dbg !3908
  %_2 = select i1 %2, i64 0, i64 1, !dbg !3908
  %3 = icmp eq i64 %_2, 0, !dbg !3909
  br i1 %3, label %bb3, label %bb1, !dbg !3909

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !3910
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %4, i64 8, i1 false), !dbg !3910
  %5 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue", ptr %0, i32 0, i32 1, !dbg !3911
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %v, i64 8, i1 false), !dbg !3911
  store i64 3, ptr %0, align 8, !dbg !3911
  br label %bb4, !dbg !3912

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !3913
  %e.0 = load i64, ptr %6, align 8, !dbg !3913, !range !929, !noundef !25
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3913
  %e.1 = load i64, ptr %7, align 8, !dbg !3913
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !3913
  store i64 %e.0, ptr %8, align 8, !dbg !3913
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !3913
  store i64 %e.1, ptr %9, align 8, !dbg !3913
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3904, metadata !DIExpression()), !dbg !3914
  %10 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3915
  store i64 %e.0, ptr %10, align 8, !dbg !3915
  %11 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3915
  store i64 %e.1, ptr %11, align 8, !dbg !3915
  %12 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3916
  %13 = load i64, ptr %12, align 8, !dbg !3916, !range !929, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3916
  %15 = load i64, ptr %14, align 8, !dbg !3916
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3916
  store i64 %13, ptr %16, align 8, !dbg !3916
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3916
  store i64 %15, ptr %17, align 8, !dbg !3916
  br label %bb4, !dbg !3917

bb2:                                              ; No predecessors!
  unreachable, !dbg !3908

bb4:                                              ; preds = %bb3, %bb1
  ret void, !dbg !3918
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17heb21c2913b68ca1bE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %0, ptr %self) unnamed_addr #0 !dbg !3919 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_5 = alloca { i64, i64 }, align 8
  %v = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3938, metadata !DIExpression()), !dbg !3943
  call void @llvm.dbg.declare(metadata ptr %v, metadata !3939, metadata !DIExpression()), !dbg !3944
  %1 = load i64, ptr %self, align 8, !dbg !3945, !range !3871, !noundef !25
  %2 = icmp eq i64 %1, 3, !dbg !3945
  %_2 = select i1 %2, i64 0, i64 1, !dbg !3945
  %3 = icmp eq i64 %_2, 0, !dbg !3946
  br i1 %3, label %bb3, label %bb1, !dbg !3946

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !3947
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %4, i64 8, i1 false), !dbg !3947
  %5 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %0, i32 0, i32 1, !dbg !3948
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %v, i64 8, i1 false), !dbg !3948
  store i64 3, ptr %0, align 8, !dbg !3948
  br label %bb4, !dbg !3949

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !3950
  %e.0 = load i64, ptr %6, align 8, !dbg !3950, !range !929, !noundef !25
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3950
  %e.1 = load i64, ptr %7, align 8, !dbg !3950
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !3950
  store i64 %e.0, ptr %8, align 8, !dbg !3950
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !3950
  store i64 %e.1, ptr %9, align 8, !dbg !3950
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3941, metadata !DIExpression()), !dbg !3951
  %10 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3952
  store i64 %e.0, ptr %10, align 8, !dbg !3952
  %11 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3952
  store i64 %e.1, ptr %11, align 8, !dbg !3952
  %12 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3953
  %13 = load i64, ptr %12, align 8, !dbg !3953, !range !929, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3953
  %15 = load i64, ptr %14, align 8, !dbg !3953
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3953
  store i64 %13, ptr %16, align 8, !dbg !3953
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3953
  store i64 %15, ptr %17, align 8, !dbg !3953
  br label %bb4, !dbg !3954

bb2:                                              ; No predecessors!
  unreachable, !dbg !3945

bb4:                                              ; preds = %bb3, %bb1
  ret void, !dbg !3955
}

; <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h8d4ceffadbdaf362E"() unnamed_addr #0 !dbg !3956 {
start:
  %_1.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %0 = alloca { i64, i64 }, align 8
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !3983, metadata !DIExpression()), !dbg !3985
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !3984, metadata !DIExpression()), !dbg !3985
  store i64 0, ptr %0, align 8, !dbg !3986
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3987
  %2 = load i64, ptr %1, align 8, !dbg !3987, !range !1853, !noundef !25
  %3 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3987
  %4 = load i64, ptr %3, align 8, !dbg !3987
  %5 = insertvalue { i64, i64 } poison, i64 %2, 0, !dbg !3987
  %6 = insertvalue { i64, i64 } %5, i64 %4, 1, !dbg !3987
  ret { i64, i64 } %6, !dbg !3987
}

; <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::start_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h77fc2a6534b4f9daE"(ptr align 8 %self) unnamed_addr #1 !dbg !3988 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4010, metadata !DIExpression()), !dbg !4011
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4012
  store ptr %self, ptr %1, align 8, !dbg !4012
  store i64 0, ptr %0, align 8, !dbg !4012
  %2 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4013
  %3 = load i64, ptr %2, align 8, !dbg !4013, !range !929, !noundef !25
  %4 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4013
  %5 = load ptr, ptr %4, align 8, !dbg !4013
  %6 = insertvalue { i64, ptr } poison, i64 %3, 0, !dbg !4013
  %7 = insertvalue { i64, ptr } %6, ptr %5, 1, !dbg !4013
  ret { i64, ptr } %7, !dbg !4013
}

; <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::end_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17ha1f07f1f82c605ffE"(ptr align 8 %self) unnamed_addr #1 !dbg !4014 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4016, metadata !DIExpression()), !dbg !4017
  %_2 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !4018
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4019
  store ptr %_2, ptr %1, align 8, !dbg !4019
  store i64 1, ptr %0, align 8, !dbg !4019
  %2 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4020
  %3 = load i64, ptr %2, align 8, !dbg !4020, !range !929, !noundef !25
  %4 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4020
  %5 = load ptr, ptr %4, align 8, !dbg !4020
  %6 = insertvalue { i64, ptr } poison, i64 %3, 0, !dbg !4020
  %7 = insertvalue { i64, ptr } %6, ptr %5, 1, !dbg !4020
  ret { i64, ptr } %7, !dbg !4020
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h112a4ec2674038e6E"(ptr align 8 %self) unnamed_addr #0 !dbg !4021 {
start:
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %self.dbg.spill.i1.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %1 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4039, metadata !DIExpression()), !dbg !4040
  %_5 = load ptr, ptr %self, align 8, !dbg !4041, !nonnull !25, !noundef !25
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4042, metadata !DIExpression()), !dbg !4047
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hacad78640f51c113E"(ptr %_5) #8, !dbg !4041
  %_2 = xor i1 %_3, true, !dbg !4049
  call void @llvm.assume(i1 %_2), !dbg !4050
  br i1 true, label %bb3, label %bb5, !dbg !4051

bb5:                                              ; preds = %bb3, %start
  %_13 = load ptr, ptr %self, align 8, !dbg !4052, !nonnull !25, !noundef !25
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4042, metadata !DIExpression()), !dbg !4053
  %2 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4052
  %_14 = load ptr, ptr %2, align 8, !dbg !4052, !noundef !25
  %_10 = icmp eq ptr %_13, %_14, !dbg !4052
  br i1 %_10, label %bb7, label %bb8, !dbg !4052

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4055
  %_9 = load ptr, ptr %3, align 8, !dbg !4055, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17ha8185f74b5ff622aE"(ptr %_9) #8, !dbg !4055
  %_7 = xor i1 %_8, true, !dbg !4056
  call void @llvm.assume(i1 %_7), !dbg !4057
  br label %bb5, !dbg !4058

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4059, metadata !DIExpression()), !dbg !4067
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4064, metadata !DIExpression()), !dbg !4069
  %_9.i = load ptr, ptr %self, align 8, !dbg !4070, !nonnull !25, !noundef !25
  store ptr %_9.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4042, metadata !DIExpression()), !dbg !4071
  store ptr %_9.i, ptr %old.dbg.spill.i, align 8, !dbg !4070
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4065, metadata !DIExpression()), !dbg !4073
  %_13.i = load ptr, ptr %self, align 8, !dbg !4074, !nonnull !25, !noundef !25
  store ptr %_13.i, ptr %self.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1.i, metadata !4042, metadata !DIExpression()), !dbg !4075
  store ptr %_13.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4077, metadata !DIExpression()), !dbg !4083
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4082, metadata !DIExpression()), !dbg !4085
  %4 = getelementptr inbounds i64, ptr %_13.i, i64 1, !dbg !4086
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hae5149c09b098f46E"(ptr %4) #8, !dbg !4087
  store ptr %_10.i, ptr %self, align 8, !dbg !4088
  store ptr %_9.i, ptr %0, align 8, !dbg !4089
  %5 = load ptr, ptr %0, align 8, !dbg !4090, !noundef !25
  store ptr %5, ptr %1, align 8, !dbg !4091
  br label %bb10, !dbg !4092

bb7:                                              ; preds = %bb5
  store ptr null, ptr %1, align 8, !dbg !4093
  br label %bb10, !dbg !4092

bb10:                                             ; preds = %bb8, %bb7
  %6 = load ptr, ptr %1, align 8, !dbg !4094, !align !1063, !noundef !25
  ret ptr %6, !dbg !4094
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h9eff74bbc45d0090E"(ptr align 8 %self) unnamed_addr #0 !dbg !4095 {
start:
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %self.dbg.spill.i1.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %1 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4111, metadata !DIExpression()), !dbg !4112
  %_5 = load ptr, ptr %self, align 8, !dbg !4113, !nonnull !25, !noundef !25
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4114, metadata !DIExpression()), !dbg !4119
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hcfdc54b74ac2d09eE"(ptr %_5) #8, !dbg !4113
  %_2 = xor i1 %_3, true, !dbg !4121
  call void @llvm.assume(i1 %_2), !dbg !4122
  br i1 true, label %bb3, label %bb5, !dbg !4123

bb5:                                              ; preds = %bb3, %start
  %_13 = load ptr, ptr %self, align 8, !dbg !4124, !nonnull !25, !noundef !25
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4114, metadata !DIExpression()), !dbg !4125
  %2 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4124
  %_14 = load ptr, ptr %2, align 8, !dbg !4124, !noundef !25
  %_10 = icmp eq ptr %_13, %_14, !dbg !4124
  br i1 %_10, label %bb7, label %bb8, !dbg !4124

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4127
  %_9 = load ptr, ptr %3, align 8, !dbg !4127, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h6a9ac7576db21ca6E"(ptr %_9) #8, !dbg !4127
  %_7 = xor i1 %_8, true, !dbg !4128
  call void @llvm.assume(i1 %_7), !dbg !4129
  br label %bb5, !dbg !4130

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4131, metadata !DIExpression()), !dbg !4139
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4136, metadata !DIExpression()), !dbg !4141
  %_9.i = load ptr, ptr %self, align 8, !dbg !4142, !nonnull !25, !noundef !25
  store ptr %_9.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4114, metadata !DIExpression()), !dbg !4143
  store ptr %_9.i, ptr %old.dbg.spill.i, align 8, !dbg !4142
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4137, metadata !DIExpression()), !dbg !4145
  %_13.i = load ptr, ptr %self, align 8, !dbg !4146, !nonnull !25, !noundef !25
  store ptr %_13.i, ptr %self.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1.i, metadata !4114, metadata !DIExpression()), !dbg !4147
  store ptr %_13.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4149, metadata !DIExpression()), !dbg !4155
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4154, metadata !DIExpression()), !dbg !4157
  %4 = getelementptr inbounds i64, ptr %_13.i, i64 1, !dbg !4158
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17ha14e92ff7a4b832aE"(ptr %4) #8, !dbg !4159
  store ptr %_10.i, ptr %self, align 8, !dbg !4160
  store ptr %_9.i, ptr %0, align 8, !dbg !4161
  %5 = load ptr, ptr %0, align 8, !dbg !4162, !noundef !25
  store ptr %5, ptr %1, align 8, !dbg !4163
  br label %bb10, !dbg !4164

bb7:                                              ; preds = %bb5
  store ptr null, ptr %1, align 8, !dbg !4165
  br label %bb10, !dbg !4164

bb10:                                             ; preds = %bb8, %bb7
  %6 = load ptr, ptr %1, align 8, !dbg !4166, !align !1063, !noundef !25
  ret ptr %6, !dbg !4166
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 4 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd3f0b9538daa0a09E"(ptr align 8 %self) unnamed_addr #0 !dbg !4167 {
start:
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %self.dbg.spill.i1.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %1 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4183, metadata !DIExpression()), !dbg !4184
  %_5 = load ptr, ptr %self, align 8, !dbg !4185, !nonnull !25, !noundef !25
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4186, metadata !DIExpression()), !dbg !4191
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h8cc31858c3b93f9cE"(ptr %_5) #8, !dbg !4185
  %_2 = xor i1 %_3, true, !dbg !4193
  call void @llvm.assume(i1 %_2), !dbg !4194
  br i1 true, label %bb3, label %bb5, !dbg !4195

bb5:                                              ; preds = %bb3, %start
  %_13 = load ptr, ptr %self, align 8, !dbg !4196, !nonnull !25, !noundef !25
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4186, metadata !DIExpression()), !dbg !4197
  %2 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4196
  %_14 = load ptr, ptr %2, align 8, !dbg !4196, !noundef !25
  %_10 = icmp eq ptr %_13, %_14, !dbg !4196
  br i1 %_10, label %bb7, label %bb8, !dbg !4196

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4199
  %_9 = load ptr, ptr %3, align 8, !dbg !4199, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h91d9cdaf3309c2c1E"(ptr %_9) #8, !dbg !4199
  %_7 = xor i1 %_8, true, !dbg !4200
  call void @llvm.assume(i1 %_7), !dbg !4201
  br label %bb5, !dbg !4202

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4203, metadata !DIExpression()), !dbg !4211
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4208, metadata !DIExpression()), !dbg !4213
  %_9.i = load ptr, ptr %self, align 8, !dbg !4214, !nonnull !25, !noundef !25
  store ptr %_9.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4186, metadata !DIExpression()), !dbg !4215
  store ptr %_9.i, ptr %old.dbg.spill.i, align 8, !dbg !4214
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4209, metadata !DIExpression()), !dbg !4217
  %_13.i = load ptr, ptr %self, align 8, !dbg !4218, !nonnull !25, !noundef !25
  store ptr %_13.i, ptr %self.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1.i, metadata !4186, metadata !DIExpression()), !dbg !4219
  store ptr %_13.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4221, metadata !DIExpression()), !dbg !4227
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4226, metadata !DIExpression()), !dbg !4229
  %4 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %_13.i, i64 1, !dbg !4230
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h1d5acb22b1f6fedaE"(ptr %4) #8, !dbg !4231
  store ptr %_10.i, ptr %self, align 8, !dbg !4232
  store ptr %_9.i, ptr %0, align 8, !dbg !4233
  %5 = load ptr, ptr %0, align 8, !dbg !4234, !noundef !25
  store ptr %5, ptr %1, align 8, !dbg !4235
  br label %bb10, !dbg !4236

bb7:                                              ; preds = %bb5
  store ptr null, ptr %1, align 8, !dbg !4237
  br label %bb10, !dbg !4236

bb10:                                             ; preds = %bb8, %bb7
  %6 = load ptr, ptr %1, align 8, !dbg !4238, !align !1120, !noundef !25
  ret ptr %6, !dbg !4238
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hf7d9f47bca11c936E"(ptr align 8 %self) unnamed_addr #0 !dbg !4239 {
start:
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %self.dbg.spill.i1.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %1 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4255, metadata !DIExpression()), !dbg !4256
  %_5 = load ptr, ptr %self, align 8, !dbg !4257, !nonnull !25, !noundef !25
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4258, metadata !DIExpression()), !dbg !4263
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hc09851b73c7e8f80E"(ptr %_5) #8, !dbg !4257
  %_2 = xor i1 %_3, true, !dbg !4265
  call void @llvm.assume(i1 %_2), !dbg !4266
  br i1 true, label %bb3, label %bb5, !dbg !4267

bb5:                                              ; preds = %bb3, %start
  %_13 = load ptr, ptr %self, align 8, !dbg !4268, !nonnull !25, !noundef !25
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4258, metadata !DIExpression()), !dbg !4269
  %2 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4268
  %_14 = load ptr, ptr %2, align 8, !dbg !4268, !noundef !25
  %_10 = icmp eq ptr %_13, %_14, !dbg !4268
  br i1 %_10, label %bb7, label %bb8, !dbg !4268

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4271
  %_9 = load ptr, ptr %3, align 8, !dbg !4271, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hdd13e34c56333220E"(ptr %_9) #8, !dbg !4271
  %_7 = xor i1 %_8, true, !dbg !4272
  call void @llvm.assume(i1 %_7), !dbg !4273
  br label %bb5, !dbg !4274

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4275, metadata !DIExpression()), !dbg !4283
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4280, metadata !DIExpression()), !dbg !4285
  %_9.i = load ptr, ptr %self, align 8, !dbg !4286, !nonnull !25, !noundef !25
  store ptr %_9.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4258, metadata !DIExpression()), !dbg !4287
  store ptr %_9.i, ptr %old.dbg.spill.i, align 8, !dbg !4286
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4281, metadata !DIExpression()), !dbg !4289
  %_13.i = load ptr, ptr %self, align 8, !dbg !4290, !nonnull !25, !noundef !25
  store ptr %_13.i, ptr %self.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1.i, metadata !4258, metadata !DIExpression()), !dbg !4291
  store ptr %_13.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4293, metadata !DIExpression()), !dbg !4299
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4298, metadata !DIExpression()), !dbg !4301
  %4 = getelementptr inbounds i64, ptr %_13.i, i64 1, !dbg !4302
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hf87a910d1d962e55E"(ptr %4) #8, !dbg !4303
  store ptr %_10.i, ptr %self, align 8, !dbg !4304
  store ptr %_9.i, ptr %0, align 8, !dbg !4305
  %5 = load ptr, ptr %0, align 8, !dbg !4306, !noundef !25
  store ptr %5, ptr %1, align 8, !dbg !4307
  br label %bb10, !dbg !4308

bb7:                                              ; preds = %bb5
  store ptr null, ptr %1, align 8, !dbg !4309
  br label %bb10, !dbg !4308

bb10:                                             ; preds = %bb8, %bb7
  %6 = load ptr, ptr %1, align 8, !dbg !4310, !align !1063, !noundef !25
  ret ptr %6, !dbg !4310
}

; <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::start_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h11d2705add56b59dE"(ptr align 8 %self) unnamed_addr #1 !dbg !4311 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4317, metadata !DIExpression()), !dbg !4318
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4319
  store ptr %self, ptr %1, align 8, !dbg !4319
  store i64 0, ptr %0, align 8, !dbg !4319
  %2 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4320
  %3 = load i64, ptr %2, align 8, !dbg !4320, !range !929, !noundef !25
  %4 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4320
  %5 = load ptr, ptr %4, align 8, !dbg !4320
  %6 = insertvalue { i64, ptr } poison, i64 %3, 0, !dbg !4320
  %7 = insertvalue { i64, ptr } %6, ptr %5, 1, !dbg !4320
  ret { i64, ptr } %7, !dbg !4320
}

; <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::end_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h6f6c2dfd8180791eE"(ptr align 8 %self) unnamed_addr #1 !dbg !4321 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4323, metadata !DIExpression()), !dbg !4324
  store i64 2, ptr %0, align 8, !dbg !4325
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4326
  %2 = load i64, ptr %1, align 8, !dbg !4326, !range !929, !noundef !25
  %3 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4326
  %4 = load ptr, ptr %3, align 8, !dbg !4326
  %5 = insertvalue { i64, ptr } poison, i64 %2, 0, !dbg !4326
  %6 = insertvalue { i64, ptr } %5, ptr %4, 1, !dbg !4326
  ret { i64, ptr } %6, !dbg !4326
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h3548e9234d54c3cdE"(ptr align 8 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4327 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %_1.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4332, metadata !DIExpression()), !dbg !4335
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !4334, metadata !DIExpression()), !dbg !4335
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0, !dbg !4335
  store ptr %slice.0, ptr %1, align 8, !dbg !4335
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1, !dbg !4335
  store i64 %slice.1, ptr %2, align 8, !dbg !4335
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4333, metadata !DIExpression()), !dbg !4336
  %3 = insertvalue { ptr, i64 } poison, ptr %slice.0, 0, !dbg !4337
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4337
  ret { ptr, i64 } %4, !dbg !4337
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h60312e4f10d88164E"(ptr align 8 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4338 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %_1.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4342, metadata !DIExpression()), !dbg !4345
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !4344, metadata !DIExpression()), !dbg !4345
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0, !dbg !4345
  store ptr %slice.0, ptr %1, align 8, !dbg !4345
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1, !dbg !4345
  store i64 %slice.1, ptr %2, align 8, !dbg !4345
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4343, metadata !DIExpression()), !dbg !4346
  %3 = insertvalue { ptr, i64 } poison, ptr %slice.0, 0, !dbg !4347
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4347
  ret { ptr, i64 } %4, !dbg !4347
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h79a7970f95248d4bE"(ptr align 4 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4348 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %_1.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4352, metadata !DIExpression()), !dbg !4355
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !4354, metadata !DIExpression()), !dbg !4355
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0, !dbg !4355
  store ptr %slice.0, ptr %1, align 8, !dbg !4355
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1, !dbg !4355
  store i64 %slice.1, ptr %2, align 8, !dbg !4355
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4353, metadata !DIExpression()), !dbg !4356
  %3 = insertvalue { ptr, i64 } poison, ptr %slice.0, 0, !dbg !4357
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4357
  ret { ptr, i64 } %4, !dbg !4357
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hfad2c2571512fda5E"(ptr align 8 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4358 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %_1.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4362, metadata !DIExpression()), !dbg !4365
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !4364, metadata !DIExpression()), !dbg !4365
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0, !dbg !4365
  store ptr %slice.0, ptr %1, align 8, !dbg !4365
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1, !dbg !4365
  store i64 %slice.1, ptr %2, align 8, !dbg !4365
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4363, metadata !DIExpression()), !dbg !4366
  %3 = insertvalue { ptr, i64 } poison, ptr %slice.0, 0, !dbg !4367
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4367
  ret { ptr, i64 } %4, !dbg !4367
}

; bit_field::to_regular_range
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN9bit_field16to_regular_range17h08a0248362904713E(ptr align 8 %generic_rage, i64 %bit_length) unnamed_addr #1 !dbg !4368 {
start:
  %value.dbg.spill7 = alloca i64, align 8
  %value.dbg.spill5 = alloca i64, align 8
  %value.dbg.spill3 = alloca i64, align 8
  %value.dbg.spill = alloca i64, align 8
  %bit_length.dbg.spill = alloca i64, align 8
  %generic_rage.dbg.spill = alloca ptr, align 8
  %_10 = alloca { i64, ptr }, align 8
  %end = alloca i64, align 8
  %_4 = alloca { i64, ptr }, align 8
  %start1 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store ptr %generic_rage, ptr %generic_rage.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %generic_rage.dbg.spill, metadata !4372, metadata !DIExpression()), !dbg !4386
  store i64 %bit_length, ptr %bit_length.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit_length.dbg.spill, metadata !4373, metadata !DIExpression()), !dbg !4387
  call void @llvm.dbg.declare(metadata ptr %start1, metadata !4374, metadata !DIExpression()), !dbg !4388
  call void @llvm.dbg.declare(metadata ptr %end, metadata !4380, metadata !DIExpression()), !dbg !4389
; call <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::start_bound
  %1 = call { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h11d2705add56b59dE"(ptr align 8 %generic_rage) #8, !dbg !4390
  store { i64, ptr } %1, ptr %_4, align 8, !dbg !4390
  %_5 = load i64, ptr %_4, align 8, !dbg !4390, !range !929, !noundef !25
  switch i64 %_5, label %bb3 [
    i64 0, label %bb6
    i64 1, label %bb4
    i64 2, label %bb2
  ], !dbg !4391

bb3:                                              ; preds = %bb7, %start
  unreachable, !dbg !4390

bb6:                                              ; preds = %start
  %2 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4392
  %_18 = load ptr, ptr %2, align 8, !dbg !4392, !nonnull !25, !align !1063, !noundef !25
  %value2 = load i64, ptr %_18, align 8, !dbg !4392, !noundef !25
  store i64 %value2, ptr %value.dbg.spill3, align 8, !dbg !4392
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill3, metadata !4378, metadata !DIExpression()), !dbg !4393
  store i64 %value2, ptr %start1, align 8, !dbg !4394
  br label %bb7, !dbg !4395

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4396
  %_17 = load ptr, ptr %3, align 8, !dbg !4396, !nonnull !25, !align !1063, !noundef !25
  %value = load i64, ptr %_17, align 8, !dbg !4396, !noundef !25
  store i64 %value, ptr %value.dbg.spill, align 8, !dbg !4396
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !4376, metadata !DIExpression()), !dbg !4397
  %4 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value, i64 1), !dbg !4398
  %_7.0 = extractvalue { i64, i1 } %4, 0, !dbg !4398
  %_7.1 = extractvalue { i64, i1 } %4, 1, !dbg !4398
  %5 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !4398
  br i1 %5, label %panic, label %bb5, !dbg !4398

bb2:                                              ; preds = %start
  store i64 0, ptr %start1, align 8, !dbg !4399
  br label %bb7, !dbg !4399

bb7:                                              ; preds = %bb6, %bb5, %bb2
; call <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::end_bound
  %6 = call { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h6f6c2dfd8180791eE"(ptr align 8 %generic_rage) #8, !dbg !4400
  store { i64, ptr } %6, ptr %_10, align 8, !dbg !4400
  %_11 = load i64, ptr %_10, align 8, !dbg !4400, !range !929, !noundef !25
  switch i64 %_11, label %bb3 [
    i64 0, label %bb11
    i64 1, label %bb10
    i64 2, label %bb9
  ], !dbg !4401

bb5:                                              ; preds = %bb4
  store i64 %_7.0, ptr %start1, align 8, !dbg !4398
  br label %bb7, !dbg !4402

panic:                                            ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_452e2cd57462288f59b0f290dcac7a6f) #9, !dbg !4398
  unreachable, !dbg !4398

bb11:                                             ; preds = %bb7
  %7 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4403
  %_20 = load ptr, ptr %7, align 8, !dbg !4403, !nonnull !25, !align !1063, !noundef !25
  %value6 = load i64, ptr %_20, align 8, !dbg !4403, !noundef !25
  store i64 %value6, ptr %value.dbg.spill7, align 8, !dbg !4403
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill7, metadata !4384, metadata !DIExpression()), !dbg !4404
  %8 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value6, i64 1), !dbg !4405
  %_14.0 = extractvalue { i64, i1 } %8, 0, !dbg !4405
  %_14.1 = extractvalue { i64, i1 } %8, 1, !dbg !4405
  %9 = call i1 @llvm.expect.i1(i1 %_14.1, i1 false), !dbg !4405
  br i1 %9, label %panic8, label %bb12, !dbg !4405

bb10:                                             ; preds = %bb7
  %10 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4406
  %_19 = load ptr, ptr %10, align 8, !dbg !4406, !nonnull !25, !align !1063, !noundef !25
  %value4 = load i64, ptr %_19, align 8, !dbg !4406, !noundef !25
  store i64 %value4, ptr %value.dbg.spill5, align 8, !dbg !4406
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill5, metadata !4382, metadata !DIExpression()), !dbg !4407
  store i64 %value4, ptr %end, align 8, !dbg !4408
  br label %bb13, !dbg !4409

bb9:                                              ; preds = %bb7
  store i64 %bit_length, ptr %end, align 8, !dbg !4410
  br label %bb13, !dbg !4410

bb13:                                             ; preds = %bb12, %bb10, %bb9
  %_15 = load i64, ptr %start1, align 8, !dbg !4411, !noundef !25
  %_16 = load i64, ptr %end, align 8, !dbg !4412, !noundef !25
  store i64 %_15, ptr %0, align 8, !dbg !4411
  %11 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4411
  store i64 %_16, ptr %11, align 8, !dbg !4411
  %12 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4413
  %13 = load i64, ptr %12, align 8, !dbg !4413, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4413
  %15 = load i64, ptr %14, align 8, !dbg !4413, !noundef !25
  %16 = insertvalue { i64, i64 } poison, i64 %13, 0, !dbg !4413
  %17 = insertvalue { i64, i64 } %16, i64 %15, 1, !dbg !4413
  ret { i64, i64 } %17, !dbg !4413

bb12:                                             ; preds = %bb11
  store i64 %_14.0, ptr %end, align 8, !dbg !4405
  br label %bb13, !dbg !4414

panic8:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_d9e3d38381cd5d21218a809b53de410a) #9, !dbg !4405
  unreachable, !dbg !4405
}

; bit_field::to_regular_range
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN9bit_field16to_regular_range17h22d0b86edc71ec6fE(ptr align 8 %generic_rage, i64 %bit_length) unnamed_addr #1 !dbg !4415 {
start:
  %value.dbg.spill7 = alloca i64, align 8
  %value.dbg.spill5 = alloca i64, align 8
  %value.dbg.spill3 = alloca i64, align 8
  %value.dbg.spill = alloca i64, align 8
  %bit_length.dbg.spill = alloca i64, align 8
  %generic_rage.dbg.spill = alloca ptr, align 8
  %_10 = alloca { i64, ptr }, align 8
  %end = alloca i64, align 8
  %_4 = alloca { i64, ptr }, align 8
  %start1 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store ptr %generic_rage, ptr %generic_rage.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %generic_rage.dbg.spill, metadata !4419, metadata !DIExpression()), !dbg !4433
  store i64 %bit_length, ptr %bit_length.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit_length.dbg.spill, metadata !4420, metadata !DIExpression()), !dbg !4434
  call void @llvm.dbg.declare(metadata ptr %start1, metadata !4421, metadata !DIExpression()), !dbg !4435
  call void @llvm.dbg.declare(metadata ptr %end, metadata !4427, metadata !DIExpression()), !dbg !4436
; call <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::start_bound
  %1 = call { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h77fc2a6534b4f9daE"(ptr align 8 %generic_rage) #8, !dbg !4437
  store { i64, ptr } %1, ptr %_4, align 8, !dbg !4437
  %_5 = load i64, ptr %_4, align 8, !dbg !4437, !range !929, !noundef !25
  switch i64 %_5, label %bb3 [
    i64 0, label %bb6
    i64 1, label %bb4
    i64 2, label %bb2
  ], !dbg !4438

bb3:                                              ; preds = %bb7, %start
  unreachable, !dbg !4437

bb6:                                              ; preds = %start
  %2 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4439
  %_18 = load ptr, ptr %2, align 8, !dbg !4439, !nonnull !25, !align !1063, !noundef !25
  %value2 = load i64, ptr %_18, align 8, !dbg !4439, !noundef !25
  store i64 %value2, ptr %value.dbg.spill3, align 8, !dbg !4439
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill3, metadata !4425, metadata !DIExpression()), !dbg !4440
  store i64 %value2, ptr %start1, align 8, !dbg !4441
  br label %bb7, !dbg !4442

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4443
  %_17 = load ptr, ptr %3, align 8, !dbg !4443, !nonnull !25, !align !1063, !noundef !25
  %value = load i64, ptr %_17, align 8, !dbg !4443, !noundef !25
  store i64 %value, ptr %value.dbg.spill, align 8, !dbg !4443
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !4423, metadata !DIExpression()), !dbg !4444
  %4 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value, i64 1), !dbg !4445
  %_7.0 = extractvalue { i64, i1 } %4, 0, !dbg !4445
  %_7.1 = extractvalue { i64, i1 } %4, 1, !dbg !4445
  %5 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !4445
  br i1 %5, label %panic, label %bb5, !dbg !4445

bb2:                                              ; preds = %start
  store i64 0, ptr %start1, align 8, !dbg !4446
  br label %bb7, !dbg !4446

bb7:                                              ; preds = %bb6, %bb5, %bb2
; call <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::end_bound
  %6 = call { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17ha1f07f1f82c605ffE"(ptr align 8 %generic_rage) #8, !dbg !4447
  store { i64, ptr } %6, ptr %_10, align 8, !dbg !4447
  %_11 = load i64, ptr %_10, align 8, !dbg !4447, !range !929, !noundef !25
  switch i64 %_11, label %bb3 [
    i64 0, label %bb11
    i64 1, label %bb10
    i64 2, label %bb9
  ], !dbg !4448

bb5:                                              ; preds = %bb4
  store i64 %_7.0, ptr %start1, align 8, !dbg !4445
  br label %bb7, !dbg !4449

panic:                                            ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_452e2cd57462288f59b0f290dcac7a6f) #9, !dbg !4445
  unreachable, !dbg !4445

bb11:                                             ; preds = %bb7
  %7 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4450
  %_20 = load ptr, ptr %7, align 8, !dbg !4450, !nonnull !25, !align !1063, !noundef !25
  %value6 = load i64, ptr %_20, align 8, !dbg !4450, !noundef !25
  store i64 %value6, ptr %value.dbg.spill7, align 8, !dbg !4450
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill7, metadata !4431, metadata !DIExpression()), !dbg !4451
  %8 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value6, i64 1), !dbg !4452
  %_14.0 = extractvalue { i64, i1 } %8, 0, !dbg !4452
  %_14.1 = extractvalue { i64, i1 } %8, 1, !dbg !4452
  %9 = call i1 @llvm.expect.i1(i1 %_14.1, i1 false), !dbg !4452
  br i1 %9, label %panic8, label %bb12, !dbg !4452

bb10:                                             ; preds = %bb7
  %10 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4453
  %_19 = load ptr, ptr %10, align 8, !dbg !4453, !nonnull !25, !align !1063, !noundef !25
  %value4 = load i64, ptr %_19, align 8, !dbg !4453, !noundef !25
  store i64 %value4, ptr %value.dbg.spill5, align 8, !dbg !4453
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill5, metadata !4429, metadata !DIExpression()), !dbg !4454
  store i64 %value4, ptr %end, align 8, !dbg !4455
  br label %bb13, !dbg !4456

bb9:                                              ; preds = %bb7
  store i64 %bit_length, ptr %end, align 8, !dbg !4457
  br label %bb13, !dbg !4457

bb13:                                             ; preds = %bb12, %bb10, %bb9
  %_15 = load i64, ptr %start1, align 8, !dbg !4458, !noundef !25
  %_16 = load i64, ptr %end, align 8, !dbg !4459, !noundef !25
  store i64 %_15, ptr %0, align 8, !dbg !4458
  %11 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4458
  store i64 %_16, ptr %11, align 8, !dbg !4458
  %12 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4460
  %13 = load i64, ptr %12, align 8, !dbg !4460, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4460
  %15 = load i64, ptr %14, align 8, !dbg !4460, !noundef !25
  %16 = insertvalue { i64, i64 } poison, i64 %13, 0, !dbg !4460
  %17 = insertvalue { i64, i64 } %16, i64 %15, 1, !dbg !4460
  ret { i64, i64 } %17, !dbg !4460

bb12:                                             ; preds = %bb11
  store i64 %_14.0, ptr %end, align 8, !dbg !4452
  br label %bb13, !dbg !4461

panic8:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_d9e3d38381cd5d21218a809b53de410a) #9, !dbg !4452
  unreachable, !dbg !4452
}

; <x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17hca1b03b0f8cd279eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4462 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca i8, align 1
  %_20 = alloca %"core::fmt::rt::Placeholder", align 8
  %_19 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4469, metadata !DIExpression()), !dbg !4471
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4470, metadata !DIExpression()), !dbg !4472
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17hfc72c00c4593e648E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_dc945488582c36a112c04f49aea120e4, i64 16) #8, !dbg !4473
  store ptr %self, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !4474, metadata !DIExpression()), !dbg !4479
  store ptr %self, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !4481, metadata !DIExpression()), !dbg !4488
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !4487, metadata !DIExpression()), !dbg !4490
  store ptr %self, ptr %0, align 8, !dbg !4491
  %1 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !4491
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E", ptr %1, align 8, !dbg !4491
  %2 = load ptr, ptr %0, align 8, !dbg !4492, !nonnull !25, !align !4493, !noundef !25
  %3 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !4492
  %4 = load ptr, ptr %3, align 8, !dbg !4492, !nonnull !25, !noundef !25
  %5 = insertvalue { ptr, ptr } poison, ptr %2, 0, !dbg !4492
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !4492
  %7 = extractvalue { ptr, ptr } %6, 0, !dbg !4494
  %8 = extractvalue { ptr, ptr } %6, 1, !dbg !4494
  %_15.0 = extractvalue { ptr, ptr } %6, 0, !dbg !4495
  %_15.1 = extractvalue { ptr, ptr } %6, 1, !dbg !4495
  %9 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !4495
  %10 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 0, !dbg !4495
  store ptr %_15.0, ptr %10, align 8, !dbg !4495
  %11 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 1, !dbg !4495
  store ptr %_15.1, ptr %11, align 8, !dbg !4495
  store i8 3, ptr %_21, align 1, !dbg !4495
  store i64 2, ptr %_22, align 8, !dbg !4495
  store i64 2, ptr %_23, align 8, !dbg !4495
  %12 = load i8, ptr %_21, align 1, !dbg !4495, !range !3113, !noundef !25
  %13 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !4495
  %14 = load i64, ptr %13, align 8, !dbg !4495, !range !929, !noundef !25
  %15 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !4495
  %16 = load i64, ptr %15, align 8, !dbg !4495
  %17 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !4495
  %18 = load i64, ptr %17, align 8, !dbg !4495, !range !929, !noundef !25
  %19 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !4495
  %20 = load i64, ptr %19, align 8, !dbg !4495
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !4506
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !4508
  store i8 %12, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !4509
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !4510
  store i64 %14, ptr %precision.dbg.spill.i, align 8
  %21 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %16, ptr %21, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !4511
  store i64 %18, ptr %width.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %20, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !4512
  %23 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 2, !dbg !4513
  store i64 0, ptr %23, align 8, !dbg !4513
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 3, !dbg !4513
  store i32 32, ptr %24, align 8, !dbg !4513
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 5, !dbg !4513
  store i8 %12, ptr %25, align 8, !dbg !4513
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 4, !dbg !4513
  store i32 4, ptr %26, align 4, !dbg !4513
  store i64 %14, ptr %_20, align 8, !dbg !4513
  %27 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !4513
  store i64 %16, ptr %27, align 8, !dbg !4513
  %28 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 1, !dbg !4513
  store i64 %18, ptr %28, align 8, !dbg !4513
  %29 = getelementptr inbounds { i64, i64 }, ptr %28, i32 0, i32 1, !dbg !4513
  store i64 %20, ptr %29, align 8, !dbg !4513
  %30 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_19, i64 0, i64 0, !dbg !4495
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %30, ptr align 8 %_20, i64 56, i1 false), !dbg !4495
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17hd767e41811a81507E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !4495
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h464005bb33284104E(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !4473
; call core::fmt::builders::DebugTuple::finish
  %31 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h51766f58ddbff499E(ptr align 8 %_4) #8, !dbg !4473
  ret i1 %31, !dbg !4514
}

; x86_64::addr::VirtAddr::new
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr3new17hf95e7f20dbb5cebeE(i64 %addr) unnamed_addr #0 !dbg !4515 {
start:
  %addr.dbg.spill = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4519, metadata !DIExpression()), !dbg !4520
; call x86_64::addr::VirtAddr::try_new
  %0 = call { i64, i64 } @_ZN6x86_644addr8VirtAddr7try_new17h8280da083d6b3a11E(i64 %addr) #8, !dbg !4521
  %_2.0 = extractvalue { i64, i64 } %0, 0, !dbg !4521
  %_2.1 = extractvalue { i64, i64 } %0, 1, !dbg !4521
; call core::result::Result<T,E>::expect
  %1 = call i64 @"_ZN4core6result19Result$LT$T$C$E$GT$6expect17h677f5a383b55a794E"(i64 %_2.0, i64 %_2.1, ptr align 1 @alloc_3b30f3c2fe1935017d2714aa9952ea95, i64 74, ptr align 8 @alloc_6918487e00f1778b5f784ee4db0636b1) #8, !dbg !4521
  ret i64 %1, !dbg !4522
}

; x86_64::addr::VirtAddr::try_new
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @_ZN6x86_644addr8VirtAddr7try_new17h8280da083d6b3a11E(i64 %0) unnamed_addr #0 !dbg !4523 {
start:
  %_7 = alloca i64, align 8
  %_5 = alloca i64, align 8
  %_4 = alloca { i64, i64 }, align 8
  %1 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  store i64 %0, ptr %addr, align 8
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !4527, metadata !DIExpression()), !dbg !4528
  store i64 47, ptr %_4, align 8, !dbg !4529
  %2 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !4529
  store i64 64, ptr %2, align 8, !dbg !4529
  %3 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !4530
  %4 = load i64, ptr %3, align 8, !dbg !4530, !noundef !25
  %5 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !4530
  %6 = load i64, ptr %5, align 8, !dbg !4530, !noundef !25
; call <u64 as bit_field::BitField>::get_bits
  %_2 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17he4f5670e12b12112E"(ptr align 8 %addr, i64 %4, i64 %6, ptr align 8 @alloc_0dd747a39fa1b13fd2bc6b27f39fe3d6) #8, !dbg !4530
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 131071, label %bb3
    i64 1, label %bb4
  ], !dbg !4531

bb2:                                              ; preds = %start
  %7 = load i64, ptr %addr, align 8, !dbg !4532, !noundef !25
  store i64 %7, ptr %_7, align 8, !dbg !4532
  %8 = load i64, ptr %_7, align 8, !dbg !4533, !noundef !25
  %9 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4533
  store i64 %8, ptr %9, align 8, !dbg !4533
  store i64 1, ptr %1, align 8, !dbg !4533
  br label %bb6, !dbg !4534

bb3:                                              ; preds = %start, %start
  %10 = load i64, ptr %addr, align 8, !dbg !4535, !noundef !25
  store i64 %10, ptr %_5, align 8, !dbg !4535
  %11 = load i64, ptr %_5, align 8, !dbg !4536, !noundef !25
  %12 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4536
  store i64 %11, ptr %12, align 8, !dbg !4536
  store i64 0, ptr %1, align 8, !dbg !4536
  br label %bb6, !dbg !4537

bb4:                                              ; preds = %start
  %13 = load i64, ptr %addr, align 8, !dbg !4538, !noundef !25
; call x86_64::addr::VirtAddr::new_truncate
  %_6 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hecefabb7dc73d468E(i64 %13) #8, !dbg !4538
  %14 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4539
  store i64 %_6, ptr %14, align 8, !dbg !4539
  store i64 0, ptr %1, align 8, !dbg !4539
  br label %bb6, !dbg !4540

bb6:                                              ; preds = %bb3, %bb4, %bb2
  %15 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !4541
  %16 = load i64, ptr %15, align 8, !dbg !4541, !range !1853, !noundef !25
  %17 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4541
  %18 = load i64, ptr %17, align 8, !dbg !4541, !noundef !25
  %19 = insertvalue { i64, i64 } poison, i64 %16, 0, !dbg !4541
  %20 = insertvalue { i64, i64 } %19, i64 %18, 1, !dbg !4541
  ret { i64, i64 } %20, !dbg !4541
}

; x86_64::addr::VirtAddr::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hecefabb7dc73d468E(i64 %addr) unnamed_addr #0 !dbg !4542 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4544, metadata !DIExpression()), !dbg !4545
  %_5 = shl i64 %addr, 16, !dbg !4546
  %_3 = ashr i64 %_5, 16, !dbg !4547
  store i64 %_3, ptr %0, align 8, !dbg !4548
  %1 = load i64, ptr %0, align 8, !dbg !4549, !noundef !25
  ret i64 %1, !dbg !4549
}

; x86_64::addr::VirtAddr::new_unsafe
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17hea0ee1efa6303607E(i64 %addr) unnamed_addr #0 !dbg !4550 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4552, metadata !DIExpression()), !dbg !4553
  store i64 %addr, ptr %0, align 8, !dbg !4554
  %1 = load i64, ptr %0, align 8, !dbg !4555, !noundef !25
  ret i64 %1, !dbg !4555
}

; x86_64::addr::VirtAddr::as_u64
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr6as_u6417h5248740d4da11f1eE(i64 %self) unnamed_addr #0 !dbg !4556 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4560, metadata !DIExpression()), !dbg !4561
  ret i64 %self, !dbg !4562
}

; x86_64::addr::VirtAddr::as_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_644addr8VirtAddr6as_ptr17h7a6e99bd6d3569b4E(i64 %self) unnamed_addr #0 !dbg !4563 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4568, metadata !DIExpression()), !dbg !4569
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417h5248740d4da11f1eE(i64 %self) #8, !dbg !4570
  %0 = inttoptr i64 %_2 to ptr, !dbg !4570
  ret ptr %0, !dbg !4571
}

; x86_64::addr::VirtAddr::as_mut_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h961be1497e2dfbfeE(i64 %self) unnamed_addr #0 !dbg !4572 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4577, metadata !DIExpression()), !dbg !4578
; call x86_64::addr::VirtAddr::as_ptr
  %_2 = call ptr @_ZN6x86_644addr8VirtAddr6as_ptr17h7a6e99bd6d3569b4E(i64 %self) #8, !dbg !4579
  ret ptr %_2, !dbg !4580
}

; x86_64::addr::VirtAddr::align_down
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_644addr8VirtAddr10align_down17h660377a54b3bdf59E(i64 %self, i64 %align) unnamed_addr #0 !dbg !4581 {
start:
  %align.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4585, metadata !DIExpression()), !dbg !4588
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !4586, metadata !DIExpression()), !dbg !4589
; call <T as core::convert::Into<U>>::into
  %_5 = call i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h1da19f52df18f197E"(i64 %align) #8, !dbg !4590
; call x86_64::addr::align_down
  %_3 = call i64 @_ZN6x86_644addr10align_down17h2855ed8d5a4761c6E(i64 %self, i64 %_5) #8, !dbg !4591
; call x86_64::addr::VirtAddr::new_truncate
  %0 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hecefabb7dc73d468E(i64 %_3) #8, !dbg !4592
  ret i64 %0, !dbg !4593
}

; x86_64::addr::VirtAddr::page_offset
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr11page_offset17h29193c5a93be4673E(i64 %self) unnamed_addr #0 !dbg !4594 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4601, metadata !DIExpression()), !dbg !4602
  %_2 = trunc i64 %self to i16, !dbg !4603
; call x86_64::structures::paging::page_table::PageOffset::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17h28571c4c4e4800f5E(i16 %_2) #8, !dbg !4604
  ret i16 %0, !dbg !4605
}

; x86_64::addr::VirtAddr::p1_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p1_index17h7a73c41c4a7c204eE(i64 %self) unnamed_addr #0 !dbg !4606 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4610, metadata !DIExpression()), !dbg !4611
  %_3 = lshr i64 %self, 12, !dbg !4612
  %_2 = trunc i64 %_3 to i16, !dbg !4612
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h5b8798828b3f03fbE(i16 %_2) #8, !dbg !4613
  ret i16 %0, !dbg !4614
}

; x86_64::addr::VirtAddr::p2_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p2_index17h7d68dfe8963e4615E(i64 %self) unnamed_addr #0 !dbg !4615 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4617, metadata !DIExpression()), !dbg !4618
  %_4 = lshr i64 %self, 12, !dbg !4619
  %_3 = lshr i64 %_4, 9, !dbg !4620
  %_2 = trunc i64 %_3 to i16, !dbg !4620
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h5b8798828b3f03fbE(i16 %_2) #8, !dbg !4621
  ret i16 %0, !dbg !4622
}

; x86_64::addr::VirtAddr::p3_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p3_index17h612e277fed86cb3aE(i64 %self) unnamed_addr #0 !dbg !4623 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4625, metadata !DIExpression()), !dbg !4626
  %_5 = lshr i64 %self, 12, !dbg !4627
  %_4 = lshr i64 %_5, 9, !dbg !4627
  %_3 = lshr i64 %_4, 9, !dbg !4628
  %_2 = trunc i64 %_3 to i16, !dbg !4628
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h5b8798828b3f03fbE(i16 %_2) #8, !dbg !4629
  ret i16 %0, !dbg !4630
}

; x86_64::addr::VirtAddr::p4_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p4_index17h84bc5fe801923492E(i64 %self) unnamed_addr #0 !dbg !4631 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4633, metadata !DIExpression()), !dbg !4634
  %_6 = lshr i64 %self, 12, !dbg !4635
  %_5 = lshr i64 %_6, 9, !dbg !4635
  %_4 = lshr i64 %_5, 9, !dbg !4635
  %_3 = lshr i64 %_4, 9, !dbg !4636
  %_2 = trunc i64 %_3 to i16, !dbg !4636
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h5b8798828b3f03fbE(i16 %_2) #8, !dbg !4637
  ret i16 %0, !dbg !4638
}

; <x86_64::addr::VirtAddr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60c8cdda7c8214b5E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4639 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca i8, align 1
  %_20 = alloca %"core::fmt::rt::Placeholder", align 8
  %_19 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4644, metadata !DIExpression()), !dbg !4646
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4645, metadata !DIExpression()), !dbg !4647
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17hfc72c00c4593e648E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_267cc841a759909b7b242b44dbf10212, i64 8) #8, !dbg !4648
  store ptr %self, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !4474, metadata !DIExpression()), !dbg !4649
  store ptr %self, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !4481, metadata !DIExpression()), !dbg !4651
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !4487, metadata !DIExpression()), !dbg !4653
  store ptr %self, ptr %0, align 8, !dbg !4654
  %1 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !4654
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E", ptr %1, align 8, !dbg !4654
  %2 = load ptr, ptr %0, align 8, !dbg !4655, !nonnull !25, !align !4493, !noundef !25
  %3 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !4655
  %4 = load ptr, ptr %3, align 8, !dbg !4655, !nonnull !25, !noundef !25
  %5 = insertvalue { ptr, ptr } poison, ptr %2, 0, !dbg !4655
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !4655
  %7 = extractvalue { ptr, ptr } %6, 0, !dbg !4656
  %8 = extractvalue { ptr, ptr } %6, 1, !dbg !4656
  %_15.0 = extractvalue { ptr, ptr } %6, 0, !dbg !4657
  %_15.1 = extractvalue { ptr, ptr } %6, 1, !dbg !4657
  %9 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !4657
  %10 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 0, !dbg !4657
  store ptr %_15.0, ptr %10, align 8, !dbg !4657
  %11 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 1, !dbg !4657
  store ptr %_15.1, ptr %11, align 8, !dbg !4657
  store i8 3, ptr %_21, align 1, !dbg !4657
  store i64 2, ptr %_22, align 8, !dbg !4657
  store i64 2, ptr %_23, align 8, !dbg !4657
  %12 = load i8, ptr %_21, align 1, !dbg !4657, !range !3113, !noundef !25
  %13 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !4657
  %14 = load i64, ptr %13, align 8, !dbg !4657, !range !929, !noundef !25
  %15 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !4657
  %16 = load i64, ptr %15, align 8, !dbg !4657
  %17 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !4657
  %18 = load i64, ptr %17, align 8, !dbg !4657, !range !929, !noundef !25
  %19 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !4657
  %20 = load i64, ptr %19, align 8, !dbg !4657
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !4658
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !4660
  store i8 %12, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !4661
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !4662
  store i64 %14, ptr %precision.dbg.spill.i, align 8
  %21 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %16, ptr %21, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !4663
  store i64 %18, ptr %width.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %20, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !4664
  %23 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 2, !dbg !4665
  store i64 0, ptr %23, align 8, !dbg !4665
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 3, !dbg !4665
  store i32 32, ptr %24, align 8, !dbg !4665
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 5, !dbg !4665
  store i8 %12, ptr %25, align 8, !dbg !4665
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 4, !dbg !4665
  store i32 4, ptr %26, align 4, !dbg !4665
  store i64 %14, ptr %_20, align 8, !dbg !4665
  %27 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !4665
  store i64 %16, ptr %27, align 8, !dbg !4665
  %28 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 1, !dbg !4665
  store i64 %18, ptr %28, align 8, !dbg !4665
  %29 = getelementptr inbounds { i64, i64 }, ptr %28, i32 0, i32 1, !dbg !4665
  store i64 %20, ptr %29, align 8, !dbg !4665
  %30 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_19, i64 0, i64 0, !dbg !4657
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %30, ptr align 8 %_20, i64 56, i1 false), !dbg !4657
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17hd767e41811a81507E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !4657
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h464005bb33284104E(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !4648
; call core::fmt::builders::DebugTuple::finish
  %31 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h51766f58ddbff499E(ptr align 8 %_4) #8, !dbg !4648
  ret i1 %31, !dbg !4666
}

; <x86_64::addr::VirtAddr as core::fmt::LowerHex>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h3d276924fae453feE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #0 !dbg !4667 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4670, metadata !DIExpression()), !dbg !4672
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4671, metadata !DIExpression()), !dbg !4673
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !4674
  ret i1 %0, !dbg !4675
}

; <x86_64::addr::VirtAddr as core::ops::arith::Add<u64>>::add
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17h9335d294c38ffe07E"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !4676 {
start:
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4679, metadata !DIExpression()), !dbg !4681
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !4680, metadata !DIExpression()), !dbg !4682
  %0 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %rhs), !dbg !4683
  %_5.0 = extractvalue { i64, i1 } %0, 0, !dbg !4683
  %_5.1 = extractvalue { i64, i1 } %0, 1, !dbg !4683
  %1 = call i1 @llvm.expect.i1(i1 %_5.1, i1 false), !dbg !4683
  br i1 %1, label %panic, label %bb1, !dbg !4683

bb1:                                              ; preds = %start
; call x86_64::addr::VirtAddr::new
  %2 = call i64 @_ZN6x86_644addr8VirtAddr3new17hf95e7f20dbb5cebeE(i64 %_5.0) #8, !dbg !4684
  ret i64 %2, !dbg !4685

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_3d3eb5c560ed88996f412367f383dbd0) #9, !dbg !4683
  unreachable, !dbg !4683
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::steps_between
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$13steps_between17h4725290e40a1642cE"(ptr align 8 %start1, ptr align 8 %end) unnamed_addr #1 !dbg !4686 {
start:
  %val.dbg.spill = alloca i64, align 8
  %end.dbg.spill = alloca ptr, align 8
  %start.dbg.spill = alloca ptr, align 8
  %_10 = alloca i8, align 1
  %_4 = alloca { i64, i64 }, align 8
  %steps = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4695, metadata !DIExpression()), !dbg !4699
  store ptr %start1, ptr %start.dbg.spill, align 8, !dbg !4699
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !4691, metadata !DIExpression()), !dbg !4700
  store ptr %end, ptr %end.dbg.spill, align 8, !dbg !4699
  call void @llvm.dbg.declare(metadata ptr %end.dbg.spill, metadata !4692, metadata !DIExpression()), !dbg !4701
  call void @llvm.dbg.declare(metadata ptr %steps, metadata !4693, metadata !DIExpression()), !dbg !4702
  %_6 = load i64, ptr %end, align 8, !dbg !4703, !noundef !25
  %_7 = load i64, ptr %start1, align 8, !dbg !4704, !noundef !25
; call core::num::<impl u64>::checked_sub
  %1 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h10143f04aa51fac7E"(i64 %_6, i64 %_7) #8, !dbg !4703
  %_5.0 = extractvalue { i64, i64 } %1, 0, !dbg !4703
  %_5.1 = extractvalue { i64, i64 } %1, 1, !dbg !4703
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %2 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h7b62b2cb42ae545bE"(i64 %_5.0, i64 %_5.1) #8, !dbg !4703
  store { i64, i64 } %2, ptr %_4, align 8, !dbg !4703
  %_8 = load i64, ptr %_4, align 8, !dbg !4703, !range !1853, !noundef !25
  %3 = icmp eq i64 %_8, 0, !dbg !4703
  br i1 %3, label %bb3, label %bb5, !dbg !4703

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !4703
  %val = load i64, ptr %4, align 8, !dbg !4703, !noundef !25
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !4703
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !4697, metadata !DIExpression()), !dbg !4705
  store i64 %val, ptr %steps, align 8, !dbg !4705
; call <u64 as bit_field::BitField>::get_bit
  %_11 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17hff3660829660db68E"(ptr align 8 %end, i64 47, ptr align 8 @alloc_216d2b7fe3dc4444e2fb2e20d13158f2) #8, !dbg !4706
  br i1 %_11, label %bb7, label %bb6, !dbg !4706

bb5:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %5 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17hd8adc44809f47a12E"() #8, !dbg !4707
  store { i64, i64 } %5, ptr %0, align 8, !dbg !4707
  br label %bb16, !dbg !4707

bb4:                                              ; No predecessors!
  unreachable, !dbg !4703

bb16:                                             ; preds = %bb14, %bb5
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4708
  %7 = load i64, ptr %6, align 8, !dbg !4708, !range !1853, !noundef !25
  %8 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4708
  %9 = load i64, ptr %8, align 8, !dbg !4708
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !4708
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !4708
  ret { i64, i64 } %11, !dbg !4708

bb6:                                              ; preds = %bb3
  store i8 0, ptr %_10, align 1, !dbg !4706
  br label %bb8, !dbg !4706

bb7:                                              ; preds = %bb3
; call <u64 as bit_field::BitField>::get_bit
  %_14 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17hff3660829660db68E"(ptr align 8 %start1, i64 47, ptr align 8 @alloc_7cb9e8ef5f6b36caf7b541b52c1b4d0b) #8, !dbg !4709
  %_13 = xor i1 %_14, true, !dbg !4710
  %12 = zext i1 %_13 to i8, !dbg !4706
  store i8 %12, ptr %_10, align 1, !dbg !4706
  br label %bb8, !dbg !4706

bb8:                                              ; preds = %bb6, %bb7
  %13 = load i8, ptr %_10, align 1, !dbg !4706, !range !1562, !noundef !25
  %14 = trunc i8 %13 to i1, !dbg !4706
  br i1 %14, label %bb11, label %bb14, !dbg !4706

bb14:                                             ; preds = %bb11, %bb8
  %_20 = load i64, ptr %steps, align 8, !dbg !4711, !noundef !25
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<u64> for usize>::try_from
  %15 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17hc600087095cb42beE"(i64 %_20) #8, !dbg !4712
  %_19.0 = extractvalue { i64, i64 } %15, 0, !dbg !4712
  %_19.1 = extractvalue { i64, i64 } %15, 1, !dbg !4712
; call core::result::Result<T,E>::ok
  %16 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h8df6cd1e629877f1E"(i64 %_19.0, i64 %_19.1) #8, !dbg !4712
  store { i64, i64 } %16, ptr %0, align 8, !dbg !4712
  br label %bb16, !dbg !4712

bb11:                                             ; preds = %bb8
  %_18 = load i64, ptr %steps, align 8, !dbg !4713, !noundef !25
; call core::num::<impl u64>::checked_sub
  %17 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h10143f04aa51fac7E"(i64 %_18, i64 -281474976710656) #8, !dbg !4713
  %_17.0 = extractvalue { i64, i64 } %17, 0, !dbg !4713
  %_17.1 = extractvalue { i64, i64 } %17, 1, !dbg !4713
; call core::option::Option<T>::unwrap
  %_16 = call i64 @"_ZN4core6option15Option$LT$T$GT$6unwrap17h2d6286aa3d1fe5feE"(i64 %_17.0, i64 %_17.1, ptr align 8 @alloc_bbd2b91df7b01a348143948f46e658c3) #8, !dbg !4713
  store i64 %_16, ptr %steps, align 8, !dbg !4714
  br label %bb14, !dbg !4715
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::forward_checked
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$15forward_checked17h5958890d97839691E"(i64 %start2, i64 %count) unnamed_addr #1 !dbg !4716 {
start:
  %val.dbg.spill = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %count.dbg.spill = alloca i64, align 8
  %start.dbg.spill = alloca i64, align 8
  %_20 = alloca i64, align 8
  %_17 = alloca i64, align 8
  %_10 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %_3 = alloca { i64, i64 }, align 8
  %0 = alloca { i64, i64 }, align 8
  %residual.dbg.spill1 = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4724, metadata !DIExpression()), !dbg !4734
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !4730, metadata !DIExpression()), !dbg !4735
  store i64 %start2, ptr %start.dbg.spill, align 8, !dbg !4735
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !4720, metadata !DIExpression()), !dbg !4736
  store i64 %count, ptr %count.dbg.spill, align 8, !dbg !4735
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill, metadata !4721, metadata !DIExpression()), !dbg !4737
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !4728, metadata !DIExpression()), !dbg !4738
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
  %1 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h09ac25a2b6ba98ecE"(i64 %count) #8, !dbg !4739
  %_5.0 = extractvalue { i64, i64 } %1, 0, !dbg !4739
  %_5.1 = extractvalue { i64, i64 } %1, 1, !dbg !4739
; call core::result::Result<T,E>::ok
  %2 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h49ce206a62f3fdb9E"(i64 %_5.0, i64 %_5.1) #8, !dbg !4739
  %_4.0 = extractvalue { i64, i64 } %2, 0, !dbg !4739
  %_4.1 = extractvalue { i64, i64 } %2, 1, !dbg !4739
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %3 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h7b62b2cb42ae545bE"(i64 %_4.0, i64 %_4.1) #8, !dbg !4739
  store { i64, i64 } %3, ptr %_3, align 8, !dbg !4739
  %_6 = load i64, ptr %_3, align 8, !dbg !4739, !range !1853, !noundef !25
  %4 = icmp eq i64 %_6, 0, !dbg !4739
  br i1 %4, label %bb4, label %bb6, !dbg !4739

bb4:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !4739
  %offset = load i64, ptr %5, align 8, !dbg !4739, !noundef !25
  store i64 %offset, ptr %offset.dbg.spill, align 8, !dbg !4739
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4722, metadata !DIExpression()), !dbg !4740
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4726, metadata !DIExpression()), !dbg !4741
  %_8 = icmp ugt i64 %offset, 281474976710656, !dbg !4742
  br i1 %_8, label %bb7, label %bb8, !dbg !4742

bb6:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %6 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h8d4ceffadbdaf362E"() #8, !dbg !4743
  store { i64, i64 } %6, ptr %0, align 8, !dbg !4743
  br label %bb18, !dbg !4743

bb18:                                             ; preds = %bb16, %bb15, %bb12, %bb7, %bb6
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4744
  %8 = load i64, ptr %7, align 8, !dbg !4744, !range !1853, !noundef !25
  %9 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4744
  %10 = load i64, ptr %9, align 8, !dbg !4744
  %11 = insertvalue { i64, i64 } poison, i64 %8, 0, !dbg !4744
  %12 = insertvalue { i64, i64 } %11, i64 %10, 1, !dbg !4744
  ret { i64, i64 } %12, !dbg !4744

bb8:                                              ; preds = %bb4
; call core::num::<impl u64>::checked_add
  %13 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17h30d6b4a9e92f5b6eE"(i64 %start2, i64 %offset) #8, !dbg !4745
  %_11.0 = extractvalue { i64, i64 } %13, 0, !dbg !4745
  %_11.1 = extractvalue { i64, i64 } %13, 1, !dbg !4745
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %14 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h7b62b2cb42ae545bE"(i64 %_11.0, i64 %_11.1) #8, !dbg !4745
  store { i64, i64 } %14, ptr %_10, align 8, !dbg !4745
  %_13 = load i64, ptr %_10, align 8, !dbg !4745, !range !1853, !noundef !25
  %15 = icmp eq i64 %_13, 0, !dbg !4745
  br i1 %15, label %bb11, label %bb12, !dbg !4745

bb7:                                              ; preds = %bb4
  store i64 0, ptr %0, align 8, !dbg !4746
  br label %bb18, !dbg !4747

bb11:                                             ; preds = %bb8
  %16 = getelementptr inbounds { i64, i64 }, ptr %_10, i32 0, i32 1, !dbg !4745
  %val = load i64, ptr %16, align 8, !dbg !4745, !noundef !25
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !4745
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !4732, metadata !DIExpression()), !dbg !4750
  store i64 %val, ptr %addr, align 8, !dbg !4750
  store i64 47, ptr %_17, align 8, !dbg !4751
  %17 = load i64, ptr %_17, align 8, !dbg !4752, !noundef !25
; call <u64 as bit_field::BitField>::get_bits
  %_15 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hb9272ce87e566387E"(ptr align 8 %addr, i64 %17, ptr align 8 @alloc_4d92b421a6e7ae9f91879b9241e20245) #8, !dbg !4752
  switch i64 %_15, label %bb16 [
    i64 1, label %bb14
    i64 2, label %bb15
  ], !dbg !4753

bb12:                                             ; preds = %bb8
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %18 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h8d4ceffadbdaf362E"() #8, !dbg !4754
  store { i64, i64 } %18, ptr %0, align 8, !dbg !4754
  br label %bb18, !dbg !4754

bb5:                                              ; No predecessors!
  unreachable, !dbg !4739

bb16:                                             ; preds = %bb14, %bb11
  %_22 = load i64, ptr %addr, align 8, !dbg !4755, !noundef !25
; call x86_64::addr::VirtAddr::new
  %_21 = call i64 @_ZN6x86_644addr8VirtAddr3new17hf95e7f20dbb5cebeE(i64 %_22) #8, !dbg !4756
  %19 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4757
  store i64 %_21, ptr %19, align 8, !dbg !4757
  store i64 1, ptr %0, align 8, !dbg !4757
  br label %bb18, !dbg !4744

bb14:                                             ; preds = %bb11
  store i64 47, ptr %_20, align 8, !dbg !4758
  %20 = load i64, ptr %_20, align 8, !dbg !4759, !noundef !25
; call <u64 as bit_field::BitField>::set_bits
  %_18 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hb125d6a58bfa12f9E"(ptr align 8 %addr, i64 %20, i64 131071, ptr align 8 @alloc_910c016f3eb9032fea2ad7959bd871d5) #8, !dbg !4759
  br label %bb16, !dbg !4759

bb15:                                             ; preds = %bb11
  store i64 0, ptr %0, align 8, !dbg !4760
  br label %bb18, !dbg !4761
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::backward_checked
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$16backward_checked17h4fbf1cead61d7b35E"(i64 %start2, i64 %count) unnamed_addr #1 !dbg !4763 {
start:
  %val.dbg.spill = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %count.dbg.spill = alloca i64, align 8
  %start.dbg.spill = alloca i64, align 8
  %_20 = alloca i64, align 8
  %_17 = alloca i64, align 8
  %_10 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %_3 = alloca { i64, i64 }, align 8
  %0 = alloca { i64, i64 }, align 8
  %residual.dbg.spill1 = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4769, metadata !DIExpression()), !dbg !4779
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !4775, metadata !DIExpression()), !dbg !4780
  store i64 %start2, ptr %start.dbg.spill, align 8, !dbg !4780
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !4765, metadata !DIExpression()), !dbg !4781
  store i64 %count, ptr %count.dbg.spill, align 8, !dbg !4780
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill, metadata !4766, metadata !DIExpression()), !dbg !4782
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !4773, metadata !DIExpression()), !dbg !4783
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
  %1 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h09ac25a2b6ba98ecE"(i64 %count) #8, !dbg !4784
  %_5.0 = extractvalue { i64, i64 } %1, 0, !dbg !4784
  %_5.1 = extractvalue { i64, i64 } %1, 1, !dbg !4784
; call core::result::Result<T,E>::ok
  %2 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h49ce206a62f3fdb9E"(i64 %_5.0, i64 %_5.1) #8, !dbg !4784
  %_4.0 = extractvalue { i64, i64 } %2, 0, !dbg !4784
  %_4.1 = extractvalue { i64, i64 } %2, 1, !dbg !4784
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %3 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h7b62b2cb42ae545bE"(i64 %_4.0, i64 %_4.1) #8, !dbg !4784
  store { i64, i64 } %3, ptr %_3, align 8, !dbg !4784
  %_6 = load i64, ptr %_3, align 8, !dbg !4784, !range !1853, !noundef !25
  %4 = icmp eq i64 %_6, 0, !dbg !4784
  br i1 %4, label %bb4, label %bb6, !dbg !4784

bb4:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !4784
  %offset = load i64, ptr %5, align 8, !dbg !4784, !noundef !25
  store i64 %offset, ptr %offset.dbg.spill, align 8, !dbg !4784
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4767, metadata !DIExpression()), !dbg !4785
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4771, metadata !DIExpression()), !dbg !4786
  %_8 = icmp ugt i64 %offset, 281474976710656, !dbg !4787
  br i1 %_8, label %bb7, label %bb8, !dbg !4787

bb6:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %6 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h8d4ceffadbdaf362E"() #8, !dbg !4788
  store { i64, i64 } %6, ptr %0, align 8, !dbg !4788
  br label %bb18, !dbg !4788

bb18:                                             ; preds = %bb16, %bb15, %bb12, %bb7, %bb6
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4789
  %8 = load i64, ptr %7, align 8, !dbg !4789, !range !1853, !noundef !25
  %9 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4789
  %10 = load i64, ptr %9, align 8, !dbg !4789
  %11 = insertvalue { i64, i64 } poison, i64 %8, 0, !dbg !4789
  %12 = insertvalue { i64, i64 } %11, i64 %10, 1, !dbg !4789
  ret { i64, i64 } %12, !dbg !4789

bb8:                                              ; preds = %bb4
; call core::num::<impl u64>::checked_sub
  %13 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h10143f04aa51fac7E"(i64 %start2, i64 %offset) #8, !dbg !4790
  %_11.0 = extractvalue { i64, i64 } %13, 0, !dbg !4790
  %_11.1 = extractvalue { i64, i64 } %13, 1, !dbg !4790
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %14 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h7b62b2cb42ae545bE"(i64 %_11.0, i64 %_11.1) #8, !dbg !4790
  store { i64, i64 } %14, ptr %_10, align 8, !dbg !4790
  %_13 = load i64, ptr %_10, align 8, !dbg !4790, !range !1853, !noundef !25
  %15 = icmp eq i64 %_13, 0, !dbg !4790
  br i1 %15, label %bb11, label %bb12, !dbg !4790

bb7:                                              ; preds = %bb4
  store i64 0, ptr %0, align 8, !dbg !4791
  br label %bb18, !dbg !4792

bb11:                                             ; preds = %bb8
  %16 = getelementptr inbounds { i64, i64 }, ptr %_10, i32 0, i32 1, !dbg !4790
  %val = load i64, ptr %16, align 8, !dbg !4790, !noundef !25
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !4790
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !4777, metadata !DIExpression()), !dbg !4794
  store i64 %val, ptr %addr, align 8, !dbg !4794
  store i64 47, ptr %_17, align 8, !dbg !4795
  %17 = load i64, ptr %_17, align 8, !dbg !4796, !noundef !25
; call <u64 as bit_field::BitField>::get_bits
  %_15 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hb9272ce87e566387E"(ptr align 8 %addr, i64 %17, ptr align 8 @alloc_7649aa2fd9bfdf80f2f4176d4b654c95) #8, !dbg !4796
  switch i64 %_15, label %bb16 [
    i64 131070, label %bb14
    i64 131069, label %bb15
  ], !dbg !4797

bb12:                                             ; preds = %bb8
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %18 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h8d4ceffadbdaf362E"() #8, !dbg !4798
  store { i64, i64 } %18, ptr %0, align 8, !dbg !4798
  br label %bb18, !dbg !4798

bb5:                                              ; No predecessors!
  unreachable, !dbg !4784

bb16:                                             ; preds = %bb14, %bb11
  %_22 = load i64, ptr %addr, align 8, !dbg !4799, !noundef !25
; call x86_64::addr::VirtAddr::new
  %_21 = call i64 @_ZN6x86_644addr8VirtAddr3new17hf95e7f20dbb5cebeE(i64 %_22) #8, !dbg !4800
  %19 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4801
  store i64 %_21, ptr %19, align 8, !dbg !4801
  store i64 1, ptr %0, align 8, !dbg !4801
  br label %bb18, !dbg !4789

bb14:                                             ; preds = %bb11
  store i64 47, ptr %_20, align 8, !dbg !4802
  %20 = load i64, ptr %_20, align 8, !dbg !4803, !noundef !25
; call <u64 as bit_field::BitField>::set_bits
  %_18 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hb125d6a58bfa12f9E"(ptr align 8 %addr, i64 %20, i64 0, ptr align 8 @alloc_f8d0c70be38e5a86b8347c843f72fc43) #8, !dbg !4803
  br label %bb16, !dbg !4803

bb15:                                             ; preds = %bb11
  store i64 0, ptr %0, align 8, !dbg !4804
  br label %bb18, !dbg !4805
}

; <x86_64::addr::PhysAddrNotValid as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN67_$LT$x86_64..addr..PhysAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17hde6377ec49384de3E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4807 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca i8, align 1
  %_20 = alloca %"core::fmt::rt::Placeholder", align 8
  %_19 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4816, metadata !DIExpression()), !dbg !4818
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4817, metadata !DIExpression()), !dbg !4819
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17hfc72c00c4593e648E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_51f6f672d92676f883a0556ba9651a0b, i64 16) #8, !dbg !4820
  store ptr %self, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !4474, metadata !DIExpression()), !dbg !4821
  store ptr %self, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !4481, metadata !DIExpression()), !dbg !4823
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !4487, metadata !DIExpression()), !dbg !4825
  store ptr %self, ptr %0, align 8, !dbg !4826
  %1 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !4826
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E", ptr %1, align 8, !dbg !4826
  %2 = load ptr, ptr %0, align 8, !dbg !4827, !nonnull !25, !align !4493, !noundef !25
  %3 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !4827
  %4 = load ptr, ptr %3, align 8, !dbg !4827, !nonnull !25, !noundef !25
  %5 = insertvalue { ptr, ptr } poison, ptr %2, 0, !dbg !4827
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !4827
  %7 = extractvalue { ptr, ptr } %6, 0, !dbg !4828
  %8 = extractvalue { ptr, ptr } %6, 1, !dbg !4828
  %_15.0 = extractvalue { ptr, ptr } %6, 0, !dbg !4829
  %_15.1 = extractvalue { ptr, ptr } %6, 1, !dbg !4829
  %9 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !4829
  %10 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 0, !dbg !4829
  store ptr %_15.0, ptr %10, align 8, !dbg !4829
  %11 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 1, !dbg !4829
  store ptr %_15.1, ptr %11, align 8, !dbg !4829
  store i8 3, ptr %_21, align 1, !dbg !4829
  store i64 2, ptr %_22, align 8, !dbg !4829
  store i64 2, ptr %_23, align 8, !dbg !4829
  %12 = load i8, ptr %_21, align 1, !dbg !4829, !range !3113, !noundef !25
  %13 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !4829
  %14 = load i64, ptr %13, align 8, !dbg !4829, !range !929, !noundef !25
  %15 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !4829
  %16 = load i64, ptr %15, align 8, !dbg !4829
  %17 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !4829
  %18 = load i64, ptr %17, align 8, !dbg !4829, !range !929, !noundef !25
  %19 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !4829
  %20 = load i64, ptr %19, align 8, !dbg !4829
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !4830
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !4832
  store i8 %12, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !4833
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !4834
  store i64 %14, ptr %precision.dbg.spill.i, align 8
  %21 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %16, ptr %21, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !4835
  store i64 %18, ptr %width.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %20, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !4836
  %23 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 2, !dbg !4837
  store i64 0, ptr %23, align 8, !dbg !4837
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 3, !dbg !4837
  store i32 32, ptr %24, align 8, !dbg !4837
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 5, !dbg !4837
  store i8 %12, ptr %25, align 8, !dbg !4837
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 4, !dbg !4837
  store i32 4, ptr %26, align 4, !dbg !4837
  store i64 %14, ptr %_20, align 8, !dbg !4837
  %27 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !4837
  store i64 %16, ptr %27, align 8, !dbg !4837
  %28 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 1, !dbg !4837
  store i64 %18, ptr %28, align 8, !dbg !4837
  %29 = getelementptr inbounds { i64, i64 }, ptr %28, i32 0, i32 1, !dbg !4837
  store i64 %20, ptr %29, align 8, !dbg !4837
  %30 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_19, i64 0, i64 0, !dbg !4829
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %30, ptr align 8 %_20, i64 56, i1 false), !dbg !4829
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17hd767e41811a81507E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !4829
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h464005bb33284104E(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !4820
; call core::fmt::builders::DebugTuple::finish
  %31 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h51766f58ddbff499E(ptr align 8 %_4) #8, !dbg !4820
  ret i1 %31, !dbg !4838
}

; x86_64::addr::PhysAddr::new
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr3new17h03dfb7e54a8584e4E(i64 %addr) unnamed_addr #0 !dbg !4839 {
start:
  %0 = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %_2 = alloca { i64, i64 }, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4843, metadata !DIExpression()), !dbg !4846
; call x86_64::addr::PhysAddr::try_new
  %1 = call { i64, i64 } @_ZN6x86_644addr8PhysAddr7try_new17h57266f89adf5e144E(i64 %addr) #8, !dbg !4847
  store { i64, i64 } %1, ptr %_2, align 8, !dbg !4847
  %_3 = load i64, ptr %_2, align 8, !dbg !4847, !range !1853, !noundef !25
  %2 = icmp eq i64 %_3, 0, !dbg !4848
  br i1 %2, label %bb4, label %bb2, !dbg !4848

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, i64 }, ptr %_2, i32 0, i32 1, !dbg !4849
  %4 = load i64, ptr %3, align 8, !dbg !4849, !noundef !25
  store i64 %4, ptr %0, align 8, !dbg !4849
  call void @llvm.dbg.declare(metadata ptr %0, metadata !4844, metadata !DIExpression()), !dbg !4850
  ret i64 %4, !dbg !4851

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @alloc_4c32dd8753956934854651344030b372, i64 67, ptr align 8 @alloc_6b3cbf07f263ead70067ad39fb864d53) #9, !dbg !4852
  unreachable, !dbg !4852

bb3:                                              ; No predecessors!
  unreachable, !dbg !4847
}

; x86_64::addr::PhysAddr::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr12new_truncate17hb3d052fcb56a18cfE(i64 %addr) unnamed_addr #0 !dbg !4853 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4855, metadata !DIExpression()), !dbg !4856
  %_2 = urem i64 %addr, 4503599627370496, !dbg !4857
  store i64 %_2, ptr %0, align 8, !dbg !4858
  %1 = load i64, ptr %0, align 8, !dbg !4859, !noundef !25
  ret i64 %1, !dbg !4859
}

; x86_64::addr::PhysAddr::try_new
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @_ZN6x86_644addr8PhysAddr7try_new17h57266f89adf5e144E(i64 %addr) unnamed_addr #0 !dbg !4860 {
start:
  %p.dbg.spill = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %_6 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4879, metadata !DIExpression()), !dbg !4882
; call x86_64::addr::PhysAddr::new_truncate
  %p = call i64 @_ZN6x86_644addr8PhysAddr12new_truncate17hb3d052fcb56a18cfE(i64 %addr) #8, !dbg !4883
  store i64 %p, ptr %p.dbg.spill, align 8, !dbg !4883
  call void @llvm.dbg.declare(metadata ptr %p.dbg.spill, metadata !4880, metadata !DIExpression()), !dbg !4884
  %_3 = icmp eq i64 %p, %addr, !dbg !4885
  br i1 %_3, label %bb2, label %bb3, !dbg !4885

bb3:                                              ; preds = %start
  store i64 %addr, ptr %_6, align 8, !dbg !4886
  %1 = load i64, ptr %_6, align 8, !dbg !4887, !noundef !25
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4887
  store i64 %1, ptr %2, align 8, !dbg !4887
  store i64 1, ptr %0, align 8, !dbg !4887
  br label %bb4, !dbg !4888

bb2:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4889
  store i64 %p, ptr %3, align 8, !dbg !4889
  store i64 0, ptr %0, align 8, !dbg !4889
  br label %bb4, !dbg !4888

bb4:                                              ; preds = %bb3, %bb2
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4890
  %5 = load i64, ptr %4, align 8, !dbg !4890, !range !1853, !noundef !25
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4890
  %7 = load i64, ptr %6, align 8, !dbg !4890, !noundef !25
  %8 = insertvalue { i64, i64 } poison, i64 %5, 0, !dbg !4890
  %9 = insertvalue { i64, i64 } %8, i64 %7, 1, !dbg !4890
  ret { i64, i64 } %9, !dbg !4890
}

; x86_64::addr::PhysAddr::as_u64
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr6as_u6417h965a3dbff956bfa8E(i64 %self) unnamed_addr #0 !dbg !4891 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4895, metadata !DIExpression()), !dbg !4896
  ret i64 %self, !dbg !4897
}

; x86_64::addr::PhysAddr::align_down
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_644addr8PhysAddr10align_down17h80161181dd642146E(i64 %self, i64 %align) unnamed_addr #0 !dbg !4898 {
start:
  %align.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4902, metadata !DIExpression()), !dbg !4904
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !4903, metadata !DIExpression()), !dbg !4905
; call <T as core::convert::Into<U>>::into
  %_5 = call i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h1da19f52df18f197E"(i64 %align) #8, !dbg !4906
; call x86_64::addr::align_down
  %_3 = call i64 @_ZN6x86_644addr10align_down17h2855ed8d5a4761c6E(i64 %self, i64 %_5) #8, !dbg !4907
  store i64 %_3, ptr %0, align 8, !dbg !4908
  %1 = load i64, ptr %0, align 8, !dbg !4909, !noundef !25
  ret i64 %1, !dbg !4909
}

; x86_64::addr::PhysAddr::is_aligned
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17hed1a3670ca61bc22E(i64 %0, i64 %align) unnamed_addr #0 !dbg !4910 {
start:
  %align.dbg.spill = alloca i64, align 8
  %_4 = alloca i64, align 8
  %self = alloca i64, align 8
  store i64 %0, ptr %self, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !4914, metadata !DIExpression()), !dbg !4916
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !4915, metadata !DIExpression()), !dbg !4917
  %1 = load i64, ptr %self, align 8, !dbg !4918, !noundef !25
; call x86_64::addr::PhysAddr::align_down
  %2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17h80161181dd642146E(i64 %1, i64 %align) #8, !dbg !4918
  store i64 %2, ptr %_4, align 8, !dbg !4918
; call <x86_64::addr::PhysAddr as core::cmp::PartialEq>::eq
  %3 = call zeroext i1 @"_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h249cf65e3b883c57E"(ptr align 8 %_4, ptr align 8 %self) #8, !dbg !4918
  ret i1 %3, !dbg !4919
}

; <x86_64::addr::PhysAddr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hc30fc4c1dff3f12fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4920 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca i8, align 1
  %_20 = alloca %"core::fmt::rt::Placeholder", align 8
  %_19 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4925, metadata !DIExpression()), !dbg !4927
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4926, metadata !DIExpression()), !dbg !4928
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17hfc72c00c4593e648E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_0b79a4417984a643d0aaf7a6d6a8e288, i64 8) #8, !dbg !4929
  store ptr %self, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !4474, metadata !DIExpression()), !dbg !4930
  store ptr %self, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !4481, metadata !DIExpression()), !dbg !4932
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !4487, metadata !DIExpression()), !dbg !4934
  store ptr %self, ptr %0, align 8, !dbg !4935
  %1 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !4935
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E", ptr %1, align 8, !dbg !4935
  %2 = load ptr, ptr %0, align 8, !dbg !4936, !nonnull !25, !align !4493, !noundef !25
  %3 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !4936
  %4 = load ptr, ptr %3, align 8, !dbg !4936, !nonnull !25, !noundef !25
  %5 = insertvalue { ptr, ptr } poison, ptr %2, 0, !dbg !4936
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !4936
  %7 = extractvalue { ptr, ptr } %6, 0, !dbg !4937
  %8 = extractvalue { ptr, ptr } %6, 1, !dbg !4937
  %_15.0 = extractvalue { ptr, ptr } %6, 0, !dbg !4938
  %_15.1 = extractvalue { ptr, ptr } %6, 1, !dbg !4938
  %9 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !4938
  %10 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 0, !dbg !4938
  store ptr %_15.0, ptr %10, align 8, !dbg !4938
  %11 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 1, !dbg !4938
  store ptr %_15.1, ptr %11, align 8, !dbg !4938
  store i8 3, ptr %_21, align 1, !dbg !4938
  store i64 2, ptr %_22, align 8, !dbg !4938
  store i64 2, ptr %_23, align 8, !dbg !4938
  %12 = load i8, ptr %_21, align 1, !dbg !4938, !range !3113, !noundef !25
  %13 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !4938
  %14 = load i64, ptr %13, align 8, !dbg !4938, !range !929, !noundef !25
  %15 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !4938
  %16 = load i64, ptr %15, align 8, !dbg !4938
  %17 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !4938
  %18 = load i64, ptr %17, align 8, !dbg !4938, !range !929, !noundef !25
  %19 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !4938
  %20 = load i64, ptr %19, align 8, !dbg !4938
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !4939
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !4941
  store i8 %12, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !4942
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !4943
  store i64 %14, ptr %precision.dbg.spill.i, align 8
  %21 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %16, ptr %21, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !4944
  store i64 %18, ptr %width.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %20, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !4945
  %23 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 2, !dbg !4946
  store i64 0, ptr %23, align 8, !dbg !4946
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 3, !dbg !4946
  store i32 32, ptr %24, align 8, !dbg !4946
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 5, !dbg !4946
  store i8 %12, ptr %25, align 8, !dbg !4946
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 4, !dbg !4946
  store i32 4, ptr %26, align 4, !dbg !4946
  store i64 %14, ptr %_20, align 8, !dbg !4946
  %27 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !4946
  store i64 %16, ptr %27, align 8, !dbg !4946
  %28 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 1, !dbg !4946
  store i64 %18, ptr %28, align 8, !dbg !4946
  %29 = getelementptr inbounds { i64, i64 }, ptr %28, i32 0, i32 1, !dbg !4946
  store i64 %20, ptr %29, align 8, !dbg !4946
  %30 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_19, i64 0, i64 0, !dbg !4938
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %30, ptr align 8 %_20, i64 56, i1 false), !dbg !4938
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17hd767e41811a81507E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !4938
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h464005bb33284104E(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !4929
; call core::fmt::builders::DebugTuple::finish
  %31 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h51766f58ddbff499E(ptr align 8 %_4) #8, !dbg !4929
  ret i1 %31, !dbg !4947
}

; x86_64::addr::align_down
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr10align_down17h2855ed8d5a4761c6E(i64 %addr, i64 %align) unnamed_addr #0 !dbg !4948 {
start:
  %0 = alloca i64, align 8
  %self.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %align.dbg.spill = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4952, metadata !DIExpression()), !dbg !4954
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !4953, metadata !DIExpression()), !dbg !4955
  store i64 %align, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4956, metadata !DIExpression()), !dbg !4961
  store i64 %align, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4963, metadata !DIExpression()), !dbg !4968
  %1 = call i64 @llvm.ctpop.i64(i64 %align), !dbg !4970
  store i64 %1, ptr %0, align 8, !dbg !4970
  %_2.i.i = load i64, ptr %0, align 8, !dbg !4970, !noundef !25
  %2 = trunc i64 %_2.i.i to i32, !dbg !4970
  %3 = icmp eq i32 %2, 1, !dbg !4971
  %_3 = xor i1 %3, true, !dbg !4972
  br i1 %_3, label %bb2, label %bb3, !dbg !4972

bb3:                                              ; preds = %start
  %_8.0 = sub i64 %align, 1, !dbg !4973
  %_8.1 = icmp ult i64 %align, 1, !dbg !4973
  %4 = call i1 @llvm.expect.i1(i1 %_8.1, i1 false), !dbg !4973
  br i1 %4, label %panic, label %bb4, !dbg !4973

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @alloc_1dd227ab452b26fb141a985f487cd916, i64 30, ptr align 8 @alloc_08b13c9e01ea58d326fde16f43de4d77) #9, !dbg !4972
  unreachable, !dbg !4972

bb4:                                              ; preds = %bb3
  %_6 = xor i64 %_8.0, -1, !dbg !4974
  %5 = and i64 %addr, %_6, !dbg !4975
  ret i64 %5, !dbg !4976

panic:                                            ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_dcf4a231b15b9b7c33e0581769121491) #9, !dbg !4973
  unreachable, !dbg !4973
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::CS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7set_reg17h7eb39c5f9f55d1edE"(i16 %sel) unnamed_addr #1 !dbg !4977 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !4988, metadata !DIExpression()), !dbg !4989
  store i16 %sel, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !4990, metadata !DIExpression()), !dbg !4996
  %0 = zext i16 %sel to i64, !dbg !4998
  %1 = call i32 asm sideeffect alignstack inteldialect "push ${1:q}\0Alea ${0:q}, [1f + rip]\0Apush ${0:q}\0Aretfq\0A1:", "=r,r,~{memory}"(i64 %0), !dbg !4999, !srcloc !5000
  ret void, !dbg !5001
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::GS>::swap
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation53_$LT$impl$u20$x86_64..registers..segmentation..GS$GT$4swap17hef625f706401f0d5E"() unnamed_addr #1 !dbg !5002 {
start:
  call void asm sideeffect inteldialect "swapgs", "~{memory}"(), !dbg !5006, !srcloc !5007
  ret void, !dbg !5008
}

; x86_64::instructions::tlb::Pcid::new
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6412instructions3tlb4Pcid3new17hb97f203eaa8af8a6E(ptr sret(%"core::result::Result<instructions::tlb::Pcid, &str>") %0, i16 %pcid) unnamed_addr #1 !dbg !5009 {
start:
  %pcid.dbg.spill = alloca i16, align 2
  %_4 = alloca i16, align 2
  store i16 %pcid, ptr %pcid.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %pcid.dbg.spill, metadata !5029, metadata !DIExpression()), !dbg !5030
  %_2 = icmp uge i16 %pcid, 4096, !dbg !5031
  br i1 %_2, label %bb1, label %bb2, !dbg !5031

bb2:                                              ; preds = %start
  store i16 %pcid, ptr %_4, align 2, !dbg !5032
  %1 = load i16, ptr %_4, align 2, !dbg !5033, !noundef !25
  %2 = getelementptr inbounds %"core::result::Result<instructions::tlb::Pcid, &str>::Ok", ptr %0, i32 0, i32 1, !dbg !5033
  store i16 %1, ptr %2, align 8, !dbg !5033
  store ptr null, ptr %0, align 8, !dbg !5033
  br label %bb3, !dbg !5034

bb1:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !5035
  store ptr @alloc_7254953a5374c7a7a7fc525c828c4afa, ptr %3, align 8, !dbg !5035
  %4 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !5035
  store i64 22, ptr %4, align 8, !dbg !5035
  br label %bb3, !dbg !5034

bb3:                                              ; preds = %bb2, %bb1
  ret void, !dbg !5036
}

; x86_64::instructions::tlb::Pcid::value
; Function Attrs: noredzone nounwind
define i16 @_ZN6x86_6412instructions3tlb4Pcid5value17h9497875ff7ba7de8E(ptr align 2 %self) unnamed_addr #1 !dbg !5037 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5041, metadata !DIExpression()), !dbg !5042
  %0 = load i16, ptr %self, align 2, !dbg !5043, !noundef !25
  ret i16 %0, !dbg !5044
}

; x86_64::registers::debug::DebugAddressRegisterNumber::new
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3new17h88bd3d06910c5a43E(i8 %n) unnamed_addr #1 !dbg !5045 {
start:
  %n.dbg.spill = alloca i8, align 1
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5063, metadata !DIExpression()), !dbg !5064
  switch i8 %n, label %bb1 [
    i8 0, label %bb2
    i8 1, label %bb3
    i8 2, label %bb4
    i8 3, label %bb5
  ], !dbg !5065

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5066
  br label %bb6, !dbg !5066

bb2:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !5067
  %1 = load i8, ptr %_2, align 1, !dbg !5068, !range !3113, !noundef !25
  store i8 %1, ptr %0, align 1, !dbg !5068
  br label %bb6, !dbg !5069

bb3:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !5070
  %2 = load i8, ptr %_3, align 1, !dbg !5071, !range !3113, !noundef !25
  store i8 %2, ptr %0, align 1, !dbg !5071
  br label %bb6, !dbg !5072

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !5073
  %3 = load i8, ptr %_4, align 1, !dbg !5074, !range !3113, !noundef !25
  store i8 %3, ptr %0, align 1, !dbg !5074
  br label %bb6, !dbg !5075

bb5:                                              ; preds = %start
  store i8 3, ptr %_5, align 1, !dbg !5076
  %4 = load i8, ptr %_5, align 1, !dbg !5077, !range !3113, !noundef !25
  store i8 %4, ptr %0, align 1, !dbg !5077
  br label %bb6, !dbg !5078

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %5 = load i8, ptr %0, align 1, !dbg !5079, !range !3109, !noundef !25
  ret i8 %5, !dbg !5079
}

; x86_64::registers::debug::DebugAddressRegisterNumber::get
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h642760f3a1c41b42E(i8 %0) unnamed_addr #1 !dbg !5080 {
start:
  %1 = alloca i8, align 1
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !5084, metadata !DIExpression()), !dbg !5085
  %2 = load i8, ptr %self, align 1, !dbg !5086, !range !3113, !noundef !25
  %_2 = zext i8 %2 to i64, !dbg !5086
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5087

bb2:                                              ; preds = %start
  unreachable, !dbg !5086

bb3:                                              ; preds = %start
  store i8 0, ptr %1, align 1, !dbg !5088
  br label %bb6, !dbg !5088

bb4:                                              ; preds = %start
  store i8 1, ptr %1, align 1, !dbg !5089
  br label %bb6, !dbg !5089

bb5:                                              ; preds = %start
  store i8 2, ptr %1, align 1, !dbg !5090
  br label %bb6, !dbg !5090

bb1:                                              ; preds = %start
  store i8 3, ptr %1, align 1, !dbg !5091
  br label %bb6, !dbg !5091

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i8, ptr %1, align 1, !dbg !5092, !noundef !25
  ret i8 %3, !dbg !5092
}

; x86_64::registers::debug::Dr6Flags::trap
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr6Flags4trap17hebec485eb3743e11E(i8 %0) unnamed_addr #1 !dbg !5093 {
start:
  %1 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !5100, metadata !DIExpression()), !dbg !5101
  %2 = load i8, ptr %n, align 1, !dbg !5102, !range !3113, !noundef !25
  %_2 = zext i8 %2 to i64, !dbg !5102
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5103

bb2:                                              ; preds = %start
  unreachable, !dbg !5102

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !5104
  br label %bb6, !dbg !5104

bb4:                                              ; preds = %start
  store i64 2, ptr %1, align 8, !dbg !5105
  br label %bb6, !dbg !5105

bb5:                                              ; preds = %start
  store i64 4, ptr %1, align 8, !dbg !5106
  br label %bb6, !dbg !5106

bb1:                                              ; preds = %start
  store i64 8, ptr %1, align 8, !dbg !5107
  br label %bb6, !dbg !5107

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i64, ptr %1, align 8, !dbg !5108, !noundef !25
  ret i64 %3, !dbg !5108
}

; x86_64::registers::debug::Dr7Flags::local_breakpoint_enable
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Flags23local_breakpoint_enable17h1050e345abc30721E(i8 %0) unnamed_addr #1 !dbg !5109 {
start:
  %1 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !5116, metadata !DIExpression()), !dbg !5117
  %2 = load i8, ptr %n, align 1, !dbg !5118, !range !3113, !noundef !25
  %_2 = zext i8 %2 to i64, !dbg !5118
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5119

bb2:                                              ; preds = %start
  unreachable, !dbg !5118

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !5120
  br label %bb6, !dbg !5120

bb4:                                              ; preds = %start
  store i64 4, ptr %1, align 8, !dbg !5121
  br label %bb6, !dbg !5121

bb5:                                              ; preds = %start
  store i64 16, ptr %1, align 8, !dbg !5122
  br label %bb6, !dbg !5122

bb1:                                              ; preds = %start
  store i64 64, ptr %1, align 8, !dbg !5123
  br label %bb6, !dbg !5123

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i64, ptr %1, align 8, !dbg !5124, !noundef !25
  ret i64 %3, !dbg !5124
}

; x86_64::registers::debug::Dr7Flags::global_breakpoint_enable
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Flags24global_breakpoint_enable17h0c2c896d7cbbeb8eE(i8 %0) unnamed_addr #1 !dbg !5125 {
start:
  %1 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !5127, metadata !DIExpression()), !dbg !5128
  %2 = load i8, ptr %n, align 1, !dbg !5129, !range !3113, !noundef !25
  %_2 = zext i8 %2 to i64, !dbg !5129
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5130

bb2:                                              ; preds = %start
  unreachable, !dbg !5129

bb3:                                              ; preds = %start
  store i64 2, ptr %1, align 8, !dbg !5131
  br label %bb6, !dbg !5131

bb4:                                              ; preds = %start
  store i64 8, ptr %1, align 8, !dbg !5132
  br label %bb6, !dbg !5132

bb5:                                              ; preds = %start
  store i64 32, ptr %1, align 8, !dbg !5133
  br label %bb6, !dbg !5133

bb1:                                              ; preds = %start
  store i64 128, ptr %1, align 8, !dbg !5134
  br label %bb6, !dbg !5134

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i64, ptr %1, align 8, !dbg !5135, !noundef !25
  ret i64 %3, !dbg !5135
}

; x86_64::registers::debug::BreakpointCondition::from_bits
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug19BreakpointCondition9from_bits17hec604d8e23b8aea9E(i64 %bits) unnamed_addr #1 !dbg !5136 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !5140, metadata !DIExpression()), !dbg !5141
  switch i64 %bits, label %bb1 [
    i64 0, label %bb2
    i64 1, label %bb3
    i64 2, label %bb4
    i64 3, label %bb5
  ], !dbg !5142

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5143
  br label %bb6, !dbg !5143

bb2:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !5144
  %1 = load i8, ptr %_2, align 1, !dbg !5145, !range !3113, !noundef !25
  store i8 %1, ptr %0, align 1, !dbg !5145
  br label %bb6, !dbg !5146

bb3:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !5147
  %2 = load i8, ptr %_3, align 1, !dbg !5148, !range !3113, !noundef !25
  store i8 %2, ptr %0, align 1, !dbg !5148
  br label %bb6, !dbg !5149

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !5150
  %3 = load i8, ptr %_4, align 1, !dbg !5151, !range !3113, !noundef !25
  store i8 %3, ptr %0, align 1, !dbg !5151
  br label %bb6, !dbg !5152

bb5:                                              ; preds = %start
  store i8 3, ptr %_5, align 1, !dbg !5153
  %4 = load i8, ptr %_5, align 1, !dbg !5154, !range !3113, !noundef !25
  store i8 %4, ptr %0, align 1, !dbg !5154
  br label %bb6, !dbg !5155

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %5 = load i8, ptr %0, align 1, !dbg !5156, !range !3109, !noundef !25
  ret i8 %5, !dbg !5156
}

; x86_64::registers::debug::BreakpointCondition::bit_range
; Function Attrs: noredzone nounwind
define internal { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h6a34bd041322c0f6E(i8 %n) unnamed_addr #1 !dbg !5157 {
start:
  %lsb.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %0 = alloca { i64, i64 }, align 8
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5161, metadata !DIExpression()), !dbg !5164
; call x86_64::registers::debug::DebugAddressRegisterNumber::get
  %_5 = call i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h642760f3a1c41b42E(i8 %n) #8, !dbg !5165
  %1 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 4, i8 %_5), !dbg !5166
  %_6.0 = extractvalue { i8, i1 } %1, 0, !dbg !5166
  %_6.1 = extractvalue { i8, i1 } %1, 1, !dbg !5166
  %2 = call i1 @llvm.expect.i1(i1 %_6.1, i1 false), !dbg !5166
  br i1 %2, label %panic, label %bb2, !dbg !5166

bb2:                                              ; preds = %start
  %3 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 16, i8 %_6.0), !dbg !5167
  %_7.0 = extractvalue { i8, i1 } %3, 0, !dbg !5167
  %_7.1 = extractvalue { i8, i1 } %3, 1, !dbg !5167
  %4 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !5167
  br i1 %4, label %panic1, label %bb3, !dbg !5167

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_13d948e797d3694374429c3a938ca8f7) #9, !dbg !5166
  unreachable, !dbg !5166

bb3:                                              ; preds = %bb2
  %lsb = zext i8 %_7.0 to i64, !dbg !5167
  store i64 %lsb, ptr %lsb.dbg.spill, align 8, !dbg !5167
  call void @llvm.dbg.declare(metadata ptr %lsb.dbg.spill, metadata !5162, metadata !DIExpression()), !dbg !5168
  %5 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %lsb, i64 2), !dbg !5169
  %_9.0 = extractvalue { i64, i1 } %5, 0, !dbg !5169
  %_9.1 = extractvalue { i64, i1 } %5, 1, !dbg !5169
  %6 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !5169
  br i1 %6, label %panic2, label %bb4, !dbg !5169

panic1:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_0fe610ff7590c82191b1e5648c46cdd1) #9, !dbg !5167
  unreachable, !dbg !5167

bb4:                                              ; preds = %bb3
  store i64 %lsb, ptr %0, align 8, !dbg !5170
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5170
  store i64 %_9.0, ptr %7, align 8, !dbg !5170
  %8 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !5171
  %9 = load i64, ptr %8, align 8, !dbg !5171, !noundef !25
  %10 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5171
  %11 = load i64, ptr %10, align 8, !dbg !5171, !noundef !25
  %12 = insertvalue { i64, i64 } poison, i64 %9, 0, !dbg !5171
  %13 = insertvalue { i64, i64 } %12, i64 %11, 1, !dbg !5171
  ret { i64, i64 } %13, !dbg !5171

panic2:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_d034d979382ae7927c9a0cc74333cbc5) #9, !dbg !5169
  unreachable, !dbg !5169
}

; x86_64::registers::debug::BreakpointSize::new
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug14BreakpointSize3new17h3c0f483f0e45a5c4E(i64 %size) unnamed_addr #1 !dbg !5172 {
start:
  %size.dbg.spill = alloca i64, align 8
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store i64 %size, ptr %size.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %size.dbg.spill, metadata !5176, metadata !DIExpression()), !dbg !5177
  switch i64 %size, label %bb1 [
    i64 1, label %bb2
    i64 2, label %bb3
    i64 8, label %bb4
    i64 4, label %bb5
  ], !dbg !5178

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5179
  br label %bb6, !dbg !5179

bb2:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !5180
  %1 = load i8, ptr %_2, align 1, !dbg !5181, !range !3113, !noundef !25
  store i8 %1, ptr %0, align 1, !dbg !5181
  br label %bb6, !dbg !5182

bb3:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !5183
  %2 = load i8, ptr %_3, align 1, !dbg !5184, !range !3113, !noundef !25
  store i8 %2, ptr %0, align 1, !dbg !5184
  br label %bb6, !dbg !5185

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !5186
  %3 = load i8, ptr %_4, align 1, !dbg !5187, !range !3113, !noundef !25
  store i8 %3, ptr %0, align 1, !dbg !5187
  br label %bb6, !dbg !5188

bb5:                                              ; preds = %start
  store i8 3, ptr %_5, align 1, !dbg !5189
  %4 = load i8, ptr %_5, align 1, !dbg !5190, !range !3113, !noundef !25
  store i8 %4, ptr %0, align 1, !dbg !5190
  br label %bb6, !dbg !5191

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %5 = load i8, ptr %0, align 1, !dbg !5192, !range !3109, !noundef !25
  ret i8 %5, !dbg !5192
}

; x86_64::registers::debug::BreakpointSize::from_bits
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug14BreakpointSize9from_bits17h14816c58c2c0a885E(i64 %bits) unnamed_addr #1 !dbg !5193 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !5197, metadata !DIExpression()), !dbg !5198
  switch i64 %bits, label %bb1 [
    i64 0, label %bb2
    i64 1, label %bb3
    i64 2, label %bb4
    i64 3, label %bb5
  ], !dbg !5199

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5200
  br label %bb6, !dbg !5200

bb2:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !5201
  %1 = load i8, ptr %_2, align 1, !dbg !5202, !range !3113, !noundef !25
  store i8 %1, ptr %0, align 1, !dbg !5202
  br label %bb6, !dbg !5203

bb3:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !5204
  %2 = load i8, ptr %_3, align 1, !dbg !5205, !range !3113, !noundef !25
  store i8 %2, ptr %0, align 1, !dbg !5205
  br label %bb6, !dbg !5206

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !5207
  %3 = load i8, ptr %_4, align 1, !dbg !5208, !range !3113, !noundef !25
  store i8 %3, ptr %0, align 1, !dbg !5208
  br label %bb6, !dbg !5209

bb5:                                              ; preds = %start
  store i8 3, ptr %_5, align 1, !dbg !5210
  %4 = load i8, ptr %_5, align 1, !dbg !5211, !range !3113, !noundef !25
  store i8 %4, ptr %0, align 1, !dbg !5211
  br label %bb6, !dbg !5212

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %5 = load i8, ptr %0, align 1, !dbg !5213, !range !3109, !noundef !25
  ret i8 %5, !dbg !5213
}

; x86_64::registers::debug::BreakpointSize::bit_range
; Function Attrs: noredzone nounwind
define internal { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17h8151f363684137dfE(i8 %n) unnamed_addr #1 !dbg !5214 {
start:
  %lsb.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %0 = alloca { i64, i64 }, align 8
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5216, metadata !DIExpression()), !dbg !5219
; call x86_64::registers::debug::DebugAddressRegisterNumber::get
  %_5 = call i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h642760f3a1c41b42E(i8 %n) #8, !dbg !5220
  %1 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 4, i8 %_5), !dbg !5221
  %_6.0 = extractvalue { i8, i1 } %1, 0, !dbg !5221
  %_6.1 = extractvalue { i8, i1 } %1, 1, !dbg !5221
  %2 = call i1 @llvm.expect.i1(i1 %_6.1, i1 false), !dbg !5221
  br i1 %2, label %panic, label %bb2, !dbg !5221

bb2:                                              ; preds = %start
  %3 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 18, i8 %_6.0), !dbg !5222
  %_7.0 = extractvalue { i8, i1 } %3, 0, !dbg !5222
  %_7.1 = extractvalue { i8, i1 } %3, 1, !dbg !5222
  %4 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !5222
  br i1 %4, label %panic1, label %bb3, !dbg !5222

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_ff0bc940585e76f908cabf47d2ac8531) #9, !dbg !5221
  unreachable, !dbg !5221

bb3:                                              ; preds = %bb2
  %lsb = zext i8 %_7.0 to i64, !dbg !5222
  store i64 %lsb, ptr %lsb.dbg.spill, align 8, !dbg !5222
  call void @llvm.dbg.declare(metadata ptr %lsb.dbg.spill, metadata !5217, metadata !DIExpression()), !dbg !5223
  %5 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %lsb, i64 2), !dbg !5224
  %_9.0 = extractvalue { i64, i1 } %5, 0, !dbg !5224
  %_9.1 = extractvalue { i64, i1 } %5, 1, !dbg !5224
  %6 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !5224
  br i1 %6, label %panic2, label %bb4, !dbg !5224

panic1:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_be7a26ba1dc8a11180f0964335b9b8a3) #9, !dbg !5222
  unreachable, !dbg !5222

bb4:                                              ; preds = %bb3
  store i64 %lsb, ptr %0, align 8, !dbg !5225
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5225
  store i64 %_9.0, ptr %7, align 8, !dbg !5225
  %8 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !5226
  %9 = load i64, ptr %8, align 8, !dbg !5226, !noundef !25
  %10 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5226
  %11 = load i64, ptr %10, align 8, !dbg !5226, !noundef !25
  %12 = insertvalue { i64, i64 } poison, i64 %9, 0, !dbg !5226
  %13 = insertvalue { i64, i64 } %12, i64 %11, 1, !dbg !5226
  ret { i64, i64 } %13, !dbg !5226

panic2:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_a8f5db7067e5f5644320e9995e2e2466) #9, !dbg !5224
  unreachable, !dbg !5224
}

; <x86_64::registers::debug::Dr7Value as core::convert::From<x86_64::registers::debug::Dr7Flags>>::from
; Function Attrs: noredzone nounwind
define i64 @"_ZN116_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..convert..From$LT$x86_64..registers..debug..Dr7Flags$GT$$GT$4from17hc36e8407ff0d8e19E"(i64 %0) unnamed_addr #1 !dbg !5227 {
start:
  %dr7_flags = alloca i64, align 8
  store i64 %0, ptr %dr7_flags, align 8
  call void @llvm.dbg.declare(metadata ptr %dr7_flags, metadata !5235, metadata !DIExpression()), !dbg !5236
; call x86_64::registers::debug::Dr7Flags::bits
  %_2 = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17hbd910a9b025c3c49E(ptr align 8 %dr7_flags) #8, !dbg !5237
; call x86_64::registers::debug::Dr7Value::from_bits_truncate
  %1 = call i64 @_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17hb2eb74231864e434E(i64 %_2) #8, !dbg !5238
  ret i64 %1, !dbg !5239
}

; x86_64::registers::debug::Dr7Value::valid_bits
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Value10valid_bits17h55f704a7ed2bebc0E() unnamed_addr #1 !dbg !5240 {
start:
  %flag_valid_bits.dbg.spill = alloca i64, align 8
  %field_valid_bits.dbg.spill = alloca i64, align 8
  %_11 = alloca i64, align 8
  store i64 4294901760, ptr %field_valid_bits.dbg.spill, align 8, !dbg !5248
  call void @llvm.dbg.declare(metadata ptr %field_valid_bits.dbg.spill, metadata !5244, metadata !DIExpression()), !dbg !5249
; call x86_64::registers::debug::Dr7Flags::all
  %0 = call i64 @_ZN6x86_649registers5debug8Dr7Flags3all17h9cc24f92481a14e3E() #8, !dbg !5250
  store i64 %0, ptr %_11, align 8, !dbg !5250
; call x86_64::registers::debug::Dr7Flags::bits
  %flag_valid_bits = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17hbd910a9b025c3c49E(ptr align 8 %_11) #8, !dbg !5250
  store i64 %flag_valid_bits, ptr %flag_valid_bits.dbg.spill, align 8, !dbg !5250
  call void @llvm.dbg.declare(metadata ptr %flag_valid_bits.dbg.spill, metadata !5246, metadata !DIExpression()), !dbg !5251
  %1 = or i64 4294901760, %flag_valid_bits, !dbg !5252
  ret i64 %1, !dbg !5253
}

; x86_64::registers::debug::Dr7Value::from_bits_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17hb2eb74231864e434E(i64 %bits) unnamed_addr #0 !dbg !5254 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !5258, metadata !DIExpression()), !dbg !5259
; call x86_64::registers::debug::Dr7Value::valid_bits
  %_3 = call i64 @_ZN6x86_649registers5debug8Dr7Value10valid_bits17h55f704a7ed2bebc0E() #8, !dbg !5260
  %_2 = and i64 %bits, %_3, !dbg !5261
  store i64 %_2, ptr %0, align 8, !dbg !5262
  %1 = load i64, ptr %0, align 8, !dbg !5263, !noundef !25
  ret i64 %1, !dbg !5263
}

; x86_64::registers::debug::Dr7Value::condition
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug8Dr7Value9condition17h1d02c41db352fde9E(ptr align 8 %self, i8 %n) unnamed_addr #1 !dbg !5264 {
start:
  %condition.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5269, metadata !DIExpression()), !dbg !5273
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5270, metadata !DIExpression()), !dbg !5274
; call x86_64::registers::debug::BreakpointCondition::bit_range
  %0 = call { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h6a34bd041322c0f6E(i8 %n) #8, !dbg !5275
  %_5.0 = extractvalue { i64, i64 } %0, 0, !dbg !5275
  %_5.1 = extractvalue { i64, i64 } %0, 1, !dbg !5275
; call <u64 as bit_field::BitField>::get_bits
  %condition = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17he4f5670e12b12112E"(ptr align 8 %self, i64 %_5.0, i64 %_5.1, ptr align 8 @alloc_c451b9e534c9b2ec28cd96ad5d2ca857) #8, !dbg !5276
  store i64 %condition, ptr %condition.dbg.spill, align 8, !dbg !5276
  call void @llvm.dbg.declare(metadata ptr %condition.dbg.spill, metadata !5271, metadata !DIExpression()), !dbg !5277
; call x86_64::registers::debug::BreakpointCondition::from_bits
  %_6 = call i8 @_ZN6x86_649registers5debug19BreakpointCondition9from_bits17hec604d8e23b8aea9E(i64 %condition) #8, !dbg !5278, !range !3109
; call core::option::Option<T>::expect
  %1 = call i8 @"_ZN4core6option15Option$LT$T$GT$6expect17h2b852820ae3479c3E"(i8 %_6, ptr align 1 @alloc_f6e17cc11903d760053855980425f176, i64 32, ptr align 8 @alloc_b62770e8f7745eb66ffb9e68a475712f) #8, !dbg !5278, !range !3113
  ret i8 %1, !dbg !5279
}

; x86_64::registers::debug::Dr7Value::set_condition
; Function Attrs: noredzone nounwind
define void @_ZN6x86_649registers5debug8Dr7Value13set_condition17h334862cce47cd19cE(ptr align 8 %self, i8 %n, i8 %0) unnamed_addr #1 !dbg !5280 {
start:
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  %condition = alloca i8, align 1
  store i8 %0, ptr %condition, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5285, metadata !DIExpression()), !dbg !5288
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5286, metadata !DIExpression()), !dbg !5289
  call void @llvm.dbg.declare(metadata ptr %condition, metadata !5287, metadata !DIExpression()), !dbg !5290
; call x86_64::registers::debug::BreakpointCondition::bit_range
  %1 = call { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h6a34bd041322c0f6E(i8 %n) #8, !dbg !5291
  %_6.0 = extractvalue { i64, i64 } %1, 0, !dbg !5291
  %_6.1 = extractvalue { i64, i64 } %1, 1, !dbg !5291
  %_8 = load i8, ptr %condition, align 1, !dbg !5292, !range !3113, !noundef !25
  %_9 = icmp uge i8 3, %_8, !dbg !5292
  call void @llvm.assume(i1 %_9), !dbg !5292
  %_10 = icmp ule i8 0, %_8, !dbg !5292
  call void @llvm.assume(i1 %_10), !dbg !5292
  %_7 = zext i8 %_8 to i64, !dbg !5292
; call <u64 as bit_field::BitField>::set_bits
  %_4 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he37129cf6158cf36E"(ptr align 8 %self, i64 %_6.0, i64 %_6.1, i64 %_7, ptr align 8 @alloc_98124367f7c4c797dc16fb1b43151d99) #8, !dbg !5293
  ret void, !dbg !5294
}

; x86_64::registers::debug::Dr7Value::size
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug8Dr7Value4size17h9783386206894831E(ptr align 8 %self, i8 %n) unnamed_addr #1 !dbg !5295 {
start:
  %size.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5299, metadata !DIExpression()), !dbg !5303
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5300, metadata !DIExpression()), !dbg !5304
; call x86_64::registers::debug::BreakpointSize::bit_range
  %0 = call { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17h8151f363684137dfE(i8 %n) #8, !dbg !5305
  %_5.0 = extractvalue { i64, i64 } %0, 0, !dbg !5305
  %_5.1 = extractvalue { i64, i64 } %0, 1, !dbg !5305
; call <u64 as bit_field::BitField>::get_bits
  %size = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17he4f5670e12b12112E"(ptr align 8 %self, i64 %_5.0, i64 %_5.1, ptr align 8 @alloc_d603eb8956fedb7c08f3928fc09c23bd) #8, !dbg !5306
  store i64 %size, ptr %size.dbg.spill, align 8, !dbg !5306
  call void @llvm.dbg.declare(metadata ptr %size.dbg.spill, metadata !5301, metadata !DIExpression()), !dbg !5307
; call x86_64::registers::debug::BreakpointSize::from_bits
  %_6 = call i8 @_ZN6x86_649registers5debug14BreakpointSize9from_bits17h14816c58c2c0a885E(i64 %size) #8, !dbg !5308, !range !3109
; call core::option::Option<T>::expect
  %1 = call i8 @"_ZN4core6option15Option$LT$T$GT$6expect17h179d2338a8e8da50E"(i8 %_6, ptr align 1 @alloc_f6e17cc11903d760053855980425f176, i64 32, ptr align 8 @alloc_53e61b04acf9ee54cc3439795aa00b55) #8, !dbg !5308, !range !3113
  ret i8 %1, !dbg !5309
}

; x86_64::registers::debug::Dr7Value::set_size
; Function Attrs: noredzone nounwind
define void @_ZN6x86_649registers5debug8Dr7Value8set_size17hbc52e292e7256a4cE(ptr align 8 %self, i8 %n, i8 %0) unnamed_addr #1 !dbg !5310 {
start:
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  %size = alloca i8, align 1
  store i8 %0, ptr %size, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5314, metadata !DIExpression()), !dbg !5317
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5315, metadata !DIExpression()), !dbg !5318
  call void @llvm.dbg.declare(metadata ptr %size, metadata !5316, metadata !DIExpression()), !dbg !5319
; call x86_64::registers::debug::BreakpointSize::bit_range
  %1 = call { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17h8151f363684137dfE(i8 %n) #8, !dbg !5320
  %_6.0 = extractvalue { i64, i64 } %1, 0, !dbg !5320
  %_6.1 = extractvalue { i64, i64 } %1, 1, !dbg !5320
  %_8 = load i8, ptr %size, align 1, !dbg !5321, !range !3113, !noundef !25
  %_9 = icmp uge i8 3, %_8, !dbg !5321
  call void @llvm.assume(i1 %_9), !dbg !5321
  %_10 = icmp ule i8 0, %_8, !dbg !5321
  call void @llvm.assume(i1 %_10), !dbg !5321
  %_7 = zext i8 %_8 to i64, !dbg !5321
; call <u64 as bit_field::BitField>::set_bits
  %_4 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he37129cf6158cf36E"(ptr align 8 %self, i64 %_6.0, i64 %_6.1, i64 %_7, ptr align 8 @alloc_1e0cd32f91d454c565f5520cc8f258e0) #8, !dbg !5322
  ret void, !dbg !5323
}

; x86_64::registers::segmentation::SegmentSelector::index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_649registers12segmentation15SegmentSelector5index17h56920dfabf9e224bE(i16 %self) unnamed_addr #0 !dbg !5324 {
start:
  %self.dbg.spill = alloca i16, align 2
  store i16 %self, ptr %self.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5329, metadata !DIExpression()), !dbg !5330
  %0 = lshr i16 %self, 3, !dbg !5331
  ret i16 %0, !dbg !5332
}

; x86_64::registers::segmentation::SegmentSelector::rpl
; Function Attrs: inlinehint noredzone nounwind
define internal i8 @_ZN6x86_649registers12segmentation15SegmentSelector3rpl17h05b3961d9f53428eE(i16 %0) unnamed_addr #0 !dbg !5333 {
start:
  %_4 = alloca { i64, i64 }, align 8
  %self = alloca i16, align 2
  store i16 %0, ptr %self, align 2
  call void @llvm.dbg.declare(metadata ptr %self, metadata !5337, metadata !DIExpression()), !dbg !5338
  store i64 0, ptr %_4, align 8, !dbg !5339
  %1 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5339
  store i64 2, ptr %1, align 8, !dbg !5339
  %2 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !5340
  %3 = load i64, ptr %2, align 8, !dbg !5340, !noundef !25
  %4 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5340
  %5 = load i64, ptr %4, align 8, !dbg !5340, !noundef !25
; call <u16 as bit_field::BitField>::get_bits
  %_2 = call i16 @"_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17h48417a45d4964cfbE"(ptr align 2 %self, i64 %3, i64 %5, ptr align 8 @alloc_8411d1a1d95567483d1ca6e44fac85d8) #8, !dbg !5340
; call x86_64::PrivilegeLevel::from_u16
  %6 = call i8 @_ZN6x86_6414PrivilegeLevel8from_u1617hf980df225d850a7eE(i16 %_2) #8, !dbg !5341, !range !3113
  ret i8 %6, !dbg !5342
}

; <x86_64::registers::segmentation::SegmentSelector as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN85_$LT$x86_64..registers..segmentation..SegmentSelector$u20$as$u20$core..fmt..Debug$GT$3fmt17hf70ea63eecd6bad0E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5343 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_17 = alloca i8, align 1
  %_10 = alloca i16, align 2
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5349, metadata !DIExpression()), !dbg !5358
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5350, metadata !DIExpression()), !dbg !5359
  call void @llvm.dbg.declare(metadata ptr %s, metadata !5351, metadata !DIExpression()), !dbg !5360
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hab9fc504319eeca9E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %s, ptr align 8 %f, ptr align 1 @alloc_68b53946c4c55386499e149134f17041, i64 15) #8, !dbg !5361
  %_11 = load i16, ptr %self, align 2, !dbg !5362, !noundef !25
; call x86_64::registers::segmentation::SegmentSelector::index
  %0 = call i16 @_ZN6x86_649registers12segmentation15SegmentSelector5index17h56920dfabf9e224bE(i16 %_11) #8, !dbg !5362
  store i16 %0, ptr %_10, align 2, !dbg !5362
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %s, ptr align 1 @alloc_ce52de59c922b8759e2388a62b9c641f, i64 5, ptr align 1 %_10, ptr align 8 @vtable.b) #8, !dbg !5363
  %_18 = load i16, ptr %self, align 2, !dbg !5364, !noundef !25
; call x86_64::registers::segmentation::SegmentSelector::rpl
  %1 = call i8 @_ZN6x86_649registers12segmentation15SegmentSelector3rpl17h05b3961d9f53428eE(i16 %_18) #8, !dbg !5364, !range !3113
  store i8 %1, ptr %_17, align 1, !dbg !5364
; call core::fmt::builders::DebugStruct::field
  %_12 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %s, ptr align 1 @alloc_e86631b0558238251612cc9fea7a4632, i64 3, ptr align 1 %_17, ptr align 8 @vtable.c) #8, !dbg !5365
; call core::fmt::builders::DebugStruct::finish
  %2 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h0f9665b9deab506cE(ptr align 8 %s) #8, !dbg !5366
  ret i1 %2, !dbg !5367
}

; x86_64::structures::gdt::GlobalDescriptorTable::pointer
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6410structures3gdt21GlobalDescriptorTable7pointer17hae6a3b488cc69985E(ptr sret(%"structures::DescriptorTablePointer") %0, ptr align 8 %self) unnamed_addr #1 !dbg !5368 {
start:
  %self.dbg.spill.i = alloca { ptr, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5383, metadata !DIExpression()), !dbg !5384
  store ptr %self, ptr %self.dbg.spill.i, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i, i32 0, i32 1
  store i64 8, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2792, metadata !DIExpression()), !dbg !5385
  %_3 = ptrtoint ptr %self to i64, !dbg !5387
; call x86_64::addr::VirtAddr::new
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr3new17hf95e7f20dbb5cebeE(i64 %_3) #8, !dbg !5388
  %2 = getelementptr inbounds %"structures::gdt::GlobalDescriptorTable", ptr %self, i32 0, i32 1, !dbg !5389
  %_10 = load i64, ptr %2, align 8, !dbg !5389, !noundef !25
  %3 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 %_10, i64 8), !dbg !5389
  %_12.0 = extractvalue { i64, i1 } %3, 0, !dbg !5389
  %_12.1 = extractvalue { i64, i1 } %3, 1, !dbg !5389
  %4 = call i1 @llvm.expect.i1(i1 %_12.1, i1 false), !dbg !5389
  br i1 %4, label %panic, label %bb4, !dbg !5389

bb4:                                              ; preds = %start
  %_13.0 = sub i64 %_12.0, 1, !dbg !5390
  %_13.1 = icmp ult i64 %_12.0, 1, !dbg !5390
  %5 = call i1 @llvm.expect.i1(i1 %_13.1, i1 false), !dbg !5390
  br i1 %5, label %panic1, label %bb5, !dbg !5390

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_dd554e7f79648186da0f0bea6c2d968c) #9, !dbg !5389
  unreachable, !dbg !5389

bb5:                                              ; preds = %bb4
  %_7 = trunc i64 %_13.0 to i16, !dbg !5390
  store i16 %_7, ptr %0, align 2, !dbg !5391
  %6 = getelementptr inbounds %"structures::DescriptorTablePointer", ptr %0, i32 0, i32 1, !dbg !5391
  store i64 %_2, ptr %6, align 2, !dbg !5391
  ret void, !dbg !5392

panic1:                                           ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_19026ea6d406f3723e38a7b6d4ee430b) #9, !dbg !5390
  unreachable, !dbg !5390
}

; x86_64::structures::idt::InterruptDescriptorTable::pointer
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6410structures3idt24InterruptDescriptorTable7pointer17h12938a96f154ba57E(ptr sret(%"structures::DescriptorTablePointer") %0, ptr align 16 %self) unnamed_addr #1 !dbg !5393 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5427, metadata !DIExpression()), !dbg !5428
  %_3 = ptrtoint ptr %self to i64, !dbg !5429
; call x86_64::addr::VirtAddr::new
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr3new17hf95e7f20dbb5cebeE(i64 %_3) #8, !dbg !5430
  %_8.0 = sub i64 4096, 1, !dbg !5431
  %_8.1 = icmp ult i64 4096, 1, !dbg !5431
  %1 = call i1 @llvm.expect.i1(i1 %_8.1, i1 false), !dbg !5431
  br i1 %1, label %panic, label %bb3, !dbg !5431

bb3:                                              ; preds = %start
  %_5 = trunc i64 %_8.0 to i16, !dbg !5431
  store i16 %_5, ptr %0, align 2, !dbg !5432
  %2 = getelementptr inbounds %"structures::DescriptorTablePointer", ptr %0, i32 0, i32 1, !dbg !5432
  store i64 %_2, ptr %2, align 2, !dbg !5432
  ret void, !dbg !5433

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_e47e48d51c5b2e21b8ffef7f2cf178ef) #9, !dbg !5431
  unreachable, !dbg !5431
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h1eb04085db97f462E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5434 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca i8, align 1
  %_26 = alloca %"core::fmt::rt::Placeholder", align 8
  %_25 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5440, metadata !DIExpression()), !dbg !5442
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5441, metadata !DIExpression()), !dbg !5443
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hab9fc504319eeca9E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f68c91b1fe55d32f1f776cd5a9203358, i64 5) #8, !dbg !5444
; call x86_64::structures::idt::Entry<F>::handler_addr
  %1 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h61ed27df24eabdb5E"(ptr align 4 %self) #8, !dbg !5445
  store i64 %1, ptr %_22, align 8, !dbg !5445
  store ptr %_22, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5446, metadata !DIExpression()), !dbg !5451
  store ptr %_22, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !5453, metadata !DIExpression()), !dbg !5460
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h3d276924fae453feE", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !5459, metadata !DIExpression()), !dbg !5462
  store ptr %_22, ptr %0, align 8, !dbg !5463
  %2 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5463
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h3d276924fae453feE", ptr %2, align 8, !dbg !5463
  %3 = load ptr, ptr %0, align 8, !dbg !5464, !nonnull !25, !align !4493, !noundef !25
  %4 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5464
  %5 = load ptr, ptr %4, align 8, !dbg !5464, !nonnull !25, !noundef !25
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !5464
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !5464
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !5465
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !5465
  %_20.0 = extractvalue { ptr, ptr } %7, 0, !dbg !5466
  %_20.1 = extractvalue { ptr, ptr } %7, 1, !dbg !5466
  %10 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5466
  %11 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 0, !dbg !5466
  store ptr %_20.0, ptr %11, align 8, !dbg !5466
  %12 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 1, !dbg !5466
  store ptr %_20.1, ptr %12, align 8, !dbg !5466
  store i8 3, ptr %_27, align 1, !dbg !5466
  store i64 2, ptr %_28, align 8, !dbg !5466
  store i64 2, ptr %_29, align 8, !dbg !5466
  %13 = load i8, ptr %_27, align 1, !dbg !5466, !range !3113, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5466
  %15 = load i64, ptr %14, align 8, !dbg !5466, !range !929, !noundef !25
  %16 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5466
  %17 = load i64, ptr %16, align 8, !dbg !5466
  %18 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5466
  %19 = load i64, ptr %18, align 8, !dbg !5466, !range !929, !noundef !25
  %20 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5466
  %21 = load i64, ptr %20, align 8, !dbg !5466
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !5467
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !5469
  store i8 %13, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !5470
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !5471
  store i64 %15, ptr %precision.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %17, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !5472
  store i64 %19, ptr %width.dbg.spill.i, align 8
  %23 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %21, ptr %23, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !5473
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 2, !dbg !5474
  store i64 0, ptr %24, align 8, !dbg !5474
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 3, !dbg !5474
  store i32 32, ptr %25, align 8, !dbg !5474
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 5, !dbg !5474
  store i8 %13, ptr %26, align 8, !dbg !5474
  %27 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 4, !dbg !5474
  store i32 4, ptr %27, align 4, !dbg !5474
  store i64 %15, ptr %_26, align 8, !dbg !5474
  %28 = getelementptr inbounds { i64, i64 }, ptr %_26, i32 0, i32 1, !dbg !5474
  store i64 %17, ptr %28, align 8, !dbg !5474
  %29 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 1, !dbg !5474
  store i64 %19, ptr %29, align 8, !dbg !5474
  %30 = getelementptr inbounds { i64, i64 }, ptr %29, i32 0, i32 1, !dbg !5474
  store i64 %21, ptr %30, align 8, !dbg !5474
  %31 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_25, i64 0, i64 0, !dbg !5466
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %31, ptr align 8 %_26, i64 56, i1 false), !dbg !5466
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17hd767e41811a81507E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5466
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %_10, ptr align 1 @alloc_844546bcd63c4682852ccf14fd8e8cdf, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5444
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 1, !dbg !5475
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %_8, ptr align 1 @alloc_bad851b0c8a6beeb1e6da7856cc05ed8, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5444
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 2, !dbg !5476
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %_6, ptr align 1 @alloc_da763c3f38b1c7702de074f090d41442, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5444
; call core::fmt::builders::DebugStruct::finish
  %32 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h0f9665b9deab506cE(ptr align 8 %_4) #8, !dbg !5444
  ret i1 %32, !dbg !5477
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h27b8c0ed47c0dfc7E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5478 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca i8, align 1
  %_26 = alloca %"core::fmt::rt::Placeholder", align 8
  %_25 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5483, metadata !DIExpression()), !dbg !5485
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5484, metadata !DIExpression()), !dbg !5486
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hab9fc504319eeca9E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f68c91b1fe55d32f1f776cd5a9203358, i64 5) #8, !dbg !5487
; call x86_64::structures::idt::Entry<F>::handler_addr
  %1 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h3dcff36a9f266d30E"(ptr align 4 %self) #8, !dbg !5488
  store i64 %1, ptr %_22, align 8, !dbg !5488
  store ptr %_22, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5446, metadata !DIExpression()), !dbg !5489
  store ptr %_22, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !5453, metadata !DIExpression()), !dbg !5491
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h3d276924fae453feE", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !5459, metadata !DIExpression()), !dbg !5493
  store ptr %_22, ptr %0, align 8, !dbg !5494
  %2 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5494
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h3d276924fae453feE", ptr %2, align 8, !dbg !5494
  %3 = load ptr, ptr %0, align 8, !dbg !5495, !nonnull !25, !align !4493, !noundef !25
  %4 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5495
  %5 = load ptr, ptr %4, align 8, !dbg !5495, !nonnull !25, !noundef !25
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !5495
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !5495
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !5496
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !5496
  %_20.0 = extractvalue { ptr, ptr } %7, 0, !dbg !5497
  %_20.1 = extractvalue { ptr, ptr } %7, 1, !dbg !5497
  %10 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5497
  %11 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 0, !dbg !5497
  store ptr %_20.0, ptr %11, align 8, !dbg !5497
  %12 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 1, !dbg !5497
  store ptr %_20.1, ptr %12, align 8, !dbg !5497
  store i8 3, ptr %_27, align 1, !dbg !5497
  store i64 2, ptr %_28, align 8, !dbg !5497
  store i64 2, ptr %_29, align 8, !dbg !5497
  %13 = load i8, ptr %_27, align 1, !dbg !5497, !range !3113, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5497
  %15 = load i64, ptr %14, align 8, !dbg !5497, !range !929, !noundef !25
  %16 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5497
  %17 = load i64, ptr %16, align 8, !dbg !5497
  %18 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5497
  %19 = load i64, ptr %18, align 8, !dbg !5497, !range !929, !noundef !25
  %20 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5497
  %21 = load i64, ptr %20, align 8, !dbg !5497
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !5498
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !5500
  store i8 %13, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !5501
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !5502
  store i64 %15, ptr %precision.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %17, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !5503
  store i64 %19, ptr %width.dbg.spill.i, align 8
  %23 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %21, ptr %23, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !5504
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 2, !dbg !5505
  store i64 0, ptr %24, align 8, !dbg !5505
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 3, !dbg !5505
  store i32 32, ptr %25, align 8, !dbg !5505
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 5, !dbg !5505
  store i8 %13, ptr %26, align 8, !dbg !5505
  %27 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 4, !dbg !5505
  store i32 4, ptr %27, align 4, !dbg !5505
  store i64 %15, ptr %_26, align 8, !dbg !5505
  %28 = getelementptr inbounds { i64, i64 }, ptr %_26, i32 0, i32 1, !dbg !5505
  store i64 %17, ptr %28, align 8, !dbg !5505
  %29 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 1, !dbg !5505
  store i64 %19, ptr %29, align 8, !dbg !5505
  %30 = getelementptr inbounds { i64, i64 }, ptr %29, i32 0, i32 1, !dbg !5505
  store i64 %21, ptr %30, align 8, !dbg !5505
  %31 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_25, i64 0, i64 0, !dbg !5497
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %31, ptr align 8 %_26, i64 56, i1 false), !dbg !5497
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17hd767e41811a81507E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5497
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %_10, ptr align 1 @alloc_844546bcd63c4682852ccf14fd8e8cdf, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5487
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 1, !dbg !5506
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %_8, ptr align 1 @alloc_bad851b0c8a6beeb1e6da7856cc05ed8, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5487
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 2, !dbg !5507
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %_6, ptr align 1 @alloc_da763c3f38b1c7702de074f090d41442, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5487
; call core::fmt::builders::DebugStruct::finish
  %32 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h0f9665b9deab506cE(ptr align 8 %_4) #8, !dbg !5487
  ret i1 %32, !dbg !5508
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h950085a9eb20d041E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5509 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca i8, align 1
  %_26 = alloca %"core::fmt::rt::Placeholder", align 8
  %_25 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5514, metadata !DIExpression()), !dbg !5516
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5515, metadata !DIExpression()), !dbg !5517
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hab9fc504319eeca9E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f68c91b1fe55d32f1f776cd5a9203358, i64 5) #8, !dbg !5518
; call x86_64::structures::idt::Entry<F>::handler_addr
  %1 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hee44cbe017caa4a0E"(ptr align 4 %self) #8, !dbg !5519
  store i64 %1, ptr %_22, align 8, !dbg !5519
  store ptr %_22, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5446, metadata !DIExpression()), !dbg !5520
  store ptr %_22, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !5453, metadata !DIExpression()), !dbg !5522
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h3d276924fae453feE", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !5459, metadata !DIExpression()), !dbg !5524
  store ptr %_22, ptr %0, align 8, !dbg !5525
  %2 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5525
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h3d276924fae453feE", ptr %2, align 8, !dbg !5525
  %3 = load ptr, ptr %0, align 8, !dbg !5526, !nonnull !25, !align !4493, !noundef !25
  %4 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5526
  %5 = load ptr, ptr %4, align 8, !dbg !5526, !nonnull !25, !noundef !25
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !5526
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !5526
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !5527
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !5527
  %_20.0 = extractvalue { ptr, ptr } %7, 0, !dbg !5528
  %_20.1 = extractvalue { ptr, ptr } %7, 1, !dbg !5528
  %10 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5528
  %11 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 0, !dbg !5528
  store ptr %_20.0, ptr %11, align 8, !dbg !5528
  %12 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 1, !dbg !5528
  store ptr %_20.1, ptr %12, align 8, !dbg !5528
  store i8 3, ptr %_27, align 1, !dbg !5528
  store i64 2, ptr %_28, align 8, !dbg !5528
  store i64 2, ptr %_29, align 8, !dbg !5528
  %13 = load i8, ptr %_27, align 1, !dbg !5528, !range !3113, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5528
  %15 = load i64, ptr %14, align 8, !dbg !5528, !range !929, !noundef !25
  %16 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5528
  %17 = load i64, ptr %16, align 8, !dbg !5528
  %18 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5528
  %19 = load i64, ptr %18, align 8, !dbg !5528, !range !929, !noundef !25
  %20 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5528
  %21 = load i64, ptr %20, align 8, !dbg !5528
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !5529
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !5531
  store i8 %13, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !5532
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !5533
  store i64 %15, ptr %precision.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %17, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !5534
  store i64 %19, ptr %width.dbg.spill.i, align 8
  %23 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %21, ptr %23, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !5535
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 2, !dbg !5536
  store i64 0, ptr %24, align 8, !dbg !5536
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 3, !dbg !5536
  store i32 32, ptr %25, align 8, !dbg !5536
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 5, !dbg !5536
  store i8 %13, ptr %26, align 8, !dbg !5536
  %27 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 4, !dbg !5536
  store i32 4, ptr %27, align 4, !dbg !5536
  store i64 %15, ptr %_26, align 8, !dbg !5536
  %28 = getelementptr inbounds { i64, i64 }, ptr %_26, i32 0, i32 1, !dbg !5536
  store i64 %17, ptr %28, align 8, !dbg !5536
  %29 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 1, !dbg !5536
  store i64 %19, ptr %29, align 8, !dbg !5536
  %30 = getelementptr inbounds { i64, i64 }, ptr %29, i32 0, i32 1, !dbg !5536
  store i64 %21, ptr %30, align 8, !dbg !5536
  %31 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_25, i64 0, i64 0, !dbg !5528
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %31, ptr align 8 %_26, i64 56, i1 false), !dbg !5528
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17hd767e41811a81507E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5528
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %_10, ptr align 1 @alloc_844546bcd63c4682852ccf14fd8e8cdf, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5518
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 1, !dbg !5537
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %_8, ptr align 1 @alloc_bad851b0c8a6beeb1e6da7856cc05ed8, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5518
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 2, !dbg !5538
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %_6, ptr align 1 @alloc_da763c3f38b1c7702de074f090d41442, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5518
; call core::fmt::builders::DebugStruct::finish
  %32 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h0f9665b9deab506cE(ptr align 8 %_4) #8, !dbg !5518
  ret i1 %32, !dbg !5539
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8fd314a57c9dcefE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5540 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca i8, align 1
  %_26 = alloca %"core::fmt::rt::Placeholder", align 8
  %_25 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5545, metadata !DIExpression()), !dbg !5547
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5546, metadata !DIExpression()), !dbg !5548
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hab9fc504319eeca9E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f68c91b1fe55d32f1f776cd5a9203358, i64 5) #8, !dbg !5549
; call x86_64::structures::idt::Entry<F>::handler_addr
  %1 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17ha99a5a9aa93981f8E"(ptr align 4 %self) #8, !dbg !5550
  store i64 %1, ptr %_22, align 8, !dbg !5550
  store ptr %_22, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5446, metadata !DIExpression()), !dbg !5551
  store ptr %_22, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !5453, metadata !DIExpression()), !dbg !5553
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h3d276924fae453feE", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !5459, metadata !DIExpression()), !dbg !5555
  store ptr %_22, ptr %0, align 8, !dbg !5556
  %2 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5556
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h3d276924fae453feE", ptr %2, align 8, !dbg !5556
  %3 = load ptr, ptr %0, align 8, !dbg !5557, !nonnull !25, !align !4493, !noundef !25
  %4 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5557
  %5 = load ptr, ptr %4, align 8, !dbg !5557, !nonnull !25, !noundef !25
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !5557
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !5557
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !5558
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !5558
  %_20.0 = extractvalue { ptr, ptr } %7, 0, !dbg !5559
  %_20.1 = extractvalue { ptr, ptr } %7, 1, !dbg !5559
  %10 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5559
  %11 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 0, !dbg !5559
  store ptr %_20.0, ptr %11, align 8, !dbg !5559
  %12 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 1, !dbg !5559
  store ptr %_20.1, ptr %12, align 8, !dbg !5559
  store i8 3, ptr %_27, align 1, !dbg !5559
  store i64 2, ptr %_28, align 8, !dbg !5559
  store i64 2, ptr %_29, align 8, !dbg !5559
  %13 = load i8, ptr %_27, align 1, !dbg !5559, !range !3113, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5559
  %15 = load i64, ptr %14, align 8, !dbg !5559, !range !929, !noundef !25
  %16 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5559
  %17 = load i64, ptr %16, align 8, !dbg !5559
  %18 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5559
  %19 = load i64, ptr %18, align 8, !dbg !5559, !range !929, !noundef !25
  %20 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5559
  %21 = load i64, ptr %20, align 8, !dbg !5559
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !5560
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !5562
  store i8 %13, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !5563
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !5564
  store i64 %15, ptr %precision.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %17, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !5565
  store i64 %19, ptr %width.dbg.spill.i, align 8
  %23 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %21, ptr %23, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !5566
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 2, !dbg !5567
  store i64 0, ptr %24, align 8, !dbg !5567
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 3, !dbg !5567
  store i32 32, ptr %25, align 8, !dbg !5567
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 5, !dbg !5567
  store i8 %13, ptr %26, align 8, !dbg !5567
  %27 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 4, !dbg !5567
  store i32 4, ptr %27, align 4, !dbg !5567
  store i64 %15, ptr %_26, align 8, !dbg !5567
  %28 = getelementptr inbounds { i64, i64 }, ptr %_26, i32 0, i32 1, !dbg !5567
  store i64 %17, ptr %28, align 8, !dbg !5567
  %29 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 1, !dbg !5567
  store i64 %19, ptr %29, align 8, !dbg !5567
  %30 = getelementptr inbounds { i64, i64 }, ptr %29, i32 0, i32 1, !dbg !5567
  store i64 %21, ptr %30, align 8, !dbg !5567
  %31 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_25, i64 0, i64 0, !dbg !5559
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %31, ptr align 8 %_26, i64 56, i1 false), !dbg !5559
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17hd767e41811a81507E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5559
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %_10, ptr align 1 @alloc_844546bcd63c4682852ccf14fd8e8cdf, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5549
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 1, !dbg !5568
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %_8, ptr align 1 @alloc_bad851b0c8a6beeb1e6da7856cc05ed8, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5549
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 2, !dbg !5569
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %_6, ptr align 1 @alloc_da763c3f38b1c7702de074f090d41442, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5549
; call core::fmt::builders::DebugStruct::finish
  %32 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h0f9665b9deab506cE(ptr align 8 %_4) #8, !dbg !5549
  ret i1 %32, !dbg !5570
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hdd80d805a5acbd17E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5571 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_27 = alloca i8, align 1
  %_26 = alloca %"core::fmt::rt::Placeholder", align 8
  %_25 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5575, metadata !DIExpression()), !dbg !5577
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5576, metadata !DIExpression()), !dbg !5578
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hab9fc504319eeca9E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc_f68c91b1fe55d32f1f776cd5a9203358, i64 5) #8, !dbg !5579
; call x86_64::structures::idt::Entry<F>::handler_addr
  %1 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h43b31ea9bffb34b3E"(ptr align 4 %self) #8, !dbg !5580
  store i64 %1, ptr %_22, align 8, !dbg !5580
  store ptr %_22, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5446, metadata !DIExpression()), !dbg !5581
  store ptr %_22, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !5453, metadata !DIExpression()), !dbg !5583
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h3d276924fae453feE", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !5459, metadata !DIExpression()), !dbg !5585
  store ptr %_22, ptr %0, align 8, !dbg !5586
  %2 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5586
  store ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h3d276924fae453feE", ptr %2, align 8, !dbg !5586
  %3 = load ptr, ptr %0, align 8, !dbg !5587, !nonnull !25, !align !4493, !noundef !25
  %4 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5587
  %5 = load ptr, ptr %4, align 8, !dbg !5587, !nonnull !25, !noundef !25
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !5587
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !5587
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !5588
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !5588
  %_20.0 = extractvalue { ptr, ptr } %7, 0, !dbg !5589
  %_20.1 = extractvalue { ptr, ptr } %7, 1, !dbg !5589
  %10 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5589
  %11 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 0, !dbg !5589
  store ptr %_20.0, ptr %11, align 8, !dbg !5589
  %12 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 1, !dbg !5589
  store ptr %_20.1, ptr %12, align 8, !dbg !5589
  store i8 3, ptr %_27, align 1, !dbg !5589
  store i64 2, ptr %_28, align 8, !dbg !5589
  store i64 2, ptr %_29, align 8, !dbg !5589
  %13 = load i8, ptr %_27, align 1, !dbg !5589, !range !3113, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5589
  %15 = load i64, ptr %14, align 8, !dbg !5589, !range !929, !noundef !25
  %16 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5589
  %17 = load i64, ptr %16, align 8, !dbg !5589
  %18 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5589
  %19 = load i64, ptr %18, align 8, !dbg !5589, !range !929, !noundef !25
  %20 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5589
  %21 = load i64, ptr %20, align 8, !dbg !5589
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !5590
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !5592
  store i8 %13, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !5593
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !5594
  store i64 %15, ptr %precision.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %17, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !5595
  store i64 %19, ptr %width.dbg.spill.i, align 8
  %23 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %21, ptr %23, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !5596
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 2, !dbg !5597
  store i64 0, ptr %24, align 8, !dbg !5597
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 3, !dbg !5597
  store i32 32, ptr %25, align 8, !dbg !5597
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 5, !dbg !5597
  store i8 %13, ptr %26, align 8, !dbg !5597
  %27 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 4, !dbg !5597
  store i32 4, ptr %27, align 4, !dbg !5597
  store i64 %15, ptr %_26, align 8, !dbg !5597
  %28 = getelementptr inbounds { i64, i64 }, ptr %_26, i32 0, i32 1, !dbg !5597
  store i64 %17, ptr %28, align 8, !dbg !5597
  %29 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_26, i32 0, i32 1, !dbg !5597
  store i64 %19, ptr %29, align 8, !dbg !5597
  %30 = getelementptr inbounds { i64, i64 }, ptr %29, i32 0, i32 1, !dbg !5597
  store i64 %21, ptr %30, align 8, !dbg !5597
  %31 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_25, i64 0, i64 0, !dbg !5589
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %31, ptr align 8 %_26, i64 56, i1 false), !dbg !5589
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17hd767e41811a81507E(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5589
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %_10, ptr align 1 @alloc_844546bcd63c4682852ccf14fd8e8cdf, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5579
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 1, !dbg !5598
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %_8, ptr align 1 @alloc_bad851b0c8a6beeb1e6da7856cc05ed8, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5579
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 2, !dbg !5599
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %_6, ptr align 1 @alloc_da763c3f38b1c7702de074f090d41442, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5579
; call core::fmt::builders::DebugStruct::finish
  %32 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h0f9665b9deab506cE(ptr align 8 %_4) #8, !dbg !5579
  ret i1 %32, !dbg !5600
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h3dcff36a9f266d30E"(ptr align 4 %self) unnamed_addr #0 !dbg !5601 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5605, metadata !DIExpression()), !dbg !5608
  %_5 = load i16, ptr %self, align 4, !dbg !5609, !noundef !25
  %_4 = zext i16 %_5 to i64, !dbg !5609
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 3, !dbg !5610
  %_8 = load i16, ptr %0, align 2, !dbg !5610, !noundef !25
  %_7 = zext i16 %_8 to i64, !dbg !5611
  %_6 = shl i64 %_7, 16, !dbg !5611
  %_3 = or i64 %_4, %_6, !dbg !5609
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 4, !dbg !5612
  %_13 = load i32, ptr %1, align 4, !dbg !5612, !noundef !25
  %_12 = zext i32 %_13 to i64, !dbg !5613
  %_11 = shl i64 %_12, 32, !dbg !5613
  %addr = or i64 %_3, %_11, !dbg !5609
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5609
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5606, metadata !DIExpression()), !dbg !5614
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hecefabb7dc73d468E(i64 %addr) #8, !dbg !5615
  ret i64 %2, !dbg !5616
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h43b31ea9bffb34b3E"(ptr align 4 %self) unnamed_addr #0 !dbg !5617 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5621, metadata !DIExpression()), !dbg !5624
  %_5 = load i16, ptr %self, align 4, !dbg !5625, !noundef !25
  %_4 = zext i16 %_5 to i64, !dbg !5625
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 3, !dbg !5626
  %_8 = load i16, ptr %0, align 2, !dbg !5626, !noundef !25
  %_7 = zext i16 %_8 to i64, !dbg !5627
  %_6 = shl i64 %_7, 16, !dbg !5627
  %_3 = or i64 %_4, %_6, !dbg !5625
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 4, !dbg !5628
  %_13 = load i32, ptr %1, align 4, !dbg !5628, !noundef !25
  %_12 = zext i32 %_13 to i64, !dbg !5629
  %_11 = shl i64 %_12, 32, !dbg !5629
  %addr = or i64 %_3, %_11, !dbg !5625
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5625
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5622, metadata !DIExpression()), !dbg !5630
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hecefabb7dc73d468E(i64 %addr) #8, !dbg !5631
  ret i64 %2, !dbg !5632
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h61ed27df24eabdb5E"(ptr align 4 %self) unnamed_addr #0 !dbg !5633 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5637, metadata !DIExpression()), !dbg !5640
  %_5 = load i16, ptr %self, align 4, !dbg !5641, !noundef !25
  %_4 = zext i16 %_5 to i64, !dbg !5641
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 3, !dbg !5642
  %_8 = load i16, ptr %0, align 2, !dbg !5642, !noundef !25
  %_7 = zext i16 %_8 to i64, !dbg !5643
  %_6 = shl i64 %_7, 16, !dbg !5643
  %_3 = or i64 %_4, %_6, !dbg !5641
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 4, !dbg !5644
  %_13 = load i32, ptr %1, align 4, !dbg !5644, !noundef !25
  %_12 = zext i32 %_13 to i64, !dbg !5645
  %_11 = shl i64 %_12, 32, !dbg !5645
  %addr = or i64 %_3, %_11, !dbg !5641
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5641
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5638, metadata !DIExpression()), !dbg !5646
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hecefabb7dc73d468E(i64 %addr) #8, !dbg !5647
  ret i64 %2, !dbg !5648
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17ha99a5a9aa93981f8E"(ptr align 4 %self) unnamed_addr #0 !dbg !5649 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5653, metadata !DIExpression()), !dbg !5656
  %_5 = load i16, ptr %self, align 4, !dbg !5657, !noundef !25
  %_4 = zext i16 %_5 to i64, !dbg !5657
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 3, !dbg !5658
  %_8 = load i16, ptr %0, align 2, !dbg !5658, !noundef !25
  %_7 = zext i16 %_8 to i64, !dbg !5659
  %_6 = shl i64 %_7, 16, !dbg !5659
  %_3 = or i64 %_4, %_6, !dbg !5657
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 4, !dbg !5660
  %_13 = load i32, ptr %1, align 4, !dbg !5660, !noundef !25
  %_12 = zext i32 %_13 to i64, !dbg !5661
  %_11 = shl i64 %_12, 32, !dbg !5661
  %addr = or i64 %_3, %_11, !dbg !5657
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5657
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5654, metadata !DIExpression()), !dbg !5662
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hecefabb7dc73d468E(i64 %addr) #8, !dbg !5663
  ret i64 %2, !dbg !5664
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hee44cbe017caa4a0E"(ptr align 4 %self) unnamed_addr #0 !dbg !5665 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5669, metadata !DIExpression()), !dbg !5672
  %_5 = load i16, ptr %self, align 4, !dbg !5673, !noundef !25
  %_4 = zext i16 %_5 to i64, !dbg !5673
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 3, !dbg !5674
  %_8 = load i16, ptr %0, align 2, !dbg !5674, !noundef !25
  %_7 = zext i16 %_8 to i64, !dbg !5675
  %_6 = shl i64 %_7, 16, !dbg !5675
  %_3 = or i64 %_4, %_6, !dbg !5673
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 4, !dbg !5676
  %_13 = load i32, ptr %1, align 4, !dbg !5676, !noundef !25
  %_12 = zext i32 %_13 to i64, !dbg !5677
  %_11 = shl i64 %_12, 32, !dbg !5677
  %addr = or i64 %_3, %_11, !dbg !5673
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5673
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5670, metadata !DIExpression()), !dbg !5678
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hecefabb7dc73d468E(i64 %addr) #8, !dbg !5679
  ret i64 %2, !dbg !5680
}

; <x86_64::structures::idt::EntryOptions as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..structures..idt..EntryOptions$u20$as$u20$core..fmt..Debug$GT$3fmt17h319507d9d67b955bE"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5681 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_21 = alloca i8, align 1
  %_20 = alloca %"core::fmt::rt::Placeholder", align 8
  %_19 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5687, metadata !DIExpression()), !dbg !5689
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5688, metadata !DIExpression()), !dbg !5690
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17hfc72c00c4593e648E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc_e4f31a51fd47bc2f17c44c45ea3d42a8, i64 12) #8, !dbg !5691
  store ptr %self, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5692, metadata !DIExpression()), !dbg !5697
  store ptr %self, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !5699, metadata !DIExpression()), !dbg !5706
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17h9773a71a321a8182E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !5705, metadata !DIExpression()), !dbg !5708
  store ptr %self, ptr %0, align 8, !dbg !5709
  %1 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5709
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17h9773a71a321a8182E", ptr %1, align 8, !dbg !5709
  %2 = load ptr, ptr %0, align 8, !dbg !5710, !nonnull !25, !align !4493, !noundef !25
  %3 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5710
  %4 = load ptr, ptr %3, align 8, !dbg !5710, !nonnull !25, !noundef !25
  %5 = insertvalue { ptr, ptr } poison, ptr %2, 0, !dbg !5710
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !5710
  %7 = extractvalue { ptr, ptr } %6, 0, !dbg !5711
  %8 = extractvalue { ptr, ptr } %6, 1, !dbg !5711
  %_15.0 = extractvalue { ptr, ptr } %6, 0, !dbg !5712
  %_15.1 = extractvalue { ptr, ptr } %6, 1, !dbg !5712
  %9 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !5712
  %10 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 0, !dbg !5712
  store ptr %_15.0, ptr %10, align 8, !dbg !5712
  %11 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 1, !dbg !5712
  store ptr %_15.1, ptr %11, align 8, !dbg !5712
  store i8 3, ptr %_21, align 1, !dbg !5712
  store i64 2, ptr %_22, align 8, !dbg !5712
; call core::fmt::rt::Count::Is
  %12 = call { i64, i64 } @_ZN4core3fmt2rt5Count2Is17h1f3c0af428c779c0E(i64 6) #8, !dbg !5712
  %_23.0 = extractvalue { i64, i64 } %12, 0, !dbg !5712
  %_23.1 = extractvalue { i64, i64 } %12, 1, !dbg !5712
  %13 = load i8, ptr %_21, align 1, !dbg !5712, !range !3113, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !5712
  %15 = load i64, ptr %14, align 8, !dbg !5712, !range !929, !noundef !25
  %16 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !5712
  %17 = load i64, ptr %16, align 8, !dbg !5712
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !5713
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !5715
  store i8 %13, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !5716
  store i32 12, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !5717
  store i64 %15, ptr %precision.dbg.spill.i, align 8
  %18 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %17, ptr %18, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !5718
  store i64 %_23.0, ptr %width.dbg.spill.i, align 8
  %19 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %_23.1, ptr %19, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !5719
  %20 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 2, !dbg !5720
  store i64 0, ptr %20, align 8, !dbg !5720
  %21 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 3, !dbg !5720
  store i32 32, ptr %21, align 8, !dbg !5720
  %22 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 5, !dbg !5720
  store i8 %13, ptr %22, align 8, !dbg !5720
  %23 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 4, !dbg !5720
  store i32 12, ptr %23, align 4, !dbg !5720
  store i64 %15, ptr %_20, align 8, !dbg !5720
  %24 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !5720
  store i64 %17, ptr %24, align 8, !dbg !5720
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_20, i32 0, i32 1, !dbg !5720
  store i64 %_23.0, ptr %25, align 8, !dbg !5720
  %26 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 1, !dbg !5720
  store i64 %_23.1, ptr %26, align 8, !dbg !5720
  %27 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_19, i64 0, i64 0, !dbg !5712
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %27, ptr align 8 %_20, i64 56, i1 false), !dbg !5712
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17hd767e41811a81507E(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !5712
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h464005bb33284104E(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !5691
; call core::fmt::builders::DebugTuple::finish
  %28 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h51766f58ddbff499E(ptr align 8 %_4) #8, !dbg !5691
  ret i1 %28, !dbg !5721
}

; <x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN86_$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$3fmt17h912f2660fd6e78f2E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5722 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_20 = alloca i64, align 8
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5727, metadata !DIExpression()), !dbg !5731
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5728, metadata !DIExpression()), !dbg !5732
  call void @llvm.dbg.declare(metadata ptr %s, metadata !5729, metadata !DIExpression()), !dbg !5733
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hab9fc504319eeca9E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %s, ptr align 8 %f, ptr align 1 @alloc_e71a923bae6df041e4ac800a90cb99ae, i64 19) #8, !dbg !5734
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %s, ptr align 1 @alloc_0108bad256caff3a6d09567ec08a0c56, i64 19, ptr align 1 %self, ptr align 8 @vtable.e) #8, !dbg !5735
  %_14 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 1, !dbg !5736
; call core::fmt::builders::DebugStruct::field
  %_10 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %s, ptr align 1 @alloc_02bbc211fe818b05a25d8f6c720e2768, i64 12, ptr align 1 %_14, ptr align 8 @vtable.f) #8, !dbg !5737
  %0 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 2, !dbg !5738
  %_21 = load i64, ptr %0, align 8, !dbg !5738, !noundef !25
  store i64 %_21, ptr %_20, align 8, !dbg !5739
; call core::fmt::builders::DebugStruct::field
  %_15 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %s, ptr align 1 @alloc_2f98d55e1b5aebe56034024a66fad658, i64 9, ptr align 1 %_20, ptr align 8 @vtable.g) #8, !dbg !5740
  %_26 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 3, !dbg !5741
; call core::fmt::builders::DebugStruct::field
  %_22 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %s, ptr align 1 @alloc_9cbc566b638aecc8681b4c3c80402332, i64 13, ptr align 1 %_26, ptr align 8 @vtable.e) #8, !dbg !5742
  %_31 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 4, !dbg !5743
; call core::fmt::builders::DebugStruct::field
  %_27 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %s, ptr align 1 @alloc_de03fddf23205a05ee3f3983d6bd1aa4, i64 13, ptr align 1 %_31, ptr align 8 @vtable.f) #8, !dbg !5744
; call core::fmt::builders::DebugStruct::finish
  %1 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h0f9665b9deab506cE(ptr align 8 %s) #8, !dbg !5745
  ret i1 %1, !dbg !5746
}

; <<x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt::Hex as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17h50a22fad45532d6dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5747 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_16 = alloca { i64, i64 }, align 8
  %_15 = alloca { i64, i64 }, align 8
  %_14 = alloca i8, align 1
  %_13 = alloca %"core::fmt::rt::Placeholder", align 8
  %_12 = alloca [1 x %"core::fmt::rt::Placeholder"], align 8
  %_7 = alloca [1 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5753, metadata !DIExpression()), !dbg !5755
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5754, metadata !DIExpression()), !dbg !5756
  store ptr %self, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !4474, metadata !DIExpression()), !dbg !5757
  store ptr %self, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !4481, metadata !DIExpression()), !dbg !5759
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !4487, metadata !DIExpression()), !dbg !5761
  store ptr %self, ptr %0, align 8, !dbg !5762
  %1 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5762
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E", ptr %1, align 8, !dbg !5762
  %2 = load ptr, ptr %0, align 8, !dbg !5763, !nonnull !25, !align !4493, !noundef !25
  %3 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5763
  %4 = load ptr, ptr %3, align 8, !dbg !5763, !nonnull !25, !noundef !25
  %5 = insertvalue { ptr, ptr } poison, ptr %2, 0, !dbg !5763
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !5763
  %7 = extractvalue { ptr, ptr } %6, 0, !dbg !5764
  %8 = extractvalue { ptr, ptr } %6, 1, !dbg !5764
  %_8.0 = extractvalue { ptr, ptr } %6, 0, !dbg !5765
  %_8.1 = extractvalue { ptr, ptr } %6, 1, !dbg !5765
  %9 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !5765
  %10 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 0, !dbg !5765
  store ptr %_8.0, ptr %10, align 8, !dbg !5765
  %11 = getelementptr inbounds { ptr, ptr }, ptr %9, i32 0, i32 1, !dbg !5765
  store ptr %_8.1, ptr %11, align 8, !dbg !5765
  store i8 3, ptr %_14, align 1, !dbg !5765
  store i64 2, ptr %_15, align 8, !dbg !5765
  store i64 2, ptr %_16, align 8, !dbg !5765
  %12 = load i8, ptr %_14, align 1, !dbg !5765, !range !3113, !noundef !25
  %13 = getelementptr inbounds { i64, i64 }, ptr %_15, i32 0, i32 0, !dbg !5765
  %14 = load i64, ptr %13, align 8, !dbg !5765, !range !929, !noundef !25
  %15 = getelementptr inbounds { i64, i64 }, ptr %_15, i32 0, i32 1, !dbg !5765
  %16 = load i64, ptr %15, align 8, !dbg !5765
  %17 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 0, !dbg !5765
  %18 = load i64, ptr %17, align 8, !dbg !5765, !range !929, !noundef !25
  %19 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 1, !dbg !5765
  %20 = load i64, ptr %19, align 8, !dbg !5765
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !5766
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !5768
  store i8 %12, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !5769
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !5770
  store i64 %14, ptr %precision.dbg.spill.i, align 8
  %21 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %16, ptr %21, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !5771
  store i64 %18, ptr %width.dbg.spill.i, align 8
  %22 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %20, ptr %22, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !5772
  %23 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_13, i32 0, i32 2, !dbg !5773
  store i64 0, ptr %23, align 8, !dbg !5773
  %24 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_13, i32 0, i32 3, !dbg !5773
  store i32 32, ptr %24, align 8, !dbg !5773
  %25 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_13, i32 0, i32 5, !dbg !5773
  store i8 %12, ptr %25, align 8, !dbg !5773
  %26 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_13, i32 0, i32 4, !dbg !5773
  store i32 4, ptr %26, align 4, !dbg !5773
  store i64 %14, ptr %_13, align 8, !dbg !5773
  %27 = getelementptr inbounds { i64, i64 }, ptr %_13, i32 0, i32 1, !dbg !5773
  store i64 %16, ptr %27, align 8, !dbg !5773
  %28 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_13, i32 0, i32 1, !dbg !5773
  store i64 %18, ptr %28, align 8, !dbg !5773
  %29 = getelementptr inbounds { i64, i64 }, ptr %28, i32 0, i32 1, !dbg !5773
  store i64 %20, ptr %29, align 8, !dbg !5773
  %30 = getelementptr inbounds [1 x %"core::fmt::rt::Placeholder"], ptr %_12, i64 0, i64 0, !dbg !5765
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %30, ptr align 8 %_13, i64 56, i1 false), !dbg !5765
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17hd767e41811a81507E(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_ffa3cdb3ae88e54a1cc225f31dd07672, i64 1, ptr align 8 %_7, i64 1, ptr align 8 %_12, i64 1) #8, !dbg !5765
; call core::fmt::Formatter::write_fmt
  %31 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hb146cbeb39ba29efE(ptr align 8 %f, ptr %_3) #8, !dbg !5765
  ret i1 %31, !dbg !5774
}

; x86_64::structures::idt::SelectorErrorCode::new
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN6x86_6410structures3idt17SelectorErrorCode3new17h6dd51c325358787dE(i64 %value) unnamed_addr #1 !dbg !5775 {
start:
  %value.dbg.spill = alloca i64, align 8
  %_4 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !5795, metadata !DIExpression()), !dbg !5796
  %_2 = icmp ugt i64 %value, 65535, !dbg !5797
  br i1 %_2, label %bb1, label %bb2, !dbg !5797

bb2:                                              ; preds = %start
  store i64 %value, ptr %_4, align 8, !dbg !5798
  %1 = load i64, ptr %_4, align 8, !dbg !5799, !noundef !25
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5799
  store i64 %1, ptr %2, align 8, !dbg !5799
  store i64 1, ptr %0, align 8, !dbg !5799
  br label %bb3, !dbg !5800

bb1:                                              ; preds = %start
  store i64 0, ptr %0, align 8, !dbg !5801
  br label %bb3, !dbg !5800

bb3:                                              ; preds = %bb2, %bb1
  %3 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !5802
  %4 = load i64, ptr %3, align 8, !dbg !5802, !range !1853, !noundef !25
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5802
  %6 = load i64, ptr %5, align 8, !dbg !5802
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !5802
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !5802
  ret { i64, i64 } %8, !dbg !5802
}

; x86_64::structures::idt::SelectorErrorCode::new_truncate
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures3idt17SelectorErrorCode12new_truncate17haf423040041227bcE(i64 %value) unnamed_addr #1 !dbg !5803 {
start:
  %value.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !5807, metadata !DIExpression()), !dbg !5808
  %_3 = trunc i64 %value to i16, !dbg !5809
  %_2 = zext i16 %_3 to i64, !dbg !5809
  store i64 %_2, ptr %0, align 8, !dbg !5810
  %1 = load i64, ptr %0, align 8, !dbg !5811, !noundef !25
  ret i64 %1, !dbg !5811
}

; x86_64::structures::idt::SelectorErrorCode::external
; Function Attrs: noredzone nounwind
define zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode8external17h802d0651ef5a56d3E(ptr align 8 %self) unnamed_addr #1 !dbg !5812 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5817, metadata !DIExpression()), !dbg !5818
; call <u64 as bit_field::BitField>::get_bit
  %0 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17hff3660829660db68E"(ptr align 8 %self, i64 0, ptr align 8 @alloc_26c6703477ce5d906cb40d560a68730f) #8, !dbg !5819
  ret i1 %0, !dbg !5820
}

; x86_64::structures::idt::SelectorErrorCode::descriptor_table
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17h0cb53e8f6decd0f0E(ptr align 8 %self) unnamed_addr #1 !dbg !5821 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { i64, i64 }, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5825, metadata !DIExpression()), !dbg !5826
  store i64 1, ptr %_4, align 8, !dbg !5827
  %1 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5827
  store i64 3, ptr %1, align 8, !dbg !5827
  %2 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !5828
  %3 = load i64, ptr %2, align 8, !dbg !5828, !noundef !25
  %4 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5828
  %5 = load i64, ptr %4, align 8, !dbg !5828, !noundef !25
; call <u64 as bit_field::BitField>::get_bits
  %_2 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17he4f5670e12b12112E"(ptr align 8 %self, i64 %3, i64 %5, ptr align 8 @alloc_bc8a80b7b62cd2639d68ed1c748acd1c) #8, !dbg !5828
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb6
  ], !dbg !5829

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @alloc_a500d906b91607583596fa15e63c2ada, i64 40, ptr align 8 @alloc_e372999cc8dcf8407e31d1400e62547b) #9, !dbg !5830
  unreachable, !dbg !5830

bb3:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !5831
  br label %bb7, !dbg !5831

bb4:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5832
  br label %bb7, !dbg !5832

bb5:                                              ; preds = %start
  store i8 2, ptr %0, align 1, !dbg !5833
  br label %bb7, !dbg !5833

bb6:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5834
  br label %bb7, !dbg !5834

bb7:                                              ; preds = %bb3, %bb4, %bb5, %bb6
  %6 = load i8, ptr %0, align 1, !dbg !5835, !range !5836, !noundef !25
  ret i8 %6, !dbg !5835
}

; x86_64::structures::idt::SelectorErrorCode::index
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures3idt17SelectorErrorCode5index17h855628bf8396f139E(ptr align 8 %self) unnamed_addr #1 !dbg !5837 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { i64, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5841, metadata !DIExpression()), !dbg !5842
  store i64 3, ptr %_3, align 8, !dbg !5843
  %0 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !5843
  store i64 16, ptr %0, align 8, !dbg !5843
  %1 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 0, !dbg !5844
  %2 = load i64, ptr %1, align 8, !dbg !5844, !noundef !25
  %3 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !5844
  %4 = load i64, ptr %3, align 8, !dbg !5844, !noundef !25
; call <u64 as bit_field::BitField>::get_bits
  %5 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17he4f5670e12b12112E"(ptr align 8 %self, i64 %2, i64 %4, ptr align 8 @alloc_218156b9cdd7b761f0f0aa7373f8e345) #8, !dbg !5844
  ret i64 %5, !dbg !5845
}

; x86_64::structures::idt::SelectorErrorCode::is_null
; Function Attrs: noredzone nounwind
define zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode7is_null17he6a132f459acceafE(ptr align 8 %self) unnamed_addr #1 !dbg !5846 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5848, metadata !DIExpression()), !dbg !5849
  %_2 = load i64, ptr %self, align 8, !dbg !5850, !noundef !25
  %0 = icmp eq i64 %_2, 0, !dbg !5850
  ret i1 %0, !dbg !5851
}

; <x86_64::structures::idt::SelectorErrorCode as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..idt..SelectorErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17h34fcee043f86e14eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5852 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_22 = alloca i64, align 8
  %_16 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5857, metadata !DIExpression()), !dbg !5861
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5858, metadata !DIExpression()), !dbg !5862
  call void @llvm.dbg.declare(metadata ptr %s, metadata !5859, metadata !DIExpression()), !dbg !5863
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hab9fc504319eeca9E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %s, ptr align 8 %f, ptr align 1 @alloc_a6367da77e994b4ff0ea0619c8436d5c, i64 14) #8, !dbg !5864
; call x86_64::structures::idt::SelectorErrorCode::external
  %0 = call zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode8external17h802d0651ef5a56d3E(ptr align 8 %self) #8, !dbg !5865
  %1 = zext i1 %0 to i8, !dbg !5865
  store i8 %1, ptr %_10, align 1, !dbg !5865
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %s, ptr align 1 @alloc_2fe3f31e15728c16b767e62bf0bf59e0, i64 8, ptr align 1 %_10, ptr align 8 @vtable.h) #8, !dbg !5866
; call x86_64::structures::idt::SelectorErrorCode::descriptor_table
  %2 = call i8 @_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17h0cb53e8f6decd0f0E(ptr align 8 %self) #8, !dbg !5867, !range !5836
  store i8 %2, ptr %_16, align 1, !dbg !5867
; call core::fmt::builders::DebugStruct::field
  %_11 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %s, ptr align 1 @alloc_dbb756e1649e203c973403d51947dc78, i64 16, ptr align 1 %_16, ptr align 8 @vtable.i) #8, !dbg !5868
; call x86_64::structures::idt::SelectorErrorCode::index
  %3 = call i64 @_ZN6x86_6410structures3idt17SelectorErrorCode5index17h855628bf8396f139E(ptr align 8 %self) #8, !dbg !5869
  store i64 %3, ptr %_22, align 8, !dbg !5869
; call core::fmt::builders::DebugStruct::field
  %_17 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %s, ptr align 1 @alloc_ce52de59c922b8759e2388a62b9c641f, i64 5, ptr align 1 %_22, ptr align 8 @vtable.f) #8, !dbg !5870
; call core::fmt::builders::DebugStruct::finish
  %4 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h0f9665b9deab506cE(ptr align 8 %s) #8, !dbg !5871
  ret i1 %4, !dbg !5872
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hba260c480a19f77fE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") %0, i64 %address) unnamed_addr #0 !dbg !5873 {
start:
  %1 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_4 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5878, metadata !DIExpression()), !dbg !5879
; call x86_64::addr::PhysAddr::is_aligned
  %_3 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17hed1a3670ca61bc22E(i64 %address, i64 1073741824) #8, !dbg !5880
  %_2 = xor i1 %_3, true, !dbg !5881
  br i1 %_2, label %bb2, label %bb3, !dbg !5881

bb3:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %2 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hbb2f50c0f0c661d9E"(i64 %address) #8, !dbg !5882
  store i64 %2, ptr %1, align 8, !dbg !5882
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !5882
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %0, i32 0, i32 1, !dbg !5883
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_4, i64 8, i1 false), !dbg !5883
  store i64 0, ptr %0, align 8, !dbg !5883
  br label %bb5, !dbg !5884

bb2:                                              ; preds = %start
  store i64 1, ptr %0, align 8, !dbg !5885
  br label %bb5, !dbg !5884

bb5:                                              ; preds = %bb3, %bb2
  ret void, !dbg !5884
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hbb0dd2f4150353a7E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") %0, i64 %address) unnamed_addr #0 !dbg !5886 {
start:
  %1 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_4 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5890, metadata !DIExpression()), !dbg !5891
; call x86_64::addr::PhysAddr::is_aligned
  %_3 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17hed1a3670ca61bc22E(i64 %address, i64 4096) #8, !dbg !5892
  %_2 = xor i1 %_3, true, !dbg !5893
  br i1 %_2, label %bb2, label %bb3, !dbg !5893

bb3:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %2 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h70abf4cd4eac3317E"(i64 %address) #8, !dbg !5894
  store i64 %2, ptr %1, align 8, !dbg !5894
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !5894
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %0, i32 0, i32 1, !dbg !5895
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_4, i64 8, i1 false), !dbg !5895
  store i64 0, ptr %0, align 8, !dbg !5895
  br label %bb5, !dbg !5896

bb2:                                              ; preds = %start
  store i64 1, ptr %0, align 8, !dbg !5897
  br label %bb5, !dbg !5896

bb5:                                              ; preds = %bb3, %bb2
  ret void, !dbg !5896
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hc1d09a81712565dcE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") %0, i64 %address) unnamed_addr #0 !dbg !5898 {
start:
  %1 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_4 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5902, metadata !DIExpression()), !dbg !5903
; call x86_64::addr::PhysAddr::is_aligned
  %_3 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17hed1a3670ca61bc22E(i64 %address, i64 2097152) #8, !dbg !5904
  %_2 = xor i1 %_3, true, !dbg !5905
  br i1 %_2, label %bb2, label %bb3, !dbg !5905

bb3:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %2 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hbfe60f470481f49dE"(i64 %address) #8, !dbg !5906
  store i64 %2, ptr %1, align 8, !dbg !5906
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !5906
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %0, i32 0, i32 1, !dbg !5907
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_4, i64 8, i1 false), !dbg !5907
  store i64 0, ptr %0, align 8, !dbg !5907
  br label %bb5, !dbg !5908

bb2:                                              ; preds = %start
  store i64 1, ptr %0, align 8, !dbg !5909
  br label %bb5, !dbg !5908

bb5:                                              ; preds = %bb3, %bb2
  ret void, !dbg !5908
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h833b151af3f81878E"(i64 %address) unnamed_addr #0 !dbg !5910 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5914, metadata !DIExpression()), !dbg !5915
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17h80161181dd642146E(i64 %address, i64 4096) #8, !dbg !5916
  store i64 %_2, ptr %0, align 8, !dbg !5917
  %1 = load i64, ptr %0, align 8, !dbg !5918
  ret i64 %1, !dbg !5918
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17heec4b5c377f6669cE"(i64 %address) unnamed_addr #0 !dbg !5919 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5923, metadata !DIExpression()), !dbg !5924
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17h80161181dd642146E(i64 %address, i64 2097152) #8, !dbg !5925
  store i64 %_2, ptr %0, align 8, !dbg !5926
  %1 = load i64, ptr %0, align 8, !dbg !5927
  ret i64 %1, !dbg !5927
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17hf47772e4600572e5E"(i64 %address) unnamed_addr #0 !dbg !5928 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5932, metadata !DIExpression()), !dbg !5933
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17h80161181dd642146E(i64 %address, i64 1073741824) #8, !dbg !5934
  store i64 %_2, ptr %0, align 8, !dbg !5935
  %1 = load i64, ptr %0, align 8, !dbg !5936
  ret i64 %1, !dbg !5936
}

; <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h75ba5d7323481f74E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5937 {
start:
  %f.dbg.spill.i9 = alloca ptr, align 8
  %x.dbg.spill.i10 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i8 = alloca ptr, align 8
  %1 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i7 = alloca ptr, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i1 = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i2 = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i3 = alloca i32, align 4
  %align.dbg.spill.i4 = alloca i8, align 1
  %fill.dbg.spill.i5 = alloca i32, align 4
  %position.dbg.spill.i6 = alloca i64, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_24 = alloca { i64, i64 }, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca i8, align 1
  %_21 = alloca %"core::fmt::rt::Placeholder", align 8
  %_20 = alloca { i64, i64 }, align 8
  %_19 = alloca { i64, i64 }, align 8
  %_18 = alloca i8, align 1
  %_17 = alloca %"core::fmt::rt::Placeholder", align 8
  %_16 = alloca [2 x %"core::fmt::rt::Placeholder"], align 8
  %_13 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_11 = alloca i64, align 8
  %_7 = alloca [2 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5942, metadata !DIExpression()), !dbg !5944
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5943, metadata !DIExpression()), !dbg !5945
  store ptr @alloc_1914a9e91283e9898b71d35cec735d27, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5946, metadata !DIExpression()), !dbg !5954
  store ptr @alloc_1914a9e91283e9898b71d35cec735d27, ptr %x.dbg.spill.i8, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i8, metadata !5956, metadata !DIExpression()), !dbg !5965
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h2ef6c62611e54bd4E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !5964, metadata !DIExpression()), !dbg !5967
  store ptr @alloc_1914a9e91283e9898b71d35cec735d27, ptr %1, align 8, !dbg !5968
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !5968
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h2ef6c62611e54bd4E", ptr %2, align 8, !dbg !5968
  %3 = load ptr, ptr %1, align 8, !dbg !5969, !nonnull !25, !align !4493, !noundef !25
  %4 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !5969
  %5 = load ptr, ptr %4, align 8, !dbg !5969, !nonnull !25, !noundef !25
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !5969
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !5969
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !5970
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !5970
  %_8.0 = extractvalue { ptr, ptr } %7, 0, !dbg !5971
  %_8.1 = extractvalue { ptr, ptr } %7, 1, !dbg !5971
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %self, i64 8, i1 false), !dbg !5972
  %10 = load i64, ptr %_13, align 8, !dbg !5972
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_12 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hdd36e21c87c3c8e4E"(i64 %10) #8, !dbg !5972
; call x86_64::addr::PhysAddr::as_u64
  %11 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h965a3dbff956bfa8E(i64 %_12) #8, !dbg !5972
  store i64 %11, ptr %_11, align 8, !dbg !5972
  store ptr %_11, ptr %x.dbg.spill.i7, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i7, metadata !4474, metadata !DIExpression()), !dbg !5973
  store ptr %_11, ptr %x.dbg.spill.i10, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i10, metadata !4481, metadata !DIExpression()), !dbg !5975
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E", ptr %f.dbg.spill.i9, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i9, metadata !4487, metadata !DIExpression()), !dbg !5977
  store ptr %_11, ptr %0, align 8, !dbg !5978
  %12 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5978
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E", ptr %12, align 8, !dbg !5978
  %13 = load ptr, ptr %0, align 8, !dbg !5979, !nonnull !25, !align !4493, !noundef !25
  %14 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !5979
  %15 = load ptr, ptr %14, align 8, !dbg !5979, !nonnull !25, !noundef !25
  %16 = insertvalue { ptr, ptr } poison, ptr %13, 0, !dbg !5979
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !5979
  %18 = extractvalue { ptr, ptr } %17, 0, !dbg !5980
  %19 = extractvalue { ptr, ptr } %17, 1, !dbg !5980
  %_9.0 = extractvalue { ptr, ptr } %17, 0, !dbg !5971
  %_9.1 = extractvalue { ptr, ptr } %17, 1, !dbg !5971
  %20 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !5971
  %21 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 0, !dbg !5971
  store ptr %_8.0, ptr %21, align 8, !dbg !5971
  %22 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 1, !dbg !5971
  store ptr %_8.1, ptr %22, align 8, !dbg !5971
  %23 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 1, !dbg !5971
  %24 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 0, !dbg !5971
  store ptr %_9.0, ptr %24, align 8, !dbg !5971
  %25 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 1, !dbg !5971
  store ptr %_9.1, ptr %25, align 8, !dbg !5971
  store i8 3, ptr %_18, align 1, !dbg !5971
  store i64 2, ptr %_19, align 8, !dbg !5971
  store i64 2, ptr %_20, align 8, !dbg !5971
  %26 = load i8, ptr %_18, align 1, !dbg !5971, !range !3113, !noundef !25
  %27 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 0, !dbg !5971
  %28 = load i64, ptr %27, align 8, !dbg !5971, !range !929, !noundef !25
  %29 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !5971
  %30 = load i64, ptr %29, align 8, !dbg !5971
  %31 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !5971
  %32 = load i64, ptr %31, align 8, !dbg !5971, !range !929, !noundef !25
  %33 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !5971
  %34 = load i64, ptr %33, align 8, !dbg !5971
  store i64 0, ptr %position.dbg.spill.i6, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i6, metadata !4496, metadata !DIExpression()), !dbg !5981
  store i32 32, ptr %fill.dbg.spill.i5, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i5, metadata !4501, metadata !DIExpression()), !dbg !5983
  store i8 %26, ptr %align.dbg.spill.i4, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i4, metadata !4502, metadata !DIExpression()), !dbg !5984
  store i32 0, ptr %flags.dbg.spill.i3, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i3, metadata !4503, metadata !DIExpression()), !dbg !5985
  store i64 %28, ptr %precision.dbg.spill.i2, align 8
  %35 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i2, i32 0, i32 1
  store i64 %30, ptr %35, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i2, metadata !4504, metadata !DIExpression()), !dbg !5986
  store i64 %32, ptr %width.dbg.spill.i1, align 8
  %36 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i1, i32 0, i32 1
  store i64 %34, ptr %36, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i1, metadata !4505, metadata !DIExpression()), !dbg !5987
  %37 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 2, !dbg !5988
  store i64 0, ptr %37, align 8, !dbg !5988
  %38 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 3, !dbg !5988
  store i32 32, ptr %38, align 8, !dbg !5988
  %39 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 5, !dbg !5988
  store i8 %26, ptr %39, align 8, !dbg !5988
  %40 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 4, !dbg !5988
  store i32 0, ptr %40, align 4, !dbg !5988
  store i64 %28, ptr %_17, align 8, !dbg !5988
  %41 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !5988
  store i64 %30, ptr %41, align 8, !dbg !5988
  %42 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 1, !dbg !5988
  store i64 %32, ptr %42, align 8, !dbg !5988
  %43 = getelementptr inbounds { i64, i64 }, ptr %42, i32 0, i32 1, !dbg !5988
  store i64 %34, ptr %43, align 8, !dbg !5988
  store i8 3, ptr %_22, align 1, !dbg !5971
  store i64 2, ptr %_23, align 8, !dbg !5971
  store i64 2, ptr %_24, align 8, !dbg !5971
  %44 = load i8, ptr %_22, align 1, !dbg !5971, !range !3113, !noundef !25
  %45 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !5971
  %46 = load i64, ptr %45, align 8, !dbg !5971, !range !929, !noundef !25
  %47 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !5971
  %48 = load i64, ptr %47, align 8, !dbg !5971
  %49 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 0, !dbg !5971
  %50 = load i64, ptr %49, align 8, !dbg !5971, !range !929, !noundef !25
  %51 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 1, !dbg !5971
  %52 = load i64, ptr %51, align 8, !dbg !5971
  store i64 1, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !5989
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !5991
  store i8 %44, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !5992
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !5993
  store i64 %46, ptr %precision.dbg.spill.i, align 8
  %53 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %48, ptr %53, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !5994
  store i64 %50, ptr %width.dbg.spill.i, align 8
  %54 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %52, ptr %54, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !5995
  %55 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 2, !dbg !5996
  store i64 1, ptr %55, align 8, !dbg !5996
  %56 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 3, !dbg !5996
  store i32 32, ptr %56, align 8, !dbg !5996
  %57 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 5, !dbg !5996
  store i8 %44, ptr %57, align 8, !dbg !5996
  %58 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 4, !dbg !5996
  store i32 4, ptr %58, align 4, !dbg !5996
  store i64 %46, ptr %_21, align 8, !dbg !5996
  %59 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 1, !dbg !5996
  store i64 %48, ptr %59, align 8, !dbg !5996
  %60 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 1, !dbg !5996
  store i64 %50, ptr %60, align 8, !dbg !5996
  %61 = getelementptr inbounds { i64, i64 }, ptr %60, i32 0, i32 1, !dbg !5996
  store i64 %52, ptr %61, align 8, !dbg !5996
  %62 = getelementptr inbounds [2 x %"core::fmt::rt::Placeholder"], ptr %_16, i64 0, i64 0, !dbg !5971
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %62, ptr align 8 %_17, i64 56, i1 false), !dbg !5971
  %63 = getelementptr inbounds [2 x %"core::fmt::rt::Placeholder"], ptr %_16, i64 0, i64 1, !dbg !5971
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %63, ptr align 8 %_21, i64 56, i1 false), !dbg !5971
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17hd767e41811a81507E(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_cacf685ea14e679c7dda5fbf204ebab4, i64 3, ptr align 8 %_7, i64 2, ptr align 8 %_16, i64 2) #8, !dbg !5971
; call core::fmt::Formatter::write_fmt
  %64 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hb146cbeb39ba29efE(ptr align 8 %f, ptr %_3) #8, !dbg !5997
  ret i1 %64, !dbg !5998
}

; <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha3277d1e5b140dceE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5999 {
start:
  %f.dbg.spill.i9 = alloca ptr, align 8
  %x.dbg.spill.i10 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i8 = alloca ptr, align 8
  %1 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i7 = alloca ptr, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i1 = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i2 = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i3 = alloca i32, align 4
  %align.dbg.spill.i4 = alloca i8, align 1
  %fill.dbg.spill.i5 = alloca i32, align 4
  %position.dbg.spill.i6 = alloca i64, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_24 = alloca { i64, i64 }, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca i8, align 1
  %_21 = alloca %"core::fmt::rt::Placeholder", align 8
  %_20 = alloca { i64, i64 }, align 8
  %_19 = alloca { i64, i64 }, align 8
  %_18 = alloca i8, align 1
  %_17 = alloca %"core::fmt::rt::Placeholder", align 8
  %_16 = alloca [2 x %"core::fmt::rt::Placeholder"], align 8
  %_13 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_11 = alloca i64, align 8
  %_7 = alloca [2 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6003, metadata !DIExpression()), !dbg !6005
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !6004, metadata !DIExpression()), !dbg !6006
  store ptr @alloc_f1029fdadd6e02ba62cce1778e85ba8f, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5946, metadata !DIExpression()), !dbg !6007
  store ptr @alloc_f1029fdadd6e02ba62cce1778e85ba8f, ptr %x.dbg.spill.i8, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i8, metadata !5956, metadata !DIExpression()), !dbg !6009
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h2ef6c62611e54bd4E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !5964, metadata !DIExpression()), !dbg !6011
  store ptr @alloc_f1029fdadd6e02ba62cce1778e85ba8f, ptr %1, align 8, !dbg !6012
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !6012
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h2ef6c62611e54bd4E", ptr %2, align 8, !dbg !6012
  %3 = load ptr, ptr %1, align 8, !dbg !6013, !nonnull !25, !align !4493, !noundef !25
  %4 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !6013
  %5 = load ptr, ptr %4, align 8, !dbg !6013, !nonnull !25, !noundef !25
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !6013
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !6013
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !6014
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !6014
  %_8.0 = extractvalue { ptr, ptr } %7, 0, !dbg !6015
  %_8.1 = extractvalue { ptr, ptr } %7, 1, !dbg !6015
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %self, i64 8, i1 false), !dbg !6016
  %10 = load i64, ptr %_13, align 8, !dbg !6016
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_12 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h461e0cc9fc3332e1E"(i64 %10) #8, !dbg !6016
; call x86_64::addr::PhysAddr::as_u64
  %11 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h965a3dbff956bfa8E(i64 %_12) #8, !dbg !6016
  store i64 %11, ptr %_11, align 8, !dbg !6016
  store ptr %_11, ptr %x.dbg.spill.i7, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i7, metadata !4474, metadata !DIExpression()), !dbg !6017
  store ptr %_11, ptr %x.dbg.spill.i10, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i10, metadata !4481, metadata !DIExpression()), !dbg !6019
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E", ptr %f.dbg.spill.i9, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i9, metadata !4487, metadata !DIExpression()), !dbg !6021
  store ptr %_11, ptr %0, align 8, !dbg !6022
  %12 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !6022
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E", ptr %12, align 8, !dbg !6022
  %13 = load ptr, ptr %0, align 8, !dbg !6023, !nonnull !25, !align !4493, !noundef !25
  %14 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !6023
  %15 = load ptr, ptr %14, align 8, !dbg !6023, !nonnull !25, !noundef !25
  %16 = insertvalue { ptr, ptr } poison, ptr %13, 0, !dbg !6023
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !6023
  %18 = extractvalue { ptr, ptr } %17, 0, !dbg !6024
  %19 = extractvalue { ptr, ptr } %17, 1, !dbg !6024
  %_9.0 = extractvalue { ptr, ptr } %17, 0, !dbg !6015
  %_9.1 = extractvalue { ptr, ptr } %17, 1, !dbg !6015
  %20 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !6015
  %21 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 0, !dbg !6015
  store ptr %_8.0, ptr %21, align 8, !dbg !6015
  %22 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 1, !dbg !6015
  store ptr %_8.1, ptr %22, align 8, !dbg !6015
  %23 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 1, !dbg !6015
  %24 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 0, !dbg !6015
  store ptr %_9.0, ptr %24, align 8, !dbg !6015
  %25 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 1, !dbg !6015
  store ptr %_9.1, ptr %25, align 8, !dbg !6015
  store i8 3, ptr %_18, align 1, !dbg !6015
  store i64 2, ptr %_19, align 8, !dbg !6015
  store i64 2, ptr %_20, align 8, !dbg !6015
  %26 = load i8, ptr %_18, align 1, !dbg !6015, !range !3113, !noundef !25
  %27 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 0, !dbg !6015
  %28 = load i64, ptr %27, align 8, !dbg !6015, !range !929, !noundef !25
  %29 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !6015
  %30 = load i64, ptr %29, align 8, !dbg !6015
  %31 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !6015
  %32 = load i64, ptr %31, align 8, !dbg !6015, !range !929, !noundef !25
  %33 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !6015
  %34 = load i64, ptr %33, align 8, !dbg !6015
  store i64 0, ptr %position.dbg.spill.i6, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i6, metadata !4496, metadata !DIExpression()), !dbg !6025
  store i32 32, ptr %fill.dbg.spill.i5, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i5, metadata !4501, metadata !DIExpression()), !dbg !6027
  store i8 %26, ptr %align.dbg.spill.i4, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i4, metadata !4502, metadata !DIExpression()), !dbg !6028
  store i32 0, ptr %flags.dbg.spill.i3, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i3, metadata !4503, metadata !DIExpression()), !dbg !6029
  store i64 %28, ptr %precision.dbg.spill.i2, align 8
  %35 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i2, i32 0, i32 1
  store i64 %30, ptr %35, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i2, metadata !4504, metadata !DIExpression()), !dbg !6030
  store i64 %32, ptr %width.dbg.spill.i1, align 8
  %36 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i1, i32 0, i32 1
  store i64 %34, ptr %36, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i1, metadata !4505, metadata !DIExpression()), !dbg !6031
  %37 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 2, !dbg !6032
  store i64 0, ptr %37, align 8, !dbg !6032
  %38 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 3, !dbg !6032
  store i32 32, ptr %38, align 8, !dbg !6032
  %39 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 5, !dbg !6032
  store i8 %26, ptr %39, align 8, !dbg !6032
  %40 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 4, !dbg !6032
  store i32 0, ptr %40, align 4, !dbg !6032
  store i64 %28, ptr %_17, align 8, !dbg !6032
  %41 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !6032
  store i64 %30, ptr %41, align 8, !dbg !6032
  %42 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 1, !dbg !6032
  store i64 %32, ptr %42, align 8, !dbg !6032
  %43 = getelementptr inbounds { i64, i64 }, ptr %42, i32 0, i32 1, !dbg !6032
  store i64 %34, ptr %43, align 8, !dbg !6032
  store i8 3, ptr %_22, align 1, !dbg !6015
  store i64 2, ptr %_23, align 8, !dbg !6015
  store i64 2, ptr %_24, align 8, !dbg !6015
  %44 = load i8, ptr %_22, align 1, !dbg !6015, !range !3113, !noundef !25
  %45 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !6015
  %46 = load i64, ptr %45, align 8, !dbg !6015, !range !929, !noundef !25
  %47 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !6015
  %48 = load i64, ptr %47, align 8, !dbg !6015
  %49 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 0, !dbg !6015
  %50 = load i64, ptr %49, align 8, !dbg !6015, !range !929, !noundef !25
  %51 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 1, !dbg !6015
  %52 = load i64, ptr %51, align 8, !dbg !6015
  store i64 1, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !6033
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !6035
  store i8 %44, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !6036
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !6037
  store i64 %46, ptr %precision.dbg.spill.i, align 8
  %53 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %48, ptr %53, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !6038
  store i64 %50, ptr %width.dbg.spill.i, align 8
  %54 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %52, ptr %54, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !6039
  %55 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 2, !dbg !6040
  store i64 1, ptr %55, align 8, !dbg !6040
  %56 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 3, !dbg !6040
  store i32 32, ptr %56, align 8, !dbg !6040
  %57 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 5, !dbg !6040
  store i8 %44, ptr %57, align 8, !dbg !6040
  %58 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 4, !dbg !6040
  store i32 4, ptr %58, align 4, !dbg !6040
  store i64 %46, ptr %_21, align 8, !dbg !6040
  %59 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 1, !dbg !6040
  store i64 %48, ptr %59, align 8, !dbg !6040
  %60 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 1, !dbg !6040
  store i64 %50, ptr %60, align 8, !dbg !6040
  %61 = getelementptr inbounds { i64, i64 }, ptr %60, i32 0, i32 1, !dbg !6040
  store i64 %52, ptr %61, align 8, !dbg !6040
  %62 = getelementptr inbounds [2 x %"core::fmt::rt::Placeholder"], ptr %_16, i64 0, i64 0, !dbg !6015
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %62, ptr align 8 %_17, i64 56, i1 false), !dbg !6015
  %63 = getelementptr inbounds [2 x %"core::fmt::rt::Placeholder"], ptr %_16, i64 0, i64 1, !dbg !6015
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %63, ptr align 8 %_21, i64 56, i1 false), !dbg !6015
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17hd767e41811a81507E(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_cacf685ea14e679c7dda5fbf204ebab4, i64 3, ptr align 8 %_7, i64 2, ptr align 8 %_16, i64 2) #8, !dbg !6015
; call core::fmt::Formatter::write_fmt
  %64 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hb146cbeb39ba29efE(ptr align 8 %f, ptr %_3) #8, !dbg !6041
  ret i1 %64, !dbg !6042
}

; <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hdb48b27bb8ae2c00E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !6043 {
start:
  %f.dbg.spill.i9 = alloca ptr, align 8
  %x.dbg.spill.i10 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i8 = alloca ptr, align 8
  %1 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i7 = alloca ptr, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %width.dbg.spill.i1 = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i2 = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i3 = alloca i32, align 4
  %align.dbg.spill.i4 = alloca i8, align 1
  %fill.dbg.spill.i5 = alloca i32, align 4
  %position.dbg.spill.i6 = alloca i64, align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_24 = alloca { i64, i64 }, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca i8, align 1
  %_21 = alloca %"core::fmt::rt::Placeholder", align 8
  %_20 = alloca { i64, i64 }, align 8
  %_19 = alloca { i64, i64 }, align 8
  %_18 = alloca i8, align 1
  %_17 = alloca %"core::fmt::rt::Placeholder", align 8
  %_16 = alloca [2 x %"core::fmt::rt::Placeholder"], align 8
  %_13 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_11 = alloca i64, align 8
  %_7 = alloca [2 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6047, metadata !DIExpression()), !dbg !6049
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !6048, metadata !DIExpression()), !dbg !6050
  store ptr @alloc_91221bf8b03d178b33e1b4ad68c5ad2f, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !5946, metadata !DIExpression()), !dbg !6051
  store ptr @alloc_91221bf8b03d178b33e1b4ad68c5ad2f, ptr %x.dbg.spill.i8, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i8, metadata !5956, metadata !DIExpression()), !dbg !6053
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h2ef6c62611e54bd4E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !5964, metadata !DIExpression()), !dbg !6055
  store ptr @alloc_91221bf8b03d178b33e1b4ad68c5ad2f, ptr %1, align 8, !dbg !6056
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !6056
  store ptr @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h2ef6c62611e54bd4E", ptr %2, align 8, !dbg !6056
  %3 = load ptr, ptr %1, align 8, !dbg !6057, !nonnull !25, !align !4493, !noundef !25
  %4 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !6057
  %5 = load ptr, ptr %4, align 8, !dbg !6057, !nonnull !25, !noundef !25
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !6057
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !6057
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !6058
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !6058
  %_8.0 = extractvalue { ptr, ptr } %7, 0, !dbg !6059
  %_8.1 = extractvalue { ptr, ptr } %7, 1, !dbg !6059
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %self, i64 8, i1 false), !dbg !6060
  %10 = load i64, ptr %_13, align 8, !dbg !6060
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_12 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hfea4ab9daa2da717E"(i64 %10) #8, !dbg !6060
; call x86_64::addr::PhysAddr::as_u64
  %11 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h965a3dbff956bfa8E(i64 %_12) #8, !dbg !6060
  store i64 %11, ptr %_11, align 8, !dbg !6060
  store ptr %_11, ptr %x.dbg.spill.i7, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i7, metadata !4474, metadata !DIExpression()), !dbg !6061
  store ptr %_11, ptr %x.dbg.spill.i10, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i10, metadata !4481, metadata !DIExpression()), !dbg !6063
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E", ptr %f.dbg.spill.i9, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i9, metadata !4487, metadata !DIExpression()), !dbg !6065
  store ptr %_11, ptr %0, align 8, !dbg !6066
  %12 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !6066
  store ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E", ptr %12, align 8, !dbg !6066
  %13 = load ptr, ptr %0, align 8, !dbg !6067, !nonnull !25, !align !4493, !noundef !25
  %14 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !6067
  %15 = load ptr, ptr %14, align 8, !dbg !6067, !nonnull !25, !noundef !25
  %16 = insertvalue { ptr, ptr } poison, ptr %13, 0, !dbg !6067
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !6067
  %18 = extractvalue { ptr, ptr } %17, 0, !dbg !6068
  %19 = extractvalue { ptr, ptr } %17, 1, !dbg !6068
  %_9.0 = extractvalue { ptr, ptr } %17, 0, !dbg !6059
  %_9.1 = extractvalue { ptr, ptr } %17, 1, !dbg !6059
  %20 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !6059
  %21 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 0, !dbg !6059
  store ptr %_8.0, ptr %21, align 8, !dbg !6059
  %22 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 1, !dbg !6059
  store ptr %_8.1, ptr %22, align 8, !dbg !6059
  %23 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 1, !dbg !6059
  %24 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 0, !dbg !6059
  store ptr %_9.0, ptr %24, align 8, !dbg !6059
  %25 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 1, !dbg !6059
  store ptr %_9.1, ptr %25, align 8, !dbg !6059
  store i8 3, ptr %_18, align 1, !dbg !6059
  store i64 2, ptr %_19, align 8, !dbg !6059
  store i64 2, ptr %_20, align 8, !dbg !6059
  %26 = load i8, ptr %_18, align 1, !dbg !6059, !range !3113, !noundef !25
  %27 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 0, !dbg !6059
  %28 = load i64, ptr %27, align 8, !dbg !6059, !range !929, !noundef !25
  %29 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !6059
  %30 = load i64, ptr %29, align 8, !dbg !6059
  %31 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !6059
  %32 = load i64, ptr %31, align 8, !dbg !6059, !range !929, !noundef !25
  %33 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !6059
  %34 = load i64, ptr %33, align 8, !dbg !6059
  store i64 0, ptr %position.dbg.spill.i6, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i6, metadata !4496, metadata !DIExpression()), !dbg !6069
  store i32 32, ptr %fill.dbg.spill.i5, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i5, metadata !4501, metadata !DIExpression()), !dbg !6071
  store i8 %26, ptr %align.dbg.spill.i4, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i4, metadata !4502, metadata !DIExpression()), !dbg !6072
  store i32 0, ptr %flags.dbg.spill.i3, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i3, metadata !4503, metadata !DIExpression()), !dbg !6073
  store i64 %28, ptr %precision.dbg.spill.i2, align 8
  %35 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i2, i32 0, i32 1
  store i64 %30, ptr %35, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i2, metadata !4504, metadata !DIExpression()), !dbg !6074
  store i64 %32, ptr %width.dbg.spill.i1, align 8
  %36 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i1, i32 0, i32 1
  store i64 %34, ptr %36, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i1, metadata !4505, metadata !DIExpression()), !dbg !6075
  %37 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 2, !dbg !6076
  store i64 0, ptr %37, align 8, !dbg !6076
  %38 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 3, !dbg !6076
  store i32 32, ptr %38, align 8, !dbg !6076
  %39 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 5, !dbg !6076
  store i8 %26, ptr %39, align 8, !dbg !6076
  %40 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 4, !dbg !6076
  store i32 0, ptr %40, align 4, !dbg !6076
  store i64 %28, ptr %_17, align 8, !dbg !6076
  %41 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !6076
  store i64 %30, ptr %41, align 8, !dbg !6076
  %42 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_17, i32 0, i32 1, !dbg !6076
  store i64 %32, ptr %42, align 8, !dbg !6076
  %43 = getelementptr inbounds { i64, i64 }, ptr %42, i32 0, i32 1, !dbg !6076
  store i64 %34, ptr %43, align 8, !dbg !6076
  store i8 3, ptr %_22, align 1, !dbg !6059
  store i64 2, ptr %_23, align 8, !dbg !6059
  store i64 2, ptr %_24, align 8, !dbg !6059
  %44 = load i8, ptr %_22, align 1, !dbg !6059, !range !3113, !noundef !25
  %45 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !6059
  %46 = load i64, ptr %45, align 8, !dbg !6059, !range !929, !noundef !25
  %47 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !6059
  %48 = load i64, ptr %47, align 8, !dbg !6059
  %49 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 0, !dbg !6059
  %50 = load i64, ptr %49, align 8, !dbg !6059, !range !929, !noundef !25
  %51 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 1, !dbg !6059
  %52 = load i64, ptr %51, align 8, !dbg !6059
  store i64 1, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4496, metadata !DIExpression()), !dbg !6077
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4501, metadata !DIExpression()), !dbg !6079
  store i8 %44, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4502, metadata !DIExpression()), !dbg !6080
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4503, metadata !DIExpression()), !dbg !6081
  store i64 %46, ptr %precision.dbg.spill.i, align 8
  %53 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %48, ptr %53, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4504, metadata !DIExpression()), !dbg !6082
  store i64 %50, ptr %width.dbg.spill.i, align 8
  %54 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %52, ptr %54, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4505, metadata !DIExpression()), !dbg !6083
  %55 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 2, !dbg !6084
  store i64 1, ptr %55, align 8, !dbg !6084
  %56 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 3, !dbg !6084
  store i32 32, ptr %56, align 8, !dbg !6084
  %57 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 5, !dbg !6084
  store i8 %44, ptr %57, align 8, !dbg !6084
  %58 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 4, !dbg !6084
  store i32 4, ptr %58, align 4, !dbg !6084
  store i64 %46, ptr %_21, align 8, !dbg !6084
  %59 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 1, !dbg !6084
  store i64 %48, ptr %59, align 8, !dbg !6084
  %60 = getelementptr inbounds %"core::fmt::rt::Placeholder", ptr %_21, i32 0, i32 1, !dbg !6084
  store i64 %50, ptr %60, align 8, !dbg !6084
  %61 = getelementptr inbounds { i64, i64 }, ptr %60, i32 0, i32 1, !dbg !6084
  store i64 %52, ptr %61, align 8, !dbg !6084
  %62 = getelementptr inbounds [2 x %"core::fmt::rt::Placeholder"], ptr %_16, i64 0, i64 0, !dbg !6059
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %62, ptr align 8 %_17, i64 56, i1 false), !dbg !6059
  %63 = getelementptr inbounds [2 x %"core::fmt::rt::Placeholder"], ptr %_16, i64 0, i64 1, !dbg !6059
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %63, ptr align 8 %_21, i64 56, i1 false), !dbg !6059
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17hd767e41811a81507E(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_cacf685ea14e679c7dda5fbf204ebab4, i64 3, ptr align 8 %_7, i64 2, ptr align 8 %_16, i64 2) #8, !dbg !6059
; call core::fmt::Formatter::write_fmt
  %64 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hb146cbeb39ba29efE(ptr align 8 %f, ptr %_3) #8, !dbg !6085
  ret i1 %64, !dbg !6086
}

; x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17h93ec01e03e1bda53E"(ptr align 8 %self) unnamed_addr #1 !dbg !6087 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6093, metadata !DIExpression()), !dbg !6094
  %0 = load ptr, ptr %self, align 8, !dbg !6095, !nonnull !25, !align !3787, !noundef !25
  ret ptr %0, !dbg !6096
}

; x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::page_table_frame_mapping
; Function Attrs: noredzone nounwind
define align 8 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17h2cbebf20d03e5492E"(ptr align 8 %self) unnamed_addr #1 !dbg !6097 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6101, metadata !DIExpression()), !dbg !6102
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !6103
  ret ptr %0, !dbg !6104
}

; x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable13level_4_table17h6fa769316c111741E(ptr align 8 %self) unnamed_addr #1 !dbg !6105 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6114, metadata !DIExpression()), !dbg !6115
; call x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::level_4_table
  %_2 = call align 4096 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17h93ec01e03e1bda53E"(ptr align 8 %self) #8, !dbg !6116
  ret ptr %_2, !dbg !6117
}

; x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable::phys_offset
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable11phys_offset17h5f61ca35ed10ab9bE(ptr align 8 %self) unnamed_addr #1 !dbg !6118 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6123, metadata !DIExpression()), !dbg !6124
; call x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::page_table_frame_mapping
  %_2 = call align 8 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17h2cbebf20d03e5492E"(ptr align 8 %self) #8, !dbg !6125
  %0 = load i64, ptr %_2, align 8, !dbg !6125, !noundef !25
  ret i64 %0, !dbg !6126
}

; <x86_64::structures::paging::mapper::offset_page_table::PhysOffset as x86_64::structures::paging::mapper::mapped_page_table::PageTableFrameMapping>::frame_to_pointer
; Function Attrs: noredzone nounwind
define ptr @"_ZN162_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$x86_64..structures..paging..mapper..mapped_page_table..PageTableFrameMapping$GT$16frame_to_pointer17h9c282b99b110d9eeE"(ptr align 8 %self, i64 %0) unnamed_addr #1 !dbg !6127 {
start:
  %virt.dbg.spill = alloca i64, align 8
  %1 = alloca %"structures::paging::frame::PhysFrame", align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca i64, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6132, metadata !DIExpression()), !dbg !6136
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6133, metadata !DIExpression()), !dbg !6137
  %_4 = load i64, ptr %self, align 8, !dbg !6138, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %frame, i64 8, i1 false), !dbg !6139
  %3 = load i64, ptr %1, align 8, !dbg !6139
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_6 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hfea4ab9daa2da717E"(i64 %3) #8, !dbg !6139
; call x86_64::addr::PhysAddr::as_u64
  %_5 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h965a3dbff956bfa8E(i64 %_6) #8, !dbg !6139
; call <x86_64::addr::VirtAddr as core::ops::arith::Add<u64>>::add
  %virt = call i64 @"_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17h9335d294c38ffe07E"(i64 %_4, i64 %_5) #8, !dbg !6138
  store i64 %virt, ptr %virt.dbg.spill, align 8, !dbg !6138
  call void @llvm.dbg.declare(metadata ptr %virt.dbg.spill, metadata !6134, metadata !DIExpression()), !dbg !6140
; call x86_64::addr::VirtAddr::as_mut_ptr
  %4 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h961be1497e2dfbfeE(i64 %virt) #8, !dbg !6141
  ret ptr %4, !dbg !6142
}

; x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table18RecursivePageTable13level_4_table17h4376f7c7380d7923E(ptr align 8 %self) unnamed_addr #1 !dbg !6143 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6153, metadata !DIExpression()), !dbg !6154
  %0 = load ptr, ptr %self, align 8, !dbg !6155, !nonnull !25, !align !3787, !noundef !25
  ret ptr %0, !dbg !6156
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap17h2d8e49c95337c8cbE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6157 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %residual.dbg.spill3 = alloca { i64, i64 }, align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_42 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %_41 = alloca { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_35 = alloca ptr, align 8
  %_32 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>", align 8
  %_31 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>", align 8
  %_30 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>", align 8
  %_29 = alloca { i64, i64 }, align 8
  %_25 = alloca { i64, i64 }, align 8
  %flags = alloca i64, align 8
  %p3_entry = alloca ptr, align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_9 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_8 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %7 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %1, ptr %7, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %7, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6161, metadata !DIExpression()), !dbg !6184
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6162, metadata !DIExpression()), !dbg !6185
  call void @llvm.dbg.declare(metadata ptr %val, metadata !6170, metadata !DIExpression()), !dbg !6186
  call void @llvm.dbg.declare(metadata ptr %p3_entry, metadata !6174, metadata !DIExpression()), !dbg !6187
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !6176, metadata !DIExpression()), !dbg !6188
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6178, metadata !DIExpression()), !dbg !6189
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6182, metadata !DIExpression()), !dbg !6190
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6191
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6163, metadata !DIExpression()), !dbg !6192
  %_43 = load ptr, ptr %self, align 8, !dbg !6193, !nonnull !25, !align !3787, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6194
  %8 = load i64, ptr %6, align 8, !dbg !6194
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17he9958f65aa0b7833E"(i64 %8) #8, !dbg !6194
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_43, i16 %_7, ptr align 8 @alloc_a95a0b457629b417ac8fd8f8d1908034) #8, !dbg !6193
  store ptr %_5, ptr %p4_entry.dbg.spill, align 8, !dbg !6195
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6166, metadata !DIExpression()), !dbg !6196
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h737cb39f887b76b6E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_10, ptr align 8 %_5) #8, !dbg !6197
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h6d429e9b48f6aa57E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_9, ptr %_10) #8, !dbg !6197
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17heb21c2913b68ca1bE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_8, ptr %_9) #8, !dbg !6197
  %9 = load i64, ptr %_8, align 8, !dbg !6197, !range !3871, !noundef !25
  %10 = icmp eq i64 %9, 3, !dbg !6197
  %_11 = select i1 %10, i64 0, i64 1, !dbg !6197
  %11 = icmp eq i64 %_11, 0, !dbg !6197
  br i1 %11, label %bb6, label %bb8, !dbg !6197

bb6:                                              ; preds = %start
  %12 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_8, i32 0, i32 1, !dbg !6197
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %12, i64 8, i1 false), !dbg !6197
  %13 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6198
  %_16 = load i16, ptr %13, align 8, !dbg !6198, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6199
  %14 = load i64, ptr %5, align 8, !dbg !6199
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_15 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hd6d924a028952a1fE(i64 %14, i16 %_16) #8, !dbg !6199
  store ptr %_15, ptr %p3.dbg.spill, align 8, !dbg !6200
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6172, metadata !DIExpression()), !dbg !6201
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6202
  %15 = load i64, ptr %4, align 8, !dbg !6202
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_19 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h7ff026ff498ede86E"(i64 %15) #8, !dbg !6202
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_18 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h2336da10aeb09c17E"(ptr align 4096 %_15, i16 %_19, ptr align 8 @alloc_9a6189aa2753cf588fe3471d39d7ee62) #8, !dbg !6203
  store ptr %_18, ptr %p3_entry, align 8, !dbg !6204
  %_21 = load ptr, ptr %p3_entry, align 8, !dbg !6205, !nonnull !25, !align !1063, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %16 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7fed306ee1da9ff2E(ptr align 8 %_21) #8, !dbg !6205
  store i64 %16, ptr %flags, align 8, !dbg !6205
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_23 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17hb4881fd27eca1eb4E(ptr align 8 %flags, i64 1) #8, !dbg !6206
  %_22 = xor i1 %_23, true, !dbg !6207
  br i1 %_22, label %bb14, label %bb15, !dbg !6207

bb8:                                              ; preds = %start
  %17 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !6208
  %residual.0 = load i64, ptr %17, align 8, !dbg !6208, !range !929, !noundef !25
  %18 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !6208
  %residual.1 = load i64, ptr %18, align 8, !dbg !6208
  %19 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !6208
  store i64 %residual.0, ptr %19, align 8, !dbg !6208
  %20 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !6208
  store i64 %residual.1, ptr %20, align 8, !dbg !6208
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6168, metadata !DIExpression()), !dbg !6209
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h2ca1559f8ac8ae9fE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc_f9486180d201020833fe27c8c979c972) #8, !dbg !6210
  br label %bb27, !dbg !6210

bb27:                                             ; preds = %bb23, %bb24, %bb17, %bb14, %bb8
  ret void, !dbg !6211

bb15:                                             ; preds = %bb6
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_27 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17hb4881fd27eca1eb4E(ptr align 8 %flags, i64 128) #8, !dbg !6212
  %_26 = xor i1 %_27, true, !dbg !6213
  br i1 %_26, label %bb17, label %bb18, !dbg !6213

bb14:                                             ; preds = %bb6
  store i64 1, ptr %_25, align 8, !dbg !6214
  %21 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 0, !dbg !6215
  %22 = load i64, ptr %21, align 8, !dbg !6215, !range !929, !noundef !25
  %23 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 1, !dbg !6215
  %24 = load i64, ptr %23, align 8, !dbg !6215
  %25 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6215
  %26 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 0, !dbg !6215
  store i64 %22, ptr %26, align 8, !dbg !6215
  %27 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 1, !dbg !6215
  store i64 %24, ptr %27, align 8, !dbg !6215
  store i64 1, ptr %0, align 8, !dbg !6215
  br label %bb27, !dbg !6216

bb18:                                             ; preds = %bb15
  %_34 = load ptr, ptr %p3_entry, align 8, !dbg !6218, !nonnull !25, !align !1063, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_33 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hce667d955ab36f97E(ptr align 8 %_34) #8, !dbg !6218
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hba260c480a19f77fE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") %_32, i64 %_33) #8, !dbg !6219
  store ptr %p3_entry, ptr %_35, align 8, !dbg !6220
  %28 = load ptr, ptr %_35, align 8, !dbg !6219, !nonnull !25, !align !1063, !noundef !25
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17he92aacc939d3ad1fE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>") %_31, ptr %_32, ptr align 8 %28) #8, !dbg !6219
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h4a5b72842ef9fcccE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>") %_30, ptr %_31) #8, !dbg !6219
  %29 = load i64, ptr %_30, align 8, !dbg !6219, !range !3871, !noundef !25
  %30 = icmp eq i64 %29, 3, !dbg !6219
  %_37 = select i1 %30, i64 0, i64 1, !dbg !6219
  %31 = icmp eq i64 %_37, 0, !dbg !6219
  br i1 %31, label %bb23, label %bb24, !dbg !6219

bb17:                                             ; preds = %bb15
  store i64 0, ptr %_29, align 8, !dbg !6221
  %32 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !6222
  %33 = load i64, ptr %32, align 8, !dbg !6222, !range !929, !noundef !25
  %34 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !6222
  %35 = load i64, ptr %34, align 8, !dbg !6222
  %36 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6222
  %37 = getelementptr inbounds { i64, i64 }, ptr %36, i32 0, i32 0, !dbg !6222
  store i64 %33, ptr %37, align 8, !dbg !6222
  %38 = getelementptr inbounds { i64, i64 }, ptr %36, i32 0, i32 1, !dbg !6222
  store i64 %35, ptr %38, align 8, !dbg !6222
  store i64 1, ptr %0, align 8, !dbg !6222
  br label %bb27, !dbg !6216

bb23:                                             ; preds = %bb18
  %39 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue", ptr %_30, i32 0, i32 1, !dbg !6219
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %39, i64 8, i1 false), !dbg !6219
  %40 = load ptr, ptr %p3_entry, align 8, !dbg !6223, !nonnull !25, !align !1063, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h96f797d2aad223dcE(ptr align 8 %40) #8, !dbg !6223
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6224
  %41 = load i64, ptr %3, align 8, !dbg !6224
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %42 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17hef232dc54bb2a5a6E"(i64 %41) #8, !dbg !6224
  store i64 %42, ptr %2, align 8, !dbg !6224
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_42, ptr align 8 %2, i64 8, i1 false), !dbg !6224
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_41, ptr align 8 %frame, i64 8, i1 false), !dbg !6225
  %43 = getelementptr inbounds { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }, ptr %_41, i32 0, i32 1, !dbg !6225
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %43, ptr align 8 %_42, i64 8, i1 false), !dbg !6225
  %44 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !6226
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %44, ptr align 8 %_41, i64 16, i1 false), !dbg !6226
  store i64 0, ptr %0, align 8, !dbg !6226
  br label %bb27, !dbg !6211

bb24:                                             ; preds = %bb18
  %45 = getelementptr inbounds { i64, i64 }, ptr %_30, i32 0, i32 0, !dbg !6227
  %residual.01 = load i64, ptr %45, align 8, !dbg !6227, !range !929, !noundef !25
  %46 = getelementptr inbounds { i64, i64 }, ptr %_30, i32 0, i32 1, !dbg !6227
  %residual.12 = load i64, ptr %46, align 8, !dbg !6227
  %47 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill3, i32 0, i32 0, !dbg !6227
  store i64 %residual.01, ptr %47, align 8, !dbg !6227
  %48 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill3, i32 0, i32 1, !dbg !6227
  store i64 %residual.12, ptr %48, align 8, !dbg !6227
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !6180, metadata !DIExpression()), !dbg !6228
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h2ca1559f8ac8ae9fE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.01, i64 %residual.12, ptr align 8 @alloc_e687f8d1399596590849290cb1ca609e) #8, !dbg !6229
  br label %bb27, !dbg !6229

bb7:                                              ; No predecessors!
  unreachable, !dbg !6197
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hd912f7dddba11bc9E"(i1 zeroext %0) unnamed_addr #0 !dbg !6230 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6235, metadata !DIExpression()), !dbg !6236
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6234, metadata !DIExpression()), !dbg !6237
  %3 = load i8, ptr %err, align 1, !dbg !6238, !range !1562, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6238
  %_3 = zext i1 %4 to i64, !dbg !6238
  %5 = icmp eq i64 %_3, 0, !dbg !6239
  br i1 %5, label %bb3, label %bb1, !dbg !6239

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6240
  br label %bb4, !dbg !6240

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6241
  br label %bb4, !dbg !6241

bb2:                                              ; No predecessors!
  unreachable, !dbg !6238

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6242
  %7 = load i64, ptr %6, align 8, !dbg !6242, !range !929, !noundef !25
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6242
  %9 = load i64, ptr %8, align 8, !dbg !6242
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6242
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6242
  ret { i64, i64 } %11, !dbg !6242
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hcbd8efb26af6c2a2E"(ptr align 8 %0) unnamed_addr #0 !dbg !6243 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6247, metadata !DIExpression(DW_OP_deref)), !dbg !6249
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6248, metadata !DIExpression()), !dbg !6250
  %_5 = load ptr, ptr %_1, align 8, !dbg !6251, !nonnull !25, !align !1063, !noundef !25
  %_6 = load ptr, ptr %_5, align 8, !dbg !6251, !nonnull !25, !align !1063, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hce667d955ab36f97E(ptr align 8 %_6) #8, !dbg !6251
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6252
  store i64 %_3, ptr %2, align 8, !dbg !6252
  store i64 2, ptr %1, align 8, !dbg !6252
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6253
  %4 = load i64, ptr %3, align 8, !dbg !6253, !range !929, !noundef !25
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6253
  %6 = load i64, ptr %5, align 8, !dbg !6253
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !6253
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6253
  ret { i64, i64 } %8, !dbg !6253
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$12update_flags17h0612e5ded0afd28aE"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>") %0, ptr align 8 %self, i64 %1, i64 %flags) unnamed_addr #1 !dbg !6254 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %7 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_25 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %8 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %1, ptr %8, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %8, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6274, metadata !DIExpression()), !dbg !6281
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6275, metadata !DIExpression()), !dbg !6282
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6276, metadata !DIExpression()), !dbg !6283
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6284
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6277, metadata !DIExpression()), !dbg !6285
  %_26 = load ptr, ptr %self, align 8, !dbg !6286, !nonnull !25, !align !3787, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6287
  %9 = load i64, ptr %7, align 8, !dbg !6287
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17he9958f65aa0b7833E"(i64 %9) #8, !dbg !6287
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_26, i16 %_9, ptr align 8 @alloc_624920e76d8e77f63974df8962c5c2fd) #8, !dbg !6286
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_7) #8, !dbg !6286
  br i1 %_5, label %bb4, label %bb5, !dbg !6286

bb5:                                              ; preds = %start
  %10 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6288
  %_13 = load i16, ptr %10, align 8, !dbg !6288, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6289
  %11 = load i64, ptr %6, align 8, !dbg !6289
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hd6d924a028952a1fE(i64 %11, i16 %_13) #8, !dbg !6289
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6290
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6279, metadata !DIExpression()), !dbg !6291
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6292
  %12 = load i64, ptr %5, align 8, !dbg !6292
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h7ff026ff498ede86E"(i64 %12) #8, !dbg !6292
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc_0fa731dfaef3d7160024590042e153b6) #8, !dbg !6293
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_16) #8, !dbg !6293
  br i1 %_14, label %bb10, label %bb11, !dbg !6293

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6294
  %13 = load i8, ptr %_10, align 1, !dbg !6295, !range !1562, !noundef !25
  %14 = trunc i8 %13 to i1, !dbg !6295
  %15 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6295
  %16 = zext i1 %14 to i8, !dbg !6295
  store i8 %16, ptr %15, align 1, !dbg !6295
  store i8 1, ptr %0, align 8, !dbg !6295
  br label %bb17, !dbg !6296

bb17:                                             ; preds = %bb11, %bb10, %bb4
  ret void, !dbg !6298

bb11:                                             ; preds = %bb5
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6299
  %17 = load i64, ptr %4, align 8, !dbg !6299
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_23 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h7ff026ff498ede86E"(i64 %17) #8, !dbg !6299
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_22 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h2336da10aeb09c17E"(ptr align 4096 %_12, i16 %_23, ptr align 8 @alloc_3cfb63368972b7688adac51ffad6ea71) #8, !dbg !6300
; call <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
  %_24 = call i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17hbb7959a49dd74c92E"(i64 %flags, i64 128) #8, !dbg !6301
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hf8070906c14b0778E(ptr align 8 %_22, i64 %_24) #8, !dbg !6300
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6302
  %18 = load i64, ptr %3, align 8, !dbg !6302
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %19 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17hef232dc54bb2a5a6E"(i64 %18) #8, !dbg !6302
  store i64 %19, ptr %2, align 8, !dbg !6302
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_25, ptr align 8 %2, i64 8, i1 false), !dbg !6302
  %20 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %0, i32 0, i32 1, !dbg !6303
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %20, ptr align 8 %_25, i64 8, i1 false), !dbg !6303
  store i8 0, ptr %0, align 8, !dbg !6303
  br label %bb17, !dbg !6298

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !6304
  %21 = load i8, ptr %_19, align 1, !dbg !6305, !range !1562, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !6305
  %23 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6305
  %24 = zext i1 %22 to i8, !dbg !6305
  store i8 %24, ptr %23, align 1, !dbg !6305
  store i8 1, ptr %0, align 8, !dbg !6305
  br label %bb17, !dbg !6296
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p4_entry17h3f06af4ddf93e511E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6306 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca i8, align 1
  %2 = alloca i8, align 1
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6328, metadata !DIExpression()), !dbg !6335
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6329, metadata !DIExpression()), !dbg !6336
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6330, metadata !DIExpression()), !dbg !6337
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6338
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6331, metadata !DIExpression()), !dbg !6339
  %_13 = load ptr, ptr %self, align 8, !dbg !6340, !nonnull !25, !align !3787, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6341
  %4 = load i64, ptr %1, align 8, !dbg !6341
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17he9958f65aa0b7833E"(i64 %4) #8, !dbg !6341
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_6 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h2336da10aeb09c17E"(ptr align 4096 %_13, i16 %_7, ptr align 8 @alloc_0c6e74810f23b59e34001235df6da1d7) #8, !dbg !6340
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !6342
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6333, metadata !DIExpression()), !dbg !6343
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_8 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_6) #8, !dbg !6344
  br i1 %_8, label %bb4, label %bb5, !dbg !6344

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hf8070906c14b0778E(ptr align 8 %_6, i64 %flags) #8, !dbg !6345
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h5ce52014dfe868d6E() #8, !dbg !6346
  store i8 2, ptr %2, align 1, !dbg !6347
  br label %bb8, !dbg !6348

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6349
  %5 = load i8, ptr %_10, align 1, !dbg !6350, !range !1562, !noundef !25
  %6 = trunc i8 %5 to i1, !dbg !6350
  %7 = zext i1 %6 to i8, !dbg !6350
  store i8 %7, ptr %2, align 1, !dbg !6350
  br label %bb8, !dbg !6348

bb8:                                              ; preds = %bb5, %bb4
  %8 = load i8, ptr %2, align 1, !dbg !6348, !range !5836, !noundef !25
  ret i8 %8, !dbg !6348
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p3_entry17hc17d6dfa0c76e526E"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !6351 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca i8, align 1
  %1 = alloca i8, align 1
  %2 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6353, metadata !DIExpression()), !dbg !6356
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !6354, metadata !DIExpression()), !dbg !6357
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !6355, metadata !DIExpression()), !dbg !6358
  store i8 1, ptr %_4, align 1, !dbg !6359
  %3 = load i8, ptr %_4, align 1, !dbg !6360, !range !1562, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6360
  %5 = zext i1 %4 to i8, !dbg !6360
  store i8 %5, ptr %1, align 1, !dbg !6360
  %6 = load i8, ptr %1, align 1, !dbg !6361, !range !5836, !noundef !25
  ret i8 %6, !dbg !6361
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p2_entry17h4444353903f98e88E"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !6362 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca i8, align 1
  %1 = alloca i8, align 1
  %2 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6364, metadata !DIExpression()), !dbg !6367
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !6365, metadata !DIExpression()), !dbg !6368
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !6366, metadata !DIExpression()), !dbg !6369
  store i8 1, ptr %_4, align 1, !dbg !6370
  %3 = load i8, ptr %_4, align 1, !dbg !6371, !range !1562, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6371
  %5 = zext i1 %4 to i8, !dbg !6371
  store i8 %5, ptr %1, align 1, !dbg !6371
  %6 = load i8, ptr %1, align 1, !dbg !6372, !range !5836, !noundef !25
  ret i8 %6, !dbg !6372
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page17h1c916ad4d6c860f4E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6373 {
start:
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_20 = alloca ptr, align 8
  %_18 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>", align 8
  %_17 = alloca { i64, i64 }, align 8
  %p3_entry = alloca ptr, align 8
  %_9 = alloca { i64, i64 }, align 8
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %1, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6378, metadata !DIExpression()), !dbg !6387
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6379, metadata !DIExpression()), !dbg !6388
  call void @llvm.dbg.declare(metadata ptr %p3_entry, metadata !6385, metadata !DIExpression()), !dbg !6389
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6390
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6380, metadata !DIExpression()), !dbg !6391
  %_22 = load ptr, ptr %self, align 8, !dbg !6392, !nonnull !25, !align !3787, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6393
  %6 = load i64, ptr %4, align 8, !dbg !6393
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17he9958f65aa0b7833E"(i64 %6) #8, !dbg !6393
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_22, i16 %_8, ptr align 8 @alloc_f96c32de213dd37d4af7c80bf5305335) #8, !dbg !6392
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_6) #8, !dbg !6392
  br i1 %_4, label %bb4, label %bb5, !dbg !6392

bb5:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6394
  %_12 = load i16, ptr %7, align 8, !dbg !6394, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6395
  %8 = load i64, ptr %3, align 8, !dbg !6395
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hd6d924a028952a1fE(i64 %8, i16 %_12) #8, !dbg !6395
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !6396
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6382, metadata !DIExpression()), !dbg !6397
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6398
  %9 = load i64, ptr %2, align 8, !dbg !6398
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_15 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h7ff026ff498ede86E"(i64 %9) #8, !dbg !6398
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_14 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_11, i16 %_15, ptr align 8 @alloc_a012a2d5568931ba7759dec8b79e6300) #8, !dbg !6399
  store ptr %_14, ptr %p3_entry, align 8, !dbg !6400
  %10 = load ptr, ptr %p3_entry, align 8, !dbg !6401, !nonnull !25, !align !1063, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_16 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %10) #8, !dbg !6401
  br i1 %_16, label %bb10, label %bb11, !dbg !6401

bb4:                                              ; preds = %start
  store i64 0, ptr %_9, align 8, !dbg !6402
  %11 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 0, !dbg !6403
  %12 = load i64, ptr %11, align 8, !dbg !6403, !range !929, !noundef !25
  %13 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 1, !dbg !6403
  %14 = load i64, ptr %13, align 8, !dbg !6403
  %15 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6403
  store i64 %12, ptr %15, align 8, !dbg !6403
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6403
  store i64 %14, ptr %16, align 8, !dbg !6403
  br label %bb14, !dbg !6404

bb14:                                             ; preds = %bb11, %bb10, %bb4
  ret void, !dbg !6406

bb11:                                             ; preds = %bb5
  %17 = load ptr, ptr %p3_entry, align 8, !dbg !6407, !nonnull !25, !align !1063, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_19 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hce667d955ab36f97E(ptr align 8 %17) #8, !dbg !6407
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hba260c480a19f77fE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") %_18, i64 %_19) #8, !dbg !6408
  store ptr %p3_entry, ptr %_20, align 8, !dbg !6409
  %18 = load ptr, ptr %_20, align 8, !dbg !6408, !nonnull !25, !align !1063, !noundef !25
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h205e2ce8bddc9991E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") %0, ptr %_18, ptr align 8 %18) #8, !dbg !6408
  br label %bb14, !dbg !6408

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_17, align 8, !dbg !6410
  %19 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 0, !dbg !6411
  %20 = load i64, ptr %19, align 8, !dbg !6411, !range !929, !noundef !25
  %21 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !6411
  %22 = load i64, ptr %21, align 8, !dbg !6411
  %23 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6411
  store i64 %20, ptr %23, align 8, !dbg !6411
  %24 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6411
  store i64 %22, ptr %24, align 8, !dbg !6411
  br label %bb14, !dbg !6404
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17he2aff303ba35eb3dE"(ptr align 8 %0) unnamed_addr #0 !dbg !6412 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6416, metadata !DIExpression(DW_OP_deref)), !dbg !6418
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6417, metadata !DIExpression()), !dbg !6419
  %_4 = load ptr, ptr %_1, align 8, !dbg !6420, !nonnull !25, !align !1063, !noundef !25
  %_5 = load ptr, ptr %_4, align 8, !dbg !6420, !nonnull !25, !align !1063, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hce667d955ab36f97E(ptr align 8 %_5) #8, !dbg !6420
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6421
  store i64 %_3, ptr %2, align 8, !dbg !6421
  store i64 2, ptr %1, align 8, !dbg !6421
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6422
  %4 = load i64, ptr %3, align 8, !dbg !6422, !range !929, !noundef !25
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6422
  %6 = load i64, ptr %5, align 8, !dbg !6422
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !6422
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6422
  ret { i64, i64 } %8, !dbg !6422
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap17hf74b8e71d11c3401E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6423 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %residual.dbg.spill7 = alloca { i64, i64 }, align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %residual.dbg.spill4 = alloca { i64, i64 }, align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %7 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_55 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %_54 = alloca { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_48 = alloca ptr, align 8
  %_45 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>", align 8
  %_44 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>", align 8
  %_43 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>", align 8
  %_42 = alloca { i64, i64 }, align 8
  %_38 = alloca { i64, i64 }, align 8
  %flags = alloca i64, align 8
  %p2_entry = alloca ptr, align 8
  %val1 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_23 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_22 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_21 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_9 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_8 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %9 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %1, ptr %9, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %9, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6427, metadata !DIExpression()), !dbg !6457
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6428, metadata !DIExpression()), !dbg !6458
  call void @llvm.dbg.declare(metadata ptr %val, metadata !6435, metadata !DIExpression()), !dbg !6459
  call void @llvm.dbg.declare(metadata ptr %val1, metadata !6443, metadata !DIExpression()), !dbg !6460
  call void @llvm.dbg.declare(metadata ptr %p2_entry, metadata !6447, metadata !DIExpression()), !dbg !6461
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !6449, metadata !DIExpression()), !dbg !6462
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6451, metadata !DIExpression()), !dbg !6463
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6455, metadata !DIExpression()), !dbg !6464
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6465
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6429, metadata !DIExpression()), !dbg !6466
  %_56 = load ptr, ptr %self, align 8, !dbg !6467, !nonnull !25, !align !3787, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6468
  %10 = load i64, ptr %8, align 8, !dbg !6468
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb152c70cb8ad587dE"(i64 %10) #8, !dbg !6468
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_56, i16 %_7, ptr align 8 @alloc_e49d7f54d596c71961c7d084000f6b96) #8, !dbg !6467
  store ptr %_5, ptr %p4_entry.dbg.spill, align 8, !dbg !6469
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6431, metadata !DIExpression()), !dbg !6470
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h737cb39f887b76b6E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_10, ptr align 8 %_5) #8, !dbg !6471
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hb13a87d75513732eE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_9, ptr %_10) #8, !dbg !6471
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17heb21c2913b68ca1bE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_8, ptr %_9) #8, !dbg !6471
  %11 = load i64, ptr %_8, align 8, !dbg !6471, !range !3871, !noundef !25
  %12 = icmp eq i64 %11, 3, !dbg !6471
  %_11 = select i1 %12, i64 0, i64 1, !dbg !6471
  %13 = icmp eq i64 %_11, 0, !dbg !6471
  br i1 %13, label %bb6, label %bb8, !dbg !6471

bb6:                                              ; preds = %start
  %14 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_8, i32 0, i32 1, !dbg !6471
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %14, i64 8, i1 false), !dbg !6471
  %15 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6472
  %_16 = load i16, ptr %15, align 8, !dbg !6472, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6473
  %16 = load i64, ptr %7, align 8, !dbg !6473
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_15 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hdb28bc9cc3316e77E(i64 %16, i16 %_16) #8, !dbg !6473
  store ptr %_15, ptr %p3.dbg.spill, align 8, !dbg !6474
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6437, metadata !DIExpression()), !dbg !6475
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6476
  %17 = load i64, ptr %6, align 8, !dbg !6476
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_20 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h6b98629b41286843E"(i64 %17) #8, !dbg !6476
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_18 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_15, i16 %_20, ptr align 8 @alloc_cceb61b1de929d354e2be5200b3c24e5) #8, !dbg !6477
  store ptr %_18, ptr %p3_entry.dbg.spill, align 8, !dbg !6478
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6439, metadata !DIExpression()), !dbg !6479
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h737cb39f887b76b6E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_23, ptr align 8 %_18) #8, !dbg !6480
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h9beffb14f21bfcc0E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_22, ptr %_23) #8, !dbg !6480
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17heb21c2913b68ca1bE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_21, ptr %_22) #8, !dbg !6480
  %18 = load i64, ptr %_21, align 8, !dbg !6480, !range !3871, !noundef !25
  %19 = icmp eq i64 %18, 3, !dbg !6480
  %_24 = select i1 %19, i64 0, i64 1, !dbg !6480
  %20 = icmp eq i64 %_24, 0, !dbg !6480
  br i1 %20, label %bb15, label %bb16, !dbg !6480

bb8:                                              ; preds = %start
  %21 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !6481
  %residual.0 = load i64, ptr %21, align 8, !dbg !6481, !range !929, !noundef !25
  %22 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !6481
  %residual.1 = load i64, ptr %22, align 8, !dbg !6481
  %23 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !6481
  store i64 %residual.0, ptr %23, align 8, !dbg !6481
  %24 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !6481
  store i64 %residual.1, ptr %24, align 8, !dbg !6481
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6433, metadata !DIExpression()), !dbg !6482
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h49b2e551c72547eaE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc_4661768543da789cc4a50e3b8e5eab6f) #8, !dbg !6483
  br label %bb35, !dbg !6483

bb35:                                             ; preds = %bb31, %bb32, %bb25, %bb22, %bb16, %bb8
  ret void, !dbg !6484

bb15:                                             ; preds = %bb6
  %25 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_21, i32 0, i32 1, !dbg !6480
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val1, ptr align 8 %25, i64 8, i1 false), !dbg !6480
  %26 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6485
  %_29 = load i16, ptr %26, align 8, !dbg !6485, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6486
  %27 = load i64, ptr %5, align 8, !dbg !6486
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_28 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h7188bc0b3e6369fbE(i64 %27, i16 %_29) #8, !dbg !6486
  store ptr %_28, ptr %p2.dbg.spill, align 8, !dbg !6487
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6445, metadata !DIExpression()), !dbg !6488
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6489
  %28 = load i64, ptr %4, align 8, !dbg !6489
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_32 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h9e292b0c76c86a89E"(i64 %28) #8, !dbg !6489
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_31 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h2336da10aeb09c17E"(ptr align 4096 %_28, i16 %_32, ptr align 8 @alloc_25524b0dfb2b035253b2ca52ffb32881) #8, !dbg !6490
  store ptr %_31, ptr %p2_entry, align 8, !dbg !6491
  %_34 = load ptr, ptr %p2_entry, align 8, !dbg !6492, !nonnull !25, !align !1063, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %29 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7fed306ee1da9ff2E(ptr align 8 %_34) #8, !dbg !6492
  store i64 %29, ptr %flags, align 8, !dbg !6492
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_36 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17hb4881fd27eca1eb4E(ptr align 8 %flags, i64 1) #8, !dbg !6493
  %_35 = xor i1 %_36, true, !dbg !6494
  br i1 %_35, label %bb22, label %bb23, !dbg !6494

bb16:                                             ; preds = %bb6
  %30 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 0, !dbg !6495
  %residual.02 = load i64, ptr %30, align 8, !dbg !6495, !range !929, !noundef !25
  %31 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 1, !dbg !6495
  %residual.13 = load i64, ptr %31, align 8, !dbg !6495
  %32 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill4, i32 0, i32 0, !dbg !6495
  store i64 %residual.02, ptr %32, align 8, !dbg !6495
  %33 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill4, i32 0, i32 1, !dbg !6495
  store i64 %residual.13, ptr %33, align 8, !dbg !6495
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill4, metadata !6441, metadata !DIExpression()), !dbg !6496
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h49b2e551c72547eaE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.02, i64 %residual.13, ptr align 8 @alloc_dc791151ff68a4fc763c6c07843994e6) #8, !dbg !6497
  br label %bb35, !dbg !6497

bb23:                                             ; preds = %bb15
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_40 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17hb4881fd27eca1eb4E(ptr align 8 %flags, i64 128) #8, !dbg !6498
  %_39 = xor i1 %_40, true, !dbg !6499
  br i1 %_39, label %bb25, label %bb26, !dbg !6499

bb22:                                             ; preds = %bb15
  store i64 1, ptr %_38, align 8, !dbg !6500
  %34 = getelementptr inbounds { i64, i64 }, ptr %_38, i32 0, i32 0, !dbg !6501
  %35 = load i64, ptr %34, align 8, !dbg !6501, !range !929, !noundef !25
  %36 = getelementptr inbounds { i64, i64 }, ptr %_38, i32 0, i32 1, !dbg !6501
  %37 = load i64, ptr %36, align 8, !dbg !6501
  %38 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6501
  %39 = getelementptr inbounds { i64, i64 }, ptr %38, i32 0, i32 0, !dbg !6501
  store i64 %35, ptr %39, align 8, !dbg !6501
  %40 = getelementptr inbounds { i64, i64 }, ptr %38, i32 0, i32 1, !dbg !6501
  store i64 %37, ptr %40, align 8, !dbg !6501
  store i64 1, ptr %0, align 8, !dbg !6501
  br label %bb35, !dbg !6502

bb26:                                             ; preds = %bb23
  %_47 = load ptr, ptr %p2_entry, align 8, !dbg !6504, !nonnull !25, !align !1063, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_46 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hce667d955ab36f97E(ptr align 8 %_47) #8, !dbg !6504
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hc1d09a81712565dcE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") %_45, i64 %_46) #8, !dbg !6505
  store ptr %p2_entry, ptr %_48, align 8, !dbg !6506
  %41 = load ptr, ptr %_48, align 8, !dbg !6505, !nonnull !25, !align !1063, !noundef !25
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hd0ccefa9018584a7E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>") %_44, ptr %_45, ptr align 8 %41) #8, !dbg !6505
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h25a3d18be9496c93E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>") %_43, ptr %_44) #8, !dbg !6505
  %42 = load i64, ptr %_43, align 8, !dbg !6505, !range !3871, !noundef !25
  %43 = icmp eq i64 %42, 3, !dbg !6505
  %_50 = select i1 %43, i64 0, i64 1, !dbg !6505
  %44 = icmp eq i64 %_50, 0, !dbg !6505
  br i1 %44, label %bb31, label %bb32, !dbg !6505

bb25:                                             ; preds = %bb23
  store i64 0, ptr %_42, align 8, !dbg !6507
  %45 = getelementptr inbounds { i64, i64 }, ptr %_42, i32 0, i32 0, !dbg !6508
  %46 = load i64, ptr %45, align 8, !dbg !6508, !range !929, !noundef !25
  %47 = getelementptr inbounds { i64, i64 }, ptr %_42, i32 0, i32 1, !dbg !6508
  %48 = load i64, ptr %47, align 8, !dbg !6508
  %49 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6508
  %50 = getelementptr inbounds { i64, i64 }, ptr %49, i32 0, i32 0, !dbg !6508
  store i64 %46, ptr %50, align 8, !dbg !6508
  %51 = getelementptr inbounds { i64, i64 }, ptr %49, i32 0, i32 1, !dbg !6508
  store i64 %48, ptr %51, align 8, !dbg !6508
  store i64 1, ptr %0, align 8, !dbg !6508
  br label %bb35, !dbg !6502

bb31:                                             ; preds = %bb26
  %52 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue", ptr %_43, i32 0, i32 1, !dbg !6505
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %52, i64 8, i1 false), !dbg !6505
  %53 = load ptr, ptr %p2_entry, align 8, !dbg !6509, !nonnull !25, !align !1063, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h96f797d2aad223dcE(ptr align 8 %53) #8, !dbg !6509
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6510
  %54 = load i64, ptr %3, align 8, !dbg !6510
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %55 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17hc257bc49b59ba341E"(i64 %54) #8, !dbg !6510
  store i64 %55, ptr %2, align 8, !dbg !6510
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_55, ptr align 8 %2, i64 8, i1 false), !dbg !6510
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_54, ptr align 8 %frame, i64 8, i1 false), !dbg !6511
  %56 = getelementptr inbounds { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }, ptr %_54, i32 0, i32 1, !dbg !6511
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %56, ptr align 8 %_55, i64 8, i1 false), !dbg !6511
  %57 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !6512
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %57, ptr align 8 %_54, i64 16, i1 false), !dbg !6512
  store i64 0, ptr %0, align 8, !dbg !6512
  br label %bb35, !dbg !6484

bb32:                                             ; preds = %bb26
  %58 = getelementptr inbounds { i64, i64 }, ptr %_43, i32 0, i32 0, !dbg !6513
  %residual.05 = load i64, ptr %58, align 8, !dbg !6513, !range !929, !noundef !25
  %59 = getelementptr inbounds { i64, i64 }, ptr %_43, i32 0, i32 1, !dbg !6513
  %residual.16 = load i64, ptr %59, align 8, !dbg !6513
  %60 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill7, i32 0, i32 0, !dbg !6513
  store i64 %residual.05, ptr %60, align 8, !dbg !6513
  %61 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill7, i32 0, i32 1, !dbg !6513
  store i64 %residual.16, ptr %61, align 8, !dbg !6513
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !6453, metadata !DIExpression()), !dbg !6514
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h49b2e551c72547eaE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.05, i64 %residual.16, ptr align 8 @alloc_cd732a78ef33ed91abc10c53bd468d57) #8, !dbg !6515
  br label %bb35, !dbg !6515

bb7:                                              ; No predecessors!
  unreachable, !dbg !6471
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h3abfea2c8f773988E"(i1 zeroext %0) unnamed_addr #0 !dbg !6516 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6521, metadata !DIExpression()), !dbg !6522
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6520, metadata !DIExpression()), !dbg !6523
  %3 = load i8, ptr %err, align 1, !dbg !6524, !range !1562, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6524
  %_3 = zext i1 %4 to i64, !dbg !6524
  %5 = icmp eq i64 %_3, 0, !dbg !6525
  br i1 %5, label %bb3, label %bb1, !dbg !6525

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6526
  br label %bb4, !dbg !6526

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6527
  br label %bb4, !dbg !6527

bb2:                                              ; No predecessors!
  unreachable, !dbg !6524

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6528
  %7 = load i64, ptr %6, align 8, !dbg !6528, !range !929, !noundef !25
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6528
  %9 = load i64, ptr %8, align 8, !dbg !6528
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6528
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6528
  ret { i64, i64 } %11, !dbg !6528
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h98caa3f421c3abd0E"(i1 zeroext %0) unnamed_addr #0 !dbg !6529 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6534, metadata !DIExpression()), !dbg !6535
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6533, metadata !DIExpression()), !dbg !6536
  %3 = load i8, ptr %err, align 1, !dbg !6537, !range !1562, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6537
  %_3 = zext i1 %4 to i64, !dbg !6537
  %5 = icmp eq i64 %_3, 0, !dbg !6538
  br i1 %5, label %bb3, label %bb1, !dbg !6538

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6539
  br label %bb4, !dbg !6539

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6540
  br label %bb4, !dbg !6540

bb2:                                              ; No predecessors!
  unreachable, !dbg !6537

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6541
  %7 = load i64, ptr %6, align 8, !dbg !6541, !range !929, !noundef !25
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6541
  %9 = load i64, ptr %8, align 8, !dbg !6541
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6541
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6541
  ret { i64, i64 } %11, !dbg !6541
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h68f0d282f1042d9dE"(ptr align 8 %0) unnamed_addr #0 !dbg !6542 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6546, metadata !DIExpression(DW_OP_deref)), !dbg !6548
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6547, metadata !DIExpression()), !dbg !6549
  %_5 = load ptr, ptr %_1, align 8, !dbg !6550, !nonnull !25, !align !1063, !noundef !25
  %_6 = load ptr, ptr %_5, align 8, !dbg !6550, !nonnull !25, !align !1063, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hce667d955ab36f97E(ptr align 8 %_6) #8, !dbg !6550
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6551
  store i64 %_3, ptr %2, align 8, !dbg !6551
  store i64 2, ptr %1, align 8, !dbg !6551
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6552
  %4 = load i64, ptr %3, align 8, !dbg !6552, !range !929, !noundef !25
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6552
  %6 = load i64, ptr %5, align 8, !dbg !6552
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !6552
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6552
  ret { i64, i64 } %8, !dbg !6552
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$12update_flags17h0e2c8135c17e2a15E"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>") %0, ptr align 8 %self, i64 %1, i64 %flags) unnamed_addr #1 !dbg !6553 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %7 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %9 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_34 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %_28 = alloca i8, align 1
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %10 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %1, ptr %10, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %10, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6572, metadata !DIExpression()), !dbg !6581
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6573, metadata !DIExpression()), !dbg !6582
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6574, metadata !DIExpression()), !dbg !6583
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6584
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6575, metadata !DIExpression()), !dbg !6585
  %_35 = load ptr, ptr %self, align 8, !dbg !6586, !nonnull !25, !align !3787, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %page, i64 8, i1 false), !dbg !6587
  %11 = load i64, ptr %9, align 8, !dbg !6587
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb152c70cb8ad587dE"(i64 %11) #8, !dbg !6587
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_35, i16 %_9, ptr align 8 @alloc_8e19c7ddee1c871107f69dec7426ca28) #8, !dbg !6586
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_7) #8, !dbg !6586
  br i1 %_5, label %bb4, label %bb5, !dbg !6586

bb5:                                              ; preds = %start
  %12 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6588
  %_13 = load i16, ptr %12, align 8, !dbg !6588, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6589
  %13 = load i64, ptr %8, align 8, !dbg !6589
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hdb28bc9cc3316e77E(i64 %13, i16 %_13) #8, !dbg !6589
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6590
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6577, metadata !DIExpression()), !dbg !6591
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6592
  %14 = load i64, ptr %7, align 8, !dbg !6592
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h6b98629b41286843E"(i64 %14) #8, !dbg !6592
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc_b657a4c4ff5efe93cec2fba755fee7c1) #8, !dbg !6593
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_16) #8, !dbg !6593
  br i1 %_14, label %bb10, label %bb11, !dbg !6593

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6594
  %15 = load i8, ptr %_10, align 1, !dbg !6595, !range !1562, !noundef !25
  %16 = trunc i8 %15 to i1, !dbg !6595
  %17 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6595
  %18 = zext i1 %16 to i8, !dbg !6595
  store i8 %18, ptr %17, align 1, !dbg !6595
  store i8 1, ptr %0, align 8, !dbg !6595
  br label %bb23, !dbg !6596

bb23:                                             ; preds = %bb17, %bb16, %bb10, %bb4
  ret void, !dbg !6598

bb11:                                             ; preds = %bb5
  %19 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6599
  %_22 = load i16, ptr %19, align 8, !dbg !6599, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6600
  %20 = load i64, ptr %6, align 8, !dbg !6600
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_21 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h7188bc0b3e6369fbE(i64 %20, i16 %_22) #8, !dbg !6600
  store ptr %_21, ptr %p2.dbg.spill, align 8, !dbg !6601
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6579, metadata !DIExpression()), !dbg !6602
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6603
  %21 = load i64, ptr %5, align 8, !dbg !6603
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_27 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h9e292b0c76c86a89E"(i64 %21) #8, !dbg !6603
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_25 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_21, i16 %_27, ptr align 8 @alloc_4340c41f255aac2350e63ddfd307faf3) #8, !dbg !6604
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_23 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_25) #8, !dbg !6604
  br i1 %_23, label %bb16, label %bb17, !dbg !6604

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !6605
  %22 = load i8, ptr %_19, align 1, !dbg !6606, !range !1562, !noundef !25
  %23 = trunc i8 %22 to i1, !dbg !6606
  %24 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6606
  %25 = zext i1 %23 to i8, !dbg !6606
  store i8 %25, ptr %24, align 1, !dbg !6606
  store i8 1, ptr %0, align 8, !dbg !6606
  br label %bb23, !dbg !6607

bb17:                                             ; preds = %bb11
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6609
  %26 = load i64, ptr %4, align 8, !dbg !6609
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_32 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h9e292b0c76c86a89E"(i64 %26) #8, !dbg !6609
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_31 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h2336da10aeb09c17E"(ptr align 4096 %_21, i16 %_32, ptr align 8 @alloc_9a4d86002eabb22cf4f7e6b375735891) #8, !dbg !6610
; call <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
  %_33 = call i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17hbb7959a49dd74c92E"(i64 %flags, i64 128) #8, !dbg !6611
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hf8070906c14b0778E(ptr align 8 %_31, i64 %_33) #8, !dbg !6610
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6612
  %27 = load i64, ptr %3, align 8, !dbg !6612
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %28 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17hc257bc49b59ba341E"(i64 %27) #8, !dbg !6612
  store i64 %28, ptr %2, align 8, !dbg !6612
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_34, ptr align 8 %2, i64 8, i1 false), !dbg !6612
  %29 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %0, i32 0, i32 1, !dbg !6613
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %29, ptr align 8 %_34, i64 8, i1 false), !dbg !6613
  store i8 0, ptr %0, align 8, !dbg !6613
  br label %bb23, !dbg !6598

bb16:                                             ; preds = %bb11
  store i8 0, ptr %_28, align 1, !dbg !6614
  %30 = load i8, ptr %_28, align 1, !dbg !6615, !range !1562, !noundef !25
  %31 = trunc i8 %30 to i1, !dbg !6615
  %32 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6615
  %33 = zext i1 %31 to i8, !dbg !6615
  store i8 %33, ptr %32, align 1, !dbg !6615
  store i8 1, ptr %0, align 8, !dbg !6615
  br label %bb23, !dbg !6607
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p4_entry17h0449786880354837E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6616 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca i8, align 1
  %2 = alloca i8, align 1
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6620, metadata !DIExpression()), !dbg !6627
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6621, metadata !DIExpression()), !dbg !6628
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6622, metadata !DIExpression()), !dbg !6629
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6630
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6623, metadata !DIExpression()), !dbg !6631
  %_13 = load ptr, ptr %self, align 8, !dbg !6632, !nonnull !25, !align !3787, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6633
  %4 = load i64, ptr %1, align 8, !dbg !6633
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb152c70cb8ad587dE"(i64 %4) #8, !dbg !6633
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_6 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h2336da10aeb09c17E"(ptr align 4096 %_13, i16 %_7, ptr align 8 @alloc_94216e6a87fa8579761092081f231f87) #8, !dbg !6632
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !6634
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6625, metadata !DIExpression()), !dbg !6635
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_8 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_6) #8, !dbg !6636
  br i1 %_8, label %bb4, label %bb5, !dbg !6636

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hf8070906c14b0778E(ptr align 8 %_6, i64 %flags) #8, !dbg !6637
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h5ce52014dfe868d6E() #8, !dbg !6638
  store i8 2, ptr %2, align 1, !dbg !6639
  br label %bb8, !dbg !6640

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6641
  %5 = load i8, ptr %_10, align 1, !dbg !6642, !range !1562, !noundef !25
  %6 = trunc i8 %5 to i1, !dbg !6642
  %7 = zext i1 %6 to i8, !dbg !6642
  store i8 %7, ptr %2, align 1, !dbg !6642
  br label %bb8, !dbg !6640

bb8:                                              ; preds = %bb5, %bb4
  %8 = load i8, ptr %2, align 1, !dbg !6640, !range !5836, !noundef !25
  ret i8 %8, !dbg !6640
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p3_entry17h1cb0f0cb34cfc794E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6643 {
start:
  %p3_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %4 = alloca i8, align 1
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6645, metadata !DIExpression()), !dbg !6654
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6646, metadata !DIExpression()), !dbg !6655
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6647, metadata !DIExpression()), !dbg !6656
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6657
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6648, metadata !DIExpression()), !dbg !6658
  %_22 = load ptr, ptr %self, align 8, !dbg !6659, !nonnull !25, !align !3787, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6660
  %6 = load i64, ptr %3, align 8, !dbg !6660
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb152c70cb8ad587dE"(i64 %6) #8, !dbg !6660
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_22, i16 %_9, ptr align 8 @alloc_b2bf25620c79aaf77c930b672db4afde) #8, !dbg !6659
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_7) #8, !dbg !6659
  br i1 %_5, label %bb4, label %bb5, !dbg !6659

bb5:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6661
  %_13 = load i16, ptr %7, align 8, !dbg !6661, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6662
  %8 = load i64, ptr %2, align 8, !dbg !6662
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hdb28bc9cc3316e77E(i64 %8, i16 %_13) #8, !dbg !6662
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6663
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6650, metadata !DIExpression()), !dbg !6664
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6665
  %9 = load i64, ptr %1, align 8, !dbg !6665
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_16 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h6b98629b41286843E"(i64 %9) #8, !dbg !6665
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_15 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h2336da10aeb09c17E"(ptr align 4096 %_12, i16 %_16, ptr align 8 @alloc_afe0fc63a63662a583b80b14f6ebf31a) #8, !dbg !6666
  store ptr %_15, ptr %p3_entry.dbg.spill, align 8, !dbg !6667
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6652, metadata !DIExpression()), !dbg !6668
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_17 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_15) #8, !dbg !6669
  br i1 %_17, label %bb10, label %bb11, !dbg !6669

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6670
  %10 = load i8, ptr %_10, align 1, !dbg !6671, !range !1562, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !6671
  %12 = zext i1 %11 to i8, !dbg !6671
  store i8 %12, ptr %4, align 1, !dbg !6671
  br label %bb14, !dbg !6672

bb14:                                             ; preds = %bb11, %bb10, %bb4
  %13 = load i8, ptr %4, align 1, !dbg !6674, !range !5836, !noundef !25
  ret i8 %13, !dbg !6674

bb11:                                             ; preds = %bb5
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hf8070906c14b0778E(ptr align 8 %_15, i64 %flags) #8, !dbg !6675
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h5ce52014dfe868d6E() #8, !dbg !6676
  store i8 2, ptr %4, align 1, !dbg !6677
  br label %bb14, !dbg !6674

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !6678
  %14 = load i8, ptr %_19, align 1, !dbg !6679, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !6679
  %16 = zext i1 %15 to i8, !dbg !6679
  store i8 %16, ptr %4, align 1, !dbg !6679
  br label %bb14, !dbg !6672
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p2_entry17hd4497d0f9f268a3dE"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !6680 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca i8, align 1
  %1 = alloca i8, align 1
  %2 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6682, metadata !DIExpression()), !dbg !6685
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !6683, metadata !DIExpression()), !dbg !6686
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !6684, metadata !DIExpression()), !dbg !6687
  store i8 1, ptr %_4, align 1, !dbg !6688
  %3 = load i8, ptr %_4, align 1, !dbg !6689, !range !1562, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6689
  %5 = zext i1 %4 to i8, !dbg !6689
  store i8 %5, ptr %1, align 1, !dbg !6689
  %6 = load i8, ptr %1, align 1, !dbg !6690, !range !5836, !noundef !25
  ret i8 %6, !dbg !6690
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page17h4c24de346f77ce9eE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6691 {
start:
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_28 = alloca ptr, align 8
  %_26 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>", align 8
  %_25 = alloca { i64, i64 }, align 8
  %p2_entry = alloca ptr, align 8
  %_17 = alloca { i64, i64 }, align 8
  %_9 = alloca { i64, i64 }, align 8
  %7 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %1, ptr %7, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %7, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6695, metadata !DIExpression()), !dbg !6707
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6696, metadata !DIExpression()), !dbg !6708
  call void @llvm.dbg.declare(metadata ptr %p2_entry, metadata !6705, metadata !DIExpression()), !dbg !6709
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6710
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6697, metadata !DIExpression()), !dbg !6711
  %_30 = load ptr, ptr %self, align 8, !dbg !6712, !nonnull !25, !align !3787, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6713
  %8 = load i64, ptr %6, align 8, !dbg !6713
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb152c70cb8ad587dE"(i64 %8) #8, !dbg !6713
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_30, i16 %_8, ptr align 8 @alloc_05063ac544da63e4a10ea91a23a48449) #8, !dbg !6712
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_6) #8, !dbg !6712
  br i1 %_4, label %bb4, label %bb5, !dbg !6712

bb5:                                              ; preds = %start
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6714
  %_12 = load i16, ptr %9, align 8, !dbg !6714, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6715
  %10 = load i64, ptr %5, align 8, !dbg !6715
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hdb28bc9cc3316e77E(i64 %10, i16 %_12) #8, !dbg !6715
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !6716
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6699, metadata !DIExpression()), !dbg !6717
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6718
  %11 = load i64, ptr %4, align 8, !dbg !6718
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_15 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h6b98629b41286843E"(i64 %11) #8, !dbg !6718
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_14 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_11, i16 %_15, ptr align 8 @alloc_1e78a03426b39f1d05f856c7cf10b4f6) #8, !dbg !6719
  store ptr %_14, ptr %p3_entry.dbg.spill, align 8, !dbg !6720
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6701, metadata !DIExpression()), !dbg !6721
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_16 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_14) #8, !dbg !6722
  br i1 %_16, label %bb10, label %bb11, !dbg !6722

bb4:                                              ; preds = %start
  store i64 0, ptr %_9, align 8, !dbg !6723
  %12 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 0, !dbg !6724
  %13 = load i64, ptr %12, align 8, !dbg !6724, !range !929, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 1, !dbg !6724
  %15 = load i64, ptr %14, align 8, !dbg !6724
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6724
  store i64 %13, ptr %16, align 8, !dbg !6724
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6724
  store i64 %15, ptr %17, align 8, !dbg !6724
  br label %bb20, !dbg !6725

bb20:                                             ; preds = %bb17, %bb16, %bb10, %bb4
  ret void, !dbg !6727

bb11:                                             ; preds = %bb5
  %18 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6728
  %_20 = load i16, ptr %18, align 8, !dbg !6728, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6729
  %19 = load i64, ptr %3, align 8, !dbg !6729
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_19 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h7188bc0b3e6369fbE(i64 %19, i16 %_20) #8, !dbg !6729
  store ptr %_19, ptr %p2.dbg.spill, align 8, !dbg !6730
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6703, metadata !DIExpression()), !dbg !6731
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6732
  %20 = load i64, ptr %2, align 8, !dbg !6732
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_23 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h9e292b0c76c86a89E"(i64 %20) #8, !dbg !6732
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_22 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_19, i16 %_23, ptr align 8 @alloc_7ddd4296b0cca063206382ee2adee55b) #8, !dbg !6733
  store ptr %_22, ptr %p2_entry, align 8, !dbg !6734
  %21 = load ptr, ptr %p2_entry, align 8, !dbg !6735, !nonnull !25, !align !1063, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_24 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %21) #8, !dbg !6735
  br i1 %_24, label %bb16, label %bb17, !dbg !6735

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_17, align 8, !dbg !6736
  %22 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 0, !dbg !6737
  %23 = load i64, ptr %22, align 8, !dbg !6737, !range !929, !noundef !25
  %24 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !6737
  %25 = load i64, ptr %24, align 8, !dbg !6737
  %26 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6737
  store i64 %23, ptr %26, align 8, !dbg !6737
  %27 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6737
  store i64 %25, ptr %27, align 8, !dbg !6737
  br label %bb20, !dbg !6738

bb17:                                             ; preds = %bb11
  %28 = load ptr, ptr %p2_entry, align 8, !dbg !6740, !nonnull !25, !align !1063, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_27 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hce667d955ab36f97E(ptr align 8 %28) #8, !dbg !6740
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hc1d09a81712565dcE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") %_26, i64 %_27) #8, !dbg !6741
  store ptr %p2_entry, ptr %_28, align 8, !dbg !6742
  %29 = load ptr, ptr %_28, align 8, !dbg !6741, !nonnull !25, !align !1063, !noundef !25
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h95da21c17ba71853E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") %0, ptr %_26, ptr align 8 %29) #8, !dbg !6741
  br label %bb20, !dbg !6741

bb16:                                             ; preds = %bb11
  store i64 0, ptr %_25, align 8, !dbg !6743
  %30 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 0, !dbg !6744
  %31 = load i64, ptr %30, align 8, !dbg !6744, !range !929, !noundef !25
  %32 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 1, !dbg !6744
  %33 = load i64, ptr %32, align 8, !dbg !6744
  %34 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6744
  store i64 %31, ptr %34, align 8, !dbg !6744
  %35 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6744
  store i64 %33, ptr %35, align 8, !dbg !6744
  br label %bb20, !dbg !6738
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17hc05c0e77d357236eE"(ptr align 8 %0) unnamed_addr #0 !dbg !6745 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6749, metadata !DIExpression(DW_OP_deref)), !dbg !6751
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6750, metadata !DIExpression()), !dbg !6752
  %_4 = load ptr, ptr %_1, align 8, !dbg !6753, !nonnull !25, !align !1063, !noundef !25
  %_5 = load ptr, ptr %_4, align 8, !dbg !6753, !nonnull !25, !align !1063, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hce667d955ab36f97E(ptr align 8 %_5) #8, !dbg !6753
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6754
  store i64 %_3, ptr %2, align 8, !dbg !6754
  store i64 2, ptr %1, align 8, !dbg !6754
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6755
  %4 = load i64, ptr %3, align 8, !dbg !6755, !range !929, !noundef !25
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6755
  %6 = load i64, ptr %5, align 8, !dbg !6755
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !6755
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6755
  ret { i64, i64 } %8, !dbg !6755
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap17h955f392ec9085b5cE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6756 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill11 = alloca { i64, i64 }, align 8
  %p1_entry.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %p1.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill8 = alloca { i64, i64 }, align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %7 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill5 = alloca { i64, i64 }, align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %9 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %10 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_55 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %_54 = alloca { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame", align 8
  %_48 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_47 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_46 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val2 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_36 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_35 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_34 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val1 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_23 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_22 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_21 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_9 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_8 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %11 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %1, ptr %11, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %11, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6760, metadata !DIExpression()), !dbg !6796
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6761, metadata !DIExpression()), !dbg !6797
  call void @llvm.dbg.declare(metadata ptr %val, metadata !6768, metadata !DIExpression()), !dbg !6798
  call void @llvm.dbg.declare(metadata ptr %val1, metadata !6776, metadata !DIExpression()), !dbg !6799
  call void @llvm.dbg.declare(metadata ptr %val2, metadata !6784, metadata !DIExpression()), !dbg !6800
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6790, metadata !DIExpression()), !dbg !6801
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6794, metadata !DIExpression()), !dbg !6802
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6803
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6762, metadata !DIExpression()), !dbg !6804
  %_56 = load ptr, ptr %self, align 8, !dbg !6805, !nonnull !25, !align !3787, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %10, ptr align 8 %page, i64 8, i1 false), !dbg !6806
  %12 = load i64, ptr %10, align 8, !dbg !6806
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h7eb1887166ff8f52E"(i64 %12) #8, !dbg !6806
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_56, i16 %_7, ptr align 8 @alloc_d9313b2ffffcd4fc73f17c8ae390507d) #8, !dbg !6805
  store ptr %_5, ptr %p4_entry.dbg.spill, align 8, !dbg !6807
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6764, metadata !DIExpression()), !dbg !6808
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h737cb39f887b76b6E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_10, ptr align 8 %_5) #8, !dbg !6809
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h138f0d5536ae2b88E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_9, ptr %_10) #8, !dbg !6809
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17heb21c2913b68ca1bE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_8, ptr %_9) #8, !dbg !6809
  %13 = load i64, ptr %_8, align 8, !dbg !6809, !range !3871, !noundef !25
  %14 = icmp eq i64 %13, 3, !dbg !6809
  %_11 = select i1 %14, i64 0, i64 1, !dbg !6809
  %15 = icmp eq i64 %_11, 0, !dbg !6809
  br i1 %15, label %bb6, label %bb8, !dbg !6809

bb6:                                              ; preds = %start
  %16 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_8, i32 0, i32 1, !dbg !6809
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %16, i64 8, i1 false), !dbg !6809
  %17 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6810
  %_16 = load i16, ptr %17, align 8, !dbg !6810, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %page, i64 8, i1 false), !dbg !6811
  %18 = load i64, ptr %9, align 8, !dbg !6811
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_15 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h53357a3e3aa49fdcE(i64 %18, i16 %_16) #8, !dbg !6811
  store ptr %_15, ptr %p3.dbg.spill, align 8, !dbg !6812
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6770, metadata !DIExpression()), !dbg !6813
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6814
  %19 = load i64, ptr %8, align 8, !dbg !6814
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_20 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h7432e7c4a8fe1b9fE"(i64 %19) #8, !dbg !6814
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_18 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_15, i16 %_20, ptr align 8 @alloc_e16e50f882c154e653680e69a6f45ac6) #8, !dbg !6815
  store ptr %_18, ptr %p3_entry.dbg.spill, align 8, !dbg !6816
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6772, metadata !DIExpression()), !dbg !6817
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h737cb39f887b76b6E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_23, ptr align 8 %_18) #8, !dbg !6818
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h13d6220ae1d82c10E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_22, ptr %_23) #8, !dbg !6818
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17heb21c2913b68ca1bE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_21, ptr %_22) #8, !dbg !6818
  %20 = load i64, ptr %_21, align 8, !dbg !6818, !range !3871, !noundef !25
  %21 = icmp eq i64 %20, 3, !dbg !6818
  %_24 = select i1 %21, i64 0, i64 1, !dbg !6818
  %22 = icmp eq i64 %_24, 0, !dbg !6818
  br i1 %22, label %bb15, label %bb16, !dbg !6818

bb8:                                              ; preds = %start
  %23 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !6819
  %residual.0 = load i64, ptr %23, align 8, !dbg !6819, !range !929, !noundef !25
  %24 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !6819
  %residual.1 = load i64, ptr %24, align 8, !dbg !6819
  %25 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !6819
  store i64 %residual.0, ptr %25, align 8, !dbg !6819
  %26 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !6819
  store i64 %residual.1, ptr %26, align 8, !dbg !6819
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6766, metadata !DIExpression()), !dbg !6820
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd280af6463ba3f63E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc_3e881621e5965f0bbfb6b77f1bffa15c) #8, !dbg !6821
  br label %bb35, !dbg !6821

bb35:                                             ; preds = %bb31, %bb32, %bb24, %bb16, %bb8
  ret void, !dbg !6822

bb15:                                             ; preds = %bb6
  %27 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_21, i32 0, i32 1, !dbg !6818
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val1, ptr align 8 %27, i64 8, i1 false), !dbg !6818
  %28 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6823
  %_29 = load i16, ptr %28, align 8, !dbg !6823, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6824
  %29 = load i64, ptr %7, align 8, !dbg !6824
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_28 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h0e720976aaf68fbcE(i64 %29, i16 %_29) #8, !dbg !6824
  store ptr %_28, ptr %p2.dbg.spill, align 8, !dbg !6825
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6778, metadata !DIExpression()), !dbg !6826
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6827
  %30 = load i64, ptr %6, align 8, !dbg !6827
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_33 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h91c066dfff55d3d2E"(i64 %30) #8, !dbg !6827
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_31 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_28, i16 %_33, ptr align 8 @alloc_b3d7a6a870c080dc69e1211d679611af) #8, !dbg !6828
  store ptr %_31, ptr %p2_entry.dbg.spill, align 8, !dbg !6829
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !6780, metadata !DIExpression()), !dbg !6830
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h737cb39f887b76b6E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_36, ptr align 8 %_31) #8, !dbg !6831
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hf6078b6d6d578493E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_35, ptr %_36) #8, !dbg !6831
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17heb21c2913b68ca1bE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_34, ptr %_35) #8, !dbg !6831
  %31 = load i64, ptr %_34, align 8, !dbg !6831, !range !3871, !noundef !25
  %32 = icmp eq i64 %31, 3, !dbg !6831
  %_37 = select i1 %32, i64 0, i64 1, !dbg !6831
  %33 = icmp eq i64 %_37, 0, !dbg !6831
  br i1 %33, label %bb23, label %bb24, !dbg !6831

bb16:                                             ; preds = %bb6
  %34 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 0, !dbg !6832
  %residual.03 = load i64, ptr %34, align 8, !dbg !6832, !range !929, !noundef !25
  %35 = getelementptr inbounds { i64, i64 }, ptr %_21, i32 0, i32 1, !dbg !6832
  %residual.14 = load i64, ptr %35, align 8, !dbg !6832
  %36 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill5, i32 0, i32 0, !dbg !6832
  store i64 %residual.03, ptr %36, align 8, !dbg !6832
  %37 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill5, i32 0, i32 1, !dbg !6832
  store i64 %residual.14, ptr %37, align 8, !dbg !6832
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !6774, metadata !DIExpression()), !dbg !6833
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd280af6463ba3f63E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.03, i64 %residual.14, ptr align 8 @alloc_4a0622e8c74313de8bfb323fc5a25d4f) #8, !dbg !6834
  br label %bb35, !dbg !6834

bb23:                                             ; preds = %bb15
  %38 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_34, i32 0, i32 1, !dbg !6831
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val2, ptr align 8 %38, i64 8, i1 false), !dbg !6831
  %39 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6835
  %_42 = load i16, ptr %39, align 8, !dbg !6835, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6836
  %40 = load i64, ptr %5, align 8, !dbg !6836
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_41 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h69fada5f4322aa24E(i64 %40, i16 %_42) #8, !dbg !6836
  store ptr %_41, ptr %p1.dbg.spill, align 8, !dbg !6837
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !6786, metadata !DIExpression()), !dbg !6838
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6839
  %41 = load i64, ptr %4, align 8, !dbg !6839
; call x86_64::structures::paging::page::Page::p1_index
  %_45 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h6b34a9d8ed0a03c0E(i64 %41) #8, !dbg !6839
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_44 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h2336da10aeb09c17E"(ptr align 4096 %_41, i16 %_45, ptr align 8 @alloc_2b21cdc598fa161ed73f5f1354396b78) #8, !dbg !6840
  store ptr %_44, ptr %p1_entry.dbg.spill, align 8, !dbg !6841
  call void @llvm.dbg.declare(metadata ptr %p1_entry.dbg.spill, metadata !6788, metadata !DIExpression()), !dbg !6842
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h737cb39f887b76b6E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_48, ptr align 8 %_44) #8, !dbg !6843
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hdf6509f7313b7f25E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_47, ptr %_48) #8, !dbg !6843
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17heb21c2913b68ca1bE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_46, ptr %_47) #8, !dbg !6843
  %42 = load i64, ptr %_46, align 8, !dbg !6843, !range !3871, !noundef !25
  %43 = icmp eq i64 %42, 3, !dbg !6843
  %_50 = select i1 %43, i64 0, i64 1, !dbg !6843
  %44 = icmp eq i64 %_50, 0, !dbg !6843
  br i1 %44, label %bb31, label %bb32, !dbg !6843

bb24:                                             ; preds = %bb15
  %45 = getelementptr inbounds { i64, i64 }, ptr %_34, i32 0, i32 0, !dbg !6844
  %residual.06 = load i64, ptr %45, align 8, !dbg !6844, !range !929, !noundef !25
  %46 = getelementptr inbounds { i64, i64 }, ptr %_34, i32 0, i32 1, !dbg !6844
  %residual.17 = load i64, ptr %46, align 8, !dbg !6844
  %47 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill8, i32 0, i32 0, !dbg !6844
  store i64 %residual.06, ptr %47, align 8, !dbg !6844
  %48 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill8, i32 0, i32 1, !dbg !6844
  store i64 %residual.17, ptr %48, align 8, !dbg !6844
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill8, metadata !6782, metadata !DIExpression()), !dbg !6845
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd280af6463ba3f63E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.06, i64 %residual.17, ptr align 8 @alloc_e507f10f0ccb9a77ee68db163ad2a418) #8, !dbg !6846
  br label %bb35, !dbg !6846

bb31:                                             ; preds = %bb23
  %49 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_46, i32 0, i32 1, !dbg !6843
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %49, i64 8, i1 false), !dbg !6843
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h96f797d2aad223dcE(ptr align 8 %_44) #8, !dbg !6847
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6848
  %50 = load i64, ptr %3, align 8, !dbg !6848
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %51 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h5b8364dd4c9d90b0E"(i64 %50) #8, !dbg !6848
  store i64 %51, ptr %2, align 8, !dbg !6848
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_55, ptr align 8 %2, i64 8, i1 false), !dbg !6848
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_54, ptr align 8 %frame, i64 8, i1 false), !dbg !6849
  %52 = getelementptr inbounds { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }, ptr %_54, i32 0, i32 1, !dbg !6849
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %52, ptr align 8 %_55, i64 8, i1 false), !dbg !6849
  %53 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !6850
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %53, ptr align 8 %_54, i64 16, i1 false), !dbg !6850
  store i64 0, ptr %0, align 8, !dbg !6850
  br label %bb35, !dbg !6822

bb32:                                             ; preds = %bb23
  %54 = getelementptr inbounds { i64, i64 }, ptr %_46, i32 0, i32 0, !dbg !6851
  %residual.09 = load i64, ptr %54, align 8, !dbg !6851, !range !929, !noundef !25
  %55 = getelementptr inbounds { i64, i64 }, ptr %_46, i32 0, i32 1, !dbg !6851
  %residual.110 = load i64, ptr %55, align 8, !dbg !6851
  %56 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill11, i32 0, i32 0, !dbg !6851
  store i64 %residual.09, ptr %56, align 8, !dbg !6851
  %57 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill11, i32 0, i32 1, !dbg !6851
  store i64 %residual.110, ptr %57, align 8, !dbg !6851
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !6792, metadata !DIExpression()), !dbg !6852
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd280af6463ba3f63E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.09, i64 %residual.110, ptr align 8 @alloc_88a00d696d08d55bd1b7ea18548e6dc7) #8, !dbg !6853
  br label %bb35, !dbg !6853

bb7:                                              ; No predecessors!
  unreachable, !dbg !6809
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hdf100455b46f1ee0E"(i1 zeroext %0) unnamed_addr #0 !dbg !6854 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6859, metadata !DIExpression()), !dbg !6860
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6858, metadata !DIExpression()), !dbg !6861
  %3 = load i8, ptr %err, align 1, !dbg !6862, !range !1562, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6862
  %_3 = zext i1 %4 to i64, !dbg !6862
  %5 = icmp eq i64 %_3, 0, !dbg !6863
  br i1 %5, label %bb3, label %bb1, !dbg !6863

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6864
  br label %bb4, !dbg !6864

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6865
  br label %bb4, !dbg !6865

bb2:                                              ; No predecessors!
  unreachable, !dbg !6862

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6866
  %7 = load i64, ptr %6, align 8, !dbg !6866, !range !929, !noundef !25
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6866
  %9 = load i64, ptr %8, align 8, !dbg !6866
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6866
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6866
  ret { i64, i64 } %11, !dbg !6866
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h71aeecc12a2053ceE"(i1 zeroext %0) unnamed_addr #0 !dbg !6867 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6872, metadata !DIExpression()), !dbg !6873
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6871, metadata !DIExpression()), !dbg !6874
  %3 = load i8, ptr %err, align 1, !dbg !6875, !range !1562, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6875
  %_3 = zext i1 %4 to i64, !dbg !6875
  %5 = icmp eq i64 %_3, 0, !dbg !6876
  br i1 %5, label %bb3, label %bb1, !dbg !6876

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6877
  br label %bb4, !dbg !6877

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6878
  br label %bb4, !dbg !6878

bb2:                                              ; No predecessors!
  unreachable, !dbg !6875

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6879
  %7 = load i64, ptr %6, align 8, !dbg !6879, !range !929, !noundef !25
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6879
  %9 = load i64, ptr %8, align 8, !dbg !6879
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6879
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6879
  ret { i64, i64 } %11, !dbg !6879
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h9ee89998a5a6d865E"(i1 zeroext %0) unnamed_addr #0 !dbg !6880 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6885, metadata !DIExpression()), !dbg !6886
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6884, metadata !DIExpression()), !dbg !6887
  %3 = load i8, ptr %err, align 1, !dbg !6888, !range !1562, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6888
  %_3 = zext i1 %4 to i64, !dbg !6888
  %5 = icmp eq i64 %_3, 0, !dbg !6889
  br i1 %5, label %bb3, label %bb1, !dbg !6889

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6890
  br label %bb4, !dbg !6890

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6891
  br label %bb4, !dbg !6891

bb2:                                              ; No predecessors!
  unreachable, !dbg !6888

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6892
  %7 = load i64, ptr %6, align 8, !dbg !6892, !range !929, !noundef !25
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6892
  %9 = load i64, ptr %8, align 8, !dbg !6892
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6892
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6892
  ret { i64, i64 } %11, !dbg !6892
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hefa3c784bcaf2d84E"(i1 zeroext %0) unnamed_addr #0 !dbg !6893 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6898, metadata !DIExpression()), !dbg !6899
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6897, metadata !DIExpression()), !dbg !6900
  %3 = load i8, ptr %err, align 1, !dbg !6901, !range !1562, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6901
  %_3 = zext i1 %4 to i64, !dbg !6901
  %5 = icmp eq i64 %_3, 0, !dbg !6902
  br i1 %5, label %bb3, label %bb1, !dbg !6902

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6903
  br label %bb4, !dbg !6903

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6904
  br label %bb4, !dbg !6904

bb2:                                              ; No predecessors!
  unreachable, !dbg !6901

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6905
  %7 = load i64, ptr %6, align 8, !dbg !6905, !range !929, !noundef !25
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6905
  %9 = load i64, ptr %8, align 8, !dbg !6905
  %10 = insertvalue { i64, i64 } poison, i64 %7, 0, !dbg !6905
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6905
  ret { i64, i64 } %11, !dbg !6905
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$12update_flags17h70416ebf915c16c7E"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>") %0, ptr align 8 %self, i64 %1, i64 %flags) unnamed_addr #1 !dbg !6906 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %p1.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page", align 8
  %7 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page", align 8
  %9 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %10 = alloca %"structures::paging::page::Page", align 8
  %11 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_42 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %_37 = alloca i8, align 1
  %_28 = alloca i8, align 1
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %12 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %1, ptr %12, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %12, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6925, metadata !DIExpression()), !dbg !6936
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6926, metadata !DIExpression()), !dbg !6937
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6927, metadata !DIExpression()), !dbg !6938
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6939
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6928, metadata !DIExpression()), !dbg !6940
  %_43 = load ptr, ptr %self, align 8, !dbg !6941, !nonnull !25, !align !3787, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %11, ptr align 8 %page, i64 8, i1 false), !dbg !6942
  %13 = load i64, ptr %11, align 8, !dbg !6942
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h7eb1887166ff8f52E"(i64 %13) #8, !dbg !6942
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_43, i16 %_9, ptr align 8 @alloc_32243c10459a9b9325d7e418fe9e9451) #8, !dbg !6941
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_7) #8, !dbg !6941
  br i1 %_5, label %bb4, label %bb5, !dbg !6941

bb5:                                              ; preds = %start
  %14 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6943
  %_13 = load i16, ptr %14, align 8, !dbg !6943, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %10, ptr align 8 %page, i64 8, i1 false), !dbg !6944
  %15 = load i64, ptr %10, align 8, !dbg !6944
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h53357a3e3aa49fdcE(i64 %15, i16 %_13) #8, !dbg !6944
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6945
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6930, metadata !DIExpression()), !dbg !6946
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %page, i64 8, i1 false), !dbg !6947
  %16 = load i64, ptr %9, align 8, !dbg !6947
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h7432e7c4a8fe1b9fE"(i64 %16) #8, !dbg !6947
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc_fd35f70f3dac313b5537a0c60b38dc2a) #8, !dbg !6948
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_16) #8, !dbg !6948
  br i1 %_14, label %bb10, label %bb11, !dbg !6948

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !6949
  %17 = load i8, ptr %_10, align 1, !dbg !6950, !range !1562, !noundef !25
  %18 = trunc i8 %17 to i1, !dbg !6950
  %19 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6950
  %20 = zext i1 %18 to i8, !dbg !6950
  store i8 %20, ptr %19, align 1, !dbg !6950
  store i8 1, ptr %0, align 8, !dbg !6950
  br label %bb28, !dbg !6951

bb28:                                             ; preds = %bb23, %bb22, %bb16, %bb10, %bb4
  ret void, !dbg !6953

bb11:                                             ; preds = %bb5
  %21 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6954
  %_22 = load i16, ptr %21, align 8, !dbg !6954, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6955
  %22 = load i64, ptr %8, align 8, !dbg !6955
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_21 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h0e720976aaf68fbcE(i64 %22, i16 %_22) #8, !dbg !6955
  store ptr %_21, ptr %p2.dbg.spill, align 8, !dbg !6956
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6932, metadata !DIExpression()), !dbg !6957
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6958
  %23 = load i64, ptr %7, align 8, !dbg !6958
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_27 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h91c066dfff55d3d2E"(i64 %23) #8, !dbg !6958
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_25 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_21, i16 %_27, ptr align 8 @alloc_32343ff7cb6f0452cbb142ce175f9440) #8, !dbg !6959
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_23 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_25) #8, !dbg !6959
  br i1 %_23, label %bb16, label %bb17, !dbg !6959

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !6960
  %24 = load i8, ptr %_19, align 1, !dbg !6961, !range !1562, !noundef !25
  %25 = trunc i8 %24 to i1, !dbg !6961
  %26 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6961
  %27 = zext i1 %25 to i8, !dbg !6961
  store i8 %27, ptr %26, align 1, !dbg !6961
  store i8 1, ptr %0, align 8, !dbg !6961
  br label %bb28, !dbg !6962

bb17:                                             ; preds = %bb11
  %28 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6964
  %_31 = load i16, ptr %28, align 8, !dbg !6964, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6965
  %29 = load i64, ptr %6, align 8, !dbg !6965
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_30 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h69fada5f4322aa24E(i64 %29, i16 %_31) #8, !dbg !6965
  store ptr %_30, ptr %p1.dbg.spill, align 8, !dbg !6966
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !6934, metadata !DIExpression()), !dbg !6967
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6968
  %30 = load i64, ptr %5, align 8, !dbg !6968
; call x86_64::structures::paging::page::Page::p1_index
  %_36 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h6b34a9d8ed0a03c0E(i64 %30) #8, !dbg !6968
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_34 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_30, i16 %_36, ptr align 8 @alloc_bd4a02a435fafe76386072a956fea121) #8, !dbg !6969
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_32 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_34) #8, !dbg !6969
  br i1 %_32, label %bb22, label %bb23, !dbg !6969

bb16:                                             ; preds = %bb11
  store i8 0, ptr %_28, align 1, !dbg !6970
  %31 = load i8, ptr %_28, align 1, !dbg !6971, !range !1562, !noundef !25
  %32 = trunc i8 %31 to i1, !dbg !6971
  %33 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6971
  %34 = zext i1 %32 to i8, !dbg !6971
  store i8 %34, ptr %33, align 1, !dbg !6971
  store i8 1, ptr %0, align 8, !dbg !6971
  br label %bb28, !dbg !6972

bb23:                                             ; preds = %bb17
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6974
  %35 = load i64, ptr %4, align 8, !dbg !6974
; call x86_64::structures::paging::page::Page::p1_index
  %_41 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h6b34a9d8ed0a03c0E(i64 %35) #8, !dbg !6974
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_40 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h2336da10aeb09c17E"(ptr align 4096 %_30, i16 %_41, ptr align 8 @alloc_b3bf8d7543f26ffb7c2ea11b0c6bbf40) #8, !dbg !6975
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hf8070906c14b0778E(ptr align 8 %_40, i64 %flags) #8, !dbg !6975
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6976
  %36 = load i64, ptr %3, align 8, !dbg !6976
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %37 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h5b8364dd4c9d90b0E"(i64 %36) #8, !dbg !6976
  store i64 %37, ptr %2, align 8, !dbg !6976
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_42, ptr align 8 %2, i64 8, i1 false), !dbg !6976
  %38 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %0, i32 0, i32 1, !dbg !6977
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %38, ptr align 8 %_42, i64 8, i1 false), !dbg !6977
  store i8 0, ptr %0, align 8, !dbg !6977
  br label %bb28, !dbg !6953

bb22:                                             ; preds = %bb17
  store i8 0, ptr %_37, align 1, !dbg !6978
  %39 = load i8, ptr %_37, align 1, !dbg !6979, !range !1562, !noundef !25
  %40 = trunc i8 %39 to i1, !dbg !6979
  %41 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6979
  %42 = zext i1 %40 to i8, !dbg !6979
  store i8 %42, ptr %41, align 1, !dbg !6979
  store i8 1, ptr %0, align 8, !dbg !6979
  br label %bb28, !dbg !6972
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p4_entry17h7434fceabb47cdf4E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6980 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca i8, align 1
  %2 = alloca i8, align 1
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6984, metadata !DIExpression()), !dbg !6991
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6985, metadata !DIExpression()), !dbg !6992
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6986, metadata !DIExpression()), !dbg !6993
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6994
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6987, metadata !DIExpression()), !dbg !6995
  %_13 = load ptr, ptr %self, align 8, !dbg !6996, !nonnull !25, !align !3787, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6997
  %4 = load i64, ptr %1, align 8, !dbg !6997
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h7eb1887166ff8f52E"(i64 %4) #8, !dbg !6997
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_6 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h2336da10aeb09c17E"(ptr align 4096 %_13, i16 %_7, ptr align 8 @alloc_2dd32a027b2d765ba8c1071a94cf5c65) #8, !dbg !6996
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !6998
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6989, metadata !DIExpression()), !dbg !6999
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_8 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_6) #8, !dbg !7000
  br i1 %_8, label %bb4, label %bb5, !dbg !7000

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hf8070906c14b0778E(ptr align 8 %_6, i64 %flags) #8, !dbg !7001
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h5ce52014dfe868d6E() #8, !dbg !7002
  store i8 2, ptr %2, align 1, !dbg !7003
  br label %bb8, !dbg !7004

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !7005
  %5 = load i8, ptr %_10, align 1, !dbg !7006, !range !1562, !noundef !25
  %6 = trunc i8 %5 to i1, !dbg !7006
  %7 = zext i1 %6 to i8, !dbg !7006
  store i8 %7, ptr %2, align 1, !dbg !7006
  br label %bb8, !dbg !7004

bb8:                                              ; preds = %bb5, %bb4
  %8 = load i8, ptr %2, align 1, !dbg !7004, !range !5836, !noundef !25
  ret i8 %8, !dbg !7004
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p3_entry17hd7ae050c11e38244E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !7007 {
start:
  %p3_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %4 = alloca i8, align 1
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7009, metadata !DIExpression()), !dbg !7018
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7010, metadata !DIExpression()), !dbg !7019
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !7011, metadata !DIExpression()), !dbg !7020
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !7021
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !7012, metadata !DIExpression()), !dbg !7022
  %_22 = load ptr, ptr %self, align 8, !dbg !7023, !nonnull !25, !align !3787, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7024
  %6 = load i64, ptr %3, align 8, !dbg !7024
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h7eb1887166ff8f52E"(i64 %6) #8, !dbg !7024
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_22, i16 %_9, ptr align 8 @alloc_70b7457eef065696772809dc8627c201) #8, !dbg !7023
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_7) #8, !dbg !7023
  br i1 %_5, label %bb4, label %bb5, !dbg !7023

bb5:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7025
  %_13 = load i16, ptr %7, align 8, !dbg !7025, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7026
  %8 = load i64, ptr %2, align 8, !dbg !7026
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h53357a3e3aa49fdcE(i64 %8, i16 %_13) #8, !dbg !7026
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !7027
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !7014, metadata !DIExpression()), !dbg !7028
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7029
  %9 = load i64, ptr %1, align 8, !dbg !7029
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_16 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h7432e7c4a8fe1b9fE"(i64 %9) #8, !dbg !7029
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_15 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h2336da10aeb09c17E"(ptr align 4096 %_12, i16 %_16, ptr align 8 @alloc_b8c2770e6920350a995e6226693d2797) #8, !dbg !7030
  store ptr %_15, ptr %p3_entry.dbg.spill, align 8, !dbg !7031
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !7016, metadata !DIExpression()), !dbg !7032
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_17 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_15) #8, !dbg !7033
  br i1 %_17, label %bb10, label %bb11, !dbg !7033

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !7034
  %10 = load i8, ptr %_10, align 1, !dbg !7035, !range !1562, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !7035
  %12 = zext i1 %11 to i8, !dbg !7035
  store i8 %12, ptr %4, align 1, !dbg !7035
  br label %bb14, !dbg !7036

bb14:                                             ; preds = %bb11, %bb10, %bb4
  %13 = load i8, ptr %4, align 1, !dbg !7038, !range !5836, !noundef !25
  ret i8 %13, !dbg !7038

bb11:                                             ; preds = %bb5
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hf8070906c14b0778E(ptr align 8 %_15, i64 %flags) #8, !dbg !7039
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h5ce52014dfe868d6E() #8, !dbg !7040
  store i8 2, ptr %4, align 1, !dbg !7041
  br label %bb14, !dbg !7038

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !7042
  %14 = load i8, ptr %_19, align 1, !dbg !7043, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !7043
  %16 = zext i1 %15 to i8, !dbg !7043
  store i8 %16, ptr %4, align 1, !dbg !7043
  br label %bb14, !dbg !7036
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p2_entry17hf3e75e5531c08898E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !7044 {
start:
  %p2_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_28 = alloca i8, align 1
  %_19 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %6 = alloca i8, align 1
  %7 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %7, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %7, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7046, metadata !DIExpression()), !dbg !7057
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7047, metadata !DIExpression()), !dbg !7058
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !7048, metadata !DIExpression()), !dbg !7059
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !7060
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !7049, metadata !DIExpression()), !dbg !7061
  %_31 = load ptr, ptr %self, align 8, !dbg !7062, !nonnull !25, !align !3787, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !7063
  %8 = load i64, ptr %5, align 8, !dbg !7063
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h7eb1887166ff8f52E"(i64 %8) #8, !dbg !7063
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_31, i16 %_9, ptr align 8 @alloc_776034be02dff32e0e9e0ce3a158360b) #8, !dbg !7062
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_7) #8, !dbg !7062
  br i1 %_5, label %bb4, label %bb5, !dbg !7062

bb5:                                              ; preds = %start
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7064
  %_13 = load i16, ptr %9, align 8, !dbg !7064, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !7065
  %10 = load i64, ptr %4, align 8, !dbg !7065
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h53357a3e3aa49fdcE(i64 %10, i16 %_13) #8, !dbg !7065
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !7066
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !7051, metadata !DIExpression()), !dbg !7067
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7068
  %11 = load i64, ptr %3, align 8, !dbg !7068
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h7432e7c4a8fe1b9fE"(i64 %11) #8, !dbg !7068
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc_2b6f60439f0df9b04fb5dc8699720cb3) #8, !dbg !7069
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_16) #8, !dbg !7069
  br i1 %_14, label %bb10, label %bb11, !dbg !7069

bb4:                                              ; preds = %start
  store i8 0, ptr %_10, align 1, !dbg !7070
  %12 = load i8, ptr %_10, align 1, !dbg !7071, !range !1562, !noundef !25
  %13 = trunc i8 %12 to i1, !dbg !7071
  %14 = zext i1 %13 to i8, !dbg !7071
  store i8 %14, ptr %6, align 1, !dbg !7071
  br label %bb20, !dbg !7072

bb20:                                             ; preds = %bb17, %bb16, %bb10, %bb4
  %15 = load i8, ptr %6, align 1, !dbg !7074, !range !5836, !noundef !25
  ret i8 %15, !dbg !7074

bb11:                                             ; preds = %bb5
  %16 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7075
  %_22 = load i16, ptr %16, align 8, !dbg !7075, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7076
  %17 = load i64, ptr %2, align 8, !dbg !7076
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_21 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h0e720976aaf68fbcE(i64 %17, i16 %_22) #8, !dbg !7076
  store ptr %_21, ptr %p2.dbg.spill, align 8, !dbg !7077
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !7053, metadata !DIExpression()), !dbg !7078
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7079
  %18 = load i64, ptr %1, align 8, !dbg !7079
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_25 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h91c066dfff55d3d2E"(i64 %18) #8, !dbg !7079
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_24 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h2336da10aeb09c17E"(ptr align 4096 %_21, i16 %_25, ptr align 8 @alloc_7ed56fb6be1c30407296140d4be4e11c) #8, !dbg !7080
  store ptr %_24, ptr %p2_entry.dbg.spill, align 8, !dbg !7081
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !7055, metadata !DIExpression()), !dbg !7082
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_26 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_24) #8, !dbg !7083
  br i1 %_26, label %bb16, label %bb17, !dbg !7083

bb10:                                             ; preds = %bb5
  store i8 0, ptr %_19, align 1, !dbg !7084
  %19 = load i8, ptr %_19, align 1, !dbg !7085, !range !1562, !noundef !25
  %20 = trunc i8 %19 to i1, !dbg !7085
  %21 = zext i1 %20 to i8, !dbg !7085
  store i8 %21, ptr %6, align 1, !dbg !7085
  br label %bb20, !dbg !7086

bb17:                                             ; preds = %bb11
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hf8070906c14b0778E(ptr align 8 %_24, i64 %flags) #8, !dbg !7088
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h5ce52014dfe868d6E() #8, !dbg !7089
  store i8 2, ptr %6, align 1, !dbg !7090
  br label %bb20, !dbg !7074

bb16:                                             ; preds = %bb11
  store i8 0, ptr %_28, align 1, !dbg !7091
  %22 = load i8, ptr %_28, align 1, !dbg !7092, !range !1562, !noundef !25
  %23 = trunc i8 %22 to i1, !dbg !7092
  %24 = zext i1 %23 to i8, !dbg !7092
  store i8 %24, ptr %6, align 1, !dbg !7092
  br label %bb20, !dbg !7086
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page17h419b22aa4e8f843aE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !7093 {
start:
  %2 = alloca %"structures::paging::page::Page", align 8
  %p1.dbg.spill = alloca ptr, align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %7 = alloca %"structures::paging::page::Page", align 8
  %8 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_36 = alloca ptr, align 8
  %_34 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>", align 8
  %_33 = alloca { i64, i64 }, align 8
  %p1_entry = alloca ptr, align 8
  %_25 = alloca { i64, i64 }, align 8
  %_17 = alloca { i64, i64 }, align 8
  %_9 = alloca { i64, i64 }, align 8
  %9 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %1, ptr %9, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %9, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7097, metadata !DIExpression()), !dbg !7113
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7098, metadata !DIExpression()), !dbg !7114
  call void @llvm.dbg.declare(metadata ptr %p1_entry, metadata !7111, metadata !DIExpression()), !dbg !7115
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !7116
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !7099, metadata !DIExpression()), !dbg !7117
  %_38 = load ptr, ptr %self, align 8, !dbg !7118, !nonnull !25, !align !3787, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !7119
  %10 = load i64, ptr %8, align 8, !dbg !7119
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h7eb1887166ff8f52E"(i64 %10) #8, !dbg !7119
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_38, i16 %_8, ptr align 8 @alloc_336c3aafbdaf40076c012509ce3bb908) #8, !dbg !7118
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_6) #8, !dbg !7118
  br i1 %_4, label %bb4, label %bb5, !dbg !7118

bb5:                                              ; preds = %start
  %11 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7120
  %_12 = load i16, ptr %11, align 8, !dbg !7120, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !7121
  %12 = load i64, ptr %7, align 8, !dbg !7121
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h53357a3e3aa49fdcE(i64 %12, i16 %_12) #8, !dbg !7121
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !7122
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !7101, metadata !DIExpression()), !dbg !7123
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !7124
  %13 = load i64, ptr %6, align 8, !dbg !7124
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_15 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h7432e7c4a8fe1b9fE"(i64 %13) #8, !dbg !7124
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_14 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_11, i16 %_15, ptr align 8 @alloc_3e0f59a5e7e7affb24d3914df566861e) #8, !dbg !7125
  store ptr %_14, ptr %p3_entry.dbg.spill, align 8, !dbg !7126
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !7103, metadata !DIExpression()), !dbg !7127
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_16 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_14) #8, !dbg !7128
  br i1 %_16, label %bb10, label %bb11, !dbg !7128

bb4:                                              ; preds = %start
  store i64 0, ptr %_9, align 8, !dbg !7129
  %14 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 0, !dbg !7130
  %15 = load i64, ptr %14, align 8, !dbg !7130, !range !929, !noundef !25
  %16 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 1, !dbg !7130
  %17 = load i64, ptr %16, align 8, !dbg !7130
  %18 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7130
  store i64 %15, ptr %18, align 8, !dbg !7130
  %19 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7130
  store i64 %17, ptr %19, align 8, !dbg !7130
  br label %bb26, !dbg !7131

bb26:                                             ; preds = %bb23, %bb22, %bb16, %bb10, %bb4
  ret void, !dbg !7133

bb11:                                             ; preds = %bb5
  %20 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7134
  %_20 = load i16, ptr %20, align 8, !dbg !7134, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !7135
  %21 = load i64, ptr %5, align 8, !dbg !7135
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_19 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h0e720976aaf68fbcE(i64 %21, i16 %_20) #8, !dbg !7135
  store ptr %_19, ptr %p2.dbg.spill, align 8, !dbg !7136
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !7105, metadata !DIExpression()), !dbg !7137
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !7138
  %22 = load i64, ptr %4, align 8, !dbg !7138
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_23 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h91c066dfff55d3d2E"(i64 %22) #8, !dbg !7138
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_22 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_19, i16 %_23, ptr align 8 @alloc_0bc66bbda974f4d70fdb35c285cabacc) #8, !dbg !7139
  store ptr %_22, ptr %p2_entry.dbg.spill, align 8, !dbg !7140
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !7107, metadata !DIExpression()), !dbg !7141
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_24 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_22) #8, !dbg !7142
  br i1 %_24, label %bb16, label %bb17, !dbg !7142

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_17, align 8, !dbg !7143
  %23 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 0, !dbg !7144
  %24 = load i64, ptr %23, align 8, !dbg !7144, !range !929, !noundef !25
  %25 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !7144
  %26 = load i64, ptr %25, align 8, !dbg !7144
  %27 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7144
  store i64 %24, ptr %27, align 8, !dbg !7144
  %28 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7144
  store i64 %26, ptr %28, align 8, !dbg !7144
  br label %bb26, !dbg !7145

bb17:                                             ; preds = %bb11
  %29 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7147
  %_28 = load i16, ptr %29, align 8, !dbg !7147, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7148
  %30 = load i64, ptr %3, align 8, !dbg !7148
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_27 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h69fada5f4322aa24E(i64 %30, i16 %_28) #8, !dbg !7148
  store ptr %_27, ptr %p1.dbg.spill, align 8, !dbg !7149
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !7109, metadata !DIExpression()), !dbg !7150
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7151
  %31 = load i64, ptr %2, align 8, !dbg !7151
; call x86_64::structures::paging::page::Page::p1_index
  %_31 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h6b34a9d8ed0a03c0E(i64 %31) #8, !dbg !7151
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_30 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_27, i16 %_31, ptr align 8 @alloc_d970ea7651e239fffa929a725f65e56a) #8, !dbg !7152
  store ptr %_30, ptr %p1_entry, align 8, !dbg !7153
  %32 = load ptr, ptr %p1_entry, align 8, !dbg !7154, !nonnull !25, !align !1063, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_32 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %32) #8, !dbg !7154
  br i1 %_32, label %bb22, label %bb23, !dbg !7154

bb16:                                             ; preds = %bb11
  store i64 0, ptr %_25, align 8, !dbg !7155
  %33 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 0, !dbg !7156
  %34 = load i64, ptr %33, align 8, !dbg !7156, !range !929, !noundef !25
  %35 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 1, !dbg !7156
  %36 = load i64, ptr %35, align 8, !dbg !7156
  %37 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7156
  store i64 %34, ptr %37, align 8, !dbg !7156
  %38 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7156
  store i64 %36, ptr %38, align 8, !dbg !7156
  br label %bb26, !dbg !7157

bb23:                                             ; preds = %bb17
  %39 = load ptr, ptr %p1_entry, align 8, !dbg !7159, !nonnull !25, !align !1063, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_35 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hce667d955ab36f97E(ptr align 8 %39) #8, !dbg !7159
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hbb0dd2f4150353a7E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") %_34, i64 %_35) #8, !dbg !7160
  store ptr %p1_entry, ptr %_36, align 8, !dbg !7161
  %40 = load ptr, ptr %_36, align 8, !dbg !7160, !nonnull !25, !align !1063, !noundef !25
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hd0edc14fabdbfd22E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") %0, ptr %_34, ptr align 8 %40) #8, !dbg !7160
  br label %bb26, !dbg !7160

bb22:                                             ; preds = %bb17
  store i64 0, ptr %_33, align 8, !dbg !7162
  %41 = getelementptr inbounds { i64, i64 }, ptr %_33, i32 0, i32 0, !dbg !7163
  %42 = load i64, ptr %41, align 8, !dbg !7163, !range !929, !noundef !25
  %43 = getelementptr inbounds { i64, i64 }, ptr %_33, i32 0, i32 1, !dbg !7163
  %44 = load i64, ptr %43, align 8, !dbg !7163
  %45 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7163
  store i64 %42, ptr %45, align 8, !dbg !7163
  %46 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7163
  store i64 %44, ptr %46, align 8, !dbg !7163
  br label %bb26, !dbg !7157
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h2d4fa541bc444154E"(ptr align 8 %0) unnamed_addr #0 !dbg !7164 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !7168, metadata !DIExpression(DW_OP_deref)), !dbg !7170
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !7169, metadata !DIExpression()), !dbg !7171
  %_4 = load ptr, ptr %_1, align 8, !dbg !7172, !nonnull !25, !align !1063, !noundef !25
  %_5 = load ptr, ptr %_4, align 8, !dbg !7172, !nonnull !25, !align !1063, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hce667d955ab36f97E(ptr align 8 %_5) #8, !dbg !7172
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !7173
  store i64 %_3, ptr %2, align 8, !dbg !7173
  store i64 2, ptr %1, align 8, !dbg !7173
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !7174
  %4 = load i64, ptr %3, align 8, !dbg !7174, !range !929, !noundef !25
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !7174
  %6 = load i64, ptr %5, align 8, !dbg !7174
  %7 = insertvalue { i64, i64 } poison, i64 %4, 0, !dbg !7174
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !7174
  ret { i64, i64 } %8, !dbg !7174
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Translate>::translate
; Function Attrs: noredzone nounwind
define void @"_ZN142_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Translate$GT$9translate17h30098ffa3acd19a1E"(ptr sret(%"structures::paging::mapper::TranslateResult") %0, ptr align 8 %self, i64 %addr) unnamed_addr #1 !dbg !7175 {
start:
  %flags.dbg.spill11 = alloca i64, align 8
  %offset.dbg.spill9 = alloca i64, align 8
  %p1_entry.dbg.spill = alloca ptr, align 8
  %p1.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill7 = alloca i64, align 8
  %offset.dbg.spill5 = alloca i64, align 8
  %1 = alloca i64, align 8
  %entry.dbg.spill3 = alloca ptr, align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %p2.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %2 = alloca i64, align 8
  %entry.dbg.spill = alloca ptr, align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %p3.dbg.spill = alloca ptr, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %p4.dbg.spill = alloca ptr, align 8
  %3 = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_78 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame2 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_70 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>", align 8
  %_68 = alloca i64, align 8
  %_60 = alloca %"structures::paging::page::Page", align 8
  %_56 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_55 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame1 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_46 = alloca i64, align 8
  %_38 = alloca %"structures::paging::page::Page", align 8
  %_34 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_33 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_24 = alloca i64, align 8
  %_16 = alloca %"structures::paging::page::Page", align 8
  %_12 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7197, metadata !DIExpression()), !dbg !7241
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !7198, metadata !DIExpression()), !dbg !7242
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7199, metadata !DIExpression()), !dbg !7243
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !7211, metadata !DIExpression()), !dbg !7244
  call void @llvm.dbg.declare(metadata ptr %frame1, metadata !7223, metadata !DIExpression()), !dbg !7245
  call void @llvm.dbg.declare(metadata ptr %frame2, metadata !7233, metadata !DIExpression()), !dbg !7246
  call void @llvm.dbg.declare(metadata ptr %frame2, metadata !7235, metadata !DIExpression()), !dbg !7247
; call x86_64::structures::paging::page::Page<S>::containing_address
  %4 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17h0c2ccf91b47f7ddeE"(i64 %addr) #8, !dbg !7248
  store i64 %4, ptr %3, align 8, !dbg !7248
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false), !dbg !7248
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !7249
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !7201, metadata !DIExpression()), !dbg !7250
  %_81 = load ptr, ptr %self, align 8, !dbg !7251, !nonnull !25, !align !3787, !noundef !25
; call x86_64::addr::VirtAddr::p4_index
  %_8 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17h84bc5fe801923492E(i64 %addr) #8, !dbg !7252
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_81, i16 %_8, ptr align 8 @alloc_6c6eb9e7c7312ea44202867f8fb72046) #8, !dbg !7251
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !7253
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !7203, metadata !DIExpression()), !dbg !7254
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_9 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_6) #8, !dbg !7255
  br i1 %_9, label %bb5, label %bb7, !dbg !7255

bb7:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %5 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7fed306ee1da9ff2E(ptr align 8 %_6) #8, !dbg !7256
  store i64 %5, ptr %_12, align 8, !dbg !7256
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_10 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17hb4881fd27eca1eb4E(ptr align 8 %_12, i64 128) #8, !dbg !7256
  br i1 %_10, label %bb10, label %bb11, !dbg !7256

bb5:                                              ; preds = %start
  store i64 3, ptr %0, align 8, !dbg !7257
  br label %bb62, !dbg !7258

bb62:                                             ; preds = %bb57, %bb56, %bb48, %bb36, %bb32, %bb20, %bb16, %bb5
  ret void, !dbg !7260

bb11:                                             ; preds = %bb7
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_16, ptr align 8 %page, i64 8, i1 false), !dbg !7261
  %6 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7262
  %_17 = load i16, ptr %6, align 8, !dbg !7262, !noundef !25
  %7 = load i64, ptr %_16, align 8, !dbg !7263
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_15 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h53357a3e3aa49fdcE(i64 %7, i16 %_17) #8, !dbg !7263
  store ptr %_15, ptr %p3.dbg.spill, align 8, !dbg !7264
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !7205, metadata !DIExpression()), !dbg !7265
; call x86_64::addr::VirtAddr::p3_index
  %_20 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17h612e277fed86cb3aE(i64 %addr) #8, !dbg !7266
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_19 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_15, i16 %_20, ptr align 8 @alloc_14fa683fb883b9547f78c2d1380aafc1) #8, !dbg !7267
  store ptr %_19, ptr %p3_entry.dbg.spill, align 8, !dbg !7268
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !7207, metadata !DIExpression()), !dbg !7269
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_21 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_19) #8, !dbg !7270
  br i1 %_21, label %bb16, label %bb17, !dbg !7270

bb10:                                             ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @alloc_ddc88da32b2765c7908fb63b2dcf7726, i64 35, ptr align 8 @alloc_c2d13148eed7844dbcf0e57fd1f8caaf) #9, !dbg !7271
  unreachable, !dbg !7271

bb17:                                             ; preds = %bb11
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %8 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7fed306ee1da9ff2E(ptr align 8 %_19) #8, !dbg !7272
  store i64 %8, ptr %_24, align 8, !dbg !7272
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_22 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17hb4881fd27eca1eb4E(ptr align 8 %_24, i64 128) #8, !dbg !7272
  br i1 %_22, label %bb20, label %bb27, !dbg !7272

bb16:                                             ; preds = %bb11
  store i64 3, ptr %0, align 8, !dbg !7273
  br label %bb62, !dbg !7274

bb27:                                             ; preds = %bb17
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_38, ptr align 8 %page, i64 8, i1 false), !dbg !7276
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7277
  %_39 = load i16, ptr %9, align 8, !dbg !7277, !noundef !25
  %10 = load i64, ptr %_38, align 8, !dbg !7278
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_37 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h0e720976aaf68fbcE(i64 %10, i16 %_39) #8, !dbg !7278
  store ptr %_37, ptr %p2.dbg.spill, align 8, !dbg !7279
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !7217, metadata !DIExpression()), !dbg !7280
; call x86_64::addr::VirtAddr::p2_index
  %_42 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h7d68dfe8963e4615E(i64 %addr) #8, !dbg !7281
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_41 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_37, i16 %_42, ptr align 8 @alloc_74f79559ac794d7ddbe9f6789bd0ee06) #8, !dbg !7282
  store ptr %_41, ptr %p2_entry.dbg.spill, align 8, !dbg !7283
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !7219, metadata !DIExpression()), !dbg !7284
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_43 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_41) #8, !dbg !7285
  br i1 %_43, label %bb32, label %bb33, !dbg !7285

bb20:                                             ; preds = %bb17
; call x86_64::addr::VirtAddr::p3_index
  %_27 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17h612e277fed86cb3aE(i64 %addr) #8, !dbg !7286
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_26 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_15, i16 %_27, ptr align 8 @alloc_3bc6ce6d73639fb10dc0fff7e4f5036a) #8, !dbg !7287
  store ptr %_26, ptr %entry.dbg.spill, align 8, !dbg !7288
  call void @llvm.dbg.declare(metadata ptr %entry.dbg.spill, metadata !7209, metadata !DIExpression()), !dbg !7289
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_29 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hce667d955ab36f97E(ptr align 8 %_26) #8, !dbg !7290
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %11 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17hf47772e4600572e5E"(i64 %_29) #8, !dbg !7291
  store i64 %11, ptr %2, align 8, !dbg !7291
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %2, i64 8, i1 false), !dbg !7291
; call x86_64::addr::VirtAddr::as_u64
  %_31 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417h5248740d4da11f1eE(i64 %addr) #8, !dbg !7292
  %offset = and i64 %_31, 1073741823, !dbg !7292
  store i64 %offset, ptr %offset.dbg.spill, align 8, !dbg !7292
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !7213, metadata !DIExpression()), !dbg !7293
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7fed306ee1da9ff2E(ptr align 8 %_26) #8, !dbg !7294
  store i64 %flags, ptr %flags.dbg.spill, align 8, !dbg !7294
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !7215, metadata !DIExpression()), !dbg !7295
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_34, ptr align 8 %frame, i64 8, i1 false), !dbg !7296
  %12 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size1GiB", ptr %_33, i32 0, i32 1, !dbg !7297
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %12, ptr align 8 %_34, i64 8, i1 false), !dbg !7297
  store i64 2, ptr %_33, align 8, !dbg !7297
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %0, ptr align 8 %_33, i64 16, i1 false), !dbg !7298
  %13 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 1, !dbg !7298
  store i64 %offset, ptr %13, align 8, !dbg !7298
  %14 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 2, !dbg !7298
  store i64 %flags, ptr %14, align 8, !dbg !7298
  br label %bb62, !dbg !7274

bb33:                                             ; preds = %bb27
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %15 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7fed306ee1da9ff2E(ptr align 8 %_41) #8, !dbg !7299
  store i64 %15, ptr %_46, align 8, !dbg !7299
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_44 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17hb4881fd27eca1eb4E(ptr align 8 %_46, i64 128) #8, !dbg !7299
  br i1 %_44, label %bb36, label %bb43, !dbg !7299

bb32:                                             ; preds = %bb27
  store i64 3, ptr %0, align 8, !dbg !7300
  br label %bb62, !dbg !7301

bb43:                                             ; preds = %bb33
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_60, ptr align 8 %page, i64 8, i1 false), !dbg !7303
  %16 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7304
  %_61 = load i16, ptr %16, align 8, !dbg !7304, !noundef !25
  %17 = load i64, ptr %_60, align 8, !dbg !7305
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_59 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h69fada5f4322aa24E(i64 %17, i16 %_61) #8, !dbg !7305
  store ptr %_59, ptr %p1.dbg.spill, align 8, !dbg !7306
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !7229, metadata !DIExpression()), !dbg !7307
; call x86_64::addr::VirtAddr::p1_index
  %_64 = call i16 @_ZN6x86_644addr8VirtAddr8p1_index17h7a73c41c4a7c204eE(i64 %addr) #8, !dbg !7308
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_63 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_59, i16 %_64, ptr align 8 @alloc_cb57162efb264f51503bfcc4762e6dd5) #8, !dbg !7309
  store ptr %_63, ptr %p1_entry.dbg.spill, align 8, !dbg !7310
  call void @llvm.dbg.declare(metadata ptr %p1_entry.dbg.spill, metadata !7231, metadata !DIExpression()), !dbg !7311
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_65 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %_63) #8, !dbg !7312
  br i1 %_65, label %bb48, label %bb49, !dbg !7312

bb36:                                             ; preds = %bb33
; call x86_64::addr::VirtAddr::p2_index
  %_49 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h7d68dfe8963e4615E(i64 %addr) #8, !dbg !7313
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_48 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %_37, i16 %_49, ptr align 8 @alloc_95da37d02c5de4915c7b700b83493d72) #8, !dbg !7314
  store ptr %_48, ptr %entry.dbg.spill3, align 8, !dbg !7315
  call void @llvm.dbg.declare(metadata ptr %entry.dbg.spill3, metadata !7221, metadata !DIExpression()), !dbg !7316
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_51 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hce667d955ab36f97E(ptr align 8 %_48) #8, !dbg !7317
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %18 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17heec4b5c377f6669cE"(i64 %_51) #8, !dbg !7318
  store i64 %18, ptr %1, align 8, !dbg !7318
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame1, ptr align 8 %1, i64 8, i1 false), !dbg !7318
; call x86_64::addr::VirtAddr::as_u64
  %_53 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417h5248740d4da11f1eE(i64 %addr) #8, !dbg !7319
  %offset4 = and i64 %_53, 2097151, !dbg !7319
  store i64 %offset4, ptr %offset.dbg.spill5, align 8, !dbg !7319
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill5, metadata !7225, metadata !DIExpression()), !dbg !7320
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags6 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7fed306ee1da9ff2E(ptr align 8 %_48) #8, !dbg !7321
  store i64 %flags6, ptr %flags.dbg.spill7, align 8, !dbg !7321
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill7, metadata !7227, metadata !DIExpression()), !dbg !7322
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_56, ptr align 8 %frame1, i64 8, i1 false), !dbg !7323
  %19 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size2MiB", ptr %_55, i32 0, i32 1, !dbg !7324
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %19, ptr align 8 %_56, i64 8, i1 false), !dbg !7324
  store i64 1, ptr %_55, align 8, !dbg !7324
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %0, ptr align 8 %_55, i64 16, i1 false), !dbg !7325
  %20 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 1, !dbg !7325
  store i64 %offset4, ptr %20, align 8, !dbg !7325
  %21 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 2, !dbg !7325
  store i64 %flags6, ptr %21, align 8, !dbg !7325
  br label %bb62, !dbg !7301

bb49:                                             ; preds = %bb43
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %22 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7fed306ee1da9ff2E(ptr align 8 %_63) #8, !dbg !7326
  store i64 %22, ptr %_68, align 8, !dbg !7326
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_66 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17hb4881fd27eca1eb4E(ptr align 8 %_68, i64 128) #8, !dbg !7326
  br i1 %_66, label %bb52, label %bb53, !dbg !7326

bb48:                                             ; preds = %bb43
  store i64 3, ptr %0, align 8, !dbg !7327
  br label %bb62, !dbg !7328

bb53:                                             ; preds = %bb49
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_71 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hce667d955ab36f97E(ptr align 8 %_63) #8, !dbg !7330
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hbb0dd2f4150353a7E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") %_70, i64 %_71) #8, !dbg !7331
  %_72 = load i64, ptr %_70, align 8, !dbg !7331, !range !1853, !noundef !25
  %23 = icmp eq i64 %_72, 0, !dbg !7332
  br i1 %23, label %bb57, label %bb56, !dbg !7332

bb52:                                             ; preds = %bb49
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @alloc_aa3962a8c3b27ab7223cf1f939656dd1, i64 35, ptr align 8 @alloc_e7306704ecde77a3b68666ca399c777d) #9, !dbg !7333
  unreachable, !dbg !7333

bb57:                                             ; preds = %bb53
  %24 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %_70, i32 0, i32 1, !dbg !7334
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame2, ptr align 8 %24, i64 8, i1 false), !dbg !7334
; call x86_64::addr::VirtAddr::page_offset
  %_76 = call i16 @_ZN6x86_644addr8VirtAddr11page_offset17h29193c5a93be4673E(i64 %addr) #8, !dbg !7335
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageOffset> for u64>::from
  %offset8 = call i64 @"_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17h2d69ea1935139bfaE"(i16 %_76) #8, !dbg !7336
  store i64 %offset8, ptr %offset.dbg.spill9, align 8, !dbg !7336
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill9, metadata !7237, metadata !DIExpression()), !dbg !7337
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags10 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7fed306ee1da9ff2E(ptr align 8 %_63) #8, !dbg !7338
  store i64 %flags10, ptr %flags.dbg.spill11, align 8, !dbg !7338
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill11, metadata !7239, metadata !DIExpression()), !dbg !7339
  %25 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size4KiB", ptr %_78, i32 0, i32 1, !dbg !7340
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %25, ptr align 8 %frame2, i64 8, i1 false), !dbg !7340
  store i64 0, ptr %_78, align 8, !dbg !7340
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %0, ptr align 8 %_78, i64 16, i1 false), !dbg !7341
  %26 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 1, !dbg !7341
  store i64 %offset8, ptr %26, align 8, !dbg !7341
  %27 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 2, !dbg !7341
  store i64 %flags10, ptr %27, align 8, !dbg !7341
  br label %bb62, !dbg !7260

bb56:                                             ; preds = %bb53
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_74 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hce667d955ab36f97E(ptr align 8 %_63) #8, !dbg !7342
  %28 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::InvalidFrameAddress", ptr %0, i32 0, i32 1, !dbg !7343
  store i64 %_74, ptr %28, align 8, !dbg !7343
  store i64 4, ptr %0, align 8, !dbg !7343
  br label %bb62, !dbg !7328

bb6:                                              ; No predecessors!
  unreachable, !dbg !7344
}

; <x86_64::structures::paging::mapper::recursive_page_table::InvalidPageTable as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Display$GT$3fmt17hd05c0ccd63ce542bE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7345 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca %"core::fmt::Arguments<'_>", align 8
  %_4 = alloca %"core::fmt::Arguments<'_>", align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7351, metadata !DIExpression()), !dbg !7353
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7352, metadata !DIExpression()), !dbg !7354
  %1 = load i8, ptr %self, align 1, !dbg !7355, !range !1562, !noundef !25
  %2 = trunc i8 %1 to i1, !dbg !7355
  %_3 = zext i1 %2 to i64, !dbg !7355
  %3 = icmp eq i64 %_3, 0, !dbg !7356
  br i1 %3, label %bb3, label %bb1, !dbg !7356

bb3:                                              ; preds = %start
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17h708fe4ccf54ef1d3E(ptr sret(%"core::fmt::Arguments<'_>") %_4, ptr align 8 @alloc_b94af50a7a28aa2c31ad841ef89794a1, i64 1) #8, !dbg !7357
; call core::fmt::Formatter::write_fmt
  %4 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hb146cbeb39ba29efE(ptr align 8 %f, ptr %_4) #8, !dbg !7357
  %5 = zext i1 %4 to i8, !dbg !7357
  store i8 %5, ptr %0, align 1, !dbg !7357
  br label %bb6, !dbg !7357

bb1:                                              ; preds = %start
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17h708fe4ccf54ef1d3E(ptr sret(%"core::fmt::Arguments<'_>") %_6, ptr align 8 @alloc_07a2bee958e26c1662e05027929cc0c4, i64 1) #8, !dbg !7358
; call core::fmt::Formatter::write_fmt
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hb146cbeb39ba29efE(ptr align 8 %f, ptr %_6) #8, !dbg !7358
  %7 = zext i1 %6 to i8, !dbg !7358
  store i8 %7, ptr %0, align 1, !dbg !7358
  br label %bb6, !dbg !7358

bb2:                                              ; No predecessors!
  unreachable, !dbg !7355

bb6:                                              ; preds = %bb3, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !7359, !range !1562, !noundef !25
  %9 = trunc i8 %8 to i1, !dbg !7359
  ret i1 %9, !dbg !7359
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h53357a3e3aa49fdcE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7360 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7364, metadata !DIExpression()), !dbg !7366
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7365, metadata !DIExpression()), !dbg !7367
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7368
  %4 = load i64, ptr %2, align 8, !dbg !7368
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hdc169c59b09d6969E(i64 %4, i16 %recursive_index) #8, !dbg !7368
  store i64 %5, ptr %1, align 8, !dbg !7368
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7368
  %6 = load i64, ptr %_4, align 8, !dbg !7368
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h671faa1cdbb22442E"(i64 %6) #8, !dbg !7368
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h961be1497e2dfbfeE(i64 %_3) #8, !dbg !7368
  ret ptr %7, !dbg !7369
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hd6d924a028952a1fE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7370 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7374, metadata !DIExpression()), !dbg !7376
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7375, metadata !DIExpression()), !dbg !7377
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7378
  %4 = load i64, ptr %2, align 8, !dbg !7378
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hb77ccc131f8f9006E(i64 %4, i16 %recursive_index) #8, !dbg !7378
  store i64 %5, ptr %1, align 8, !dbg !7378
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7378
  %6 = load i64, ptr %_4, align 8, !dbg !7378
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h671faa1cdbb22442E"(i64 %6) #8, !dbg !7378
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h961be1497e2dfbfeE(i64 %_3) #8, !dbg !7378
  ret ptr %7, !dbg !7379
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hdb28bc9cc3316e77E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7380 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7384, metadata !DIExpression()), !dbg !7386
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7385, metadata !DIExpression()), !dbg !7387
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7388
  %4 = load i64, ptr %2, align 8, !dbg !7388
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h52f405d20442ab0eE(i64 %4, i16 %recursive_index) #8, !dbg !7388
  store i64 %5, ptr %1, align 8, !dbg !7388
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7388
  %6 = load i64, ptr %_4, align 8, !dbg !7388
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h671faa1cdbb22442E"(i64 %6) #8, !dbg !7388
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h961be1497e2dfbfeE(i64 %_3) #8, !dbg !7388
  ret ptr %7, !dbg !7389
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h52f405d20442ab0eE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7390 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %4, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %4, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7394, metadata !DIExpression()), !dbg !7396
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7395, metadata !DIExpression()), !dbg !7397
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7398
  %5 = load i64, ptr %2, align 8, !dbg !7398
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb152c70cb8ad587dE"(i64 %5) #8, !dbg !7398
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %6 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h7f9f7648ad564610E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_3) #8, !dbg !7399
  store i64 %6, ptr %1, align 8, !dbg !7399
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %1, i64 8, i1 false), !dbg !7399
  %7 = load i64, ptr %3, align 8, !dbg !7400
  ret i64 %7, !dbg !7400
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hb77ccc131f8f9006E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7401 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %4, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %4, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7405, metadata !DIExpression()), !dbg !7407
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7406, metadata !DIExpression()), !dbg !7408
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7409
  %5 = load i64, ptr %2, align 8, !dbg !7409
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17he9958f65aa0b7833E"(i64 %5) #8, !dbg !7409
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %6 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h7f9f7648ad564610E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_3) #8, !dbg !7410
  store i64 %6, ptr %1, align 8, !dbg !7410
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %1, i64 8, i1 false), !dbg !7410
  %7 = load i64, ptr %3, align 8, !dbg !7411
  ret i64 %7, !dbg !7411
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hdc169c59b09d6969E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7412 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %4, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %4, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7416, metadata !DIExpression()), !dbg !7418
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7417, metadata !DIExpression()), !dbg !7419
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7420
  %5 = load i64, ptr %2, align 8, !dbg !7420
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h7eb1887166ff8f52E"(i64 %5) #8, !dbg !7420
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %6 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h7f9f7648ad564610E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_3) #8, !dbg !7421
  store i64 %6, ptr %1, align 8, !dbg !7421
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %1, i64 8, i1 false), !dbg !7421
  %7 = load i64, ptr %3, align 8, !dbg !7422
  ret i64 %7, !dbg !7422
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h0e720976aaf68fbcE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7423 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7425, metadata !DIExpression()), !dbg !7427
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7426, metadata !DIExpression()), !dbg !7428
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7429
  %4 = load i64, ptr %2, align 8, !dbg !7429
; call x86_64::structures::paging::mapper::recursive_page_table::p2_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h05ef4dc10d0182baE(i64 %4, i16 %recursive_index) #8, !dbg !7429
  store i64 %5, ptr %1, align 8, !dbg !7429
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7429
  %6 = load i64, ptr %_4, align 8, !dbg !7429
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h671faa1cdbb22442E"(i64 %6) #8, !dbg !7429
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h961be1497e2dfbfeE(i64 %_3) #8, !dbg !7429
  ret ptr %7, !dbg !7430
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h7188bc0b3e6369fbE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7431 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7433, metadata !DIExpression()), !dbg !7435
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7434, metadata !DIExpression()), !dbg !7436
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7437
  %4 = load i64, ptr %2, align 8, !dbg !7437
; call x86_64::structures::paging::mapper::recursive_page_table::p2_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h9b1e5c2ed559da2bE(i64 %4, i16 %recursive_index) #8, !dbg !7437
  store i64 %5, ptr %1, align 8, !dbg !7437
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7437
  %6 = load i64, ptr %_4, align 8, !dbg !7437
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h671faa1cdbb22442E"(i64 %6) #8, !dbg !7437
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h961be1497e2dfbfeE(i64 %_3) #8, !dbg !7437
  ret ptr %7, !dbg !7438
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h05ef4dc10d0182baE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7439 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7441, metadata !DIExpression()), !dbg !7443
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7442, metadata !DIExpression()), !dbg !7444
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7445
  %6 = load i64, ptr %3, align 8, !dbg !7445
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h7eb1887166ff8f52E"(i64 %6) #8, !dbg !7445
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7446
  %7 = load i64, ptr %2, align 8, !dbg !7446
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_4 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h7432e7c4a8fe1b9fE"(i64 %7) #8, !dbg !7446
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %8 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h7f9f7648ad564610E(i16 %recursive_index, i16 %recursive_index, i16 %_3, i16 %_4) #8, !dbg !7447
  store i64 %8, ptr %1, align 8, !dbg !7447
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %1, i64 8, i1 false), !dbg !7447
  %9 = load i64, ptr %4, align 8, !dbg !7448
  ret i64 %9, !dbg !7448
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h9b1e5c2ed559da2bE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7449 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7451, metadata !DIExpression()), !dbg !7453
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7452, metadata !DIExpression()), !dbg !7454
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7455
  %6 = load i64, ptr %3, align 8, !dbg !7455
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb152c70cb8ad587dE"(i64 %6) #8, !dbg !7455
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7456
  %7 = load i64, ptr %2, align 8, !dbg !7456
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_4 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h6b98629b41286843E"(i64 %7) #8, !dbg !7456
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %8 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h7f9f7648ad564610E(i16 %recursive_index, i16 %recursive_index, i16 %_3, i16 %_4) #8, !dbg !7457
  store i64 %8, ptr %1, align 8, !dbg !7457
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %1, i64 8, i1 false), !dbg !7457
  %9 = load i64, ptr %4, align 8, !dbg !7458
  ret i64 %9, !dbg !7458
}

; x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
; Function Attrs: inlinehint noredzone nounwind
define internal ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h69fada5f4322aa24E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7459 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7461, metadata !DIExpression()), !dbg !7463
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7462, metadata !DIExpression()), !dbg !7464
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7465
  %4 = load i64, ptr %2, align 8, !dbg !7465
; call x86_64::structures::paging::mapper::recursive_page_table::p1_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17h617b7bae6b97f1c7E(i64 %4, i16 %recursive_index) #8, !dbg !7465
  store i64 %5, ptr %1, align 8, !dbg !7465
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7465
  %6 = load i64, ptr %_4, align 8, !dbg !7465
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h671faa1cdbb22442E"(i64 %6) #8, !dbg !7465
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h961be1497e2dfbfeE(i64 %_3) #8, !dbg !7465
  ret ptr %7, !dbg !7466
}

; x86_64::structures::paging::mapper::recursive_page_table::p1_page
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17h617b7bae6b97f1c7E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7467 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %5 = alloca %"structures::paging::page::Page", align 8
  %6 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %6, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %6, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7469, metadata !DIExpression()), !dbg !7471
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7470, metadata !DIExpression()), !dbg !7472
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !7473
  %7 = load i64, ptr %4, align 8, !dbg !7473
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h7eb1887166ff8f52E"(i64 %7) #8, !dbg !7473
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7474
  %8 = load i64, ptr %3, align 8, !dbg !7474
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_4 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h7432e7c4a8fe1b9fE"(i64 %8) #8, !dbg !7474
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7475
  %9 = load i64, ptr %2, align 8, !dbg !7475
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_5 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h91c066dfff55d3d2E"(i64 %9) #8, !dbg !7475
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %10 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h7f9f7648ad564610E(i16 %recursive_index, i16 %_3, i16 %_4, i16 %_5) #8, !dbg !7476
  store i64 %10, ptr %1, align 8, !dbg !7476
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %1, i64 8, i1 false), !dbg !7476
  %11 = load i64, ptr %5, align 8, !dbg !7477
  ret i64 %11, !dbg !7477
}

; x86_64::structures::paging::mapper::MappedFrame::start_address
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper11MappedFrame13start_address17h31d2b3058b1a48eaE(ptr align 8 %self) unnamed_addr #1 !dbg !7478 {
start:
  %frame.dbg.spill4 = alloca ptr, align 8
  %frame.dbg.spill2 = alloca ptr, align 8
  %frame.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7483, metadata !DIExpression()), !dbg !7490
  %_2 = load i64, ptr %self, align 8, !dbg !7491, !range !929, !noundef !25
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !7492

bb2:                                              ; preds = %start
  unreachable, !dbg !7491

bb3:                                              ; preds = %start
  %frame3 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size4KiB", ptr %self, i32 0, i32 1, !dbg !7493
  store ptr %frame3, ptr %frame.dbg.spill4, align 8, !dbg !7493
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill4, metadata !7484, metadata !DIExpression()), !dbg !7494
  %1 = load i64, ptr %frame3, align 8, !dbg !7495, !noundef !25
  store i64 %1, ptr %0, align 8, !dbg !7495
  br label %bb5, !dbg !7496

bb4:                                              ; preds = %start
  %frame1 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size2MiB", ptr %self, i32 0, i32 1, !dbg !7497
  store ptr %frame1, ptr %frame.dbg.spill2, align 8, !dbg !7497
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill2, metadata !7486, metadata !DIExpression()), !dbg !7498
  %2 = load i64, ptr %frame1, align 8, !dbg !7499, !noundef !25
  store i64 %2, ptr %0, align 8, !dbg !7499
  br label %bb5, !dbg !7500

bb1:                                              ; preds = %start
  %frame = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size1GiB", ptr %self, i32 0, i32 1, !dbg !7501
  store ptr %frame, ptr %frame.dbg.spill, align 8, !dbg !7501
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill, metadata !7488, metadata !DIExpression()), !dbg !7502
  %3 = load i64, ptr %frame, align 8, !dbg !7503, !noundef !25
  store i64 %3, ptr %0, align 8, !dbg !7503
  br label %bb5, !dbg !7504

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %4 = load i64, ptr %0, align 8, !dbg !7505, !noundef !25
  ret i64 %4, !dbg !7505
}

; x86_64::structures::paging::mapper::MappedFrame::size
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper11MappedFrame4size17hfad8d186bc8da7c4E(ptr align 8 %self) unnamed_addr #1 !dbg !7506 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7510, metadata !DIExpression()), !dbg !7511
  %_2 = load i64, ptr %self, align 8, !dbg !7512, !range !929, !noundef !25
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !7513

bb2:                                              ; preds = %start
  unreachable, !dbg !7512

bb3:                                              ; preds = %start
  store i64 4096, ptr %0, align 8, !dbg !7514
  br label %bb5, !dbg !7514

bb4:                                              ; preds = %start
  store i64 2097152, ptr %0, align 8, !dbg !7515
  br label %bb5, !dbg !7515

bb1:                                              ; preds = %start
  store i64 1073741824, ptr %0, align 8, !dbg !7516
  br label %bb5, !dbg !7516

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %1 = load i64, ptr %0, align 8, !dbg !7517, !noundef !25
  ret i64 %1, !dbg !7517
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h5b8364dd4c9d90b0E"(i64 %0) unnamed_addr #0 !dbg !7518 {
start:
  %1 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7522, metadata !DIExpression()), !dbg !7523
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7524
  %3 = load i64, ptr %1, align 8, !dbg !7525
  ret i64 %3, !dbg !7525
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17hc257bc49b59ba341E"(i64 %0) unnamed_addr #0 !dbg !7526 {
start:
  %1 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7530, metadata !DIExpression()), !dbg !7531
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7532
  %3 = load i64, ptr %1, align 8, !dbg !7533
  ret i64 %3, !dbg !7533
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17hef232dc54bb2a5a6E"(i64 %0) unnamed_addr #0 !dbg !7534 {
start:
  %1 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7538, metadata !DIExpression()), !dbg !7539
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7540
  %3 = load i64, ptr %1, align 8, !dbg !7541
  ret i64 %3, !dbg !7541
}

; x86_64::structures::paging::mapper::MapperFlushAll::new
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h5ce52014dfe868d6E() unnamed_addr #0 !dbg !7542 {
start:
  ret void, !dbg !7543
}

; x86_64::structures::paging::page::Page<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17h0c2ccf91b47f7ddeE"(i64 %address) unnamed_addr #0 !dbg !7544 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::page::Page", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !7549, metadata !DIExpression()), !dbg !7550
; call x86_64::addr::VirtAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr10align_down17h660377a54b3bdf59E(i64 %address, i64 4096) #8, !dbg !7551
  store i64 %_2, ptr %0, align 8, !dbg !7552
  %1 = load i64, ptr %0, align 8, !dbg !7553
  ret i64 %1, !dbg !7553
}

; x86_64::structures::paging::page::Page::from_page_table_indices
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h7f9f7648ad564610E(i16 %p4_index, i16 %p3_index, i16 %p2_index, i16 %p1_index) unnamed_addr #0 !dbg !7554 {
start:
  %0 = alloca i64, align 8
  %p1_index.dbg.spill = alloca i16, align 2
  %p2_index.dbg.spill = alloca i16, align 2
  %p3_index.dbg.spill = alloca i16, align 2
  %p4_index.dbg.spill = alloca i16, align 2
  %_20 = alloca { i64, i64 }, align 8
  %_16 = alloca { i64, i64 }, align 8
  %_12 = alloca { i64, i64 }, align 8
  %_8 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  store i16 %p4_index, ptr %p4_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p4_index.dbg.spill, metadata !7558, metadata !DIExpression()), !dbg !7564
  store i16 %p3_index, ptr %p3_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p3_index.dbg.spill, metadata !7559, metadata !DIExpression()), !dbg !7565
  store i16 %p2_index, ptr %p2_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p2_index.dbg.spill, metadata !7560, metadata !DIExpression()), !dbg !7566
  store i16 %p1_index, ptr %p1_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p1_index.dbg.spill, metadata !7561, metadata !DIExpression()), !dbg !7567
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !7562, metadata !DIExpression()), !dbg !7568
  store i64 0, ptr %addr, align 8, !dbg !7569
  store i64 39, ptr %_8, align 8, !dbg !7570
  %2 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !7570
  store i64 48, ptr %2, align 8, !dbg !7570
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_9 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h55fa9da61478542aE"(i16 %p4_index) #8, !dbg !7571
  %3 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !7572
  %4 = load i64, ptr %3, align 8, !dbg !7572, !noundef !25
  %5 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !7572
  %6 = load i64, ptr %5, align 8, !dbg !7572, !noundef !25
; call <u64 as bit_field::BitField>::set_bits
  %_6 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he37129cf6158cf36E"(ptr align 8 %addr, i64 %4, i64 %6, i64 %_9, ptr align 8 @alloc_3f1ced20105279b0944b88ea453f96e4) #8, !dbg !7572
  store i64 30, ptr %_12, align 8, !dbg !7573
  %7 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 1, !dbg !7573
  store i64 39, ptr %7, align 8, !dbg !7573
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_13 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h55fa9da61478542aE"(i16 %p3_index) #8, !dbg !7574
  %8 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 0, !dbg !7575
  %9 = load i64, ptr %8, align 8, !dbg !7575, !noundef !25
  %10 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 1, !dbg !7575
  %11 = load i64, ptr %10, align 8, !dbg !7575, !noundef !25
; call <u64 as bit_field::BitField>::set_bits
  %_10 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he37129cf6158cf36E"(ptr align 8 %addr, i64 %9, i64 %11, i64 %_13, ptr align 8 @alloc_2c5fa592d8c2f3d8c0fe48a5960d9024) #8, !dbg !7575
  store i64 21, ptr %_16, align 8, !dbg !7576
  %12 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 1, !dbg !7576
  store i64 30, ptr %12, align 8, !dbg !7576
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_17 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h55fa9da61478542aE"(i16 %p2_index) #8, !dbg !7577
  %13 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 0, !dbg !7578
  %14 = load i64, ptr %13, align 8, !dbg !7578, !noundef !25
  %15 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 1, !dbg !7578
  %16 = load i64, ptr %15, align 8, !dbg !7578, !noundef !25
; call <u64 as bit_field::BitField>::set_bits
  %_14 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he37129cf6158cf36E"(ptr align 8 %addr, i64 %14, i64 %16, i64 %_17, ptr align 8 @alloc_618bb7f48ca2d47fa464a6a9648471c2) #8, !dbg !7578
  store i64 12, ptr %_20, align 8, !dbg !7579
  %17 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !7579
  store i64 21, ptr %17, align 8, !dbg !7579
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_21 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h55fa9da61478542aE"(i16 %p1_index) #8, !dbg !7580
  %18 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !7581
  %19 = load i64, ptr %18, align 8, !dbg !7581, !noundef !25
  %20 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !7581
  %21 = load i64, ptr %20, align 8, !dbg !7581, !noundef !25
; call <u64 as bit_field::BitField>::set_bits
  %_18 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he37129cf6158cf36E"(ptr align 8 %addr, i64 %19, i64 %21, i64 %_21, ptr align 8 @alloc_82236e13cbc0c2f0f1ad91a6e86dd447) #8, !dbg !7581
  %_23 = load i64, ptr %addr, align 8, !dbg !7582, !noundef !25
; call x86_64::addr::VirtAddr::new
  %_22 = call i64 @_ZN6x86_644addr8VirtAddr3new17hf95e7f20dbb5cebeE(i64 %_23) #8, !dbg !7583
; call x86_64::structures::paging::page::Page<S>::containing_address
  %22 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17h0c2ccf91b47f7ddeE"(i64 %_22) #8, !dbg !7584
  store i64 %22, ptr %0, align 8, !dbg !7584
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %0, i64 8, i1 false), !dbg !7584
  %23 = load i64, ptr %1, align 8, !dbg !7585
  ret i64 %23, !dbg !7585
}

; x86_64::structures::paging::page::Page::p1_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17h6b34a9d8ed0a03c0E(i64 %0) unnamed_addr #0 !dbg !7586 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7590, metadata !DIExpression()), !dbg !7591
  %_2 = load i64, ptr %self, align 8, !dbg !7592, !noundef !25
; call x86_64::addr::VirtAddr::p1_index
  %2 = call i16 @_ZN6x86_644addr8VirtAddr8p1_index17h7a73c41c4a7c204eE(i64 %_2) #8, !dbg !7592
  ret i16 %2, !dbg !7593
}

; <x86_64::structures::paging::page::AddressNotAligned as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Display$GT$3fmt17h1fe97f1b5e7a2624E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7594 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7600, metadata !DIExpression()), !dbg !7602
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7601, metadata !DIExpression()), !dbg !7603
; call core::fmt::Arguments::new_const
  call void @_ZN4core3fmt9Arguments9new_const17h708fe4ccf54ef1d3E(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc_9adaaeda530e60a914b4b1a812b64ee9, i64 1) #8, !dbg !7604
; call core::fmt::Formatter::write_fmt
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hb146cbeb39ba29efE(ptr align 8 %f, ptr %_3) #8, !dbg !7604
  ret i1 %0, !dbg !7605
}

; x86_64::structures::paging::page_table::PageTableEntry::is_unused
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E(ptr align 8 %self) unnamed_addr #0 !dbg !7606 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7611, metadata !DIExpression()), !dbg !7612
  %_2 = load i64, ptr %self, align 8, !dbg !7613, !noundef !25
  %0 = icmp eq i64 %_2, 0, !dbg !7613
  ret i1 %0, !dbg !7614
}

; x86_64::structures::paging::page_table::PageTableEntry::set_unused
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h96f797d2aad223dcE(ptr align 8 %self) unnamed_addr #0 !dbg !7615 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7619, metadata !DIExpression()), !dbg !7620
  store i64 0, ptr %self, align 8, !dbg !7621
  ret void, !dbg !7622
}

; x86_64::structures::paging::page_table::PageTableEntry::flags
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7fed306ee1da9ff2E(ptr align 8 %self) unnamed_addr #0 !dbg !7623 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7627, metadata !DIExpression()), !dbg !7628
  %_2 = load i64, ptr %self, align 8, !dbg !7629, !noundef !25
; call x86_64::structures::paging::page_table::PageTableFlags::from_bits_truncate
  %0 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17ha970d045845270b4E(i64 %_2) #8, !dbg !7630
  ret i64 %0, !dbg !7631
}

; x86_64::structures::paging::page_table::PageTableEntry::addr
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hce667d955ab36f97E(ptr align 8 %self) unnamed_addr #0 !dbg !7632 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7636, metadata !DIExpression()), !dbg !7637
  %_3 = load i64, ptr %self, align 8, !dbg !7638, !noundef !25
  %_2 = and i64 %_3, 4503599627366400, !dbg !7638
; call x86_64::addr::PhysAddr::new
  %0 = call i64 @_ZN6x86_644addr8PhysAddr3new17h03dfb7e54a8584e4E(i64 %_2) #8, !dbg !7639
  ret i64 %0, !dbg !7640
}

; x86_64::structures::paging::page_table::PageTableEntry::frame
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h737cb39f887b76b6E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %0, ptr align 8 %self) unnamed_addr #0 !dbg !7641 {
start:
  %1 = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_11 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca i8, align 1
  %_9 = alloca i64, align 8
  %_6 = alloca i8, align 1
  %_5 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7645, metadata !DIExpression()), !dbg !7646
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %2 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7fed306ee1da9ff2E(ptr align 8 %self) #8, !dbg !7647
  store i64 %2, ptr %_5, align 8, !dbg !7647
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_3 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17hb4881fd27eca1eb4E(ptr align 8 %_5, i64 1) #8, !dbg !7647
  %_2 = xor i1 %_3, true, !dbg !7648
  br i1 %_2, label %bb3, label %bb4, !dbg !7648

bb4:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7fed306ee1da9ff2E(ptr align 8 %self) #8, !dbg !7649
  store i64 %3, ptr %_9, align 8, !dbg !7649
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_7 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17hb4881fd27eca1eb4E(ptr align 8 %_9, i64 128) #8, !dbg !7649
  br i1 %_7, label %bb7, label %bb8, !dbg !7649

bb3:                                              ; preds = %start
  store i8 0, ptr %_6, align 1, !dbg !7650
  %4 = load i8, ptr %_6, align 1, !dbg !7651, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !7651
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %0, i32 0, i32 1, !dbg !7651
  %7 = zext i1 %5 to i8, !dbg !7651
  store i8 %7, ptr %6, align 1, !dbg !7651
  store i8 1, ptr %0, align 8, !dbg !7651
  br label %bb11, !dbg !7652

bb11:                                             ; preds = %bb8, %bb7, %bb3
  ret void, !dbg !7653

bb8:                                              ; preds = %bb4
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_12 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hce667d955ab36f97E(ptr align 8 %self) #8, !dbg !7654
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %8 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h833b151af3f81878E"(i64 %_12) #8, !dbg !7655
  store i64 %8, ptr %1, align 8, !dbg !7655
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_11, ptr align 8 %1, i64 8, i1 false), !dbg !7655
  %9 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %0, i32 0, i32 1, !dbg !7656
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %_11, i64 8, i1 false), !dbg !7656
  store i8 0, ptr %0, align 8, !dbg !7656
  br label %bb11, !dbg !7657

bb7:                                              ; preds = %bb4
  store i8 1, ptr %_10, align 1, !dbg !7658
  %10 = load i8, ptr %_10, align 1, !dbg !7659, !range !1562, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !7659
  %12 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %0, i32 0, i32 1, !dbg !7659
  %13 = zext i1 %11 to i8, !dbg !7659
  store i8 %13, ptr %12, align 1, !dbg !7659
  store i8 1, ptr %0, align 8, !dbg !7659
  br label %bb11, !dbg !7657
}

; x86_64::structures::paging::page_table::PageTableEntry::set_flags
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hf8070906c14b0778E(ptr align 8 %self, i64 %0) unnamed_addr #0 !dbg !7660 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %flags = alloca i64, align 8
  store i64 %0, ptr %flags, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7664, metadata !DIExpression()), !dbg !7666
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !7665, metadata !DIExpression()), !dbg !7667
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_4 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hce667d955ab36f97E(ptr align 8 %self) #8, !dbg !7668
; call x86_64::addr::PhysAddr::as_u64
  %_3 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h965a3dbff956bfa8E(i64 %_4) #8, !dbg !7668
; call x86_64::structures::paging::page_table::PageTableFlags::bits
  %_6 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17h08916bee8023530eE(ptr align 8 %flags) #8, !dbg !7669
  %1 = or i64 %_3, %_6, !dbg !7670
  store i64 %1, ptr %self, align 8, !dbg !7670
  ret void, !dbg !7671
}

; <x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableEntry$u20$as$u20$core..fmt..Debug$GT$3fmt17hcfce431613780cc4E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7672 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_16 = alloca i64, align 8
  %_10 = alloca i64, align 8
  %f1 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7677, metadata !DIExpression()), !dbg !7681
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7678, metadata !DIExpression()), !dbg !7682
  call void @llvm.dbg.declare(metadata ptr %f1, metadata !7679, metadata !DIExpression()), !dbg !7683
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hab9fc504319eeca9E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %f1, ptr align 8 %f, ptr align 1 @alloc_e637f9181b11d437b46a3b229f90ff2d, i64 14) #8, !dbg !7684
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %0 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hce667d955ab36f97E(ptr align 8 %self) #8, !dbg !7685
  store i64 %0, ptr %_10, align 8, !dbg !7685
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %f1, ptr align 1 @alloc_54a7bb754f73cc19a80f411dbaeede2b, i64 4, ptr align 1 %_10, ptr align 8 @vtable.j) #8, !dbg !7686
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %1 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7fed306ee1da9ff2E(ptr align 8 %self) #8, !dbg !7687
  store i64 %1, ptr %_16, align 8, !dbg !7687
; call core::fmt::builders::DebugStruct::field
  %_11 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8 %f1, ptr align 1 @alloc_33b38ed17f811d2d9c0ae72269382e55, i64 5, ptr align 1 %_16, ptr align 8 @vtable.k) #8, !dbg !7688
; call core::fmt::builders::DebugStruct::finish
  %2 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h0f9665b9deab506cE(ptr align 8 %f1) #8, !dbg !7689
  ret i1 %2, !dbg !7690
}

; x86_64::structures::paging::page_table::PageTable::new
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table9PageTable3new17h612fed51ab60462aE(ptr sret(%"structures::paging::page_table::PageTable") %0) unnamed_addr #0 !dbg !7691 {
start:
  %_1 = alloca [512 x i64], align 8
  %1 = getelementptr inbounds [512 x i64], ptr %_1, i64 0, i64 0, !dbg !7694
  call void @llvm.memset.p0.i64(ptr align 8 %1, i8 0, i64 4096, i1 false), !dbg !7694
  call void @llvm.memcpy.p0.p0.i64(ptr align 4096 %0, ptr align 8 %_1, i64 4096, i1 false), !dbg !7695
  ret void, !dbg !7696
}

; <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
; Function Attrs: inlinehint noredzone nounwind
define internal align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE"(ptr align 4096 %self, i16 %index, ptr align 8 %0) unnamed_addr #0 !dbg !7697 {
start:
  %index.dbg.spill = alloca i16, align 2
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7702, metadata !DIExpression()), !dbg !7704
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7703, metadata !DIExpression()), !dbg !7705
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
  %_3 = call i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h927f07f37dc5d608E"(i16 %index) #8, !dbg !7706
  %_5 = icmp ult i64 %_3, 512, !dbg !7707
  %1 = call i1 @llvm.expect.i1(i1 %_5, i1 true), !dbg !7707
  br i1 %1, label %bb2, label %panic, !dbg !7707

bb2:                                              ; preds = %start
  %2 = getelementptr inbounds [512 x i64], ptr %self, i64 0, i64 %_3, !dbg !7708
  ret ptr %2, !dbg !7709

panic:                                            ; preds = %start
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17hba7ddab648238e64E(i64 %_3, i64 512, ptr align 8 %0) #9, !dbg !7707
  unreachable, !dbg !7707
}

; <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
; Function Attrs: inlinehint noredzone nounwind
define internal align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h2336da10aeb09c17E"(ptr align 4096 %self, i16 %index, ptr align 8 %0) unnamed_addr #0 !dbg !7710 {
start:
  %index.dbg.spill = alloca i16, align 2
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7715, metadata !DIExpression()), !dbg !7717
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7716, metadata !DIExpression()), !dbg !7718
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
  %_3 = call i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h927f07f37dc5d608E"(i16 %index) #8, !dbg !7719
  %_5 = icmp ult i64 %_3, 512, !dbg !7720
  %1 = call i1 @llvm.expect.i1(i1 %_5, i1 true), !dbg !7720
  br i1 %1, label %bb2, label %panic, !dbg !7720

bb2:                                              ; preds = %start
  %2 = getelementptr inbounds [512 x i64], ptr %self, i64 0, i64 %_3, !dbg !7721
  ret ptr %2, !dbg !7722

panic:                                            ; preds = %start
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17hba7ddab648238e64E(i64 %_3, i64 512, ptr align 8 %0) #9, !dbg !7720
  unreachable, !dbg !7720
}

; <x86_64::structures::paging::page_table::PageTable as core::default::Default>::default
; Function Attrs: noredzone nounwind
define void @"_ZN92_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..default..Default$GT$7default17h25f167d595b04fc4E"(ptr sret(%"structures::paging::page_table::PageTable") %0) unnamed_addr #1 !dbg !7723 {
start:
; call x86_64::structures::paging::page_table::PageTable::new
  call void @_ZN6x86_6410structures6paging10page_table9PageTable3new17h612fed51ab60462aE(ptr sret(%"structures::paging::page_table::PageTable") %0) #8, !dbg !7725
  ret void, !dbg !7726
}

; <x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN86_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h263df1599812acafE"(ptr align 4096 %self, ptr align 8 %f) unnamed_addr #0 !dbg !7727 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7732, metadata !DIExpression()), !dbg !7734
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7733, metadata !DIExpression()), !dbg !7735
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h19f8111608bd3d6eE"(ptr align 8 %self, ptr align 8 @alloc_323efa96658456ae93519ffa98d2fb0f) #8, !dbg !7736
  %_4.0 = extractvalue { ptr, i64 } %0, 0, !dbg !7736
  %_4.1 = extractvalue { ptr, i64 } %0, 1, !dbg !7736
; call <[T] as core::fmt::Debug>::fmt
  %1 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h0a8ed5434d14b8c4E"(ptr align 8 %_4.0, i64 %_4.1, ptr align 8 %f) #8, !dbg !7736
  ret i1 %1, !dbg !7737
}

; x86_64::structures::paging::page_table::PageTableIndex::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h5b8798828b3f03fbE(i16 %index) unnamed_addr #0 !dbg !7738 {
start:
  %index.dbg.spill = alloca i16, align 2
  %0 = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7742, metadata !DIExpression()), !dbg !7743
  %_2 = urem i16 %index, 512, !dbg !7744
  store i16 %_2, ptr %0, align 2, !dbg !7745
  %1 = load i16, ptr %0, align 2, !dbg !7746, !noundef !25
  ret i16 %1, !dbg !7746
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h55fa9da61478542aE"(i16 %index) unnamed_addr #0 !dbg !7747 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %index.dbg.spill = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7752, metadata !DIExpression()), !dbg !7753
  store i16 %index, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !4990, metadata !DIExpression()), !dbg !7754
  %0 = zext i16 %index to i64, !dbg !7756
  ret i64 %0, !dbg !7757
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h927f07f37dc5d608E"(i16 %index) unnamed_addr #0 !dbg !7758 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %index.dbg.spill = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7763, metadata !DIExpression()), !dbg !7764
  store i16 %index, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !7765, metadata !DIExpression()), !dbg !7771
  %0 = zext i16 %index to i64, !dbg !7773
  ret i64 %0, !dbg !7774
}

; x86_64::structures::paging::page_table::PageOffset::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17h28571c4c4e4800f5E(i16 %offset) unnamed_addr #0 !dbg !7775 {
start:
  %offset.dbg.spill = alloca i16, align 2
  %0 = alloca i16, align 2
  store i16 %offset, ptr %offset.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !7779, metadata !DIExpression()), !dbg !7780
  %_2 = urem i16 %offset, 4096, !dbg !7781
  store i16 %_2, ptr %0, align 2, !dbg !7782
  %1 = load i16, ptr %0, align 2, !dbg !7783, !noundef !25
  ret i16 %1, !dbg !7783
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageOffset> for u64>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17h2d69ea1935139bfaE"(i16 %offset) unnamed_addr #0 !dbg !7784 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %offset.dbg.spill = alloca i16, align 2
  store i16 %offset, ptr %offset.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !7789, metadata !DIExpression()), !dbg !7790
  store i16 %offset, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !4990, metadata !DIExpression()), !dbg !7791
  %0 = zext i16 %offset to i64, !dbg !7793
  ret i64 %0, !dbg !7794
}

; x86_64::structures::paging::page_table::PageTableLevel::next_lower_level
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_6410structures6paging10page_table14PageTableLevel16next_lower_level17hc33fe216d48082e8E(i8 %0) unnamed_addr #1 !dbg !7795 {
start:
  %_5 = alloca i8, align 1
  %_4 = alloca i8, align 1
  %_3 = alloca i8, align 1
  %1 = alloca i8, align 1
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7812, metadata !DIExpression()), !dbg !7813
  %2 = load i8, ptr %self, align 1, !dbg !7814, !range !7815, !noundef !25
  %_2 = zext i8 %2 to i64, !dbg !7814
  switch i64 %_2, label %bb2 [
    i64 1, label %bb1
    i64 2, label %bb5
    i64 3, label %bb4
    i64 4, label %bb3
  ], !dbg !7816

bb2:                                              ; preds = %start
  unreachable, !dbg !7814

bb1:                                              ; preds = %start
  store i8 0, ptr %1, align 1, !dbg !7817
  br label %bb6, !dbg !7817

bb5:                                              ; preds = %start
  store i8 1, ptr %_5, align 1, !dbg !7818
  %3 = load i8, ptr %_5, align 1, !dbg !7819, !range !7815, !noundef !25
  store i8 %3, ptr %1, align 1, !dbg !7819
  br label %bb6, !dbg !7820

bb4:                                              ; preds = %start
  store i8 2, ptr %_4, align 1, !dbg !7821
  %4 = load i8, ptr %_4, align 1, !dbg !7822, !range !7815, !noundef !25
  store i8 %4, ptr %1, align 1, !dbg !7822
  br label %bb6, !dbg !7823

bb3:                                              ; preds = %start
  store i8 3, ptr %_3, align 1, !dbg !7824
  %5 = load i8, ptr %_3, align 1, !dbg !7825, !range !7815, !noundef !25
  store i8 %5, ptr %1, align 1, !dbg !7825
  br label %bb6, !dbg !7826

bb6:                                              ; preds = %bb1, %bb5, %bb4, %bb3
  %6 = load i8, ptr %1, align 1, !dbg !7827, !range !3109, !noundef !25
  ret i8 %6, !dbg !7827
}

; x86_64::structures::paging::page_table::PageTableLevel::table_address_space_alignment
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging10page_table14PageTableLevel29table_address_space_alignment17h6646ee86d8e489daE(i8 %0) unnamed_addr #1 !dbg !7828 {
start:
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7832, metadata !DIExpression()), !dbg !7833
  %1 = load i8, ptr %self, align 1, !dbg !7834, !range !7815, !noundef !25
  %_5 = zext i8 %1 to i64, !dbg !7834
  %_6 = icmp sge i64 4, %_5, !dbg !7834
  call void @llvm.assume(i1 %_6), !dbg !7834
  %_7 = icmp sle i64 1, %_5, !dbg !7834
  call void @llvm.assume(i1 %_7), !dbg !7834
  %_4 = trunc i64 %_5 to i8, !dbg !7834
  %2 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 %_4, i8 9), !dbg !7834
  %_8.0 = extractvalue { i8, i1 } %2, 0, !dbg !7834
  %_8.1 = extractvalue { i8, i1 } %2, 1, !dbg !7834
  %3 = call i1 @llvm.expect.i1(i1 %_8.1, i1 false), !dbg !7834
  br i1 %3, label %panic, label %bb1, !dbg !7834

bb1:                                              ; preds = %start
  %4 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 %_8.0, i8 12), !dbg !7835
  %_9.0 = extractvalue { i8, i1 } %4, 0, !dbg !7835
  %_9.1 = extractvalue { i8, i1 } %4, 1, !dbg !7835
  %5 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !7835
  br i1 %5, label %panic1, label %bb2, !dbg !7835

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_650203527b15c64a4f753ab85d5e73c4) #9, !dbg !7834
  unreachable, !dbg !7834

bb2:                                              ; preds = %bb1
  %_10 = icmp ult i8 %_9.0, 64, !dbg !7836
  %6 = call i1 @llvm.expect.i1(i1 %_10, i1 true), !dbg !7836
  br i1 %6, label %bb3, label %panic2, !dbg !7836

panic1:                                           ; preds = %bb1
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_cf562a9d5b72243d076045b937719af5) #9, !dbg !7835
  unreachable, !dbg !7835

bb3:                                              ; preds = %bb2
  %7 = zext i8 %_9.0 to i64, !dbg !7836
  %8 = and i64 %7, 63, !dbg !7836
  %9 = shl i64 1, %8, !dbg !7836
  ret i64 %9, !dbg !7837

panic2:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_62dee01d13712bc34b376dfcbf090a7a) #9, !dbg !7836
  unreachable, !dbg !7836
}

; x86_64::structures::paging::page_table::PageTableLevel::entry_address_space_alignment
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging10page_table14PageTableLevel29entry_address_space_alignment17h19a4ff0b67c4af0aE(i8 %0) unnamed_addr #1 !dbg !7838 {
start:
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7840, metadata !DIExpression()), !dbg !7841
  %1 = load i8, ptr %self, align 1, !dbg !7842, !range !7815, !noundef !25
  %_6 = zext i8 %1 to i64, !dbg !7842
  %_7 = icmp sge i64 4, %_6, !dbg !7842
  call void @llvm.assume(i1 %_7), !dbg !7842
  %_8 = icmp sle i64 1, %_6, !dbg !7842
  call void @llvm.assume(i1 %_8), !dbg !7842
  %_5 = trunc i64 %_6 to i8, !dbg !7842
  %_9.0 = sub i8 %_5, 1, !dbg !7843
  %_9.1 = icmp ult i8 %_5, 1, !dbg !7843
  %2 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !7843
  br i1 %2, label %panic, label %bb1, !dbg !7843

bb1:                                              ; preds = %start
  %3 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 %_9.0, i8 9), !dbg !7844
  %_10.0 = extractvalue { i8, i1 } %3, 0, !dbg !7844
  %_10.1 = extractvalue { i8, i1 } %3, 1, !dbg !7844
  %4 = call i1 @llvm.expect.i1(i1 %_10.1, i1 false), !dbg !7844
  br i1 %4, label %panic1, label %bb2, !dbg !7844

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc_d4b0545f0e3b7f4d725224c8d0ecd2f4) #9, !dbg !7843
  unreachable, !dbg !7843

bb2:                                              ; preds = %bb1
  %5 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 %_10.0, i8 12), !dbg !7845
  %_11.0 = extractvalue { i8, i1 } %5, 0, !dbg !7845
  %_11.1 = extractvalue { i8, i1 } %5, 1, !dbg !7845
  %6 = call i1 @llvm.expect.i1(i1 %_11.1, i1 false), !dbg !7845
  br i1 %6, label %panic2, label %bb3, !dbg !7845

panic1:                                           ; preds = %bb1
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.a, i64 33, ptr align 8 @alloc_ab4ab28bf2d8b2394bee482a63379ea3) #9, !dbg !7844
  unreachable, !dbg !7844

bb3:                                              ; preds = %bb2
  %_12 = icmp ult i8 %_11.0, 64, !dbg !7846
  %7 = call i1 @llvm.expect.i1(i1 %_12, i1 true), !dbg !7846
  br i1 %7, label %bb4, label %panic3, !dbg !7846

panic2:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc_fa8ce10a02406d536f81a6d1a34f5dae) #9, !dbg !7845
  unreachable, !dbg !7845

bb4:                                              ; preds = %bb3
  %8 = zext i8 %_11.0 to i64, !dbg !7846
  %9 = and i64 %8, 63, !dbg !7846
  %10 = shl i64 1, %9, !dbg !7846
  ret i64 %10, !dbg !7847

panic3:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1 @str.1, i64 35, ptr align 8 @alloc_ea811f8279ca741649d285690a060206) #9, !dbg !7846
  unreachable, !dbg !7846
}

; x86_64::PrivilegeLevel::from_u16
; Function Attrs: inlinehint noredzone nounwind
define internal i8 @_ZN6x86_6414PrivilegeLevel8from_u1617hf980df225d850a7eE(i16 %value) unnamed_addr #0 !dbg !7848 {
start:
  %f.dbg.spill.i = alloca ptr, align 8
  %x.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca { ptr, ptr }, align 8
  %x.dbg.spill.i = alloca ptr, align 8
  %value.dbg.spill = alloca i16, align 2
  %_8 = alloca [1 x { ptr, ptr }], align 8
  %_4 = alloca %"core::fmt::Arguments<'_>", align 8
  %i = alloca i16, align 2
  %1 = alloca i8, align 1
  store i16 %value, ptr %value.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !7852, metadata !DIExpression()), !dbg !7855
  call void @llvm.dbg.declare(metadata ptr %i, metadata !7853, metadata !DIExpression()), !dbg !7856
  switch i16 %value, label %bb1 [
    i16 0, label %bb2
    i16 1, label %bb3
    i16 2, label %bb4
    i16 3, label %bb5
  ], !dbg !7857

bb1:                                              ; preds = %start
  store i16 %value, ptr %i, align 2, !dbg !7858
  store ptr %i, ptr %x.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i, metadata !7859, metadata !DIExpression()), !dbg !7862
  store ptr %i, ptr %x.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill.i1, metadata !5699, metadata !DIExpression()), !dbg !7864
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h7b15d66a3cc3c709E", ptr %f.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill.i, metadata !5705, metadata !DIExpression()), !dbg !7866
  store ptr %i, ptr %0, align 8, !dbg !7867
  %2 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !7867
  store ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h7b15d66a3cc3c709E", ptr %2, align 8, !dbg !7867
  %3 = load ptr, ptr %0, align 8, !dbg !7868, !nonnull !25, !align !4493, !noundef !25
  %4 = getelementptr inbounds { ptr, ptr }, ptr %0, i32 0, i32 1, !dbg !7868
  %5 = load ptr, ptr %4, align 8, !dbg !7868, !nonnull !25, !noundef !25
  %6 = insertvalue { ptr, ptr } poison, ptr %3, 0, !dbg !7868
  %7 = insertvalue { ptr, ptr } %6, ptr %5, 1, !dbg !7868
  %8 = extractvalue { ptr, ptr } %7, 0, !dbg !7869
  %9 = extractvalue { ptr, ptr } %7, 1, !dbg !7869
  %_9.0 = extractvalue { ptr, ptr } %7, 0, !dbg !7870
  %_9.1 = extractvalue { ptr, ptr } %7, 1, !dbg !7870
  %10 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_8, i64 0, i64 0, !dbg !7870
  %11 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 0, !dbg !7870
  store ptr %_9.0, ptr %11, align 8, !dbg !7870
  %12 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 1, !dbg !7870
  store ptr %_9.1, ptr %12, align 8, !dbg !7870
; call core::fmt::Arguments::new_v1
  call void @_ZN4core3fmt9Arguments6new_v117hed4dc3a9bba83716E(ptr sret(%"core::fmt::Arguments<'_>") %_4, ptr align 8 @alloc_a80c07b965f7afb785a543a0ed99a28d, i64 2, ptr align 8 %_8, i64 1) #8, !dbg !7870
; call core::panicking::panic_fmt
  call void @_ZN4core9panicking9panic_fmt17hdd6269d09ded55c6E(ptr %_4, ptr align 8 @alloc_394c49cb3b968ab3294627bd400b6bcd) #9, !dbg !7870
  unreachable, !dbg !7870

bb2:                                              ; preds = %start
  store i8 0, ptr %1, align 1, !dbg !7871
  br label %bb8, !dbg !7871

bb3:                                              ; preds = %start
  store i8 1, ptr %1, align 1, !dbg !7872
  br label %bb8, !dbg !7872

bb4:                                              ; preds = %start
  store i8 2, ptr %1, align 1, !dbg !7873
  br label %bb8, !dbg !7873

bb5:                                              ; preds = %start
  store i8 3, ptr %1, align 1, !dbg !7874
  br label %bb8, !dbg !7874

bb8:                                              ; preds = %bb2, %bb3, %bb4, %bb5
  %13 = load i8, ptr %1, align 1, !dbg !7875, !range !3113, !noundef !25
  ret i8 %13, !dbg !7875
}

; <x86_64::addr::PhysAddr as core::cmp::PartialEq>::eq
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h249cf65e3b883c57E"(ptr align 8 %self, ptr align 8 %other) unnamed_addr #0 !dbg !7876 {
start:
  %other.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7881, metadata !DIExpression()), !dbg !7883
  store ptr %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !7882, metadata !DIExpression()), !dbg !7883
  %_3 = load i64, ptr %self, align 8, !dbg !7884, !noundef !25
  %_4 = load i64, ptr %other, align 8, !dbg !7884, !noundef !25
  %0 = icmp eq i64 %_3, %_4, !dbg !7884
  ret i1 %0, !dbg !7885
}

; <x86_64::instructions::port::ReadOnlyAccess as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..instructions..port..ReadOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h968416c8c54c14ddE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7886 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7897, metadata !DIExpression()), !dbg !7899
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7898, metadata !DIExpression()), !dbg !7899
  store ptr %self, ptr %_6, align 8, !dbg !7900
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h71f3278ec168498fE(ptr align 8 %f, ptr align 1 @alloc_7dbf889c4646f27498b04e74a893bfc9, i64 14, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7899
  ret i1 %0, !dbg !7901
}

; <x86_64::instructions::port::WriteOnlyAccess as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..instructions..port..WriteOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h9de43a7028152229E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7902 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7911, metadata !DIExpression()), !dbg !7913
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7912, metadata !DIExpression()), !dbg !7913
  store ptr %self, ptr %_6, align 8, !dbg !7914
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h71f3278ec168498fE(ptr align 8 %f, ptr align 1 @alloc_80c09ca433ea81d6b3a0264c44de55ca, i64 15, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7913
  ret i1 %0, !dbg !7915
}

; <x86_64::instructions::port::ReadWriteAccess as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..instructions..port..ReadWriteAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h3ea937657b697e62E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7916 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7925, metadata !DIExpression()), !dbg !7927
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7926, metadata !DIExpression()), !dbg !7927
  store ptr %self, ptr %_6, align 8, !dbg !7928
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h71f3278ec168498fE(ptr align 8 %f, ptr align 1 @alloc_b457e14e532e5df6d1dd610fea8f93c5, i64 15, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7927
  ret i1 %0, !dbg !7929
}

; <x86_64::instructions::random::RdRand as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..instructions..random..RdRand$u20$as$u20$core..fmt..Debug$GT$3fmt17h80b6426602b736ccE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7930 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7941, metadata !DIExpression()), !dbg !7943
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7942, metadata !DIExpression()), !dbg !7943
  store ptr %self, ptr %_6, align 8, !dbg !7944
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h71f3278ec168498fE(ptr align 8 %f, ptr align 1 @alloc_8414242f6e692d2a9968f50684dee321, i64 6, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7943
  ret i1 %0, !dbg !7945
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::CS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7get_reg17h987227e305da0b79E"() unnamed_addr #1 !dbg !7946 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7950, metadata !DIExpression()), !dbg !7952
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, cs", "=&r"() #10, !dbg !7953, !srcloc !7954
  store i16 %1, ptr %segment, align 2, !dbg !7953
  %_2 = load i16, ptr %segment, align 2, !dbg !7955, !noundef !25
  store i16 %_2, ptr %0, align 2, !dbg !7956
  %2 = load i16, ptr %0, align 2, !dbg !7957, !noundef !25
  ret i16 %2, !dbg !7957
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::SS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7set_reg17h6c266ff4eb47aba5E"(i16 %sel) unnamed_addr #1 !dbg !7958 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7961, metadata !DIExpression()), !dbg !7962
  call void asm sideeffect inteldialect "mov ss, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7963, !srcloc !7964
  ret void, !dbg !7965
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::SS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7get_reg17h6da97fc6356aa459E"() unnamed_addr #1 !dbg !7966 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7968, metadata !DIExpression()), !dbg !7970
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, ss", "=&r"() #10, !dbg !7971, !srcloc !7954
  store i16 %1, ptr %segment, align 2, !dbg !7971
  %_2 = load i16, ptr %segment, align 2, !dbg !7972, !noundef !25
  store i16 %_2, ptr %0, align 2, !dbg !7973
  %2 = load i16, ptr %0, align 2, !dbg !7974, !noundef !25
  ret i16 %2, !dbg !7974
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::DS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7set_reg17h773c5383cac7a2b3E"(i16 %sel) unnamed_addr #1 !dbg !7975 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7978, metadata !DIExpression()), !dbg !7979
  call void asm sideeffect inteldialect "mov ds, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7980, !srcloc !7964
  ret void, !dbg !7981
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::DS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7get_reg17h84502a19659e5dc7E"() unnamed_addr #1 !dbg !7982 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7984, metadata !DIExpression()), !dbg !7986
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, ds", "=&r"() #10, !dbg !7987, !srcloc !7954
  store i16 %1, ptr %segment, align 2, !dbg !7987
  %_2 = load i16, ptr %segment, align 2, !dbg !7988, !noundef !25
  store i16 %_2, ptr %0, align 2, !dbg !7989
  %2 = load i16, ptr %0, align 2, !dbg !7990, !noundef !25
  ret i16 %2, !dbg !7990
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::ES>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7set_reg17hdbb25f189e6722d4E"(i16 %sel) unnamed_addr #1 !dbg !7991 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7994, metadata !DIExpression()), !dbg !7995
  call void asm sideeffect inteldialect "mov es, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7996, !srcloc !7964
  ret void, !dbg !7997
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::ES>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7get_reg17hbbfdb406ade2ac8dE"() unnamed_addr #1 !dbg !7998 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !8000, metadata !DIExpression()), !dbg !8002
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, es", "=&r"() #10, !dbg !8003, !srcloc !7954
  store i16 %1, ptr %segment, align 2, !dbg !8003
  %_2 = load i16, ptr %segment, align 2, !dbg !8004, !noundef !25
  store i16 %_2, ptr %0, align 2, !dbg !8005
  %2 = load i16, ptr %0, align 2, !dbg !8006, !noundef !25
  ret i16 %2, !dbg !8006
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::FS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7set_reg17hc780a5a57ff68099E"(i16 %sel) unnamed_addr #1 !dbg !8007 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !8010, metadata !DIExpression()), !dbg !8011
  call void asm sideeffect inteldialect "mov fs, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !8012, !srcloc !7964
  ret void, !dbg !8013
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::FS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7get_reg17h38fae7478768f677E"() unnamed_addr #1 !dbg !8014 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !8016, metadata !DIExpression()), !dbg !8018
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, fs", "=&r"() #10, !dbg !8019, !srcloc !7954
  store i16 %1, ptr %segment, align 2, !dbg !8019
  %_2 = load i16, ptr %segment, align 2, !dbg !8020, !noundef !25
  store i16 %_2, ptr %0, align 2, !dbg !8021
  %2 = load i16, ptr %0, align 2, !dbg !8022, !noundef !25
  ret i16 %2, !dbg !8022
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::FS>::read_base
; Function Attrs: noredzone nounwind
define i64 @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$9read_base17h6da2fe31e0731696E"() unnamed_addr #1 !dbg !8023 {
start:
  %val = alloca i64, align 8
  call void @llvm.dbg.declare(metadata ptr %val, metadata !8028, metadata !DIExpression()), !dbg !8030
  %0 = call i64 asm sideeffect inteldialect "rdfsbase ${0:q}", "=&r"() #10, !dbg !8031, !srcloc !8032
  store i64 %0, ptr %val, align 8, !dbg !8031
  %_2 = load i64, ptr %val, align 8, !dbg !8033, !noundef !25
; call x86_64::addr::VirtAddr::new_unsafe
  %1 = call i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17hea0ee1efa6303607E(i64 %_2) #8, !dbg !8034
  ret i64 %1, !dbg !8035
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::FS>::write_base
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$10write_base17h451825d9141a549dE"(i64 %base) unnamed_addr #1 !dbg !8036 {
start:
  %base.dbg.spill = alloca i64, align 8
  store i64 %base, ptr %base.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %base.dbg.spill, metadata !8040, metadata !DIExpression()), !dbg !8041
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417h5248740d4da11f1eE(i64 %base) #8, !dbg !8042
  call void asm sideeffect inteldialect "wrfsbase ${0:q}", "r,~{memory}"(i64 %_2), !dbg !8043, !srcloc !8044
  ret void, !dbg !8045
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::GS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7set_reg17h2b3654a67bff24f4E"(i16 %sel) unnamed_addr #1 !dbg !8046 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !8049, metadata !DIExpression()), !dbg !8050
  call void asm sideeffect inteldialect "mov gs, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !8051, !srcloc !7964
  ret void, !dbg !8052
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::GS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7get_reg17hd6ebb3c4ef6278a9E"() unnamed_addr #1 !dbg !8053 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !8055, metadata !DIExpression()), !dbg !8057
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, gs", "=&r"() #10, !dbg !8058, !srcloc !7954
  store i16 %1, ptr %segment, align 2, !dbg !8058
  %_2 = load i16, ptr %segment, align 2, !dbg !8059, !noundef !25
  store i16 %_2, ptr %0, align 2, !dbg !8060
  %2 = load i16, ptr %0, align 2, !dbg !8061, !noundef !25
  ret i16 %2, !dbg !8061
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::GS>::read_base
; Function Attrs: noredzone nounwind
define i64 @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$9read_base17hc76c13b2df254861E"() unnamed_addr #1 !dbg !8062 {
start:
  %val = alloca i64, align 8
  call void @llvm.dbg.declare(metadata ptr %val, metadata !8065, metadata !DIExpression()), !dbg !8067
  %0 = call i64 asm sideeffect inteldialect "rdgsbase ${0:q}", "=&r"() #10, !dbg !8068, !srcloc !8032
  store i64 %0, ptr %val, align 8, !dbg !8068
  %_2 = load i64, ptr %val, align 8, !dbg !8069, !noundef !25
; call x86_64::addr::VirtAddr::new_unsafe
  %1 = call i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17hea0ee1efa6303607E(i64 %_2) #8, !dbg !8070
  ret i64 %1, !dbg !8071
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::GS>::write_base
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$10write_base17hd2da8a4dde9ee250E"(i64 %base) unnamed_addr #1 !dbg !8072 {
start:
  %base.dbg.spill = alloca i64, align 8
  store i64 %base, ptr %base.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %base.dbg.spill, metadata !8074, metadata !DIExpression()), !dbg !8075
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417h5248740d4da11f1eE(i64 %base) #8, !dbg !8076
  call void asm sideeffect inteldialect "wrgsbase ${0:q}", "r,~{memory}"(i64 %_2), !dbg !8077, !srcloc !8044
  ret void, !dbg !8078
}

; <x86_64::instructions::tlb::InvPicdCommand as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..instructions..tlb..InvPicdCommand$u20$as$u20$core..fmt..Debug$GT$3fmt17h171f23096e39fc23E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8079 {
start:
  %__self_0.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %__self_1 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8103, metadata !DIExpression()), !dbg !8110
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8104, metadata !DIExpression()), !dbg !8110
  call void @llvm.dbg.declare(metadata ptr %__self_1, metadata !8107, metadata !DIExpression()), !dbg !8111
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !8108, metadata !DIExpression()), !dbg !8112
  %1 = load i16, ptr %self, align 8, !dbg !8110, !range !8113, !noundef !25
  %_3 = zext i16 %1 to i64, !dbg !8110
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !8110

bb2:                                              ; preds = %start
  unreachable, !dbg !8110

bb3:                                              ; preds = %start
  %__self_01 = getelementptr inbounds %"instructions::tlb::InvPicdCommand::Address", ptr %self, i32 0, i32 3, !dbg !8114
  store ptr %__self_01, ptr %__self_0.dbg.spill, align 8, !dbg !8114
  call void @llvm.dbg.declare(metadata ptr %__self_0.dbg.spill, metadata !8105, metadata !DIExpression()), !dbg !8115
  %2 = getelementptr inbounds %"instructions::tlb::InvPicdCommand::Address", ptr %self, i32 0, i32 1, !dbg !8116
  store ptr %2, ptr %__self_1, align 8, !dbg !8116
; call core::fmt::Formatter::debug_tuple_field2_finish
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field2_finish17h8e265c1d3109420eE(ptr align 8 %f, ptr align 1 @alloc_e586c157db65a89a65447732bfda5e04, i64 7, ptr align 1 %__self_01, ptr align 8 @vtable.e, ptr align 1 %__self_1, ptr align 8 @vtable.m) #8, !dbg !8117
  %4 = zext i1 %3 to i8, !dbg !8117
  store i8 %4, ptr %0, align 1, !dbg !8117
  br label %bb6, !dbg !8117

bb4:                                              ; preds = %start
  %5 = getelementptr inbounds %"instructions::tlb::InvPicdCommand::Single", ptr %self, i32 0, i32 1, !dbg !8118
  store ptr %5, ptr %__self_0, align 8, !dbg !8118
; call core::fmt::Formatter::debug_tuple_field1_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h71f3278ec168498fE(ptr align 8 %f, ptr align 1 @alloc_036f2d6762fc914bd663145cc8efae12, i64 6, ptr align 1 %__self_0, ptr align 8 @vtable.m) #8, !dbg !8119
  %7 = zext i1 %6 to i8, !dbg !8119
  store i8 %7, ptr %0, align 1, !dbg !8119
  br label %bb6, !dbg !8119

bb5:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_c35a81c35ed8801894f4dd4be694cdd4, i64 3) #8, !dbg !8110
  %9 = zext i1 %8 to i8, !dbg !8110
  store i8 %9, ptr %0, align 1, !dbg !8110
  br label %bb6, !dbg !8110

bb1:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %10 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_4d5c031864f12060c5e19e58d795833f, i64 15) #8, !dbg !8110
  %11 = zext i1 %10 to i8, !dbg !8110
  store i8 %11, ptr %0, align 1, !dbg !8110
  br label %bb6, !dbg !8110

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %12 = load i8, ptr %0, align 1, !dbg !8120, !range !1562, !noundef !25
  %13 = trunc i8 %12 to i1, !dbg !8120
  ret i1 %13, !dbg !8120
}

; <x86_64::instructions::tlb::InvpcidDescriptor as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..instructions..tlb..InvpcidDescriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17h093fd3b6c99e72e4E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8121 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8131, metadata !DIExpression()), !dbg !8133
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8132, metadata !DIExpression()), !dbg !8133
  %0 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !8134
  store ptr %0, ptr %_10, align 8, !dbg !8134
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17h6c429ffc67b52c43E(ptr align 8 %f, ptr align 1 @alloc_0d5cb03592b112afbbe1a94eb903b132, i64 17, ptr align 1 @alloc_dd8936737fe83d3ca2c12c3e57f06e7d, i64 7, ptr align 1 %self, ptr align 8 @vtable.f, ptr align 1 @alloc_5e7dcbf984fd5f356e631e4f53bf4c8f, i64 4, ptr align 1 %_10, ptr align 8 @vtable.6) #8, !dbg !8133
  ret i1 %1, !dbg !8135
}

; <x86_64::instructions::tlb::Pcid as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..instructions..tlb..Pcid$u20$as$u20$core..fmt..Debug$GT$3fmt17hac5e8d1e2f662ab1E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8136 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8141, metadata !DIExpression()), !dbg !8143
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8142, metadata !DIExpression()), !dbg !8143
  store ptr %self, ptr %_6, align 8, !dbg !8144
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h71f3278ec168498fE(ptr align 8 %f, ptr align 1 @alloc_93bed4b718694894d6a4be8b6e3bc00c, i64 4, ptr align 1 %_6, ptr align 8 @vtable.n) #8, !dbg !8143
  ret i1 %0, !dbg !8145
}

; <x86_64::registers::control::Cr0 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h71831dfb66cbbc11E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8146 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8155, metadata !DIExpression()), !dbg !8157
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8156, metadata !DIExpression()), !dbg !8157
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_64ab1085534fe63b16468acc37de6316, i64 3) #8, !dbg !8157
  ret i1 %0, !dbg !8158
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h2110dd05807c1196E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8159 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_146 = alloca i8, align 1
  %_141 = alloca i8, align 1
  %_137 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_130 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !8173, metadata !DIExpression()), !dbg !8292
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !8188, metadata !DIExpression()), !dbg !8293
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !8190, metadata !DIExpression()), !dbg !8294
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !8192, metadata !DIExpression()), !dbg !8295
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !8194, metadata !DIExpression()), !dbg !8296
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !8196, metadata !DIExpression()), !dbg !8297
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !8198, metadata !DIExpression()), !dbg !8298
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !8200, metadata !DIExpression()), !dbg !8299
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !8202, metadata !DIExpression()), !dbg !8300
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !8204, metadata !DIExpression()), !dbg !8301
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !8206, metadata !DIExpression()), !dbg !8302
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !8208, metadata !DIExpression()), !dbg !8303
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !8210, metadata !DIExpression()), !dbg !8304
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !8212, metadata !DIExpression()), !dbg !8305
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !8214, metadata !DIExpression()), !dbg !8306
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !8216, metadata !DIExpression()), !dbg !8307
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !8218, metadata !DIExpression()), !dbg !8308
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !8220, metadata !DIExpression()), !dbg !8309
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !8222, metadata !DIExpression()), !dbg !8310
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !8224, metadata !DIExpression()), !dbg !8311
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !8226, metadata !DIExpression()), !dbg !8312
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !8228, metadata !DIExpression()), !dbg !8313
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !8230, metadata !DIExpression()), !dbg !8314
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !8232, metadata !DIExpression()), !dbg !8315
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !8234, metadata !DIExpression()), !dbg !8316
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !8236, metadata !DIExpression()), !dbg !8317
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !8238, metadata !DIExpression()), !dbg !8318
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !8240, metadata !DIExpression()), !dbg !8319
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !8242, metadata !DIExpression()), !dbg !8320
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !8244, metadata !DIExpression()), !dbg !8321
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !8246, metadata !DIExpression()), !dbg !8322
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !8248, metadata !DIExpression()), !dbg !8323
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !8250, metadata !DIExpression()), !dbg !8324
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !8252, metadata !DIExpression()), !dbg !8325
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !8254, metadata !DIExpression()), !dbg !8326
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !8256, metadata !DIExpression()), !dbg !8327
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !8258, metadata !DIExpression()), !dbg !8328
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !8260, metadata !DIExpression()), !dbg !8329
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !8262, metadata !DIExpression()), !dbg !8330
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !8264, metadata !DIExpression()), !dbg !8331
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !8266, metadata !DIExpression()), !dbg !8332
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !8268, metadata !DIExpression()), !dbg !8333
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !8270, metadata !DIExpression()), !dbg !8334
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !8272, metadata !DIExpression()), !dbg !8335
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !8276, metadata !DIExpression()), !dbg !8336
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !8278, metadata !DIExpression()), !dbg !8337
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !8280, metadata !DIExpression()), !dbg !8338
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !8282, metadata !DIExpression()), !dbg !8339
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !8284, metadata !DIExpression()), !dbg !8340
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !8286, metadata !DIExpression()), !dbg !8341
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !8288, metadata !DIExpression()), !dbg !8342
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !8290, metadata !DIExpression()), !dbg !8343
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !8343
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8169, metadata !DIExpression()), !dbg !8344
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !8343
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8170, metadata !DIExpression()), !dbg !8345
  call void @llvm.dbg.declare(metadata ptr %first, metadata !8171, metadata !DIExpression()), !dbg !8346
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !8274, metadata !DIExpression()), !dbg !8347
  store i8 1, ptr %first, align 1, !dbg !8348
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_ENABLE
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17hb74f7f6ae25229baE"(ptr align 8 %self) #8, !dbg !8349
  br i1 %_4, label %bb2, label %bb12, !dbg !8349

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MONITOR_COPROCESSOR
  %_15 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17h0ec02c06cd24c951E"(ptr align 8 %self) #8, !dbg !8349
  br i1 %_15, label %bb14, label %bb23, !dbg !8349

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !8350, !range !1562, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !8350
  %_5 = xor i1 %_6, true, !dbg !8351
  br i1 %_5, label %bb3, label %bb8, !dbg !8351

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !8352
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_7e8830758d595aa86401bc31236e70d9, i64 21) #8, !dbg !8353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_12) #8, !dbg !8353
  %3 = zext i1 %2 to i8, !dbg !8353
  store i8 %3, ptr %_11, align 1, !dbg !8353
  %4 = load i8, ptr %_11, align 1, !dbg !8353, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !8353
  %_14 = zext i1 %5 to i64, !dbg !8353
  %6 = icmp eq i64 %_14, 0, !dbg !8353
  br i1 %6, label %bb12, label %bb11, !dbg !8353

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8354
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_8) #8, !dbg !8354
  %8 = zext i1 %7 to i8, !dbg !8354
  store i8 %8, ptr %_7, align 1, !dbg !8354
  %9 = load i8, ptr %_7, align 1, !dbg !8354, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !8354
  %_10 = zext i1 %10 to i64, !dbg !8354
  %11 = icmp eq i64 %_10, 0, !dbg !8354
  br i1 %11, label %bb8, label %bb7, !dbg !8354

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8355
  %13 = zext i1 %12 to i8, !dbg !8355
  store i8 %13, ptr %0, align 1, !dbg !8355
  br label %bb144, !dbg !8355

bb144:                                            ; preds = %bb143, %bb142, %bb137, %bb134, %bb129, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !8356, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !8356
  ret i1 %15, !dbg !8356

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8357
  %17 = zext i1 %16 to i8, !dbg !8357
  store i8 %17, ptr %0, align 1, !dbg !8357
  br label %bb144, !dbg !8357

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EMULATE_COPROCESSOR
  %_26 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17h3e1ef7cd910b6aa9E"(ptr align 8 %self) #8, !dbg !8349
  br i1 %_26, label %bb25, label %bb34, !dbg !8349

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !8350, !range !1562, !noundef !25
  %_17 = trunc i8 %18 to i1, !dbg !8350
  %_16 = xor i1 %_17, true, !dbg !8351
  br i1 %_16, label %bb15, label %bb19, !dbg !8351

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !8352
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_1dcbb5ce5e627d83962a48ab5b2d30e8, i64 19) #8, !dbg !8353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_23) #8, !dbg !8353
  %20 = zext i1 %19 to i8, !dbg !8353
  store i8 %20, ptr %_22, align 1, !dbg !8353
  %21 = load i8, ptr %_22, align 1, !dbg !8353, !range !1562, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !8353
  %_25 = zext i1 %22 to i64, !dbg !8353
  %23 = icmp eq i64 %_25, 0, !dbg !8353
  br i1 %23, label %bb23, label %bb22, !dbg !8353

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8354
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_19) #8, !dbg !8354
  %25 = zext i1 %24 to i8, !dbg !8354
  store i8 %25, ptr %_18, align 1, !dbg !8354
  %26 = load i8, ptr %_18, align 1, !dbg !8354, !range !1562, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !8354
  %_21 = zext i1 %27 to i64, !dbg !8354
  %28 = icmp eq i64 %_21, 0, !dbg !8354
  br i1 %28, label %bb19, label %bb18, !dbg !8354

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8358
  %30 = zext i1 %29 to i8, !dbg !8358
  store i8 %30, ptr %0, align 1, !dbg !8358
  br label %bb144, !dbg !8358

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8359
  %32 = zext i1 %31 to i8, !dbg !8359
  store i8 %32, ptr %0, align 1, !dbg !8359
  br label %bb144, !dbg !8359

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::TASK_SWITCHED
  %_37 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17h7b7adc4d6e8aa758E"(ptr align 8 %self) #8, !dbg !8349
  br i1 %_37, label %bb36, label %bb45, !dbg !8349

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !8350, !range !1562, !noundef !25
  %_28 = trunc i8 %33 to i1, !dbg !8350
  %_27 = xor i1 %_28, true, !dbg !8351
  br i1 %_27, label %bb26, label %bb30, !dbg !8351

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !8352
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_99d26c0b219874888717d899ebef9310, i64 19) #8, !dbg !8353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_34) #8, !dbg !8353
  %35 = zext i1 %34 to i8, !dbg !8353
  store i8 %35, ptr %_33, align 1, !dbg !8353
  %36 = load i8, ptr %_33, align 1, !dbg !8353, !range !1562, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !8353
  %_36 = zext i1 %37 to i64, !dbg !8353
  %38 = icmp eq i64 %_36, 0, !dbg !8353
  br i1 %38, label %bb34, label %bb33, !dbg !8353

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8354
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_30) #8, !dbg !8354
  %40 = zext i1 %39 to i8, !dbg !8354
  store i8 %40, ptr %_29, align 1, !dbg !8354
  %41 = load i8, ptr %_29, align 1, !dbg !8354, !range !1562, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !8354
  %_32 = zext i1 %42 to i64, !dbg !8354
  %43 = icmp eq i64 %_32, 0, !dbg !8354
  br i1 %43, label %bb30, label %bb29, !dbg !8354

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8360
  %45 = zext i1 %44 to i8, !dbg !8360
  store i8 %45, ptr %0, align 1, !dbg !8360
  br label %bb144, !dbg !8360

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8361
  %47 = zext i1 %46 to i8, !dbg !8361
  store i8 %47, ptr %0, align 1, !dbg !8361
  br label %bb144, !dbg !8361

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EXTENSION_TYPE
  %_48 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17h30c0fc76e37501f3E"(ptr align 8 %self) #8, !dbg !8349
  br i1 %_48, label %bb47, label %bb56, !dbg !8349

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !8350, !range !1562, !noundef !25
  %_39 = trunc i8 %48 to i1, !dbg !8350
  %_38 = xor i1 %_39, true, !dbg !8351
  br i1 %_38, label %bb37, label %bb41, !dbg !8351

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !8352
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_836b1ca50347c7608571a510a04af5d2, i64 13) #8, !dbg !8353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_45) #8, !dbg !8353
  %50 = zext i1 %49 to i8, !dbg !8353
  store i8 %50, ptr %_44, align 1, !dbg !8353
  %51 = load i8, ptr %_44, align 1, !dbg !8353, !range !1562, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !8353
  %_47 = zext i1 %52 to i64, !dbg !8353
  %53 = icmp eq i64 %_47, 0, !dbg !8353
  br i1 %53, label %bb45, label %bb44, !dbg !8353

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8354
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_41) #8, !dbg !8354
  %55 = zext i1 %54 to i8, !dbg !8354
  store i8 %55, ptr %_40, align 1, !dbg !8354
  %56 = load i8, ptr %_40, align 1, !dbg !8354, !range !1562, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !8354
  %_43 = zext i1 %57 to i64, !dbg !8354
  %58 = icmp eq i64 %_43, 0, !dbg !8354
  br i1 %58, label %bb41, label %bb40, !dbg !8354

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8362
  %60 = zext i1 %59 to i8, !dbg !8362
  store i8 %60, ptr %0, align 1, !dbg !8362
  br label %bb144, !dbg !8362

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8363
  %62 = zext i1 %61 to i8, !dbg !8363
  store i8 %62, ptr %0, align 1, !dbg !8363
  br label %bb144, !dbg !8363

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NUMERIC_ERROR
  %_59 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17hb40b60b083994927E"(ptr align 8 %self) #8, !dbg !8349
  br i1 %_59, label %bb58, label %bb67, !dbg !8349

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !8350, !range !1562, !noundef !25
  %_50 = trunc i8 %63 to i1, !dbg !8350
  %_49 = xor i1 %_50, true, !dbg !8351
  br i1 %_49, label %bb48, label %bb52, !dbg !8351

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !8352
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_df65a33fc906122276c2373cf3dadfe0, i64 14) #8, !dbg !8353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_56) #8, !dbg !8353
  %65 = zext i1 %64 to i8, !dbg !8353
  store i8 %65, ptr %_55, align 1, !dbg !8353
  %66 = load i8, ptr %_55, align 1, !dbg !8353, !range !1562, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !8353
  %_58 = zext i1 %67 to i64, !dbg !8353
  %68 = icmp eq i64 %_58, 0, !dbg !8353
  br i1 %68, label %bb56, label %bb55, !dbg !8353

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8354
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_52) #8, !dbg !8354
  %70 = zext i1 %69 to i8, !dbg !8354
  store i8 %70, ptr %_51, align 1, !dbg !8354
  %71 = load i8, ptr %_51, align 1, !dbg !8354, !range !1562, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !8354
  %_54 = zext i1 %72 to i64, !dbg !8354
  %73 = icmp eq i64 %_54, 0, !dbg !8354
  br i1 %73, label %bb52, label %bb51, !dbg !8354

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8364
  %75 = zext i1 %74 to i8, !dbg !8364
  store i8 %75, ptr %0, align 1, !dbg !8364
  br label %bb144, !dbg !8364

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8365
  %77 = zext i1 %76 to i8, !dbg !8365
  store i8 %77, ptr %0, align 1, !dbg !8365
  br label %bb144, !dbg !8365

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_PROTECT
  %_70 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17hb8f611b1ac9e22faE"(ptr align 8 %self) #8, !dbg !8349
  br i1 %_70, label %bb69, label %bb78, !dbg !8349

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !8350, !range !1562, !noundef !25
  %_61 = trunc i8 %78 to i1, !dbg !8350
  %_60 = xor i1 %_61, true, !dbg !8351
  br i1 %_60, label %bb59, label %bb63, !dbg !8351

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !8352
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_bf838bd6df4c9d16cc7dfb4d9bdbb737, i64 13) #8, !dbg !8353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_67) #8, !dbg !8353
  %80 = zext i1 %79 to i8, !dbg !8353
  store i8 %80, ptr %_66, align 1, !dbg !8353
  %81 = load i8, ptr %_66, align 1, !dbg !8353, !range !1562, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !8353
  %_69 = zext i1 %82 to i64, !dbg !8353
  %83 = icmp eq i64 %_69, 0, !dbg !8353
  br i1 %83, label %bb67, label %bb66, !dbg !8353

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8354
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_63) #8, !dbg !8354
  %85 = zext i1 %84 to i8, !dbg !8354
  store i8 %85, ptr %_62, align 1, !dbg !8354
  %86 = load i8, ptr %_62, align 1, !dbg !8354, !range !1562, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !8354
  %_65 = zext i1 %87 to i64, !dbg !8354
  %88 = icmp eq i64 %_65, 0, !dbg !8354
  br i1 %88, label %bb63, label %bb62, !dbg !8354

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8366
  %90 = zext i1 %89 to i8, !dbg !8366
  store i8 %90, ptr %0, align 1, !dbg !8366
  br label %bb144, !dbg !8366

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8367
  %92 = zext i1 %91 to i8, !dbg !8367
  store i8 %92, ptr %0, align 1, !dbg !8367
  br label %bb144, !dbg !8367

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_MASK
  %_81 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17h40e8c52d3e108ae5E"(ptr align 8 %self) #8, !dbg !8349
  br i1 %_81, label %bb80, label %bb89, !dbg !8349

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !8350, !range !1562, !noundef !25
  %_72 = trunc i8 %93 to i1, !dbg !8350
  %_71 = xor i1 %_72, true, !dbg !8351
  br i1 %_71, label %bb70, label %bb74, !dbg !8351

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !8352
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_0fd2cf5449c379fb2d1dfa8653b93d33, i64 13) #8, !dbg !8353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_78) #8, !dbg !8353
  %95 = zext i1 %94 to i8, !dbg !8353
  store i8 %95, ptr %_77, align 1, !dbg !8353
  %96 = load i8, ptr %_77, align 1, !dbg !8353, !range !1562, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !8353
  %_80 = zext i1 %97 to i64, !dbg !8353
  %98 = icmp eq i64 %_80, 0, !dbg !8353
  br i1 %98, label %bb78, label %bb77, !dbg !8353

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8354
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_74) #8, !dbg !8354
  %100 = zext i1 %99 to i8, !dbg !8354
  store i8 %100, ptr %_73, align 1, !dbg !8354
  %101 = load i8, ptr %_73, align 1, !dbg !8354, !range !1562, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !8354
  %_76 = zext i1 %102 to i64, !dbg !8354
  %103 = icmp eq i64 %_76, 0, !dbg !8354
  br i1 %103, label %bb74, label %bb73, !dbg !8354

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8368
  %105 = zext i1 %104 to i8, !dbg !8368
  store i8 %105, ptr %0, align 1, !dbg !8368
  br label %bb144, !dbg !8368

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8369
  %107 = zext i1 %106 to i8, !dbg !8369
  store i8 %107, ptr %0, align 1, !dbg !8369
  br label %bb144, !dbg !8369

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NOT_WRITE_THROUGH
  %_92 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17h6d7943abf1b6f74cE"(ptr align 8 %self) #8, !dbg !8349
  br i1 %_92, label %bb91, label %bb100, !dbg !8349

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !8350, !range !1562, !noundef !25
  %_83 = trunc i8 %108 to i1, !dbg !8350
  %_82 = xor i1 %_83, true, !dbg !8351
  br i1 %_82, label %bb81, label %bb85, !dbg !8351

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !8352
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_099f47db483af288584cccd2e6cd45c0, i64 14) #8, !dbg !8353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_89) #8, !dbg !8353
  %110 = zext i1 %109 to i8, !dbg !8353
  store i8 %110, ptr %_88, align 1, !dbg !8353
  %111 = load i8, ptr %_88, align 1, !dbg !8353, !range !1562, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !8353
  %_91 = zext i1 %112 to i64, !dbg !8353
  %113 = icmp eq i64 %_91, 0, !dbg !8353
  br i1 %113, label %bb89, label %bb88, !dbg !8353

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8354
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_85) #8, !dbg !8354
  %115 = zext i1 %114 to i8, !dbg !8354
  store i8 %115, ptr %_84, align 1, !dbg !8354
  %116 = load i8, ptr %_84, align 1, !dbg !8354, !range !1562, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !8354
  %_87 = zext i1 %117 to i64, !dbg !8354
  %118 = icmp eq i64 %_87, 0, !dbg !8354
  br i1 %118, label %bb85, label %bb84, !dbg !8354

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8370
  %120 = zext i1 %119 to i8, !dbg !8370
  store i8 %120, ptr %0, align 1, !dbg !8370
  br label %bb144, !dbg !8370

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8371
  %122 = zext i1 %121 to i8, !dbg !8371
  store i8 %122, ptr %0, align 1, !dbg !8371
  br label %bb144, !dbg !8371

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::CACHE_DISABLE
  %_103 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17hbafb802529b80c85E"(ptr align 8 %self) #8, !dbg !8349
  br i1 %_103, label %bb102, label %bb111, !dbg !8349

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !8350, !range !1562, !noundef !25
  %_94 = trunc i8 %123 to i1, !dbg !8350
  %_93 = xor i1 %_94, true, !dbg !8351
  br i1 %_93, label %bb92, label %bb96, !dbg !8351

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !8352
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_73fed57ecdfc0c8a6e01700927922fee, i64 17) #8, !dbg !8353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_100) #8, !dbg !8353
  %125 = zext i1 %124 to i8, !dbg !8353
  store i8 %125, ptr %_99, align 1, !dbg !8353
  %126 = load i8, ptr %_99, align 1, !dbg !8353, !range !1562, !noundef !25
  %127 = trunc i8 %126 to i1, !dbg !8353
  %_102 = zext i1 %127 to i64, !dbg !8353
  %128 = icmp eq i64 %_102, 0, !dbg !8353
  br i1 %128, label %bb100, label %bb99, !dbg !8353

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8354
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_96) #8, !dbg !8354
  %130 = zext i1 %129 to i8, !dbg !8354
  store i8 %130, ptr %_95, align 1, !dbg !8354
  %131 = load i8, ptr %_95, align 1, !dbg !8354, !range !1562, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !8354
  %_98 = zext i1 %132 to i64, !dbg !8354
  %133 = icmp eq i64 %_98, 0, !dbg !8354
  br i1 %133, label %bb96, label %bb95, !dbg !8354

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8372
  %135 = zext i1 %134 to i8, !dbg !8372
  store i8 %135, ptr %0, align 1, !dbg !8372
  br label %bb144, !dbg !8372

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8373
  %137 = zext i1 %136 to i8, !dbg !8373
  store i8 %137, ptr %0, align 1, !dbg !8373
  br label %bb144, !dbg !8373

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGING
  %_114 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17h0b39b49ae8a75489E"(ptr align 8 %self) #8, !dbg !8349
  br i1 %_114, label %bb113, label %bb122, !dbg !8349

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !8350, !range !1562, !noundef !25
  %_105 = trunc i8 %138 to i1, !dbg !8350
  %_104 = xor i1 %_105, true, !dbg !8351
  br i1 %_104, label %bb103, label %bb107, !dbg !8351

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !8352
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_423f67172ab1c61bf609b1b5979c7904, i64 13) #8, !dbg !8353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_111) #8, !dbg !8353
  %140 = zext i1 %139 to i8, !dbg !8353
  store i8 %140, ptr %_110, align 1, !dbg !8353
  %141 = load i8, ptr %_110, align 1, !dbg !8353, !range !1562, !noundef !25
  %142 = trunc i8 %141 to i1, !dbg !8353
  %_113 = zext i1 %142 to i64, !dbg !8353
  %143 = icmp eq i64 %_113, 0, !dbg !8353
  br i1 %143, label %bb111, label %bb110, !dbg !8353

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8354
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_107) #8, !dbg !8354
  %145 = zext i1 %144 to i8, !dbg !8354
  store i8 %145, ptr %_106, align 1, !dbg !8354
  %146 = load i8, ptr %_106, align 1, !dbg !8354, !range !1562, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !8354
  %_109 = zext i1 %147 to i64, !dbg !8354
  %148 = icmp eq i64 %_109, 0, !dbg !8354
  br i1 %148, label %bb107, label %bb106, !dbg !8354

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8374
  %150 = zext i1 %149 to i8, !dbg !8374
  store i8 %150, ptr %0, align 1, !dbg !8374
  br label %bb144, !dbg !8374

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8375
  %152 = zext i1 %151 to i8, !dbg !8375
  store i8 %152, ptr %0, align 1, !dbg !8375
  br label %bb144, !dbg !8375

bb122:                                            ; preds = %bb118, %bb111
  %_126 = load i64, ptr %self, align 8, !dbg !8376, !noundef !25
; call x86_64::registers::control::Cr0Flags::all
  %153 = call i64 @_ZN6x86_649registers7control8Cr0Flags3all17hd29ea4bfa18ae4b9E() #8, !dbg !8377
  store i64 %153, ptr %_130, align 8, !dbg !8377
; call x86_64::registers::control::Cr0Flags::bits
  %_128 = call i64 @_ZN6x86_649registers7control8Cr0Flags4bits17h9b6e6ed6ca0ec947E(ptr align 8 %_130) #8, !dbg !8377
  %_127 = xor i64 %_128, -1, !dbg !8378
  %154 = and i64 %_126, %_127, !dbg !8376
  store i64 %154, ptr %extra_bits, align 8, !dbg !8376
  %155 = load i64, ptr %extra_bits, align 8, !dbg !8379, !noundef !25
  %156 = icmp eq i64 %155, 0, !dbg !8379
  br i1 %156, label %bb138, label %bb125, !dbg !8379

bb113:                                            ; preds = %bb111
  %157 = load i8, ptr %first, align 1, !dbg !8350, !range !1562, !noundef !25
  %_116 = trunc i8 %157 to i1, !dbg !8350
  %_115 = xor i1 %_116, true, !dbg !8351
  br i1 %_115, label %bb114, label %bb118, !dbg !8351

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !8352
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_bd0d7a11d94f110b224bededd3eea615, i64 6) #8, !dbg !8353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %158 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_122) #8, !dbg !8353
  %159 = zext i1 %158 to i8, !dbg !8353
  store i8 %159, ptr %_121, align 1, !dbg !8353
  %160 = load i8, ptr %_121, align 1, !dbg !8353, !range !1562, !noundef !25
  %161 = trunc i8 %160 to i1, !dbg !8353
  %_124 = zext i1 %161 to i64, !dbg !8353
  %162 = icmp eq i64 %_124, 0, !dbg !8353
  br i1 %162, label %bb122, label %bb121, !dbg !8353

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8354
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %163 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_118) #8, !dbg !8354
  %164 = zext i1 %163 to i8, !dbg !8354
  store i8 %164, ptr %_117, align 1, !dbg !8354
  %165 = load i8, ptr %_117, align 1, !dbg !8354, !range !1562, !noundef !25
  %166 = trunc i8 %165 to i1, !dbg !8354
  %_120 = zext i1 %166 to i64, !dbg !8354
  %167 = icmp eq i64 %_120, 0, !dbg !8354
  br i1 %167, label %bb118, label %bb117, !dbg !8354

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %168 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8380
  %169 = zext i1 %168 to i8, !dbg !8380
  store i8 %169, ptr %0, align 1, !dbg !8380
  br label %bb144, !dbg !8380

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %170 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8381
  %171 = zext i1 %170 to i8, !dbg !8381
  store i8 %171, ptr %0, align 1, !dbg !8381
  br label %bb144, !dbg !8381

bb138:                                            ; preds = %bb133, %bb122
  %172 = load i8, ptr %first, align 1, !dbg !8382, !range !1562, !noundef !25
  %_145 = trunc i8 %172 to i1, !dbg !8382
  br i1 %_145, label %bb139, label %bb143, !dbg !8382

bb125:                                            ; preds = %bb122
  %173 = load i8, ptr %first, align 1, !dbg !8383, !range !1562, !noundef !25
  %_132 = trunc i8 %173 to i1, !dbg !8383
  %_131 = xor i1 %_132, true, !dbg !8384
  br i1 %_131, label %bb126, label %bb130, !dbg !8384

bb130:                                            ; preds = %bb126, %bb125
  store i8 0, ptr %first, align 1, !dbg !8385
; call core::fmt::Formatter::write_str
  %_138 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !8386
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_138) #8, !dbg !8386
  %175 = zext i1 %174 to i8, !dbg !8386
  store i8 %175, ptr %_137, align 1, !dbg !8386
  %176 = load i8, ptr %_137, align 1, !dbg !8386, !range !1562, !noundef !25
  %177 = trunc i8 %176 to i1, !dbg !8386
  %_140 = zext i1 %177 to i64, !dbg !8386
  %178 = icmp eq i64 %_140, 0, !dbg !8386
  br i1 %178, label %bb133, label %bb134, !dbg !8386

bb126:                                            ; preds = %bb125
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8387
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %179 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_134) #8, !dbg !8387
  %180 = zext i1 %179 to i8, !dbg !8387
  store i8 %180, ptr %_133, align 1, !dbg !8387
  %181 = load i8, ptr %_133, align 1, !dbg !8387, !range !1562, !noundef !25
  %182 = trunc i8 %181 to i1, !dbg !8387
  %_136 = zext i1 %182 to i64, !dbg !8387
  %183 = icmp eq i64 %_136, 0, !dbg !8387
  br i1 %183, label %bb130, label %bb129, !dbg !8387

bb129:                                            ; preds = %bb126
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %184 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8388
  %185 = zext i1 %184 to i8, !dbg !8388
  store i8 %185, ptr %0, align 1, !dbg !8388
  br label %bb144, !dbg !8388

bb133:                                            ; preds = %bb130
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_142 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !8389
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %186 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_142) #8, !dbg !8389
  %187 = zext i1 %186 to i8, !dbg !8389
  store i8 %187, ptr %_141, align 1, !dbg !8389
  %188 = load i8, ptr %_141, align 1, !dbg !8389, !range !1562, !noundef !25
  %189 = trunc i8 %188 to i1, !dbg !8389
  %_144 = zext i1 %189 to i64, !dbg !8389
  %190 = icmp eq i64 %_144, 0, !dbg !8389
  br i1 %190, label %bb138, label %bb137, !dbg !8389

bb134:                                            ; preds = %bb130
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %191 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8390
  %192 = zext i1 %191 to i8, !dbg !8390
  store i8 %192, ptr %0, align 1, !dbg !8390
  br label %bb144, !dbg !8390

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %193 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8391
  %194 = zext i1 %193 to i8, !dbg !8391
  store i8 %194, ptr %0, align 1, !dbg !8391
  br label %bb144, !dbg !8391

bb143:                                            ; preds = %bb139, %bb138
  store i8 0, ptr %0, align 1, !dbg !8392
  br label %bb144, !dbg !8356

bb139:                                            ; preds = %bb138
; call core::fmt::Formatter::write_str
  %_147 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !8393
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %195 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_147) #8, !dbg !8393
  %196 = zext i1 %195 to i8, !dbg !8393
  store i8 %196, ptr %_146, align 1, !dbg !8393
  %197 = load i8, ptr %_146, align 1, !dbg !8393, !range !1562, !noundef !25
  %198 = trunc i8 %197 to i1, !dbg !8393
  %_149 = zext i1 %198 to i64, !dbg !8393
  %199 = icmp eq i64 %_149, 0, !dbg !8393
  br i1 %199, label %bb143, label %bb142, !dbg !8393

bb142:                                            ; preds = %bb139
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %200 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_83e027adf44c00c5636c3ad9327cbff3) #8, !dbg !8394
  %201 = zext i1 %200 to i8, !dbg !8394
  store i8 %201, ptr %0, align 1, !dbg !8394
  br label %bb144, !dbg !8394

bb6:                                              ; No predecessors!
  unreachable, !dbg !8354
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h5ceacb6f29d6df70E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8395 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8398, metadata !DIExpression()), !dbg !8400
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8399, metadata !DIExpression()), !dbg !8401
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hb3d0db20a4887bd6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8402
  ret i1 %0, !dbg !8403
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hb281c34f59b74de5E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8404 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8407, metadata !DIExpression()), !dbg !8409
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8408, metadata !DIExpression()), !dbg !8410
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h165a33459d425333E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8411
  ret i1 %0, !dbg !8412
}

; <x86_64::registers::control::Cr0Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h613ba131b99ca32bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8413 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8416, metadata !DIExpression()), !dbg !8418
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8417, metadata !DIExpression()), !dbg !8419
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8420
  ret i1 %0, !dbg !8421
}

; <x86_64::registers::control::Cr0Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hfad4ad632d43237cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8422 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8425, metadata !DIExpression()), !dbg !8427
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8426, metadata !DIExpression()), !dbg !8428
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h01ea4226b9b87a2fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8429
  ret i1 %0, !dbg !8430
}

; x86_64::registers::control::Cr0Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr0Flags3all17hd29ea4bfa18ae4b9E() unnamed_addr #0 !dbg !8431 {
start:
  %0 = alloca i64, align 8
  store i64 3758424127, ptr %0, align 8, !dbg !8434
  %1 = load i64, ptr %0, align 8, !dbg !8435, !noundef !25
  ret i64 %1, !dbg !8435
}

; x86_64::registers::control::Cr0Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr0Flags4bits17h9b6e6ed6ca0ec947E(ptr align 8 %self) unnamed_addr #0 !dbg !8436 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8440, metadata !DIExpression()), !dbg !8441
  %0 = load i64, ptr %self, align 8, !dbg !8442, !noundef !25
  ret i64 %0, !dbg !8443
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17hb74f7f6ae25229baE"(ptr align 8 %self) unnamed_addr #0 !dbg !8444 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8450, metadata !DIExpression()), !dbg !8452
  br i1 false, label %bb2, label %bb1, !dbg !8452

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8452, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !8452
  %1 = zext i1 %_5 to i8, !dbg !8452
  store i8 %1, ptr %_2, align 1, !dbg !8452
  br label %bb3, !dbg !8452

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8452
  br label %bb3, !dbg !8452

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8452, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !8452
  br i1 %3, label %bb4, label %bb5, !dbg !8452

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8452, !noundef !25
  %_7 = and i64 %_8, 1, !dbg !8452
  %4 = icmp eq i64 %_7, 1, !dbg !8452
  %5 = zext i1 %4 to i8, !dbg !8452
  store i8 %5, ptr %0, align 1, !dbg !8452
  br label %bb6, !dbg !8452

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8452
  br label %bb6, !dbg !8452

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8453, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !8453
  ret i1 %7, !dbg !8453
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MONITOR_COPROCESSOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17h0ec02c06cd24c951E"(ptr align 8 %self) unnamed_addr #0 !dbg !8454 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8456, metadata !DIExpression()), !dbg !8458
  br i1 false, label %bb2, label %bb1, !dbg !8458

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8458, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !8458
  %1 = zext i1 %_5 to i8, !dbg !8458
  store i8 %1, ptr %_2, align 1, !dbg !8458
  br label %bb3, !dbg !8458

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8458
  br label %bb3, !dbg !8458

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8458, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !8458
  br i1 %3, label %bb4, label %bb5, !dbg !8458

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8458, !noundef !25
  %_7 = and i64 %_8, 2, !dbg !8458
  %4 = icmp eq i64 %_7, 2, !dbg !8458
  %5 = zext i1 %4 to i8, !dbg !8458
  store i8 %5, ptr %0, align 1, !dbg !8458
  br label %bb6, !dbg !8458

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8458
  br label %bb6, !dbg !8458

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8459, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !8459
  ret i1 %7, !dbg !8459
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EMULATE_COPROCESSOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17h3e1ef7cd910b6aa9E"(ptr align 8 %self) unnamed_addr #0 !dbg !8460 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8462, metadata !DIExpression()), !dbg !8464
  br i1 false, label %bb2, label %bb1, !dbg !8464

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8464, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !8464
  %1 = zext i1 %_5 to i8, !dbg !8464
  store i8 %1, ptr %_2, align 1, !dbg !8464
  br label %bb3, !dbg !8464

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8464
  br label %bb3, !dbg !8464

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8464, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !8464
  br i1 %3, label %bb4, label %bb5, !dbg !8464

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8464, !noundef !25
  %_7 = and i64 %_8, 4, !dbg !8464
  %4 = icmp eq i64 %_7, 4, !dbg !8464
  %5 = zext i1 %4 to i8, !dbg !8464
  store i8 %5, ptr %0, align 1, !dbg !8464
  br label %bb6, !dbg !8464

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8464
  br label %bb6, !dbg !8464

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8465, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !8465
  ret i1 %7, !dbg !8465
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::TASK_SWITCHED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17h7b7adc4d6e8aa758E"(ptr align 8 %self) unnamed_addr #0 !dbg !8466 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8468, metadata !DIExpression()), !dbg !8470
  br i1 false, label %bb2, label %bb1, !dbg !8470

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8470, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !8470
  %1 = zext i1 %_5 to i8, !dbg !8470
  store i8 %1, ptr %_2, align 1, !dbg !8470
  br label %bb3, !dbg !8470

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8470
  br label %bb3, !dbg !8470

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8470, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !8470
  br i1 %3, label %bb4, label %bb5, !dbg !8470

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8470, !noundef !25
  %_7 = and i64 %_8, 8, !dbg !8470
  %4 = icmp eq i64 %_7, 8, !dbg !8470
  %5 = zext i1 %4 to i8, !dbg !8470
  store i8 %5, ptr %0, align 1, !dbg !8470
  br label %bb6, !dbg !8470

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8470
  br label %bb6, !dbg !8470

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8471, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !8471
  ret i1 %7, !dbg !8471
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EXTENSION_TYPE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17h30c0fc76e37501f3E"(ptr align 8 %self) unnamed_addr #0 !dbg !8472 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8474, metadata !DIExpression()), !dbg !8476
  br i1 false, label %bb2, label %bb1, !dbg !8476

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8476, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !8476
  %1 = zext i1 %_5 to i8, !dbg !8476
  store i8 %1, ptr %_2, align 1, !dbg !8476
  br label %bb3, !dbg !8476

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8476
  br label %bb3, !dbg !8476

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8476, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !8476
  br i1 %3, label %bb4, label %bb5, !dbg !8476

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8476, !noundef !25
  %_7 = and i64 %_8, 16, !dbg !8476
  %4 = icmp eq i64 %_7, 16, !dbg !8476
  %5 = zext i1 %4 to i8, !dbg !8476
  store i8 %5, ptr %0, align 1, !dbg !8476
  br label %bb6, !dbg !8476

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8476
  br label %bb6, !dbg !8476

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8477, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !8477
  ret i1 %7, !dbg !8477
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NUMERIC_ERROR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17hb40b60b083994927E"(ptr align 8 %self) unnamed_addr #0 !dbg !8478 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8480, metadata !DIExpression()), !dbg !8482
  br i1 false, label %bb2, label %bb1, !dbg !8482

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8482, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !8482
  %1 = zext i1 %_5 to i8, !dbg !8482
  store i8 %1, ptr %_2, align 1, !dbg !8482
  br label %bb3, !dbg !8482

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8482
  br label %bb3, !dbg !8482

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8482, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !8482
  br i1 %3, label %bb4, label %bb5, !dbg !8482

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8482, !noundef !25
  %_7 = and i64 %_8, 32, !dbg !8482
  %4 = icmp eq i64 %_7, 32, !dbg !8482
  %5 = zext i1 %4 to i8, !dbg !8482
  store i8 %5, ptr %0, align 1, !dbg !8482
  br label %bb6, !dbg !8482

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8482
  br label %bb6, !dbg !8482

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8483, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !8483
  ret i1 %7, !dbg !8483
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_PROTECT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17hb8f611b1ac9e22faE"(ptr align 8 %self) unnamed_addr #0 !dbg !8484 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8486, metadata !DIExpression()), !dbg !8488
  br i1 false, label %bb2, label %bb1, !dbg !8488

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8488, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !8488
  %1 = zext i1 %_5 to i8, !dbg !8488
  store i8 %1, ptr %_2, align 1, !dbg !8488
  br label %bb3, !dbg !8488

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8488
  br label %bb3, !dbg !8488

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8488, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !8488
  br i1 %3, label %bb4, label %bb5, !dbg !8488

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8488, !noundef !25
  %_7 = and i64 %_8, 65536, !dbg !8488
  %4 = icmp eq i64 %_7, 65536, !dbg !8488
  %5 = zext i1 %4 to i8, !dbg !8488
  store i8 %5, ptr %0, align 1, !dbg !8488
  br label %bb6, !dbg !8488

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8488
  br label %bb6, !dbg !8488

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8489, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !8489
  ret i1 %7, !dbg !8489
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17h40e8c52d3e108ae5E"(ptr align 8 %self) unnamed_addr #0 !dbg !8490 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8492, metadata !DIExpression()), !dbg !8494
  br i1 false, label %bb2, label %bb1, !dbg !8494

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8494, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !8494
  %1 = zext i1 %_5 to i8, !dbg !8494
  store i8 %1, ptr %_2, align 1, !dbg !8494
  br label %bb3, !dbg !8494

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8494
  br label %bb3, !dbg !8494

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8494, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !8494
  br i1 %3, label %bb4, label %bb5, !dbg !8494

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8494, !noundef !25
  %_7 = and i64 %_8, 262144, !dbg !8494
  %4 = icmp eq i64 %_7, 262144, !dbg !8494
  %5 = zext i1 %4 to i8, !dbg !8494
  store i8 %5, ptr %0, align 1, !dbg !8494
  br label %bb6, !dbg !8494

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8494
  br label %bb6, !dbg !8494

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8495, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !8495
  ret i1 %7, !dbg !8495
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NOT_WRITE_THROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17h6d7943abf1b6f74cE"(ptr align 8 %self) unnamed_addr #0 !dbg !8496 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8498, metadata !DIExpression()), !dbg !8500
  br i1 false, label %bb2, label %bb1, !dbg !8500

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8500, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !8500
  %1 = zext i1 %_5 to i8, !dbg !8500
  store i8 %1, ptr %_2, align 1, !dbg !8500
  br label %bb3, !dbg !8500

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8500
  br label %bb3, !dbg !8500

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8500, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !8500
  br i1 %3, label %bb4, label %bb5, !dbg !8500

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8500, !noundef !25
  %_7 = and i64 %_8, 536870912, !dbg !8500
  %4 = icmp eq i64 %_7, 536870912, !dbg !8500
  %5 = zext i1 %4 to i8, !dbg !8500
  store i8 %5, ptr %0, align 1, !dbg !8500
  br label %bb6, !dbg !8500

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8500
  br label %bb6, !dbg !8500

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8501, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !8501
  ret i1 %7, !dbg !8501
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::CACHE_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17hbafb802529b80c85E"(ptr align 8 %self) unnamed_addr #0 !dbg !8502 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8504, metadata !DIExpression()), !dbg !8506
  br i1 false, label %bb2, label %bb1, !dbg !8506

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8506, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !8506
  %1 = zext i1 %_5 to i8, !dbg !8506
  store i8 %1, ptr %_2, align 1, !dbg !8506
  br label %bb3, !dbg !8506

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8506
  br label %bb3, !dbg !8506

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8506, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !8506
  br i1 %3, label %bb4, label %bb5, !dbg !8506

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8506, !noundef !25
  %_7 = and i64 %_8, 1073741824, !dbg !8506
  %4 = icmp eq i64 %_7, 1073741824, !dbg !8506
  %5 = zext i1 %4 to i8, !dbg !8506
  store i8 %5, ptr %0, align 1, !dbg !8506
  br label %bb6, !dbg !8506

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8506
  br label %bb6, !dbg !8506

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8507, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !8507
  ret i1 %7, !dbg !8507
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17h0b39b49ae8a75489E"(ptr align 8 %self) unnamed_addr #0 !dbg !8508 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8510, metadata !DIExpression()), !dbg !8512
  br i1 false, label %bb2, label %bb1, !dbg !8512

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8512, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !8512
  %1 = zext i1 %_5 to i8, !dbg !8512
  store i8 %1, ptr %_2, align 1, !dbg !8512
  br label %bb3, !dbg !8512

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8512
  br label %bb3, !dbg !8512

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8512, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !8512
  br i1 %3, label %bb4, label %bb5, !dbg !8512

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8512, !noundef !25
  %_7 = and i64 %_8, 2147483648, !dbg !8512
  %4 = icmp eq i64 %_7, 2147483648, !dbg !8512
  %5 = zext i1 %4 to i8, !dbg !8512
  store i8 %5, ptr %0, align 1, !dbg !8512
  br label %bb6, !dbg !8512

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8512
  br label %bb6, !dbg !8512

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8513, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !8513
  ret i1 %7, !dbg !8513
}

; <x86_64::registers::control::Cr2 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr2$u20$as$u20$core..fmt..Debug$GT$3fmt17hff64a1ac2d6a9000E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8514 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8521, metadata !DIExpression()), !dbg !8523
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8522, metadata !DIExpression()), !dbg !8523
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_04e6946a1fbfee24491af9ce7d6beabc, i64 3) #8, !dbg !8523
  ret i1 %0, !dbg !8524
}

; <x86_64::registers::control::Cr3 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr3$u20$as$u20$core..fmt..Debug$GT$3fmt17hd709fb8aecf2e8c9E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8525 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8532, metadata !DIExpression()), !dbg !8534
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8533, metadata !DIExpression()), !dbg !8534
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_591edd8428415594649dd0765e61c1bd, i64 3) #8, !dbg !8534
  ret i1 %0, !dbg !8535
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hc001fc598e1cdcf1E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8536 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_47 = alloca i8, align 1
  %_42 = alloca i8, align 1
  %_38 = alloca i8, align 1
  %_34 = alloca i8, align 1
  %_31 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !8549, metadata !DIExpression()), !dbg !8583
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !8551, metadata !DIExpression()), !dbg !8584
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !8553, metadata !DIExpression()), !dbg !8585
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !8555, metadata !DIExpression()), !dbg !8586
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !8557, metadata !DIExpression()), !dbg !8587
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !8559, metadata !DIExpression()), !dbg !8588
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !8561, metadata !DIExpression()), !dbg !8589
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !8563, metadata !DIExpression()), !dbg !8590
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !8567, metadata !DIExpression()), !dbg !8591
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !8569, metadata !DIExpression()), !dbg !8592
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !8571, metadata !DIExpression()), !dbg !8593
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !8573, metadata !DIExpression()), !dbg !8594
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !8575, metadata !DIExpression()), !dbg !8595
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !8577, metadata !DIExpression()), !dbg !8596
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !8579, metadata !DIExpression()), !dbg !8597
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !8581, metadata !DIExpression()), !dbg !8598
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !8598
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8545, metadata !DIExpression()), !dbg !8599
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !8598
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8546, metadata !DIExpression()), !dbg !8600
  call void @llvm.dbg.declare(metadata ptr %first, metadata !8547, metadata !DIExpression()), !dbg !8601
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !8565, metadata !DIExpression()), !dbg !8602
  store i8 1, ptr %first, align 1, !dbg !8603
; call <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_WRITETHROUGH
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17h37e3f2c6b4f6cc20E"(ptr align 8 %self) #8, !dbg !8604
  br i1 %_4, label %bb2, label %bb12, !dbg !8604

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_CACHE_DISABLE
  %_15 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17hc7830c0ab04fbc48E"(ptr align 8 %self) #8, !dbg !8604
  br i1 %_15, label %bb14, label %bb23, !dbg !8604

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !8605, !range !1562, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !8605
  %_5 = xor i1 %_6, true, !dbg !8606
  br i1 %_5, label %bb3, label %bb8, !dbg !8606

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !8607
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_8473f1e8c1559de425fef5632049d3ec, i64 23) #8, !dbg !8608
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_12) #8, !dbg !8608
  %3 = zext i1 %2 to i8, !dbg !8608
  store i8 %3, ptr %_11, align 1, !dbg !8608
  %4 = load i8, ptr %_11, align 1, !dbg !8608, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !8608
  %_14 = zext i1 %5 to i64, !dbg !8608
  %6 = icmp eq i64 %_14, 0, !dbg !8608
  br i1 %6, label %bb12, label %bb11, !dbg !8608

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8609
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_8) #8, !dbg !8609
  %8 = zext i1 %7 to i8, !dbg !8609
  store i8 %8, ptr %_7, align 1, !dbg !8609
  %9 = load i8, ptr %_7, align 1, !dbg !8609, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !8609
  %_10 = zext i1 %10 to i64, !dbg !8609
  %11 = icmp eq i64 %_10, 0, !dbg !8609
  br i1 %11, label %bb8, label %bb7, !dbg !8609

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8610
  %13 = zext i1 %12 to i8, !dbg !8610
  store i8 %13, ptr %0, align 1, !dbg !8610
  br label %bb45, !dbg !8610

bb45:                                             ; preds = %bb44, %bb43, %bb38, %bb35, %bb30, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !8611, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !8611
  ret i1 %15, !dbg !8611

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8612
  %17 = zext i1 %16 to i8, !dbg !8612
  store i8 %17, ptr %0, align 1, !dbg !8612
  br label %bb45, !dbg !8612

bb23:                                             ; preds = %bb19, %bb12
  %_27 = load i64, ptr %self, align 8, !dbg !8613, !noundef !25
; call x86_64::registers::control::Cr3Flags::all
  %18 = call i64 @_ZN6x86_649registers7control8Cr3Flags3all17h35009940d34997e5E() #8, !dbg !8614
  store i64 %18, ptr %_31, align 8, !dbg !8614
; call x86_64::registers::control::Cr3Flags::bits
  %_29 = call i64 @_ZN6x86_649registers7control8Cr3Flags4bits17h6dc91127f6bb3e42E(ptr align 8 %_31) #8, !dbg !8614
  %_28 = xor i64 %_29, -1, !dbg !8615
  %19 = and i64 %_27, %_28, !dbg !8613
  store i64 %19, ptr %extra_bits, align 8, !dbg !8613
  %20 = load i64, ptr %extra_bits, align 8, !dbg !8616, !noundef !25
  %21 = icmp eq i64 %20, 0, !dbg !8616
  br i1 %21, label %bb39, label %bb26, !dbg !8616

bb14:                                             ; preds = %bb12
  %22 = load i8, ptr %first, align 1, !dbg !8605, !range !1562, !noundef !25
  %_17 = trunc i8 %22 to i1, !dbg !8605
  %_16 = xor i1 %_17, true, !dbg !8606
  br i1 %_16, label %bb15, label %bb19, !dbg !8606

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !8607
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_72562398d85991dd2b9fa08410339493, i64 24) #8, !dbg !8608
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %23 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_23) #8, !dbg !8608
  %24 = zext i1 %23 to i8, !dbg !8608
  store i8 %24, ptr %_22, align 1, !dbg !8608
  %25 = load i8, ptr %_22, align 1, !dbg !8608, !range !1562, !noundef !25
  %26 = trunc i8 %25 to i1, !dbg !8608
  %_25 = zext i1 %26 to i64, !dbg !8608
  %27 = icmp eq i64 %_25, 0, !dbg !8608
  br i1 %27, label %bb23, label %bb22, !dbg !8608

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8609
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %28 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_19) #8, !dbg !8609
  %29 = zext i1 %28 to i8, !dbg !8609
  store i8 %29, ptr %_18, align 1, !dbg !8609
  %30 = load i8, ptr %_18, align 1, !dbg !8609, !range !1562, !noundef !25
  %31 = trunc i8 %30 to i1, !dbg !8609
  %_21 = zext i1 %31 to i64, !dbg !8609
  %32 = icmp eq i64 %_21, 0, !dbg !8609
  br i1 %32, label %bb19, label %bb18, !dbg !8609

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %33 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8617
  %34 = zext i1 %33 to i8, !dbg !8617
  store i8 %34, ptr %0, align 1, !dbg !8617
  br label %bb45, !dbg !8617

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %35 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8618
  %36 = zext i1 %35 to i8, !dbg !8618
  store i8 %36, ptr %0, align 1, !dbg !8618
  br label %bb45, !dbg !8618

bb39:                                             ; preds = %bb34, %bb23
  %37 = load i8, ptr %first, align 1, !dbg !8619, !range !1562, !noundef !25
  %_46 = trunc i8 %37 to i1, !dbg !8619
  br i1 %_46, label %bb40, label %bb44, !dbg !8619

bb26:                                             ; preds = %bb23
  %38 = load i8, ptr %first, align 1, !dbg !8620, !range !1562, !noundef !25
  %_33 = trunc i8 %38 to i1, !dbg !8620
  %_32 = xor i1 %_33, true, !dbg !8621
  br i1 %_32, label %bb27, label %bb31, !dbg !8621

bb31:                                             ; preds = %bb27, %bb26
  store i8 0, ptr %first, align 1, !dbg !8622
; call core::fmt::Formatter::write_str
  %_39 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !8623
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_39) #8, !dbg !8623
  %40 = zext i1 %39 to i8, !dbg !8623
  store i8 %40, ptr %_38, align 1, !dbg !8623
  %41 = load i8, ptr %_38, align 1, !dbg !8623, !range !1562, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !8623
  %_41 = zext i1 %42 to i64, !dbg !8623
  %43 = icmp eq i64 %_41, 0, !dbg !8623
  br i1 %43, label %bb34, label %bb35, !dbg !8623

bb27:                                             ; preds = %bb26
; call core::fmt::Formatter::write_str
  %_35 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !8624
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %44 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_35) #8, !dbg !8624
  %45 = zext i1 %44 to i8, !dbg !8624
  store i8 %45, ptr %_34, align 1, !dbg !8624
  %46 = load i8, ptr %_34, align 1, !dbg !8624, !range !1562, !noundef !25
  %47 = trunc i8 %46 to i1, !dbg !8624
  %_37 = zext i1 %47 to i64, !dbg !8624
  %48 = icmp eq i64 %_37, 0, !dbg !8624
  br i1 %48, label %bb31, label %bb30, !dbg !8624

bb30:                                             ; preds = %bb27
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %49 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8625
  %50 = zext i1 %49 to i8, !dbg !8625
  store i8 %50, ptr %0, align 1, !dbg !8625
  br label %bb45, !dbg !8625

bb34:                                             ; preds = %bb31
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_43 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !8626
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %51 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_43) #8, !dbg !8626
  %52 = zext i1 %51 to i8, !dbg !8626
  store i8 %52, ptr %_42, align 1, !dbg !8626
  %53 = load i8, ptr %_42, align 1, !dbg !8626, !range !1562, !noundef !25
  %54 = trunc i8 %53 to i1, !dbg !8626
  %_45 = zext i1 %54 to i64, !dbg !8626
  %55 = icmp eq i64 %_45, 0, !dbg !8626
  br i1 %55, label %bb39, label %bb38, !dbg !8626

bb35:                                             ; preds = %bb31
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %56 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8627
  %57 = zext i1 %56 to i8, !dbg !8627
  store i8 %57, ptr %0, align 1, !dbg !8627
  br label %bb45, !dbg !8627

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %58 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8628
  %59 = zext i1 %58 to i8, !dbg !8628
  store i8 %59, ptr %0, align 1, !dbg !8628
  br label %bb45, !dbg !8628

bb44:                                             ; preds = %bb40, %bb39
  store i8 0, ptr %0, align 1, !dbg !8629
  br label %bb45, !dbg !8611

bb40:                                             ; preds = %bb39
; call core::fmt::Formatter::write_str
  %_48 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !8630
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %60 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_48) #8, !dbg !8630
  %61 = zext i1 %60 to i8, !dbg !8630
  store i8 %61, ptr %_47, align 1, !dbg !8630
  %62 = load i8, ptr %_47, align 1, !dbg !8630, !range !1562, !noundef !25
  %63 = trunc i8 %62 to i1, !dbg !8630
  %_50 = zext i1 %63 to i64, !dbg !8630
  %64 = icmp eq i64 %_50, 0, !dbg !8630
  br i1 %64, label %bb44, label %bb43, !dbg !8630

bb43:                                             ; preds = %bb40
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %65 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_21324578705b3e29e1d50cfd294399df) #8, !dbg !8631
  %66 = zext i1 %65 to i8, !dbg !8631
  store i8 %66, ptr %0, align 1, !dbg !8631
  br label %bb45, !dbg !8631

bb6:                                              ; No predecessors!
  unreachable, !dbg !8609
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h4c49d2fdebeac875E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8632 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8635, metadata !DIExpression()), !dbg !8637
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8636, metadata !DIExpression()), !dbg !8638
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hb3d0db20a4887bd6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8639
  ret i1 %0, !dbg !8640
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h36dd3fc16f510962E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8641 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8644, metadata !DIExpression()), !dbg !8646
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8645, metadata !DIExpression()), !dbg !8647
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h165a33459d425333E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8648
  ret i1 %0, !dbg !8649
}

; <x86_64::registers::control::Cr3Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hf35906e9497802f2E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8650 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8653, metadata !DIExpression()), !dbg !8655
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8654, metadata !DIExpression()), !dbg !8656
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8657
  ret i1 %0, !dbg !8658
}

; <x86_64::registers::control::Cr3Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h96b1d47257f3ec8dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8659 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8662, metadata !DIExpression()), !dbg !8664
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8663, metadata !DIExpression()), !dbg !8665
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h01ea4226b9b87a2fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8666
  ret i1 %0, !dbg !8667
}

; x86_64::registers::control::Cr3Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr3Flags3all17h35009940d34997e5E() unnamed_addr #0 !dbg !8668 {
start:
  %0 = alloca i64, align 8
  store i64 24, ptr %0, align 8, !dbg !8671
  %1 = load i64, ptr %0, align 8, !dbg !8672, !noundef !25
  ret i64 %1, !dbg !8672
}

; x86_64::registers::control::Cr3Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr3Flags4bits17h6dc91127f6bb3e42E(ptr align 8 %self) unnamed_addr #0 !dbg !8673 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8677, metadata !DIExpression()), !dbg !8678
  %0 = load i64, ptr %self, align 8, !dbg !8679, !noundef !25
  ret i64 %0, !dbg !8680
}

; <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_WRITETHROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17h37e3f2c6b4f6cc20E"(ptr align 8 %self) unnamed_addr #0 !dbg !8681 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8687, metadata !DIExpression()), !dbg !8689
  br i1 false, label %bb2, label %bb1, !dbg !8689

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8689, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !8689
  %1 = zext i1 %_5 to i8, !dbg !8689
  store i8 %1, ptr %_2, align 1, !dbg !8689
  br label %bb3, !dbg !8689

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8689
  br label %bb3, !dbg !8689

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8689, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !8689
  br i1 %3, label %bb4, label %bb5, !dbg !8689

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8689, !noundef !25
  %_7 = and i64 %_8, 8, !dbg !8689
  %4 = icmp eq i64 %_7, 8, !dbg !8689
  %5 = zext i1 %4 to i8, !dbg !8689
  store i8 %5, ptr %0, align 1, !dbg !8689
  br label %bb6, !dbg !8689

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8689
  br label %bb6, !dbg !8689

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8690, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !8690
  ret i1 %7, !dbg !8690
}

; <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_CACHE_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17hc7830c0ab04fbc48E"(ptr align 8 %self) unnamed_addr #0 !dbg !8691 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8693, metadata !DIExpression()), !dbg !8695
  br i1 false, label %bb2, label %bb1, !dbg !8695

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !8695, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !8695
  %1 = zext i1 %_5 to i8, !dbg !8695
  store i8 %1, ptr %_2, align 1, !dbg !8695
  br label %bb3, !dbg !8695

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !8695
  br label %bb3, !dbg !8695

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !8695, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !8695
  br i1 %3, label %bb4, label %bb5, !dbg !8695

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !8695, !noundef !25
  %_7 = and i64 %_8, 16, !dbg !8695
  %4 = icmp eq i64 %_7, 16, !dbg !8695
  %5 = zext i1 %4 to i8, !dbg !8695
  store i8 %5, ptr %0, align 1, !dbg !8695
  br label %bb6, !dbg !8695

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !8695
  br label %bb6, !dbg !8695

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !8696, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !8696
  ret i1 %7, !dbg !8696
}

; <x86_64::registers::control::Cr4 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr4$u20$as$u20$core..fmt..Debug$GT$3fmt17hdae43ad983824c62E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8697 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8704, metadata !DIExpression()), !dbg !8706
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8705, metadata !DIExpression()), !dbg !8706
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_d1adf407ba86cd0b0853ef4b7c3df042, i64 3) #8, !dbg !8706
  ret i1 %0, !dbg !8707
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hdcc0f1e2b897cd63E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8708 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_300 = alloca i8, align 1
  %_295 = alloca i8, align 1
  %_291 = alloca i8, align 1
  %_287 = alloca i8, align 1
  %_284 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_275 = alloca i8, align 1
  %_271 = alloca i8, align 1
  %_264 = alloca i8, align 1
  %_260 = alloca i8, align 1
  %_253 = alloca i8, align 1
  %_249 = alloca i8, align 1
  %_242 = alloca i8, align 1
  %_238 = alloca i8, align 1
  %_231 = alloca i8, align 1
  %_227 = alloca i8, align 1
  %_220 = alloca i8, align 1
  %_216 = alloca i8, align 1
  %_209 = alloca i8, align 1
  %_205 = alloca i8, align 1
  %_198 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_187 = alloca i8, align 1
  %_183 = alloca i8, align 1
  %_176 = alloca i8, align 1
  %_172 = alloca i8, align 1
  %_165 = alloca i8, align 1
  %_161 = alloca i8, align 1
  %_154 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_139 = alloca i8, align 1
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill106 = alloca {}, align 1
  %residual.dbg.spill105 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill104 = alloca {}, align 1
  %residual.dbg.spill103 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill102 = alloca {}, align 1
  %residual.dbg.spill101 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill100 = alloca {}, align 1
  %residual.dbg.spill99 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill98 = alloca {}, align 1
  %residual.dbg.spill97 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill96 = alloca {}, align 1
  %residual.dbg.spill95 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill94 = alloca {}, align 1
  %residual.dbg.spill93 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill92 = alloca {}, align 1
  %residual.dbg.spill91 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill90 = alloca {}, align 1
  %residual.dbg.spill89 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill88 = alloca {}, align 1
  %residual.dbg.spill87 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill86 = alloca {}, align 1
  %residual.dbg.spill85 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill84 = alloca {}, align 1
  %residual.dbg.spill83 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill82 = alloca {}, align 1
  %residual.dbg.spill81 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill80 = alloca {}, align 1
  %residual.dbg.spill79 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !8721, metadata !DIExpression()), !dbg !8939
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !8723, metadata !DIExpression()), !dbg !8940
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !8725, metadata !DIExpression()), !dbg !8941
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !8727, metadata !DIExpression()), !dbg !8942
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !8729, metadata !DIExpression()), !dbg !8943
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !8731, metadata !DIExpression()), !dbg !8944
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !8733, metadata !DIExpression()), !dbg !8945
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !8735, metadata !DIExpression()), !dbg !8946
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !8737, metadata !DIExpression()), !dbg !8947
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !8739, metadata !DIExpression()), !dbg !8948
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !8741, metadata !DIExpression()), !dbg !8949
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !8743, metadata !DIExpression()), !dbg !8950
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !8745, metadata !DIExpression()), !dbg !8951
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !8747, metadata !DIExpression()), !dbg !8952
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !8749, metadata !DIExpression()), !dbg !8953
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !8751, metadata !DIExpression()), !dbg !8954
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !8753, metadata !DIExpression()), !dbg !8955
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !8755, metadata !DIExpression()), !dbg !8956
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !8757, metadata !DIExpression()), !dbg !8957
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !8759, metadata !DIExpression()), !dbg !8958
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !8761, metadata !DIExpression()), !dbg !8959
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !8763, metadata !DIExpression()), !dbg !8960
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !8765, metadata !DIExpression()), !dbg !8961
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !8767, metadata !DIExpression()), !dbg !8962
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !8769, metadata !DIExpression()), !dbg !8963
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !8771, metadata !DIExpression()), !dbg !8964
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !8773, metadata !DIExpression()), !dbg !8965
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !8775, metadata !DIExpression()), !dbg !8966
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !8777, metadata !DIExpression()), !dbg !8967
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !8779, metadata !DIExpression()), !dbg !8968
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !8781, metadata !DIExpression()), !dbg !8969
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !8783, metadata !DIExpression()), !dbg !8970
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !8785, metadata !DIExpression()), !dbg !8971
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !8787, metadata !DIExpression()), !dbg !8972
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !8789, metadata !DIExpression()), !dbg !8973
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !8791, metadata !DIExpression()), !dbg !8974
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !8793, metadata !DIExpression()), !dbg !8975
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !8795, metadata !DIExpression()), !dbg !8976
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !8797, metadata !DIExpression()), !dbg !8977
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !8799, metadata !DIExpression()), !dbg !8978
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !8801, metadata !DIExpression()), !dbg !8979
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !8803, metadata !DIExpression()), !dbg !8980
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !8805, metadata !DIExpression()), !dbg !8981
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !8807, metadata !DIExpression()), !dbg !8982
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !8809, metadata !DIExpression()), !dbg !8983
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !8811, metadata !DIExpression()), !dbg !8984
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !8813, metadata !DIExpression()), !dbg !8985
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !8815, metadata !DIExpression()), !dbg !8986
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !8817, metadata !DIExpression()), !dbg !8987
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !8819, metadata !DIExpression()), !dbg !8988
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !8821, metadata !DIExpression()), !dbg !8989
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !8823, metadata !DIExpression()), !dbg !8990
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !8825, metadata !DIExpression()), !dbg !8991
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !8827, metadata !DIExpression()), !dbg !8992
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !8829, metadata !DIExpression()), !dbg !8993
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !8831, metadata !DIExpression()), !dbg !8994
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !8833, metadata !DIExpression()), !dbg !8995
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !8835, metadata !DIExpression()), !dbg !8996
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !8837, metadata !DIExpression()), !dbg !8997
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !8839, metadata !DIExpression()), !dbg !8998
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !8841, metadata !DIExpression()), !dbg !8999
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !8843, metadata !DIExpression()), !dbg !9000
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !8845, metadata !DIExpression()), !dbg !9001
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !8847, metadata !DIExpression()), !dbg !9002
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !8849, metadata !DIExpression()), !dbg !9003
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !8851, metadata !DIExpression()), !dbg !9004
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !8853, metadata !DIExpression()), !dbg !9005
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !8855, metadata !DIExpression()), !dbg !9006
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !8857, metadata !DIExpression()), !dbg !9007
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !8859, metadata !DIExpression()), !dbg !9008
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !8861, metadata !DIExpression()), !dbg !9009
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !8863, metadata !DIExpression()), !dbg !9010
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !8865, metadata !DIExpression()), !dbg !9011
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !8867, metadata !DIExpression()), !dbg !9012
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !8869, metadata !DIExpression()), !dbg !9013
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !8871, metadata !DIExpression()), !dbg !9014
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !8873, metadata !DIExpression()), !dbg !9015
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !8875, metadata !DIExpression()), !dbg !9016
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !8877, metadata !DIExpression()), !dbg !9017
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !8879, metadata !DIExpression()), !dbg !9018
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill79, metadata !8881, metadata !DIExpression()), !dbg !9019
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill80, metadata !8883, metadata !DIExpression()), !dbg !9020
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill81, metadata !8885, metadata !DIExpression()), !dbg !9021
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill82, metadata !8887, metadata !DIExpression()), !dbg !9022
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill83, metadata !8889, metadata !DIExpression()), !dbg !9023
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill84, metadata !8891, metadata !DIExpression()), !dbg !9024
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill85, metadata !8893, metadata !DIExpression()), !dbg !9025
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill86, metadata !8895, metadata !DIExpression()), !dbg !9026
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill87, metadata !8897, metadata !DIExpression()), !dbg !9027
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill88, metadata !8899, metadata !DIExpression()), !dbg !9028
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill89, metadata !8901, metadata !DIExpression()), !dbg !9029
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill90, metadata !8903, metadata !DIExpression()), !dbg !9030
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill91, metadata !8905, metadata !DIExpression()), !dbg !9031
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill92, metadata !8907, metadata !DIExpression()), !dbg !9032
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill93, metadata !8909, metadata !DIExpression()), !dbg !9033
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill94, metadata !8911, metadata !DIExpression()), !dbg !9034
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill95, metadata !8913, metadata !DIExpression()), !dbg !9035
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill96, metadata !8915, metadata !DIExpression()), !dbg !9036
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill97, metadata !8917, metadata !DIExpression()), !dbg !9037
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill98, metadata !8919, metadata !DIExpression()), !dbg !9038
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill99, metadata !8923, metadata !DIExpression()), !dbg !9039
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill100, metadata !8925, metadata !DIExpression()), !dbg !9040
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill101, metadata !8927, metadata !DIExpression()), !dbg !9041
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill102, metadata !8929, metadata !DIExpression()), !dbg !9042
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill103, metadata !8931, metadata !DIExpression()), !dbg !9043
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill104, metadata !8933, metadata !DIExpression()), !dbg !9044
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill105, metadata !8935, metadata !DIExpression()), !dbg !9045
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill106, metadata !8937, metadata !DIExpression()), !dbg !9046
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !9046
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8717, metadata !DIExpression()), !dbg !9047
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !9046
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8718, metadata !DIExpression()), !dbg !9048
  call void @llvm.dbg.declare(metadata ptr %first, metadata !8719, metadata !DIExpression()), !dbg !9049
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !8921, metadata !DIExpression()), !dbg !9050
  store i8 1, ptr %first, align 1, !dbg !9051
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE_EXTENSIONS
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17h57c3c2032e7451b9E"(ptr align 8 %self) #8, !dbg !9052
  br i1 %_4, label %bb2, label %bb12, !dbg !9052

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_VIRTUAL_INTERRUPTS
  %_15 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17h2a1a4948be861a5eE"(ptr align 8 %self) #8, !dbg !9052
  br i1 %_15, label %bb14, label %bb23, !dbg !9052

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !9053, !range !1562, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !9053
  %_5 = xor i1 %_6, true, !dbg !9054
  br i1 %_5, label %bb3, label %bb8, !dbg !9054

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !9055
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_3cd17770600203f1f0a6125e01528d48, i64 28) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_12) #8, !dbg !9056
  %3 = zext i1 %2 to i8, !dbg !9056
  store i8 %3, ptr %_11, align 1, !dbg !9056
  %4 = load i8, ptr %_11, align 1, !dbg !9056, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !9056
  %_14 = zext i1 %5 to i64, !dbg !9056
  %6 = icmp eq i64 %_14, 0, !dbg !9056
  br i1 %6, label %bb12, label %bb11, !dbg !9056

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9057
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_8) #8, !dbg !9057
  %8 = zext i1 %7 to i8, !dbg !9057
  store i8 %8, ptr %_7, align 1, !dbg !9057
  %9 = load i8, ptr %_7, align 1, !dbg !9057, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !9057
  %_10 = zext i1 %10 to i64, !dbg !9057
  %11 = icmp eq i64 %_10, 0, !dbg !9057
  br i1 %11, label %bb8, label %bb7, !dbg !9057

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9058
  %13 = zext i1 %12 to i8, !dbg !9058
  store i8 %13, ptr %0, align 1, !dbg !9058
  br label %bb298, !dbg !9058

bb298:                                            ; preds = %bb297, %bb296, %bb291, %bb288, %bb283, %bb275, %bb271, %bb264, %bb260, %bb253, %bb249, %bb242, %bb238, %bb231, %bb227, %bb220, %bb216, %bb209, %bb205, %bb198, %bb194, %bb187, %bb183, %bb176, %bb172, %bb165, %bb161, %bb154, %bb150, %bb143, %bb139, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !9059, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !9059
  ret i1 %15, !dbg !9059

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9060
  %17 = zext i1 %16 to i8, !dbg !9060
  store i8 %17, ptr %0, align 1, !dbg !9060
  br label %bb298, !dbg !9060

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::TIMESTAMP_DISABLE
  %_26 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17hb91aee97853945d6E"(ptr align 8 %self) #8, !dbg !9052
  br i1 %_26, label %bb25, label %bb34, !dbg !9052

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !9053, !range !1562, !noundef !25
  %_17 = trunc i8 %18 to i1, !dbg !9053
  %_16 = xor i1 %_17, true, !dbg !9054
  br i1 %_16, label %bb15, label %bb19, !dbg !9054

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !9055
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_0f019e3d47fd6e39c8f6e394ac082682, i64 33) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_23) #8, !dbg !9056
  %20 = zext i1 %19 to i8, !dbg !9056
  store i8 %20, ptr %_22, align 1, !dbg !9056
  %21 = load i8, ptr %_22, align 1, !dbg !9056, !range !1562, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !9056
  %_25 = zext i1 %22 to i64, !dbg !9056
  %23 = icmp eq i64 %_25, 0, !dbg !9056
  br i1 %23, label %bb23, label %bb22, !dbg !9056

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9057
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_19) #8, !dbg !9057
  %25 = zext i1 %24 to i8, !dbg !9057
  store i8 %25, ptr %_18, align 1, !dbg !9057
  %26 = load i8, ptr %_18, align 1, !dbg !9057, !range !1562, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !9057
  %_21 = zext i1 %27 to i64, !dbg !9057
  %28 = icmp eq i64 %_21, 0, !dbg !9057
  br i1 %28, label %bb19, label %bb18, !dbg !9057

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9061
  %30 = zext i1 %29 to i8, !dbg !9061
  store i8 %30, ptr %0, align 1, !dbg !9061
  br label %bb298, !dbg !9061

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9062
  %32 = zext i1 %31 to i8, !dbg !9062
  store i8 %32, ptr %0, align 1, !dbg !9062
  br label %bb298, !dbg !9062

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::DEBUGGING_EXTENSIONS
  %_37 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17h2422f4dd1317cbd0E"(ptr align 8 %self) #8, !dbg !9052
  br i1 %_37, label %bb36, label %bb45, !dbg !9052

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !9053, !range !1562, !noundef !25
  %_28 = trunc i8 %33 to i1, !dbg !9053
  %_27 = xor i1 %_28, true, !dbg !9054
  br i1 %_27, label %bb26, label %bb30, !dbg !9054

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !9055
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_803a549ea6bd4b6d2f54e32af9154475, i64 17) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_34) #8, !dbg !9056
  %35 = zext i1 %34 to i8, !dbg !9056
  store i8 %35, ptr %_33, align 1, !dbg !9056
  %36 = load i8, ptr %_33, align 1, !dbg !9056, !range !1562, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !9056
  %_36 = zext i1 %37 to i64, !dbg !9056
  %38 = icmp eq i64 %_36, 0, !dbg !9056
  br i1 %38, label %bb34, label %bb33, !dbg !9056

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9057
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_30) #8, !dbg !9057
  %40 = zext i1 %39 to i8, !dbg !9057
  store i8 %40, ptr %_29, align 1, !dbg !9057
  %41 = load i8, ptr %_29, align 1, !dbg !9057, !range !1562, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !9057
  %_32 = zext i1 %42 to i64, !dbg !9057
  %43 = icmp eq i64 %_32, 0, !dbg !9057
  br i1 %43, label %bb30, label %bb29, !dbg !9057

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9063
  %45 = zext i1 %44 to i8, !dbg !9063
  store i8 %45, ptr %0, align 1, !dbg !9063
  br label %bb298, !dbg !9063

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9064
  %47 = zext i1 %46 to i8, !dbg !9064
  store i8 %47, ptr %0, align 1, !dbg !9064
  br label %bb298, !dbg !9064

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_SIZE_EXTENSION
  %_48 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17h751dee0961e55d3eE"(ptr align 8 %self) #8, !dbg !9052
  br i1 %_48, label %bb47, label %bb56, !dbg !9052

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !9053, !range !1562, !noundef !25
  %_39 = trunc i8 %48 to i1, !dbg !9053
  %_38 = xor i1 %_39, true, !dbg !9054
  br i1 %_38, label %bb37, label %bb41, !dbg !9054

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !9055
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_3130e5922af1666981d4b1a92c1c9c90, i64 20) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_45) #8, !dbg !9056
  %50 = zext i1 %49 to i8, !dbg !9056
  store i8 %50, ptr %_44, align 1, !dbg !9056
  %51 = load i8, ptr %_44, align 1, !dbg !9056, !range !1562, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !9056
  %_47 = zext i1 %52 to i64, !dbg !9056
  %53 = icmp eq i64 %_47, 0, !dbg !9056
  br i1 %53, label %bb45, label %bb44, !dbg !9056

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9057
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_41) #8, !dbg !9057
  %55 = zext i1 %54 to i8, !dbg !9057
  store i8 %55, ptr %_40, align 1, !dbg !9057
  %56 = load i8, ptr %_40, align 1, !dbg !9057, !range !1562, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !9057
  %_43 = zext i1 %57 to i64, !dbg !9057
  %58 = icmp eq i64 %_43, 0, !dbg !9057
  br i1 %58, label %bb41, label %bb40, !dbg !9057

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9065
  %60 = zext i1 %59 to i8, !dbg !9065
  store i8 %60, ptr %0, align 1, !dbg !9065
  br label %bb298, !dbg !9065

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9066
  %62 = zext i1 %61 to i8, !dbg !9066
  store i8 %62, ptr %0, align 1, !dbg !9066
  br label %bb298, !dbg !9066

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PHYSICAL_ADDRESS_EXTENSION
  %_59 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17h97ae5b8a0f84ad03E"(ptr align 8 %self) #8, !dbg !9052
  br i1 %_59, label %bb58, label %bb67, !dbg !9052

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !9053, !range !1562, !noundef !25
  %_50 = trunc i8 %63 to i1, !dbg !9053
  %_49 = xor i1 %_50, true, !dbg !9054
  br i1 %_49, label %bb48, label %bb52, !dbg !9054

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !9055
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_d50af00c2ad521c84f7380b8be63c1e8, i64 19) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_56) #8, !dbg !9056
  %65 = zext i1 %64 to i8, !dbg !9056
  store i8 %65, ptr %_55, align 1, !dbg !9056
  %66 = load i8, ptr %_55, align 1, !dbg !9056, !range !1562, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !9056
  %_58 = zext i1 %67 to i64, !dbg !9056
  %68 = icmp eq i64 %_58, 0, !dbg !9056
  br i1 %68, label %bb56, label %bb55, !dbg !9056

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9057
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_52) #8, !dbg !9057
  %70 = zext i1 %69 to i8, !dbg !9057
  store i8 %70, ptr %_51, align 1, !dbg !9057
  %71 = load i8, ptr %_51, align 1, !dbg !9057, !range !1562, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !9057
  %_54 = zext i1 %72 to i64, !dbg !9057
  %73 = icmp eq i64 %_54, 0, !dbg !9057
  br i1 %73, label %bb52, label %bb51, !dbg !9057

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9067
  %75 = zext i1 %74 to i8, !dbg !9067
  store i8 %75, ptr %0, align 1, !dbg !9067
  br label %bb298, !dbg !9067

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9068
  %77 = zext i1 %76 to i8, !dbg !9068
  store i8 %77, ptr %0, align 1, !dbg !9068
  br label %bb298, !dbg !9068

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::MACHINE_CHECK_EXCEPTION
  %_70 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17h43a0aaddf79f49d8E"(ptr align 8 %self) #8, !dbg !9052
  br i1 %_70, label %bb69, label %bb78, !dbg !9052

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !9053, !range !1562, !noundef !25
  %_61 = trunc i8 %78 to i1, !dbg !9053
  %_60 = xor i1 %_61, true, !dbg !9054
  br i1 %_60, label %bb59, label %bb63, !dbg !9054

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !9055
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_7e69978ff0c9547827e6c2a1a1a42624, i64 26) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_67) #8, !dbg !9056
  %80 = zext i1 %79 to i8, !dbg !9056
  store i8 %80, ptr %_66, align 1, !dbg !9056
  %81 = load i8, ptr %_66, align 1, !dbg !9056, !range !1562, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !9056
  %_69 = zext i1 %82 to i64, !dbg !9056
  %83 = icmp eq i64 %_69, 0, !dbg !9056
  br i1 %83, label %bb67, label %bb66, !dbg !9056

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9057
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_63) #8, !dbg !9057
  %85 = zext i1 %84 to i8, !dbg !9057
  store i8 %85, ptr %_62, align 1, !dbg !9057
  %86 = load i8, ptr %_62, align 1, !dbg !9057, !range !1562, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !9057
  %_65 = zext i1 %87 to i64, !dbg !9057
  %88 = icmp eq i64 %_65, 0, !dbg !9057
  br i1 %88, label %bb63, label %bb62, !dbg !9057

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9069
  %90 = zext i1 %89 to i8, !dbg !9069
  store i8 %90, ptr %0, align 1, !dbg !9069
  br label %bb298, !dbg !9069

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9070
  %92 = zext i1 %91 to i8, !dbg !9070
  store i8 %92, ptr %0, align 1, !dbg !9070
  br label %bb298, !dbg !9070

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_GLOBAL
  %_81 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17h0ebb65203658dc6cE"(ptr align 8 %self) #8, !dbg !9052
  br i1 %_81, label %bb80, label %bb89, !dbg !9052

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !9053, !range !1562, !noundef !25
  %_72 = trunc i8 %93 to i1, !dbg !9053
  %_71 = xor i1 %_72, true, !dbg !9054
  br i1 %_71, label %bb70, label %bb74, !dbg !9054

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !9055
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_b91b344ee8d65b8a5808acbd4c8793c0, i64 23) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_78) #8, !dbg !9056
  %95 = zext i1 %94 to i8, !dbg !9056
  store i8 %95, ptr %_77, align 1, !dbg !9056
  %96 = load i8, ptr %_77, align 1, !dbg !9056, !range !1562, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !9056
  %_80 = zext i1 %97 to i64, !dbg !9056
  %98 = icmp eq i64 %_80, 0, !dbg !9056
  br i1 %98, label %bb78, label %bb77, !dbg !9056

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9057
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_74) #8, !dbg !9057
  %100 = zext i1 %99 to i8, !dbg !9057
  store i8 %100, ptr %_73, align 1, !dbg !9057
  %101 = load i8, ptr %_73, align 1, !dbg !9057, !range !1562, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !9057
  %_76 = zext i1 %102 to i64, !dbg !9057
  %103 = icmp eq i64 %_76, 0, !dbg !9057
  br i1 %103, label %bb74, label %bb73, !dbg !9057

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9071
  %105 = zext i1 %104 to i8, !dbg !9071
  store i8 %105, ptr %0, align 1, !dbg !9071
  br label %bb298, !dbg !9071

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9072
  %107 = zext i1 %106 to i8, !dbg !9072
  store i8 %107, ptr %0, align 1, !dbg !9072
  br label %bb298, !dbg !9072

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PERFORMANCE_MONITOR_COUNTER
  %_92 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17hcfa446c34c4cf41eE"(ptr align 8 %self) #8, !dbg !9052
  br i1 %_92, label %bb91, label %bb100, !dbg !9052

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !9053, !range !1562, !noundef !25
  %_83 = trunc i8 %108 to i1, !dbg !9053
  %_82 = xor i1 %_83, true, !dbg !9054
  br i1 %_82, label %bb81, label %bb85, !dbg !9054

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !9055
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_56210cd2eda51a0897d4a8ae05ba739a, i64 11) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_89) #8, !dbg !9056
  %110 = zext i1 %109 to i8, !dbg !9056
  store i8 %110, ptr %_88, align 1, !dbg !9056
  %111 = load i8, ptr %_88, align 1, !dbg !9056, !range !1562, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !9056
  %_91 = zext i1 %112 to i64, !dbg !9056
  %113 = icmp eq i64 %_91, 0, !dbg !9056
  br i1 %113, label %bb89, label %bb88, !dbg !9056

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9057
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_85) #8, !dbg !9057
  %115 = zext i1 %114 to i8, !dbg !9057
  store i8 %115, ptr %_84, align 1, !dbg !9057
  %116 = load i8, ptr %_84, align 1, !dbg !9057, !range !1562, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !9057
  %_87 = zext i1 %117 to i64, !dbg !9057
  %118 = icmp eq i64 %_87, 0, !dbg !9057
  br i1 %118, label %bb85, label %bb84, !dbg !9057

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9073
  %120 = zext i1 %119 to i8, !dbg !9073
  store i8 %120, ptr %0, align 1, !dbg !9073
  br label %bb298, !dbg !9073

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9074
  %122 = zext i1 %121 to i8, !dbg !9074
  store i8 %122, ptr %0, align 1, !dbg !9074
  br label %bb298, !dbg !9074

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSFXSR
  %_103 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17hbce5d5edea4b96a9E"(ptr align 8 %self) #8, !dbg !9052
  br i1 %_103, label %bb102, label %bb111, !dbg !9052

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !9053, !range !1562, !noundef !25
  %_94 = trunc i8 %123 to i1, !dbg !9053
  %_93 = xor i1 %_94, true, !dbg !9054
  br i1 %_93, label %bb92, label %bb96, !dbg !9054

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !9055
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_b60833dfe9d7152efab861bc89ea0c54, i64 27) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_100) #8, !dbg !9056
  %125 = zext i1 %124 to i8, !dbg !9056
  store i8 %125, ptr %_99, align 1, !dbg !9056
  %126 = load i8, ptr %_99, align 1, !dbg !9056, !range !1562, !noundef !25
  %127 = trunc i8 %126 to i1, !dbg !9056
  %_102 = zext i1 %127 to i64, !dbg !9056
  %128 = icmp eq i64 %_102, 0, !dbg !9056
  br i1 %128, label %bb100, label %bb99, !dbg !9056

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9057
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_96) #8, !dbg !9057
  %130 = zext i1 %129 to i8, !dbg !9057
  store i8 %130, ptr %_95, align 1, !dbg !9057
  %131 = load i8, ptr %_95, align 1, !dbg !9057, !range !1562, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !9057
  %_98 = zext i1 %132 to i64, !dbg !9057
  %133 = icmp eq i64 %_98, 0, !dbg !9057
  br i1 %133, label %bb96, label %bb95, !dbg !9057

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9075
  %135 = zext i1 %134 to i8, !dbg !9075
  store i8 %135, ptr %0, align 1, !dbg !9075
  br label %bb298, !dbg !9075

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9076
  %137 = zext i1 %136 to i8, !dbg !9076
  store i8 %137, ptr %0, align 1, !dbg !9076
  br label %bb298, !dbg !9076

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXMMEXCPT_ENABLE
  %_114 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17hd09b85249251a1adE"(ptr align 8 %self) #8, !dbg !9052
  br i1 %_114, label %bb113, label %bb122, !dbg !9052

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !9053, !range !1562, !noundef !25
  %_105 = trunc i8 %138 to i1, !dbg !9053
  %_104 = xor i1 %_105, true, !dbg !9054
  br i1 %_104, label %bb103, label %bb107, !dbg !9054

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !9055
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_5eb94a964f4e44a57663de8f144dc156, i64 6) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_111) #8, !dbg !9056
  %140 = zext i1 %139 to i8, !dbg !9056
  store i8 %140, ptr %_110, align 1, !dbg !9056
  %141 = load i8, ptr %_110, align 1, !dbg !9056, !range !1562, !noundef !25
  %142 = trunc i8 %141 to i1, !dbg !9056
  %_113 = zext i1 %142 to i64, !dbg !9056
  %143 = icmp eq i64 %_113, 0, !dbg !9056
  br i1 %143, label %bb111, label %bb110, !dbg !9056

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9057
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_107) #8, !dbg !9057
  %145 = zext i1 %144 to i8, !dbg !9057
  store i8 %145, ptr %_106, align 1, !dbg !9057
  %146 = load i8, ptr %_106, align 1, !dbg !9057, !range !1562, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !9057
  %_109 = zext i1 %147 to i64, !dbg !9057
  %148 = icmp eq i64 %_109, 0, !dbg !9057
  br i1 %148, label %bb107, label %bb106, !dbg !9057

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9077
  %150 = zext i1 %149 to i8, !dbg !9077
  store i8 %150, ptr %0, align 1, !dbg !9077
  br label %bb298, !dbg !9077

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9078
  %152 = zext i1 %151 to i8, !dbg !9078
  store i8 %152, ptr %0, align 1, !dbg !9078
  br label %bb298, !dbg !9078

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE_INSTRUCTION_PREVENTION
  %_125 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17hf421b163e2220d27E"(ptr align 8 %self) #8, !dbg !9052
  br i1 %_125, label %bb124, label %bb133, !dbg !9052

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !9053, !range !1562, !noundef !25
  %_116 = trunc i8 %153 to i1, !dbg !9053
  %_115 = xor i1 %_116, true, !dbg !9054
  br i1 %_115, label %bb114, label %bb118, !dbg !9054

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !9055
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_593defa7938df50164d817f0cfd4d23a, i64 17) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_122) #8, !dbg !9056
  %155 = zext i1 %154 to i8, !dbg !9056
  store i8 %155, ptr %_121, align 1, !dbg !9056
  %156 = load i8, ptr %_121, align 1, !dbg !9056, !range !1562, !noundef !25
  %157 = trunc i8 %156 to i1, !dbg !9056
  %_124 = zext i1 %157 to i64, !dbg !9056
  %158 = icmp eq i64 %_124, 0, !dbg !9056
  br i1 %158, label %bb122, label %bb121, !dbg !9056

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9057
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_118) #8, !dbg !9057
  %160 = zext i1 %159 to i8, !dbg !9057
  store i8 %160, ptr %_117, align 1, !dbg !9057
  %161 = load i8, ptr %_117, align 1, !dbg !9057, !range !1562, !noundef !25
  %162 = trunc i8 %161 to i1, !dbg !9057
  %_120 = zext i1 %162 to i64, !dbg !9057
  %163 = icmp eq i64 %_120, 0, !dbg !9057
  br i1 %163, label %bb118, label %bb117, !dbg !9057

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9079
  %165 = zext i1 %164 to i8, !dbg !9079
  store i8 %165, ptr %0, align 1, !dbg !9079
  br label %bb298, !dbg !9079

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9080
  %167 = zext i1 %166 to i8, !dbg !9080
  store i8 %167, ptr %0, align 1, !dbg !9080
  br label %bb298, !dbg !9080

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::L5_PAGING
  %_136 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17h09ddc08ca8935062E"(ptr align 8 %self) #8, !dbg !9052
  br i1 %_136, label %bb135, label %bb144, !dbg !9052

bb124:                                            ; preds = %bb122
  %168 = load i8, ptr %first, align 1, !dbg !9053, !range !1562, !noundef !25
  %_127 = trunc i8 %168 to i1, !dbg !9053
  %_126 = xor i1 %_127, true, !dbg !9054
  br i1 %_126, label %bb125, label %bb129, !dbg !9054

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !9055
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_8d53f88f3d7a93cc8e077ad1f33a9104, i64 32) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_133) #8, !dbg !9056
  %170 = zext i1 %169 to i8, !dbg !9056
  store i8 %170, ptr %_132, align 1, !dbg !9056
  %171 = load i8, ptr %_132, align 1, !dbg !9056, !range !1562, !noundef !25
  %172 = trunc i8 %171 to i1, !dbg !9056
  %_135 = zext i1 %172 to i64, !dbg !9056
  %173 = icmp eq i64 %_135, 0, !dbg !9056
  br i1 %173, label %bb133, label %bb132, !dbg !9056

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9057
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_129) #8, !dbg !9057
  %175 = zext i1 %174 to i8, !dbg !9057
  store i8 %175, ptr %_128, align 1, !dbg !9057
  %176 = load i8, ptr %_128, align 1, !dbg !9057, !range !1562, !noundef !25
  %177 = trunc i8 %176 to i1, !dbg !9057
  %_131 = zext i1 %177 to i64, !dbg !9057
  %178 = icmp eq i64 %_131, 0, !dbg !9057
  br i1 %178, label %bb129, label %bb128, !dbg !9057

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9081
  %180 = zext i1 %179 to i8, !dbg !9081
  store i8 %180, ptr %0, align 1, !dbg !9081
  br label %bb298, !dbg !9081

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9082
  %182 = zext i1 %181 to i8, !dbg !9082
  store i8 %182, ptr %0, align 1, !dbg !9082
  br label %bb298, !dbg !9082

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_MACHINE_EXTENSIONS
  %_147 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17h7040cec819b70c53E"(ptr align 8 %self) #8, !dbg !9052
  br i1 %_147, label %bb146, label %bb155, !dbg !9052

bb135:                                            ; preds = %bb133
  %183 = load i8, ptr %first, align 1, !dbg !9053, !range !1562, !noundef !25
  %_138 = trunc i8 %183 to i1, !dbg !9053
  %_137 = xor i1 %_138, true, !dbg !9054
  br i1 %_137, label %bb136, label %bb140, !dbg !9054

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !9055
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_1df2c1684cada007b2ee85606d3db575, i64 9) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_144) #8, !dbg !9056
  %185 = zext i1 %184 to i8, !dbg !9056
  store i8 %185, ptr %_143, align 1, !dbg !9056
  %186 = load i8, ptr %_143, align 1, !dbg !9056, !range !1562, !noundef !25
  %187 = trunc i8 %186 to i1, !dbg !9056
  %_146 = zext i1 %187 to i64, !dbg !9056
  %188 = icmp eq i64 %_146, 0, !dbg !9056
  br i1 %188, label %bb144, label %bb143, !dbg !9056

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_140 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9057
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_140) #8, !dbg !9057
  %190 = zext i1 %189 to i8, !dbg !9057
  store i8 %190, ptr %_139, align 1, !dbg !9057
  %191 = load i8, ptr %_139, align 1, !dbg !9057, !range !1562, !noundef !25
  %192 = trunc i8 %191 to i1, !dbg !9057
  %_142 = zext i1 %192 to i64, !dbg !9057
  %193 = icmp eq i64 %_142, 0, !dbg !9057
  br i1 %193, label %bb140, label %bb139, !dbg !9057

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9083
  %195 = zext i1 %194 to i8, !dbg !9083
  store i8 %195, ptr %0, align 1, !dbg !9083
  br label %bb298, !dbg !9083

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9084
  %197 = zext i1 %196 to i8, !dbg !9084
  store i8 %197, ptr %0, align 1, !dbg !9084
  br label %bb298, !dbg !9084

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SAFER_MODE_EXTENSIONS
  %_158 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17hac57a6bf619be657E"(ptr align 8 %self) #8, !dbg !9052
  br i1 %_158, label %bb157, label %bb166, !dbg !9052

bb146:                                            ; preds = %bb144
  %198 = load i8, ptr %first, align 1, !dbg !9053, !range !1562, !noundef !25
  %_149 = trunc i8 %198 to i1, !dbg !9053
  %_148 = xor i1 %_149, true, !dbg !9054
  br i1 %_148, label %bb147, label %bb151, !dbg !9054

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !9055
; call core::fmt::Formatter::write_str
  %_155 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_6ba0ccf4bc0e7147ad03b9a461c3b871, i64 26) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_155) #8, !dbg !9056
  %200 = zext i1 %199 to i8, !dbg !9056
  store i8 %200, ptr %_154, align 1, !dbg !9056
  %201 = load i8, ptr %_154, align 1, !dbg !9056, !range !1562, !noundef !25
  %202 = trunc i8 %201 to i1, !dbg !9056
  %_157 = zext i1 %202 to i64, !dbg !9056
  %203 = icmp eq i64 %_157, 0, !dbg !9056
  br i1 %203, label %bb155, label %bb154, !dbg !9056

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9057
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_151) #8, !dbg !9057
  %205 = zext i1 %204 to i8, !dbg !9057
  store i8 %205, ptr %_150, align 1, !dbg !9057
  %206 = load i8, ptr %_150, align 1, !dbg !9057, !range !1562, !noundef !25
  %207 = trunc i8 %206 to i1, !dbg !9057
  %_153 = zext i1 %207 to i64, !dbg !9057
  %208 = icmp eq i64 %_153, 0, !dbg !9057
  br i1 %208, label %bb151, label %bb150, !dbg !9057

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9085
  %210 = zext i1 %209 to i8, !dbg !9085
  store i8 %210, ptr %0, align 1, !dbg !9085
  br label %bb298, !dbg !9085

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9086
  %212 = zext i1 %211 to i8, !dbg !9086
  store i8 %212, ptr %0, align 1, !dbg !9086
  br label %bb298, !dbg !9086

bb166:                                            ; preds = %bb162, %bb155
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::FSGSBASE
  %_169 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17h89686d3b0d675f3bE"(ptr align 8 %self) #8, !dbg !9052
  br i1 %_169, label %bb168, label %bb177, !dbg !9052

bb157:                                            ; preds = %bb155
  %213 = load i8, ptr %first, align 1, !dbg !9053, !range !1562, !noundef !25
  %_160 = trunc i8 %213 to i1, !dbg !9053
  %_159 = xor i1 %_160, true, !dbg !9054
  br i1 %_159, label %bb158, label %bb162, !dbg !9054

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !9055
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_17d7257c05cbd2a0f0325627d40d56e5, i64 21) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_166) #8, !dbg !9056
  %215 = zext i1 %214 to i8, !dbg !9056
  store i8 %215, ptr %_165, align 1, !dbg !9056
  %216 = load i8, ptr %_165, align 1, !dbg !9056, !range !1562, !noundef !25
  %217 = trunc i8 %216 to i1, !dbg !9056
  %_168 = zext i1 %217 to i64, !dbg !9056
  %218 = icmp eq i64 %_168, 0, !dbg !9056
  br i1 %218, label %bb166, label %bb165, !dbg !9056

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_162 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9057
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_162) #8, !dbg !9057
  %220 = zext i1 %219 to i8, !dbg !9057
  store i8 %220, ptr %_161, align 1, !dbg !9057
  %221 = load i8, ptr %_161, align 1, !dbg !9057, !range !1562, !noundef !25
  %222 = trunc i8 %221 to i1, !dbg !9057
  %_164 = zext i1 %222 to i64, !dbg !9057
  %223 = icmp eq i64 %_164, 0, !dbg !9057
  br i1 %223, label %bb162, label %bb161, !dbg !9057

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9087
  %225 = zext i1 %224 to i8, !dbg !9087
  store i8 %225, ptr %0, align 1, !dbg !9087
  br label %bb298, !dbg !9087

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9088
  %227 = zext i1 %226 to i8, !dbg !9088
  store i8 %227, ptr %0, align 1, !dbg !9088
  br label %bb298, !dbg !9088

bb177:                                            ; preds = %bb173, %bb166
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PCID
  %_180 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17hca88524c90054e22E"(ptr align 8 %self) #8, !dbg !9052
  br i1 %_180, label %bb179, label %bb188, !dbg !9052

bb168:                                            ; preds = %bb166
  %228 = load i8, ptr %first, align 1, !dbg !9053, !range !1562, !noundef !25
  %_171 = trunc i8 %228 to i1, !dbg !9053
  %_170 = xor i1 %_171, true, !dbg !9054
  br i1 %_170, label %bb169, label %bb173, !dbg !9054

bb173:                                            ; preds = %bb169, %bb168
  store i8 0, ptr %first, align 1, !dbg !9055
; call core::fmt::Formatter::write_str
  %_177 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_06b7117b18584b484638bd2e31f2c0da, i64 8) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_177) #8, !dbg !9056
  %230 = zext i1 %229 to i8, !dbg !9056
  store i8 %230, ptr %_176, align 1, !dbg !9056
  %231 = load i8, ptr %_176, align 1, !dbg !9056, !range !1562, !noundef !25
  %232 = trunc i8 %231 to i1, !dbg !9056
  %_179 = zext i1 %232 to i64, !dbg !9056
  %233 = icmp eq i64 %_179, 0, !dbg !9056
  br i1 %233, label %bb177, label %bb176, !dbg !9056

bb169:                                            ; preds = %bb168
; call core::fmt::Formatter::write_str
  %_173 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9057
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_173) #8, !dbg !9057
  %235 = zext i1 %234 to i8, !dbg !9057
  store i8 %235, ptr %_172, align 1, !dbg !9057
  %236 = load i8, ptr %_172, align 1, !dbg !9057, !range !1562, !noundef !25
  %237 = trunc i8 %236 to i1, !dbg !9057
  %_175 = zext i1 %237 to i64, !dbg !9057
  %238 = icmp eq i64 %_175, 0, !dbg !9057
  br i1 %238, label %bb173, label %bb172, !dbg !9057

bb172:                                            ; preds = %bb169
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9089
  %240 = zext i1 %239 to i8, !dbg !9089
  store i8 %240, ptr %0, align 1, !dbg !9089
  br label %bb298, !dbg !9089

bb176:                                            ; preds = %bb173
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9090
  %242 = zext i1 %241 to i8, !dbg !9090
  store i8 %242, ptr %0, align 1, !dbg !9090
  br label %bb298, !dbg !9090

bb188:                                            ; preds = %bb184, %bb177
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXSAVE
  %_191 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17h3d294a418892c107E"(ptr align 8 %self) #8, !dbg !9052
  br i1 %_191, label %bb190, label %bb199, !dbg !9052

bb179:                                            ; preds = %bb177
  %243 = load i8, ptr %first, align 1, !dbg !9053, !range !1562, !noundef !25
  %_182 = trunc i8 %243 to i1, !dbg !9053
  %_181 = xor i1 %_182, true, !dbg !9054
  br i1 %_181, label %bb180, label %bb184, !dbg !9054

bb184:                                            ; preds = %bb180, %bb179
  store i8 0, ptr %first, align 1, !dbg !9055
; call core::fmt::Formatter::write_str
  %_188 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_04eb80e29d7a8a2546c9d4a57ad0a35e, i64 4) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %244 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_188) #8, !dbg !9056
  %245 = zext i1 %244 to i8, !dbg !9056
  store i8 %245, ptr %_187, align 1, !dbg !9056
  %246 = load i8, ptr %_187, align 1, !dbg !9056, !range !1562, !noundef !25
  %247 = trunc i8 %246 to i1, !dbg !9056
  %_190 = zext i1 %247 to i64, !dbg !9056
  %248 = icmp eq i64 %_190, 0, !dbg !9056
  br i1 %248, label %bb188, label %bb187, !dbg !9056

bb180:                                            ; preds = %bb179
; call core::fmt::Formatter::write_str
  %_184 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9057
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %249 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_184) #8, !dbg !9057
  %250 = zext i1 %249 to i8, !dbg !9057
  store i8 %250, ptr %_183, align 1, !dbg !9057
  %251 = load i8, ptr %_183, align 1, !dbg !9057, !range !1562, !noundef !25
  %252 = trunc i8 %251 to i1, !dbg !9057
  %_186 = zext i1 %252 to i64, !dbg !9057
  %253 = icmp eq i64 %_186, 0, !dbg !9057
  br i1 %253, label %bb184, label %bb183, !dbg !9057

bb183:                                            ; preds = %bb180
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %254 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9091
  %255 = zext i1 %254 to i8, !dbg !9091
  store i8 %255, ptr %0, align 1, !dbg !9091
  br label %bb298, !dbg !9091

bb187:                                            ; preds = %bb184
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %256 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9092
  %257 = zext i1 %256 to i8, !dbg !9092
  store i8 %257, ptr %0, align 1, !dbg !9092
  br label %bb298, !dbg !9092

bb199:                                            ; preds = %bb195, %bb188
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::KEY_LOCKER
  %_202 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17hc714fd643851066eE"(ptr align 8 %self) #8, !dbg !9052
  br i1 %_202, label %bb201, label %bb210, !dbg !9052

bb190:                                            ; preds = %bb188
  %258 = load i8, ptr %first, align 1, !dbg !9053, !range !1562, !noundef !25
  %_193 = trunc i8 %258 to i1, !dbg !9053
  %_192 = xor i1 %_193, true, !dbg !9054
  br i1 %_192, label %bb191, label %bb195, !dbg !9054

bb195:                                            ; preds = %bb191, %bb190
  store i8 0, ptr %first, align 1, !dbg !9055
; call core::fmt::Formatter::write_str
  %_199 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_2167d3afaab2d6be8311548a92f121fd, i64 7) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %259 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_199) #8, !dbg !9056
  %260 = zext i1 %259 to i8, !dbg !9056
  store i8 %260, ptr %_198, align 1, !dbg !9056
  %261 = load i8, ptr %_198, align 1, !dbg !9056, !range !1562, !noundef !25
  %262 = trunc i8 %261 to i1, !dbg !9056
  %_201 = zext i1 %262 to i64, !dbg !9056
  %263 = icmp eq i64 %_201, 0, !dbg !9056
  br i1 %263, label %bb199, label %bb198, !dbg !9056

bb191:                                            ; preds = %bb190
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9057
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %264 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_195) #8, !dbg !9057
  %265 = zext i1 %264 to i8, !dbg !9057
  store i8 %265, ptr %_194, align 1, !dbg !9057
  %266 = load i8, ptr %_194, align 1, !dbg !9057, !range !1562, !noundef !25
  %267 = trunc i8 %266 to i1, !dbg !9057
  %_197 = zext i1 %267 to i64, !dbg !9057
  %268 = icmp eq i64 %_197, 0, !dbg !9057
  br i1 %268, label %bb195, label %bb194, !dbg !9057

bb194:                                            ; preds = %bb191
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %269 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9093
  %270 = zext i1 %269 to i8, !dbg !9093
  store i8 %270, ptr %0, align 1, !dbg !9093
  br label %bb298, !dbg !9093

bb198:                                            ; preds = %bb195
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %271 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9094
  %272 = zext i1 %271 to i8, !dbg !9094
  store i8 %272, ptr %0, align 1, !dbg !9094
  br label %bb298, !dbg !9094

bb210:                                            ; preds = %bb206, %bb199
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_EXECUTION_PROTECTION
  %_213 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17ha79791d3978be219E"(ptr align 8 %self) #8, !dbg !9052
  br i1 %_213, label %bb212, label %bb221, !dbg !9052

bb201:                                            ; preds = %bb199
  %273 = load i8, ptr %first, align 1, !dbg !9053, !range !1562, !noundef !25
  %_204 = trunc i8 %273 to i1, !dbg !9053
  %_203 = xor i1 %_204, true, !dbg !9054
  br i1 %_203, label %bb202, label %bb206, !dbg !9054

bb206:                                            ; preds = %bb202, %bb201
  store i8 0, ptr %first, align 1, !dbg !9055
; call core::fmt::Formatter::write_str
  %_210 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_637e3d682feeec8699edeaa487077351, i64 10) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %274 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_210) #8, !dbg !9056
  %275 = zext i1 %274 to i8, !dbg !9056
  store i8 %275, ptr %_209, align 1, !dbg !9056
  %276 = load i8, ptr %_209, align 1, !dbg !9056, !range !1562, !noundef !25
  %277 = trunc i8 %276 to i1, !dbg !9056
  %_212 = zext i1 %277 to i64, !dbg !9056
  %278 = icmp eq i64 %_212, 0, !dbg !9056
  br i1 %278, label %bb210, label %bb209, !dbg !9056

bb202:                                            ; preds = %bb201
; call core::fmt::Formatter::write_str
  %_206 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9057
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %279 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_206) #8, !dbg !9057
  %280 = zext i1 %279 to i8, !dbg !9057
  store i8 %280, ptr %_205, align 1, !dbg !9057
  %281 = load i8, ptr %_205, align 1, !dbg !9057, !range !1562, !noundef !25
  %282 = trunc i8 %281 to i1, !dbg !9057
  %_208 = zext i1 %282 to i64, !dbg !9057
  %283 = icmp eq i64 %_208, 0, !dbg !9057
  br i1 %283, label %bb206, label %bb205, !dbg !9057

bb205:                                            ; preds = %bb202
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %284 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9095
  %285 = zext i1 %284 to i8, !dbg !9095
  store i8 %285, ptr %0, align 1, !dbg !9095
  br label %bb298, !dbg !9095

bb209:                                            ; preds = %bb206
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %286 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9096
  %287 = zext i1 %286 to i8, !dbg !9096
  store i8 %287, ptr %0, align 1, !dbg !9096
  br label %bb298, !dbg !9096

bb221:                                            ; preds = %bb217, %bb210
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_ACCESS_PREVENTION
  %_224 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17h427edfc95974e549E"(ptr align 8 %self) #8, !dbg !9052
  br i1 %_224, label %bb223, label %bb232, !dbg !9052

bb212:                                            ; preds = %bb210
  %288 = load i8, ptr %first, align 1, !dbg !9053, !range !1562, !noundef !25
  %_215 = trunc i8 %288 to i1, !dbg !9053
  %_214 = xor i1 %_215, true, !dbg !9054
  br i1 %_214, label %bb213, label %bb217, !dbg !9054

bb217:                                            ; preds = %bb213, %bb212
  store i8 0, ptr %first, align 1, !dbg !9055
; call core::fmt::Formatter::write_str
  %_221 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_565fbeee76b78f614b45f0e4de60d327, i64 36) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %289 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_221) #8, !dbg !9056
  %290 = zext i1 %289 to i8, !dbg !9056
  store i8 %290, ptr %_220, align 1, !dbg !9056
  %291 = load i8, ptr %_220, align 1, !dbg !9056, !range !1562, !noundef !25
  %292 = trunc i8 %291 to i1, !dbg !9056
  %_223 = zext i1 %292 to i64, !dbg !9056
  %293 = icmp eq i64 %_223, 0, !dbg !9056
  br i1 %293, label %bb221, label %bb220, !dbg !9056

bb213:                                            ; preds = %bb212
; call core::fmt::Formatter::write_str
  %_217 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9057
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %294 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_217) #8, !dbg !9057
  %295 = zext i1 %294 to i8, !dbg !9057
  store i8 %295, ptr %_216, align 1, !dbg !9057
  %296 = load i8, ptr %_216, align 1, !dbg !9057, !range !1562, !noundef !25
  %297 = trunc i8 %296 to i1, !dbg !9057
  %_219 = zext i1 %297 to i64, !dbg !9057
  %298 = icmp eq i64 %_219, 0, !dbg !9057
  br i1 %298, label %bb217, label %bb216, !dbg !9057

bb216:                                            ; preds = %bb213
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %299 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9097
  %300 = zext i1 %299 to i8, !dbg !9097
  store i8 %300, ptr %0, align 1, !dbg !9097
  br label %bb298, !dbg !9097

bb220:                                            ; preds = %bb217
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %301 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9098
  %302 = zext i1 %301 to i8, !dbg !9098
  store i8 %302, ptr %0, align 1, !dbg !9098
  br label %bb298, !dbg !9098

bb232:                                            ; preds = %bb228, %bb221
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_USER
  %_235 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17hd3d3aefdcb85838aE"(ptr align 8 %self) #8, !dbg !9052
  br i1 %_235, label %bb234, label %bb243, !dbg !9052

bb223:                                            ; preds = %bb221
  %303 = load i8, ptr %first, align 1, !dbg !9053, !range !1562, !noundef !25
  %_226 = trunc i8 %303 to i1, !dbg !9053
  %_225 = xor i1 %_226, true, !dbg !9054
  br i1 %_225, label %bb224, label %bb228, !dbg !9054

bb228:                                            ; preds = %bb224, %bb223
  store i8 0, ptr %first, align 1, !dbg !9055
; call core::fmt::Formatter::write_str
  %_232 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_9cab844b3adefa1cf8a3e1fb50b53e8b, i64 33) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %304 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_232) #8, !dbg !9056
  %305 = zext i1 %304 to i8, !dbg !9056
  store i8 %305, ptr %_231, align 1, !dbg !9056
  %306 = load i8, ptr %_231, align 1, !dbg !9056, !range !1562, !noundef !25
  %307 = trunc i8 %306 to i1, !dbg !9056
  %_234 = zext i1 %307 to i64, !dbg !9056
  %308 = icmp eq i64 %_234, 0, !dbg !9056
  br i1 %308, label %bb232, label %bb231, !dbg !9056

bb224:                                            ; preds = %bb223
; call core::fmt::Formatter::write_str
  %_228 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9057
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %309 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_228) #8, !dbg !9057
  %310 = zext i1 %309 to i8, !dbg !9057
  store i8 %310, ptr %_227, align 1, !dbg !9057
  %311 = load i8, ptr %_227, align 1, !dbg !9057, !range !1562, !noundef !25
  %312 = trunc i8 %311 to i1, !dbg !9057
  %_230 = zext i1 %312 to i64, !dbg !9057
  %313 = icmp eq i64 %_230, 0, !dbg !9057
  br i1 %313, label %bb228, label %bb227, !dbg !9057

bb227:                                            ; preds = %bb224
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %314 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9099
  %315 = zext i1 %314 to i8, !dbg !9099
  store i8 %315, ptr %0, align 1, !dbg !9099
  br label %bb298, !dbg !9099

bb231:                                            ; preds = %bb228
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %316 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9100
  %317 = zext i1 %316 to i8, !dbg !9100
  store i8 %317, ptr %0, align 1, !dbg !9100
  br label %bb298, !dbg !9100

bb243:                                            ; preds = %bb239, %bb232
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
  %_246 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h5a1f3d9e46a5e828E"(ptr align 8 %self) #8, !dbg !9052
  br i1 %_246, label %bb245, label %bb254, !dbg !9052

bb234:                                            ; preds = %bb232
  %318 = load i8, ptr %first, align 1, !dbg !9053, !range !1562, !noundef !25
  %_237 = trunc i8 %318 to i1, !dbg !9053
  %_236 = xor i1 %_237, true, !dbg !9054
  br i1 %_236, label %bb235, label %bb239, !dbg !9054

bb239:                                            ; preds = %bb235, %bb234
  store i8 0, ptr %first, align 1, !dbg !9055
; call core::fmt::Formatter::write_str
  %_243 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_3f25cddaa33e0015fc60a6f4108cdb86, i64 19) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %319 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_243) #8, !dbg !9056
  %320 = zext i1 %319 to i8, !dbg !9056
  store i8 %320, ptr %_242, align 1, !dbg !9056
  %321 = load i8, ptr %_242, align 1, !dbg !9056, !range !1562, !noundef !25
  %322 = trunc i8 %321 to i1, !dbg !9056
  %_245 = zext i1 %322 to i64, !dbg !9056
  %323 = icmp eq i64 %_245, 0, !dbg !9056
  br i1 %323, label %bb243, label %bb242, !dbg !9056

bb235:                                            ; preds = %bb234
; call core::fmt::Formatter::write_str
  %_239 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9057
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %324 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_239) #8, !dbg !9057
  %325 = zext i1 %324 to i8, !dbg !9057
  store i8 %325, ptr %_238, align 1, !dbg !9057
  %326 = load i8, ptr %_238, align 1, !dbg !9057, !range !1562, !noundef !25
  %327 = trunc i8 %326 to i1, !dbg !9057
  %_241 = zext i1 %327 to i64, !dbg !9057
  %328 = icmp eq i64 %_241, 0, !dbg !9057
  br i1 %328, label %bb239, label %bb238, !dbg !9057

bb238:                                            ; preds = %bb235
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %329 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9101
  %330 = zext i1 %329 to i8, !dbg !9101
  store i8 %330, ptr %0, align 1, !dbg !9101
  br label %bb298, !dbg !9101

bb242:                                            ; preds = %bb239
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %331 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9102
  %332 = zext i1 %331 to i8, !dbg !9102
  store i8 %332, ptr %0, align 1, !dbg !9102
  br label %bb298, !dbg !9102

bb254:                                            ; preds = %bb250, %bb243
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::CONTROL_FLOW_ENFORCEMENT
  %_257 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17h2e6fbebbfbe8751dE"(ptr align 8 %self) #8, !dbg !9052
  br i1 %_257, label %bb256, label %bb265, !dbg !9052

bb245:                                            ; preds = %bb243
  %333 = load i8, ptr %first, align 1, !dbg !9053, !range !1562, !noundef !25
  %_248 = trunc i8 %333 to i1, !dbg !9053
  %_247 = xor i1 %_248, true, !dbg !9054
  br i1 %_247, label %bb246, label %bb250, !dbg !9054

bb250:                                            ; preds = %bb246, %bb245
  store i8 0, ptr %first, align 1, !dbg !9055
; call core::fmt::Formatter::write_str
  %_254 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_e0f4f3e313283630a9b8570ed4004a61, i64 14) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %334 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_254) #8, !dbg !9056
  %335 = zext i1 %334 to i8, !dbg !9056
  store i8 %335, ptr %_253, align 1, !dbg !9056
  %336 = load i8, ptr %_253, align 1, !dbg !9056, !range !1562, !noundef !25
  %337 = trunc i8 %336 to i1, !dbg !9056
  %_256 = zext i1 %337 to i64, !dbg !9056
  %338 = icmp eq i64 %_256, 0, !dbg !9056
  br i1 %338, label %bb254, label %bb253, !dbg !9056

bb246:                                            ; preds = %bb245
; call core::fmt::Formatter::write_str
  %_250 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9057
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %339 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_250) #8, !dbg !9057
  %340 = zext i1 %339 to i8, !dbg !9057
  store i8 %340, ptr %_249, align 1, !dbg !9057
  %341 = load i8, ptr %_249, align 1, !dbg !9057, !range !1562, !noundef !25
  %342 = trunc i8 %341 to i1, !dbg !9057
  %_252 = zext i1 %342 to i64, !dbg !9057
  %343 = icmp eq i64 %_252, 0, !dbg !9057
  br i1 %343, label %bb250, label %bb249, !dbg !9057

bb249:                                            ; preds = %bb246
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %344 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9103
  %345 = zext i1 %344 to i8, !dbg !9103
  store i8 %345, ptr %0, align 1, !dbg !9103
  br label %bb298, !dbg !9103

bb253:                                            ; preds = %bb250
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %346 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9104
  %347 = zext i1 %346 to i8, !dbg !9104
  store i8 %347, ptr %0, align 1, !dbg !9104
  br label %bb298, !dbg !9104

bb265:                                            ; preds = %bb261, %bb254
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_SUPERVISOR
  %_268 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17hb868ac0722f61752E"(ptr align 8 %self) #8, !dbg !9052
  br i1 %_268, label %bb267, label %bb276, !dbg !9052

bb256:                                            ; preds = %bb254
  %348 = load i8, ptr %first, align 1, !dbg !9053, !range !1562, !noundef !25
  %_259 = trunc i8 %348 to i1, !dbg !9053
  %_258 = xor i1 %_259, true, !dbg !9054
  br i1 %_258, label %bb257, label %bb261, !dbg !9054

bb261:                                            ; preds = %bb257, %bb256
  store i8 0, ptr %first, align 1, !dbg !9055
; call core::fmt::Formatter::write_str
  %_265 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_878468e6ca3ee071fdc9642b45f9e302, i64 24) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %349 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_265) #8, !dbg !9056
  %350 = zext i1 %349 to i8, !dbg !9056
  store i8 %350, ptr %_264, align 1, !dbg !9056
  %351 = load i8, ptr %_264, align 1, !dbg !9056, !range !1562, !noundef !25
  %352 = trunc i8 %351 to i1, !dbg !9056
  %_267 = zext i1 %352 to i64, !dbg !9056
  %353 = icmp eq i64 %_267, 0, !dbg !9056
  br i1 %353, label %bb265, label %bb264, !dbg !9056

bb257:                                            ; preds = %bb256
; call core::fmt::Formatter::write_str
  %_261 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9057
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %354 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_261) #8, !dbg !9057
  %355 = zext i1 %354 to i8, !dbg !9057
  store i8 %355, ptr %_260, align 1, !dbg !9057
  %356 = load i8, ptr %_260, align 1, !dbg !9057, !range !1562, !noundef !25
  %357 = trunc i8 %356 to i1, !dbg !9057
  %_263 = zext i1 %357 to i64, !dbg !9057
  %358 = icmp eq i64 %_263, 0, !dbg !9057
  br i1 %358, label %bb261, label %bb260, !dbg !9057

bb260:                                            ; preds = %bb257
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %359 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9105
  %360 = zext i1 %359 to i8, !dbg !9105
  store i8 %360, ptr %0, align 1, !dbg !9105
  br label %bb298, !dbg !9105

bb264:                                            ; preds = %bb261
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %361 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9106
  %362 = zext i1 %361 to i8, !dbg !9106
  store i8 %362, ptr %0, align 1, !dbg !9106
  br label %bb298, !dbg !9106

bb276:                                            ; preds = %bb272, %bb265
  %_280 = load i64, ptr %self, align 8, !dbg !9107, !noundef !25
; call x86_64::registers::control::Cr4Flags::all
  %363 = call i64 @_ZN6x86_649registers7control8Cr4Flags3all17h4b006329becff3d0E() #8, !dbg !9108
  store i64 %363, ptr %_284, align 8, !dbg !9108
; call x86_64::registers::control::Cr4Flags::bits
  %_282 = call i64 @_ZN6x86_649registers7control8Cr4Flags4bits17hfa805ad782dff801E(ptr align 8 %_284) #8, !dbg !9108
  %_281 = xor i64 %_282, -1, !dbg !9109
  %364 = and i64 %_280, %_281, !dbg !9107
  store i64 %364, ptr %extra_bits, align 8, !dbg !9107
  %365 = load i64, ptr %extra_bits, align 8, !dbg !9110, !noundef !25
  %366 = icmp eq i64 %365, 0, !dbg !9110
  br i1 %366, label %bb292, label %bb279, !dbg !9110

bb267:                                            ; preds = %bb265
  %367 = load i8, ptr %first, align 1, !dbg !9053, !range !1562, !noundef !25
  %_270 = trunc i8 %367 to i1, !dbg !9053
  %_269 = xor i1 %_270, true, !dbg !9054
  br i1 %_269, label %bb268, label %bb272, !dbg !9054

bb272:                                            ; preds = %bb268, %bb267
  store i8 0, ptr %first, align 1, !dbg !9055
; call core::fmt::Formatter::write_str
  %_276 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_de1297b283ef11133563bc0f4439f8ff, i64 25) #8, !dbg !9056
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %368 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_276) #8, !dbg !9056
  %369 = zext i1 %368 to i8, !dbg !9056
  store i8 %369, ptr %_275, align 1, !dbg !9056
  %370 = load i8, ptr %_275, align 1, !dbg !9056, !range !1562, !noundef !25
  %371 = trunc i8 %370 to i1, !dbg !9056
  %_278 = zext i1 %371 to i64, !dbg !9056
  %372 = icmp eq i64 %_278, 0, !dbg !9056
  br i1 %372, label %bb276, label %bb275, !dbg !9056

bb268:                                            ; preds = %bb267
; call core::fmt::Formatter::write_str
  %_272 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9057
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %373 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_272) #8, !dbg !9057
  %374 = zext i1 %373 to i8, !dbg !9057
  store i8 %374, ptr %_271, align 1, !dbg !9057
  %375 = load i8, ptr %_271, align 1, !dbg !9057, !range !1562, !noundef !25
  %376 = trunc i8 %375 to i1, !dbg !9057
  %_274 = zext i1 %376 to i64, !dbg !9057
  %377 = icmp eq i64 %_274, 0, !dbg !9057
  br i1 %377, label %bb272, label %bb271, !dbg !9057

bb271:                                            ; preds = %bb268
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %378 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9111
  %379 = zext i1 %378 to i8, !dbg !9111
  store i8 %379, ptr %0, align 1, !dbg !9111
  br label %bb298, !dbg !9111

bb275:                                            ; preds = %bb272
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %380 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9112
  %381 = zext i1 %380 to i8, !dbg !9112
  store i8 %381, ptr %0, align 1, !dbg !9112
  br label %bb298, !dbg !9112

bb292:                                            ; preds = %bb287, %bb276
  %382 = load i8, ptr %first, align 1, !dbg !9113, !range !1562, !noundef !25
  %_299 = trunc i8 %382 to i1, !dbg !9113
  br i1 %_299, label %bb293, label %bb297, !dbg !9113

bb279:                                            ; preds = %bb276
  %383 = load i8, ptr %first, align 1, !dbg !9114, !range !1562, !noundef !25
  %_286 = trunc i8 %383 to i1, !dbg !9114
  %_285 = xor i1 %_286, true, !dbg !9115
  br i1 %_285, label %bb280, label %bb284, !dbg !9115

bb284:                                            ; preds = %bb280, %bb279
  store i8 0, ptr %first, align 1, !dbg !9116
; call core::fmt::Formatter::write_str
  %_292 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !9117
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %384 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_292) #8, !dbg !9117
  %385 = zext i1 %384 to i8, !dbg !9117
  store i8 %385, ptr %_291, align 1, !dbg !9117
  %386 = load i8, ptr %_291, align 1, !dbg !9117, !range !1562, !noundef !25
  %387 = trunc i8 %386 to i1, !dbg !9117
  %_294 = zext i1 %387 to i64, !dbg !9117
  %388 = icmp eq i64 %_294, 0, !dbg !9117
  br i1 %388, label %bb287, label %bb288, !dbg !9117

bb280:                                            ; preds = %bb279
; call core::fmt::Formatter::write_str
  %_288 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9118
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %389 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_288) #8, !dbg !9118
  %390 = zext i1 %389 to i8, !dbg !9118
  store i8 %390, ptr %_287, align 1, !dbg !9118
  %391 = load i8, ptr %_287, align 1, !dbg !9118, !range !1562, !noundef !25
  %392 = trunc i8 %391 to i1, !dbg !9118
  %_290 = zext i1 %392 to i64, !dbg !9118
  %393 = icmp eq i64 %_290, 0, !dbg !9118
  br i1 %393, label %bb284, label %bb283, !dbg !9118

bb283:                                            ; preds = %bb280
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %394 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9119
  %395 = zext i1 %394 to i8, !dbg !9119
  store i8 %395, ptr %0, align 1, !dbg !9119
  br label %bb298, !dbg !9119

bb287:                                            ; preds = %bb284
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_296 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9120
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %396 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_296) #8, !dbg !9120
  %397 = zext i1 %396 to i8, !dbg !9120
  store i8 %397, ptr %_295, align 1, !dbg !9120
  %398 = load i8, ptr %_295, align 1, !dbg !9120, !range !1562, !noundef !25
  %399 = trunc i8 %398 to i1, !dbg !9120
  %_298 = zext i1 %399 to i64, !dbg !9120
  %400 = icmp eq i64 %_298, 0, !dbg !9120
  br i1 %400, label %bb292, label %bb291, !dbg !9120

bb288:                                            ; preds = %bb284
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %401 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9121
  %402 = zext i1 %401 to i8, !dbg !9121
  store i8 %402, ptr %0, align 1, !dbg !9121
  br label %bb298, !dbg !9121

bb291:                                            ; preds = %bb287
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %403 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9122
  %404 = zext i1 %403 to i8, !dbg !9122
  store i8 %404, ptr %0, align 1, !dbg !9122
  br label %bb298, !dbg !9122

bb297:                                            ; preds = %bb293, %bb292
  store i8 0, ptr %0, align 1, !dbg !9123
  br label %bb298, !dbg !9059

bb293:                                            ; preds = %bb292
; call core::fmt::Formatter::write_str
  %_301 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !9124
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %405 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_301) #8, !dbg !9124
  %406 = zext i1 %405 to i8, !dbg !9124
  store i8 %406, ptr %_300, align 1, !dbg !9124
  %407 = load i8, ptr %_300, align 1, !dbg !9124, !range !1562, !noundef !25
  %408 = trunc i8 %407 to i1, !dbg !9124
  %_303 = zext i1 %408 to i64, !dbg !9124
  %409 = icmp eq i64 %_303, 0, !dbg !9124
  br i1 %409, label %bb297, label %bb296, !dbg !9124

bb296:                                            ; preds = %bb293
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %410 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_bacdbc4f826faa44d922efc62cdc89f7) #8, !dbg !9125
  %411 = zext i1 %410 to i8, !dbg !9125
  store i8 %411, ptr %0, align 1, !dbg !9125
  br label %bb298, !dbg !9125

bb6:                                              ; No predecessors!
  unreachable, !dbg !9057
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h220d573fb7100316E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9126 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9129, metadata !DIExpression()), !dbg !9131
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9130, metadata !DIExpression()), !dbg !9132
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hb3d0db20a4887bd6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9133
  ret i1 %0, !dbg !9134
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h490d47d98f616299E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9135 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9138, metadata !DIExpression()), !dbg !9140
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9139, metadata !DIExpression()), !dbg !9141
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h165a33459d425333E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9142
  ret i1 %0, !dbg !9143
}

; <x86_64::registers::control::Cr4Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h3075c5bbfb5ea0b1E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9144 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9147, metadata !DIExpression()), !dbg !9149
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9148, metadata !DIExpression()), !dbg !9150
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9151
  ret i1 %0, !dbg !9152
}

; <x86_64::registers::control::Cr4Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hee1866abf8c73ae8E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9153 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9156, metadata !DIExpression()), !dbg !9158
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9157, metadata !DIExpression()), !dbg !9159
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h01ea4226b9b87a2fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9160
  ret i1 %0, !dbg !9161
}

; x86_64::registers::control::Cr4Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr4Flags3all17h4b006329becff3d0E() unnamed_addr #0 !dbg !9162 {
start:
  %0 = alloca i64, align 8
  store i64 33521663, ptr %0, align 8, !dbg !9165
  %1 = load i64, ptr %0, align 8, !dbg !9166, !noundef !25
  ret i64 %1, !dbg !9166
}

; x86_64::registers::control::Cr4Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr4Flags4bits17hfa805ad782dff801E(ptr align 8 %self) unnamed_addr #0 !dbg !9167 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9171, metadata !DIExpression()), !dbg !9172
  %0 = load i64, ptr %self, align 8, !dbg !9173, !noundef !25
  ret i64 %0, !dbg !9174
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17h57c3c2032e7451b9E"(ptr align 8 %self) unnamed_addr #0 !dbg !9175 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9181, metadata !DIExpression()), !dbg !9183
  br i1 false, label %bb2, label %bb1, !dbg !9183

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9183, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9183
  %1 = zext i1 %_5 to i8, !dbg !9183
  store i8 %1, ptr %_2, align 1, !dbg !9183
  br label %bb3, !dbg !9183

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9183
  br label %bb3, !dbg !9183

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9183, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9183
  br i1 %3, label %bb4, label %bb5, !dbg !9183

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9183, !noundef !25
  %_7 = and i64 %_8, 1, !dbg !9183
  %4 = icmp eq i64 %_7, 1, !dbg !9183
  %5 = zext i1 %4 to i8, !dbg !9183
  store i8 %5, ptr %0, align 1, !dbg !9183
  br label %bb6, !dbg !9183

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9183
  br label %bb6, !dbg !9183

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9184, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9184
  ret i1 %7, !dbg !9184
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_VIRTUAL_INTERRUPTS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17h2a1a4948be861a5eE"(ptr align 8 %self) unnamed_addr #0 !dbg !9185 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9187, metadata !DIExpression()), !dbg !9189
  br i1 false, label %bb2, label %bb1, !dbg !9189

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9189, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9189
  %1 = zext i1 %_5 to i8, !dbg !9189
  store i8 %1, ptr %_2, align 1, !dbg !9189
  br label %bb3, !dbg !9189

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9189
  br label %bb3, !dbg !9189

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9189, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9189
  br i1 %3, label %bb4, label %bb5, !dbg !9189

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9189, !noundef !25
  %_7 = and i64 %_8, 2, !dbg !9189
  %4 = icmp eq i64 %_7, 2, !dbg !9189
  %5 = zext i1 %4 to i8, !dbg !9189
  store i8 %5, ptr %0, align 1, !dbg !9189
  br label %bb6, !dbg !9189

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9189
  br label %bb6, !dbg !9189

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9190, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9190
  ret i1 %7, !dbg !9190
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::TIMESTAMP_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17hb91aee97853945d6E"(ptr align 8 %self) unnamed_addr #0 !dbg !9191 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9193, metadata !DIExpression()), !dbg !9195
  br i1 false, label %bb2, label %bb1, !dbg !9195

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9195, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9195
  %1 = zext i1 %_5 to i8, !dbg !9195
  store i8 %1, ptr %_2, align 1, !dbg !9195
  br label %bb3, !dbg !9195

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9195
  br label %bb3, !dbg !9195

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9195, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9195
  br i1 %3, label %bb4, label %bb5, !dbg !9195

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9195, !noundef !25
  %_7 = and i64 %_8, 4, !dbg !9195
  %4 = icmp eq i64 %_7, 4, !dbg !9195
  %5 = zext i1 %4 to i8, !dbg !9195
  store i8 %5, ptr %0, align 1, !dbg !9195
  br label %bb6, !dbg !9195

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9195
  br label %bb6, !dbg !9195

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9196, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9196
  ret i1 %7, !dbg !9196
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::DEBUGGING_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17h2422f4dd1317cbd0E"(ptr align 8 %self) unnamed_addr #0 !dbg !9197 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9199, metadata !DIExpression()), !dbg !9201
  br i1 false, label %bb2, label %bb1, !dbg !9201

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9201, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9201
  %1 = zext i1 %_5 to i8, !dbg !9201
  store i8 %1, ptr %_2, align 1, !dbg !9201
  br label %bb3, !dbg !9201

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9201
  br label %bb3, !dbg !9201

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9201, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9201
  br i1 %3, label %bb4, label %bb5, !dbg !9201

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9201, !noundef !25
  %_7 = and i64 %_8, 8, !dbg !9201
  %4 = icmp eq i64 %_7, 8, !dbg !9201
  %5 = zext i1 %4 to i8, !dbg !9201
  store i8 %5, ptr %0, align 1, !dbg !9201
  br label %bb6, !dbg !9201

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9201
  br label %bb6, !dbg !9201

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9202, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9202
  ret i1 %7, !dbg !9202
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_SIZE_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17h751dee0961e55d3eE"(ptr align 8 %self) unnamed_addr #0 !dbg !9203 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9205, metadata !DIExpression()), !dbg !9207
  br i1 false, label %bb2, label %bb1, !dbg !9207

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9207, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9207
  %1 = zext i1 %_5 to i8, !dbg !9207
  store i8 %1, ptr %_2, align 1, !dbg !9207
  br label %bb3, !dbg !9207

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9207
  br label %bb3, !dbg !9207

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9207, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9207
  br i1 %3, label %bb4, label %bb5, !dbg !9207

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9207, !noundef !25
  %_7 = and i64 %_8, 16, !dbg !9207
  %4 = icmp eq i64 %_7, 16, !dbg !9207
  %5 = zext i1 %4 to i8, !dbg !9207
  store i8 %5, ptr %0, align 1, !dbg !9207
  br label %bb6, !dbg !9207

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9207
  br label %bb6, !dbg !9207

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9208, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9208
  ret i1 %7, !dbg !9208
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PHYSICAL_ADDRESS_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17h97ae5b8a0f84ad03E"(ptr align 8 %self) unnamed_addr #0 !dbg !9209 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9211, metadata !DIExpression()), !dbg !9213
  br i1 false, label %bb2, label %bb1, !dbg !9213

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9213, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9213
  %1 = zext i1 %_5 to i8, !dbg !9213
  store i8 %1, ptr %_2, align 1, !dbg !9213
  br label %bb3, !dbg !9213

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9213
  br label %bb3, !dbg !9213

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9213, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9213
  br i1 %3, label %bb4, label %bb5, !dbg !9213

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9213, !noundef !25
  %_7 = and i64 %_8, 32, !dbg !9213
  %4 = icmp eq i64 %_7, 32, !dbg !9213
  %5 = zext i1 %4 to i8, !dbg !9213
  store i8 %5, ptr %0, align 1, !dbg !9213
  br label %bb6, !dbg !9213

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9213
  br label %bb6, !dbg !9213

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9214, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9214
  ret i1 %7, !dbg !9214
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::MACHINE_CHECK_EXCEPTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17h43a0aaddf79f49d8E"(ptr align 8 %self) unnamed_addr #0 !dbg !9215 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9217, metadata !DIExpression()), !dbg !9219
  br i1 false, label %bb2, label %bb1, !dbg !9219

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9219, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9219
  %1 = zext i1 %_5 to i8, !dbg !9219
  store i8 %1, ptr %_2, align 1, !dbg !9219
  br label %bb3, !dbg !9219

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9219
  br label %bb3, !dbg !9219

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9219, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9219
  br i1 %3, label %bb4, label %bb5, !dbg !9219

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9219, !noundef !25
  %_7 = and i64 %_8, 64, !dbg !9219
  %4 = icmp eq i64 %_7, 64, !dbg !9219
  %5 = zext i1 %4 to i8, !dbg !9219
  store i8 %5, ptr %0, align 1, !dbg !9219
  br label %bb6, !dbg !9219

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9219
  br label %bb6, !dbg !9219

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9220, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9220
  ret i1 %7, !dbg !9220
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_GLOBAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17h0ebb65203658dc6cE"(ptr align 8 %self) unnamed_addr #0 !dbg !9221 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9223, metadata !DIExpression()), !dbg !9225
  br i1 false, label %bb2, label %bb1, !dbg !9225

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9225, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9225
  %1 = zext i1 %_5 to i8, !dbg !9225
  store i8 %1, ptr %_2, align 1, !dbg !9225
  br label %bb3, !dbg !9225

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9225
  br label %bb3, !dbg !9225

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9225, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9225
  br i1 %3, label %bb4, label %bb5, !dbg !9225

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9225, !noundef !25
  %_7 = and i64 %_8, 128, !dbg !9225
  %4 = icmp eq i64 %_7, 128, !dbg !9225
  %5 = zext i1 %4 to i8, !dbg !9225
  store i8 %5, ptr %0, align 1, !dbg !9225
  br label %bb6, !dbg !9225

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9225
  br label %bb6, !dbg !9225

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9226, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9226
  ret i1 %7, !dbg !9226
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PERFORMANCE_MONITOR_COUNTER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17hcfa446c34c4cf41eE"(ptr align 8 %self) unnamed_addr #0 !dbg !9227 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9229, metadata !DIExpression()), !dbg !9231
  br i1 false, label %bb2, label %bb1, !dbg !9231

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9231, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9231
  %1 = zext i1 %_5 to i8, !dbg !9231
  store i8 %1, ptr %_2, align 1, !dbg !9231
  br label %bb3, !dbg !9231

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9231
  br label %bb3, !dbg !9231

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9231, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9231
  br i1 %3, label %bb4, label %bb5, !dbg !9231

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9231, !noundef !25
  %_7 = and i64 %_8, 256, !dbg !9231
  %4 = icmp eq i64 %_7, 256, !dbg !9231
  %5 = zext i1 %4 to i8, !dbg !9231
  store i8 %5, ptr %0, align 1, !dbg !9231
  br label %bb6, !dbg !9231

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9231
  br label %bb6, !dbg !9231

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9232, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9232
  ret i1 %7, !dbg !9232
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSFXSR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17hbce5d5edea4b96a9E"(ptr align 8 %self) unnamed_addr #0 !dbg !9233 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9235, metadata !DIExpression()), !dbg !9237
  br i1 false, label %bb2, label %bb1, !dbg !9237

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9237, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9237
  %1 = zext i1 %_5 to i8, !dbg !9237
  store i8 %1, ptr %_2, align 1, !dbg !9237
  br label %bb3, !dbg !9237

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9237
  br label %bb3, !dbg !9237

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9237, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9237
  br i1 %3, label %bb4, label %bb5, !dbg !9237

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9237, !noundef !25
  %_7 = and i64 %_8, 512, !dbg !9237
  %4 = icmp eq i64 %_7, 512, !dbg !9237
  %5 = zext i1 %4 to i8, !dbg !9237
  store i8 %5, ptr %0, align 1, !dbg !9237
  br label %bb6, !dbg !9237

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9237
  br label %bb6, !dbg !9237

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9238, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9238
  ret i1 %7, !dbg !9238
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXMMEXCPT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17hd09b85249251a1adE"(ptr align 8 %self) unnamed_addr #0 !dbg !9239 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9241, metadata !DIExpression()), !dbg !9243
  br i1 false, label %bb2, label %bb1, !dbg !9243

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9243, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9243
  %1 = zext i1 %_5 to i8, !dbg !9243
  store i8 %1, ptr %_2, align 1, !dbg !9243
  br label %bb3, !dbg !9243

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9243
  br label %bb3, !dbg !9243

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9243, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9243
  br i1 %3, label %bb4, label %bb5, !dbg !9243

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9243, !noundef !25
  %_7 = and i64 %_8, 1024, !dbg !9243
  %4 = icmp eq i64 %_7, 1024, !dbg !9243
  %5 = zext i1 %4 to i8, !dbg !9243
  store i8 %5, ptr %0, align 1, !dbg !9243
  br label %bb6, !dbg !9243

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9243
  br label %bb6, !dbg !9243

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9244, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9244
  ret i1 %7, !dbg !9244
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE_INSTRUCTION_PREVENTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17hf421b163e2220d27E"(ptr align 8 %self) unnamed_addr #0 !dbg !9245 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9247, metadata !DIExpression()), !dbg !9249
  br i1 false, label %bb2, label %bb1, !dbg !9249

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9249, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9249
  %1 = zext i1 %_5 to i8, !dbg !9249
  store i8 %1, ptr %_2, align 1, !dbg !9249
  br label %bb3, !dbg !9249

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9249
  br label %bb3, !dbg !9249

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9249, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9249
  br i1 %3, label %bb4, label %bb5, !dbg !9249

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9249, !noundef !25
  %_7 = and i64 %_8, 2048, !dbg !9249
  %4 = icmp eq i64 %_7, 2048, !dbg !9249
  %5 = zext i1 %4 to i8, !dbg !9249
  store i8 %5, ptr %0, align 1, !dbg !9249
  br label %bb6, !dbg !9249

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9249
  br label %bb6, !dbg !9249

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9250, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9250
  ret i1 %7, !dbg !9250
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::L5_PAGING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17h09ddc08ca8935062E"(ptr align 8 %self) unnamed_addr #0 !dbg !9251 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9253, metadata !DIExpression()), !dbg !9255
  br i1 false, label %bb2, label %bb1, !dbg !9255

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9255, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9255
  %1 = zext i1 %_5 to i8, !dbg !9255
  store i8 %1, ptr %_2, align 1, !dbg !9255
  br label %bb3, !dbg !9255

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9255
  br label %bb3, !dbg !9255

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9255, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9255
  br i1 %3, label %bb4, label %bb5, !dbg !9255

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9255, !noundef !25
  %_7 = and i64 %_8, 4096, !dbg !9255
  %4 = icmp eq i64 %_7, 4096, !dbg !9255
  %5 = zext i1 %4 to i8, !dbg !9255
  store i8 %5, ptr %0, align 1, !dbg !9255
  br label %bb6, !dbg !9255

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9255
  br label %bb6, !dbg !9255

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9256, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9256
  ret i1 %7, !dbg !9256
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_MACHINE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17h7040cec819b70c53E"(ptr align 8 %self) unnamed_addr #0 !dbg !9257 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9259, metadata !DIExpression()), !dbg !9261
  br i1 false, label %bb2, label %bb1, !dbg !9261

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9261, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9261
  %1 = zext i1 %_5 to i8, !dbg !9261
  store i8 %1, ptr %_2, align 1, !dbg !9261
  br label %bb3, !dbg !9261

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9261
  br label %bb3, !dbg !9261

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9261, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9261
  br i1 %3, label %bb4, label %bb5, !dbg !9261

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9261, !noundef !25
  %_7 = and i64 %_8, 8192, !dbg !9261
  %4 = icmp eq i64 %_7, 8192, !dbg !9261
  %5 = zext i1 %4 to i8, !dbg !9261
  store i8 %5, ptr %0, align 1, !dbg !9261
  br label %bb6, !dbg !9261

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9261
  br label %bb6, !dbg !9261

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9262, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9262
  ret i1 %7, !dbg !9262
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SAFER_MODE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17hac57a6bf619be657E"(ptr align 8 %self) unnamed_addr #0 !dbg !9263 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9265, metadata !DIExpression()), !dbg !9267
  br i1 false, label %bb2, label %bb1, !dbg !9267

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9267, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9267
  %1 = zext i1 %_5 to i8, !dbg !9267
  store i8 %1, ptr %_2, align 1, !dbg !9267
  br label %bb3, !dbg !9267

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9267
  br label %bb3, !dbg !9267

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9267, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9267
  br i1 %3, label %bb4, label %bb5, !dbg !9267

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9267, !noundef !25
  %_7 = and i64 %_8, 16384, !dbg !9267
  %4 = icmp eq i64 %_7, 16384, !dbg !9267
  %5 = zext i1 %4 to i8, !dbg !9267
  store i8 %5, ptr %0, align 1, !dbg !9267
  br label %bb6, !dbg !9267

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9267
  br label %bb6, !dbg !9267

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9268, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9268
  ret i1 %7, !dbg !9268
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::FSGSBASE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17h89686d3b0d675f3bE"(ptr align 8 %self) unnamed_addr #0 !dbg !9269 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9271, metadata !DIExpression()), !dbg !9273
  br i1 false, label %bb2, label %bb1, !dbg !9273

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9273, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9273
  %1 = zext i1 %_5 to i8, !dbg !9273
  store i8 %1, ptr %_2, align 1, !dbg !9273
  br label %bb3, !dbg !9273

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9273
  br label %bb3, !dbg !9273

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9273, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9273
  br i1 %3, label %bb4, label %bb5, !dbg !9273

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9273, !noundef !25
  %_7 = and i64 %_8, 65536, !dbg !9273
  %4 = icmp eq i64 %_7, 65536, !dbg !9273
  %5 = zext i1 %4 to i8, !dbg !9273
  store i8 %5, ptr %0, align 1, !dbg !9273
  br label %bb6, !dbg !9273

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9273
  br label %bb6, !dbg !9273

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9274, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9274
  ret i1 %7, !dbg !9274
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PCID
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17hca88524c90054e22E"(ptr align 8 %self) unnamed_addr #0 !dbg !9275 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9277, metadata !DIExpression()), !dbg !9279
  br i1 false, label %bb2, label %bb1, !dbg !9279

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9279, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9279
  %1 = zext i1 %_5 to i8, !dbg !9279
  store i8 %1, ptr %_2, align 1, !dbg !9279
  br label %bb3, !dbg !9279

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9279
  br label %bb3, !dbg !9279

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9279, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9279
  br i1 %3, label %bb4, label %bb5, !dbg !9279

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9279, !noundef !25
  %_7 = and i64 %_8, 131072, !dbg !9279
  %4 = icmp eq i64 %_7, 131072, !dbg !9279
  %5 = zext i1 %4 to i8, !dbg !9279
  store i8 %5, ptr %0, align 1, !dbg !9279
  br label %bb6, !dbg !9279

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9279
  br label %bb6, !dbg !9279

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9280, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9280
  ret i1 %7, !dbg !9280
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXSAVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17h3d294a418892c107E"(ptr align 8 %self) unnamed_addr #0 !dbg !9281 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9283, metadata !DIExpression()), !dbg !9285
  br i1 false, label %bb2, label %bb1, !dbg !9285

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9285, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9285
  %1 = zext i1 %_5 to i8, !dbg !9285
  store i8 %1, ptr %_2, align 1, !dbg !9285
  br label %bb3, !dbg !9285

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9285
  br label %bb3, !dbg !9285

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9285, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9285
  br i1 %3, label %bb4, label %bb5, !dbg !9285

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9285, !noundef !25
  %_7 = and i64 %_8, 262144, !dbg !9285
  %4 = icmp eq i64 %_7, 262144, !dbg !9285
  %5 = zext i1 %4 to i8, !dbg !9285
  store i8 %5, ptr %0, align 1, !dbg !9285
  br label %bb6, !dbg !9285

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9285
  br label %bb6, !dbg !9285

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9286, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9286
  ret i1 %7, !dbg !9286
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::KEY_LOCKER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17hc714fd643851066eE"(ptr align 8 %self) unnamed_addr #0 !dbg !9287 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9289, metadata !DIExpression()), !dbg !9291
  br i1 false, label %bb2, label %bb1, !dbg !9291

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9291, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9291
  %1 = zext i1 %_5 to i8, !dbg !9291
  store i8 %1, ptr %_2, align 1, !dbg !9291
  br label %bb3, !dbg !9291

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9291
  br label %bb3, !dbg !9291

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9291, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9291
  br i1 %3, label %bb4, label %bb5, !dbg !9291

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9291, !noundef !25
  %_7 = and i64 %_8, 524288, !dbg !9291
  %4 = icmp eq i64 %_7, 524288, !dbg !9291
  %5 = zext i1 %4 to i8, !dbg !9291
  store i8 %5, ptr %0, align 1, !dbg !9291
  br label %bb6, !dbg !9291

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9291
  br label %bb6, !dbg !9291

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9292, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9292
  ret i1 %7, !dbg !9292
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_EXECUTION_PROTECTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17ha79791d3978be219E"(ptr align 8 %self) unnamed_addr #0 !dbg !9293 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9295, metadata !DIExpression()), !dbg !9297
  br i1 false, label %bb2, label %bb1, !dbg !9297

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9297, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9297
  %1 = zext i1 %_5 to i8, !dbg !9297
  store i8 %1, ptr %_2, align 1, !dbg !9297
  br label %bb3, !dbg !9297

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9297
  br label %bb3, !dbg !9297

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9297, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9297
  br i1 %3, label %bb4, label %bb5, !dbg !9297

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9297, !noundef !25
  %_7 = and i64 %_8, 1048576, !dbg !9297
  %4 = icmp eq i64 %_7, 1048576, !dbg !9297
  %5 = zext i1 %4 to i8, !dbg !9297
  store i8 %5, ptr %0, align 1, !dbg !9297
  br label %bb6, !dbg !9297

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9297
  br label %bb6, !dbg !9297

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9298, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9298
  ret i1 %7, !dbg !9298
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_ACCESS_PREVENTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17h427edfc95974e549E"(ptr align 8 %self) unnamed_addr #0 !dbg !9299 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9301, metadata !DIExpression()), !dbg !9303
  br i1 false, label %bb2, label %bb1, !dbg !9303

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9303, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9303
  %1 = zext i1 %_5 to i8, !dbg !9303
  store i8 %1, ptr %_2, align 1, !dbg !9303
  br label %bb3, !dbg !9303

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9303
  br label %bb3, !dbg !9303

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9303, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9303
  br i1 %3, label %bb4, label %bb5, !dbg !9303

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9303, !noundef !25
  %_7 = and i64 %_8, 2097152, !dbg !9303
  %4 = icmp eq i64 %_7, 2097152, !dbg !9303
  %5 = zext i1 %4 to i8, !dbg !9303
  store i8 %5, ptr %0, align 1, !dbg !9303
  br label %bb6, !dbg !9303

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9303
  br label %bb6, !dbg !9303

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9304, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9304
  ret i1 %7, !dbg !9304
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_USER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17hd3d3aefdcb85838aE"(ptr align 8 %self) unnamed_addr #0 !dbg !9305 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9307, metadata !DIExpression()), !dbg !9309
  br i1 false, label %bb2, label %bb1, !dbg !9309

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9309, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9309
  %1 = zext i1 %_5 to i8, !dbg !9309
  store i8 %1, ptr %_2, align 1, !dbg !9309
  br label %bb3, !dbg !9309

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9309
  br label %bb3, !dbg !9309

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9309, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9309
  br i1 %3, label %bb4, label %bb5, !dbg !9309

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9309, !noundef !25
  %_7 = and i64 %_8, 4194304, !dbg !9309
  %4 = icmp eq i64 %_7, 4194304, !dbg !9309
  %5 = zext i1 %4 to i8, !dbg !9309
  store i8 %5, ptr %0, align 1, !dbg !9309
  br label %bb6, !dbg !9309

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9309
  br label %bb6, !dbg !9309

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9310, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9310
  ret i1 %7, !dbg !9310
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h5a1f3d9e46a5e828E"(ptr align 8 %self) unnamed_addr #0 !dbg !9311 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9313, metadata !DIExpression()), !dbg !9315
  br i1 false, label %bb2, label %bb1, !dbg !9315

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9315, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9315
  %1 = zext i1 %_5 to i8, !dbg !9315
  store i8 %1, ptr %_2, align 1, !dbg !9315
  br label %bb3, !dbg !9315

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9315
  br label %bb3, !dbg !9315

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9315, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9315
  br i1 %3, label %bb4, label %bb5, !dbg !9315

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9315, !noundef !25
  %_7 = and i64 %_8, 4194304, !dbg !9315
  %4 = icmp eq i64 %_7, 4194304, !dbg !9315
  %5 = zext i1 %4 to i8, !dbg !9315
  store i8 %5, ptr %0, align 1, !dbg !9315
  br label %bb6, !dbg !9315

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9315
  br label %bb6, !dbg !9315

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9316, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9316
  ret i1 %7, !dbg !9316
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::CONTROL_FLOW_ENFORCEMENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17h2e6fbebbfbe8751dE"(ptr align 8 %self) unnamed_addr #0 !dbg !9317 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9319, metadata !DIExpression()), !dbg !9321
  br i1 false, label %bb2, label %bb1, !dbg !9321

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9321, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9321
  %1 = zext i1 %_5 to i8, !dbg !9321
  store i8 %1, ptr %_2, align 1, !dbg !9321
  br label %bb3, !dbg !9321

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9321
  br label %bb3, !dbg !9321

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9321, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9321
  br i1 %3, label %bb4, label %bb5, !dbg !9321

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9321, !noundef !25
  %_7 = and i64 %_8, 8388608, !dbg !9321
  %4 = icmp eq i64 %_7, 8388608, !dbg !9321
  %5 = zext i1 %4 to i8, !dbg !9321
  store i8 %5, ptr %0, align 1, !dbg !9321
  br label %bb6, !dbg !9321

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9321
  br label %bb6, !dbg !9321

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9322, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9322
  ret i1 %7, !dbg !9322
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_SUPERVISOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17hb868ac0722f61752E"(ptr align 8 %self) unnamed_addr #0 !dbg !9323 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9325, metadata !DIExpression()), !dbg !9327
  br i1 false, label %bb2, label %bb1, !dbg !9327

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9327, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9327
  %1 = zext i1 %_5 to i8, !dbg !9327
  store i8 %1, ptr %_2, align 1, !dbg !9327
  br label %bb3, !dbg !9327

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9327
  br label %bb3, !dbg !9327

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9327, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9327
  br i1 %3, label %bb4, label %bb5, !dbg !9327

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9327, !noundef !25
  %_7 = and i64 %_8, 16777216, !dbg !9327
  %4 = icmp eq i64 %_7, 16777216, !dbg !9327
  %5 = zext i1 %4 to i8, !dbg !9327
  store i8 %5, ptr %0, align 1, !dbg !9327
  br label %bb6, !dbg !9327

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9327
  br label %bb6, !dbg !9327

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9328, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9328
  ret i1 %7, !dbg !9328
}

; <x86_64::registers::debug::Dr0 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h6ec85aefd197f2daE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9329 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9336, metadata !DIExpression()), !dbg !9338
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9337, metadata !DIExpression()), !dbg !9338
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_ef3cf46842062f323c057a8121f9703e, i64 3) #8, !dbg !9338
  ret i1 %0, !dbg !9339
}

; <x86_64::registers::debug::Dr1 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr1$u20$as$u20$core..fmt..Debug$GT$3fmt17hc92f29de644cbfadE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9340 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9347, metadata !DIExpression()), !dbg !9349
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9348, metadata !DIExpression()), !dbg !9349
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_83d91b9c784bde285b1963f8558d3383, i64 3) #8, !dbg !9349
  ret i1 %0, !dbg !9350
}

; <x86_64::registers::debug::Dr2 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr2$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb5cdc96d0404cdaE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9351 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9358, metadata !DIExpression()), !dbg !9360
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9359, metadata !DIExpression()), !dbg !9360
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_377b59473549406b6f1ec59b10a6f930, i64 3) #8, !dbg !9360
  ret i1 %0, !dbg !9361
}

; <x86_64::registers::debug::Dr3 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr3$u20$as$u20$core..fmt..Debug$GT$3fmt17h11ca0ccc5195956bE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9362 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9369, metadata !DIExpression()), !dbg !9371
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9370, metadata !DIExpression()), !dbg !9371
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_19d3e50ce6abf7d70e04aa8f2b4cd021, i64 3) #8, !dbg !9371
  ret i1 %0, !dbg !9372
}

; <x86_64::registers::debug::DebugAddressRegisterNumber as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN89_$LT$x86_64..registers..debug..DebugAddressRegisterNumber$u20$as$u20$core..fmt..Debug$GT$3fmt17hbb748d9db701c4f9E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9373 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9379, metadata !DIExpression()), !dbg !9381
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9380, metadata !DIExpression()), !dbg !9381
  %0 = load i8, ptr %self, align 1, !dbg !9381, !range !3113, !noundef !25
  %_4 = zext i8 %0 to i64, !dbg !9381
  switch i64 %_4, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !9381

bb2:                                              ; preds = %start
  unreachable, !dbg !9381

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9381
  store ptr @alloc_ef3cf46842062f323c057a8121f9703e, ptr %1, align 8, !dbg !9381
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9381
  store i64 3, ptr %2, align 8, !dbg !9381
  br label %bb6, !dbg !9382

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9381
  store ptr @alloc_83d91b9c784bde285b1963f8558d3383, ptr %3, align 8, !dbg !9381
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9381
  store i64 3, ptr %4, align 8, !dbg !9381
  br label %bb6, !dbg !9382

bb5:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9381
  store ptr @alloc_377b59473549406b6f1ec59b10a6f930, ptr %5, align 8, !dbg !9381
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9381
  store i64 3, ptr %6, align 8, !dbg !9381
  br label %bb6, !dbg !9382

bb1:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9381
  store ptr @alloc_19d3e50ce6abf7d70e04aa8f2b4cd021, ptr %7, align 8, !dbg !9381
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9381
  store i64 3, ptr %8, align 8, !dbg !9381
  br label %bb6, !dbg !9382

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9381
  %10 = load ptr, ptr %9, align 8, !dbg !9381, !nonnull !25, !align !4493, !noundef !25
  %11 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9381
  %12 = load i64, ptr %11, align 8, !dbg !9381, !noundef !25
; call core::fmt::Formatter::write_str
  %13 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 %10, i64 %12) #8, !dbg !9381
  ret i1 %13, !dbg !9383
}

; <x86_64::registers::debug::Dr6 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr6$u20$as$u20$core..fmt..Debug$GT$3fmt17hcde009d93994538eE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9384 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9391, metadata !DIExpression()), !dbg !9393
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9392, metadata !DIExpression()), !dbg !9393
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_dc90d5a02695d507dad390ccee86a9a4, i64 3) #8, !dbg !9393
  ret i1 %0, !dbg !9394
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h7df50087551893b4E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9395 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_124 = alloca i8, align 1
  %_119 = alloca i8, align 1
  %_115 = alloca i8, align 1
  %_111 = alloca i8, align 1
  %_108 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !9405, metadata !DIExpression()), !dbg !9495
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !9407, metadata !DIExpression()), !dbg !9496
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !9409, metadata !DIExpression()), !dbg !9497
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !9411, metadata !DIExpression()), !dbg !9498
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !9413, metadata !DIExpression()), !dbg !9499
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !9415, metadata !DIExpression()), !dbg !9500
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !9417, metadata !DIExpression()), !dbg !9501
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !9419, metadata !DIExpression()), !dbg !9502
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !9421, metadata !DIExpression()), !dbg !9503
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !9423, metadata !DIExpression()), !dbg !9504
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !9425, metadata !DIExpression()), !dbg !9505
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !9427, metadata !DIExpression()), !dbg !9506
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !9429, metadata !DIExpression()), !dbg !9507
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !9431, metadata !DIExpression()), !dbg !9508
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !9433, metadata !DIExpression()), !dbg !9509
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !9435, metadata !DIExpression()), !dbg !9510
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !9437, metadata !DIExpression()), !dbg !9511
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !9439, metadata !DIExpression()), !dbg !9512
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !9441, metadata !DIExpression()), !dbg !9513
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !9443, metadata !DIExpression()), !dbg !9514
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !9445, metadata !DIExpression()), !dbg !9515
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !9447, metadata !DIExpression()), !dbg !9516
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !9449, metadata !DIExpression()), !dbg !9517
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !9451, metadata !DIExpression()), !dbg !9518
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !9453, metadata !DIExpression()), !dbg !9519
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !9455, metadata !DIExpression()), !dbg !9520
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !9457, metadata !DIExpression()), !dbg !9521
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !9459, metadata !DIExpression()), !dbg !9522
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !9461, metadata !DIExpression()), !dbg !9523
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !9463, metadata !DIExpression()), !dbg !9524
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !9465, metadata !DIExpression()), !dbg !9525
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !9467, metadata !DIExpression()), !dbg !9526
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !9469, metadata !DIExpression()), !dbg !9527
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !9471, metadata !DIExpression()), !dbg !9528
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !9473, metadata !DIExpression()), !dbg !9529
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !9475, metadata !DIExpression()), !dbg !9530
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !9479, metadata !DIExpression()), !dbg !9531
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !9481, metadata !DIExpression()), !dbg !9532
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !9483, metadata !DIExpression()), !dbg !9533
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !9485, metadata !DIExpression()), !dbg !9534
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !9487, metadata !DIExpression()), !dbg !9535
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !9489, metadata !DIExpression()), !dbg !9536
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !9491, metadata !DIExpression()), !dbg !9537
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !9493, metadata !DIExpression()), !dbg !9538
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !9538
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9401, metadata !DIExpression()), !dbg !9539
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !9538
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9402, metadata !DIExpression()), !dbg !9540
  call void @llvm.dbg.declare(metadata ptr %first, metadata !9403, metadata !DIExpression()), !dbg !9541
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !9477, metadata !DIExpression()), !dbg !9542
  store i8 1, ptr %first, align 1, !dbg !9543
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP0
  %_4 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017hbb5e0a9a04fa9d53E"(ptr align 8 %self) #8, !dbg !9544
  br i1 %_4, label %bb2, label %bb12, !dbg !9544

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP1
  %_15 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117h5494a9a676cf29feE"(ptr align 8 %self) #8, !dbg !9544
  br i1 %_15, label %bb14, label %bb23, !dbg !9544

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !9545, !range !1562, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !9545
  %_5 = xor i1 %_6, true, !dbg !9546
  br i1 %_5, label %bb3, label %bb8, !dbg !9546

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !9547
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_45c100c2168fcc3a2c8e8658d8fa72d9, i64 5) #8, !dbg !9548
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_12) #8, !dbg !9548
  %3 = zext i1 %2 to i8, !dbg !9548
  store i8 %3, ptr %_11, align 1, !dbg !9548
  %4 = load i8, ptr %_11, align 1, !dbg !9548, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !9548
  %_14 = zext i1 %5 to i64, !dbg !9548
  %6 = icmp eq i64 %_14, 0, !dbg !9548
  br i1 %6, label %bb12, label %bb11, !dbg !9548

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9549
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_8) #8, !dbg !9549
  %8 = zext i1 %7 to i8, !dbg !9549
  store i8 %8, ptr %_7, align 1, !dbg !9549
  %9 = load i8, ptr %_7, align 1, !dbg !9549, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !9549
  %_10 = zext i1 %10 to i64, !dbg !9549
  %11 = icmp eq i64 %_10, 0, !dbg !9549
  br i1 %11, label %bb8, label %bb7, !dbg !9549

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9550
  %13 = zext i1 %12 to i8, !dbg !9550
  store i8 %13, ptr %0, align 1, !dbg !9550
  br label %bb122, !dbg !9550

bb122:                                            ; preds = %bb121, %bb120, %bb115, %bb112, %bb107, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !9551, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !9551
  ret i1 %15, !dbg !9551

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9552
  %17 = zext i1 %16 to i8, !dbg !9552
  store i8 %17, ptr %0, align 1, !dbg !9552
  br label %bb122, !dbg !9552

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP2
  %_26 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217h14c487777f72f713E"(ptr align 8 %self) #8, !dbg !9544
  br i1 %_26, label %bb25, label %bb34, !dbg !9544

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !9545, !range !1562, !noundef !25
  %_17 = trunc i8 %18 to i1, !dbg !9545
  %_16 = xor i1 %_17, true, !dbg !9546
  br i1 %_16, label %bb15, label %bb19, !dbg !9546

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !9547
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_3c836bdcb4a2196d4444e3ee070e29d4, i64 5) #8, !dbg !9548
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_23) #8, !dbg !9548
  %20 = zext i1 %19 to i8, !dbg !9548
  store i8 %20, ptr %_22, align 1, !dbg !9548
  %21 = load i8, ptr %_22, align 1, !dbg !9548, !range !1562, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !9548
  %_25 = zext i1 %22 to i64, !dbg !9548
  %23 = icmp eq i64 %_25, 0, !dbg !9548
  br i1 %23, label %bb23, label %bb22, !dbg !9548

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9549
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_19) #8, !dbg !9549
  %25 = zext i1 %24 to i8, !dbg !9549
  store i8 %25, ptr %_18, align 1, !dbg !9549
  %26 = load i8, ptr %_18, align 1, !dbg !9549, !range !1562, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !9549
  %_21 = zext i1 %27 to i64, !dbg !9549
  %28 = icmp eq i64 %_21, 0, !dbg !9549
  br i1 %28, label %bb19, label %bb18, !dbg !9549

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9553
  %30 = zext i1 %29 to i8, !dbg !9553
  store i8 %30, ptr %0, align 1, !dbg !9553
  br label %bb122, !dbg !9553

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9554
  %32 = zext i1 %31 to i8, !dbg !9554
  store i8 %32, ptr %0, align 1, !dbg !9554
  br label %bb122, !dbg !9554

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP3
  %_37 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317hfb5aa71e18bd118eE"(ptr align 8 %self) #8, !dbg !9544
  br i1 %_37, label %bb36, label %bb45, !dbg !9544

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !9545, !range !1562, !noundef !25
  %_28 = trunc i8 %33 to i1, !dbg !9545
  %_27 = xor i1 %_28, true, !dbg !9546
  br i1 %_27, label %bb26, label %bb30, !dbg !9546

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !9547
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_85e5c2d27dd4c283004b374e4e05a65b, i64 5) #8, !dbg !9548
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_34) #8, !dbg !9548
  %35 = zext i1 %34 to i8, !dbg !9548
  store i8 %35, ptr %_33, align 1, !dbg !9548
  %36 = load i8, ptr %_33, align 1, !dbg !9548, !range !1562, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !9548
  %_36 = zext i1 %37 to i64, !dbg !9548
  %38 = icmp eq i64 %_36, 0, !dbg !9548
  br i1 %38, label %bb34, label %bb33, !dbg !9548

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9549
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_30) #8, !dbg !9549
  %40 = zext i1 %39 to i8, !dbg !9549
  store i8 %40, ptr %_29, align 1, !dbg !9549
  %41 = load i8, ptr %_29, align 1, !dbg !9549, !range !1562, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !9549
  %_32 = zext i1 %42 to i64, !dbg !9549
  %43 = icmp eq i64 %_32, 0, !dbg !9549
  br i1 %43, label %bb30, label %bb29, !dbg !9549

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9555
  %45 = zext i1 %44 to i8, !dbg !9555
  store i8 %45, ptr %0, align 1, !dbg !9555
  br label %bb122, !dbg !9555

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9556
  %47 = zext i1 %46 to i8, !dbg !9556
  store i8 %47, ptr %0, align 1, !dbg !9556
  br label %bb122, !dbg !9556

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP
  %_48 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17h929baa5a8f3eabe1E"(ptr align 8 %self) #8, !dbg !9544
  br i1 %_48, label %bb47, label %bb56, !dbg !9544

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !9545, !range !1562, !noundef !25
  %_39 = trunc i8 %48 to i1, !dbg !9545
  %_38 = xor i1 %_39, true, !dbg !9546
  br i1 %_38, label %bb37, label %bb41, !dbg !9546

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !9547
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_42f9c29b8076e7504fa2e943015ad085, i64 5) #8, !dbg !9548
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_45) #8, !dbg !9548
  %50 = zext i1 %49 to i8, !dbg !9548
  store i8 %50, ptr %_44, align 1, !dbg !9548
  %51 = load i8, ptr %_44, align 1, !dbg !9548, !range !1562, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !9548
  %_47 = zext i1 %52 to i64, !dbg !9548
  %53 = icmp eq i64 %_47, 0, !dbg !9548
  br i1 %53, label %bb45, label %bb44, !dbg !9548

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9549
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_41) #8, !dbg !9549
  %55 = zext i1 %54 to i8, !dbg !9549
  store i8 %55, ptr %_40, align 1, !dbg !9549
  %56 = load i8, ptr %_40, align 1, !dbg !9549, !range !1562, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !9549
  %_43 = zext i1 %57 to i64, !dbg !9549
  %58 = icmp eq i64 %_43, 0, !dbg !9549
  br i1 %58, label %bb41, label %bb40, !dbg !9549

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9557
  %60 = zext i1 %59 to i8, !dbg !9557
  store i8 %60, ptr %0, align 1, !dbg !9557
  br label %bb122, !dbg !9557

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9558
  %62 = zext i1 %61 to i8, !dbg !9558
  store i8 %62, ptr %0, align 1, !dbg !9558
  br label %bb122, !dbg !9558

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::ACCESS_DETECTED
  %_59 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17hb6145f42f4fd296fE"(ptr align 8 %self) #8, !dbg !9544
  br i1 %_59, label %bb58, label %bb67, !dbg !9544

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !9545, !range !1562, !noundef !25
  %_50 = trunc i8 %63 to i1, !dbg !9545
  %_49 = xor i1 %_50, true, !dbg !9546
  br i1 %_49, label %bb48, label %bb52, !dbg !9546

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !9547
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_e01af9736b524006e5fb45ad54018c38, i64 4) #8, !dbg !9548
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_56) #8, !dbg !9548
  %65 = zext i1 %64 to i8, !dbg !9548
  store i8 %65, ptr %_55, align 1, !dbg !9548
  %66 = load i8, ptr %_55, align 1, !dbg !9548, !range !1562, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !9548
  %_58 = zext i1 %67 to i64, !dbg !9548
  %68 = icmp eq i64 %_58, 0, !dbg !9548
  br i1 %68, label %bb56, label %bb55, !dbg !9548

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9549
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_52) #8, !dbg !9549
  %70 = zext i1 %69 to i8, !dbg !9549
  store i8 %70, ptr %_51, align 1, !dbg !9549
  %71 = load i8, ptr %_51, align 1, !dbg !9549, !range !1562, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !9549
  %_54 = zext i1 %72 to i64, !dbg !9549
  %73 = icmp eq i64 %_54, 0, !dbg !9549
  br i1 %73, label %bb52, label %bb51, !dbg !9549

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9559
  %75 = zext i1 %74 to i8, !dbg !9559
  store i8 %75, ptr %0, align 1, !dbg !9559
  br label %bb122, !dbg !9559

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9560
  %77 = zext i1 %76 to i8, !dbg !9560
  store i8 %77, ptr %0, align 1, !dbg !9560
  br label %bb122, !dbg !9560

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::STEP
  %_70 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17h206364c03248b31fE"(ptr align 8 %self) #8, !dbg !9544
  br i1 %_70, label %bb69, label %bb78, !dbg !9544

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !9545, !range !1562, !noundef !25
  %_61 = trunc i8 %78 to i1, !dbg !9545
  %_60 = xor i1 %_61, true, !dbg !9546
  br i1 %_60, label %bb59, label %bb63, !dbg !9546

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !9547
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_13c8bdb08f493416890b902d07d83f53, i64 15) #8, !dbg !9548
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_67) #8, !dbg !9548
  %80 = zext i1 %79 to i8, !dbg !9548
  store i8 %80, ptr %_66, align 1, !dbg !9548
  %81 = load i8, ptr %_66, align 1, !dbg !9548, !range !1562, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !9548
  %_69 = zext i1 %82 to i64, !dbg !9548
  %83 = icmp eq i64 %_69, 0, !dbg !9548
  br i1 %83, label %bb67, label %bb66, !dbg !9548

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9549
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_63) #8, !dbg !9549
  %85 = zext i1 %84 to i8, !dbg !9549
  store i8 %85, ptr %_62, align 1, !dbg !9549
  %86 = load i8, ptr %_62, align 1, !dbg !9549, !range !1562, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !9549
  %_65 = zext i1 %87 to i64, !dbg !9549
  %88 = icmp eq i64 %_65, 0, !dbg !9549
  br i1 %88, label %bb63, label %bb62, !dbg !9549

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9561
  %90 = zext i1 %89 to i8, !dbg !9561
  store i8 %90, ptr %0, align 1, !dbg !9561
  br label %bb122, !dbg !9561

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9562
  %92 = zext i1 %91 to i8, !dbg !9562
  store i8 %92, ptr %0, align 1, !dbg !9562
  br label %bb122, !dbg !9562

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::SWITCH
  %_81 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17h21ec9084b2605660E"(ptr align 8 %self) #8, !dbg !9544
  br i1 %_81, label %bb80, label %bb89, !dbg !9544

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !9545, !range !1562, !noundef !25
  %_72 = trunc i8 %93 to i1, !dbg !9545
  %_71 = xor i1 %_72, true, !dbg !9546
  br i1 %_71, label %bb70, label %bb74, !dbg !9546

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !9547
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_c63ced38b85c362fb8956d2e446283a2, i64 4) #8, !dbg !9548
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_78) #8, !dbg !9548
  %95 = zext i1 %94 to i8, !dbg !9548
  store i8 %95, ptr %_77, align 1, !dbg !9548
  %96 = load i8, ptr %_77, align 1, !dbg !9548, !range !1562, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !9548
  %_80 = zext i1 %97 to i64, !dbg !9548
  %98 = icmp eq i64 %_80, 0, !dbg !9548
  br i1 %98, label %bb78, label %bb77, !dbg !9548

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9549
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_74) #8, !dbg !9549
  %100 = zext i1 %99 to i8, !dbg !9549
  store i8 %100, ptr %_73, align 1, !dbg !9549
  %101 = load i8, ptr %_73, align 1, !dbg !9549, !range !1562, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !9549
  %_76 = zext i1 %102 to i64, !dbg !9549
  %103 = icmp eq i64 %_76, 0, !dbg !9549
  br i1 %103, label %bb74, label %bb73, !dbg !9549

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9563
  %105 = zext i1 %104 to i8, !dbg !9563
  store i8 %105, ptr %0, align 1, !dbg !9563
  br label %bb122, !dbg !9563

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9564
  %107 = zext i1 %106 to i8, !dbg !9564
  store i8 %107, ptr %0, align 1, !dbg !9564
  br label %bb122, !dbg !9564

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::RTM
  %_92 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17hd68e59df81cad88cE"(ptr align 8 %self) #8, !dbg !9544
  br i1 %_92, label %bb91, label %bb100, !dbg !9544

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !9545, !range !1562, !noundef !25
  %_83 = trunc i8 %108 to i1, !dbg !9545
  %_82 = xor i1 %_83, true, !dbg !9546
  br i1 %_82, label %bb81, label %bb85, !dbg !9546

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !9547
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_213388318503421ba921859d9840e0d0, i64 6) #8, !dbg !9548
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_89) #8, !dbg !9548
  %110 = zext i1 %109 to i8, !dbg !9548
  store i8 %110, ptr %_88, align 1, !dbg !9548
  %111 = load i8, ptr %_88, align 1, !dbg !9548, !range !1562, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !9548
  %_91 = zext i1 %112 to i64, !dbg !9548
  %113 = icmp eq i64 %_91, 0, !dbg !9548
  br i1 %113, label %bb89, label %bb88, !dbg !9548

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9549
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_85) #8, !dbg !9549
  %115 = zext i1 %114 to i8, !dbg !9549
  store i8 %115, ptr %_84, align 1, !dbg !9549
  %116 = load i8, ptr %_84, align 1, !dbg !9549, !range !1562, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !9549
  %_87 = zext i1 %117 to i64, !dbg !9549
  %118 = icmp eq i64 %_87, 0, !dbg !9549
  br i1 %118, label %bb85, label %bb84, !dbg !9549

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9565
  %120 = zext i1 %119 to i8, !dbg !9565
  store i8 %120, ptr %0, align 1, !dbg !9565
  br label %bb122, !dbg !9565

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9566
  %122 = zext i1 %121 to i8, !dbg !9566
  store i8 %122, ptr %0, align 1, !dbg !9566
  br label %bb122, !dbg !9566

bb100:                                            ; preds = %bb96, %bb89
  %_104 = load i64, ptr %self, align 8, !dbg !9567, !noundef !25
; call x86_64::registers::debug::Dr6Flags::all
  %123 = call i64 @_ZN6x86_649registers5debug8Dr6Flags3all17h0d6de17d28e746a3E() #8, !dbg !9568
  store i64 %123, ptr %_108, align 8, !dbg !9568
; call x86_64::registers::debug::Dr6Flags::bits
  %_106 = call i64 @_ZN6x86_649registers5debug8Dr6Flags4bits17h49ae19303d08a8b9E(ptr align 8 %_108) #8, !dbg !9568
  %_105 = xor i64 %_106, -1, !dbg !9569
  %124 = and i64 %_104, %_105, !dbg !9567
  store i64 %124, ptr %extra_bits, align 8, !dbg !9567
  %125 = load i64, ptr %extra_bits, align 8, !dbg !9570, !noundef !25
  %126 = icmp eq i64 %125, 0, !dbg !9570
  br i1 %126, label %bb116, label %bb103, !dbg !9570

bb91:                                             ; preds = %bb89
  %127 = load i8, ptr %first, align 1, !dbg !9545, !range !1562, !noundef !25
  %_94 = trunc i8 %127 to i1, !dbg !9545
  %_93 = xor i1 %_94, true, !dbg !9546
  br i1 %_93, label %bb92, label %bb96, !dbg !9546

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !9547
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_0d9a022618f873ac219bcced4b49b3c4, i64 3) #8, !dbg !9548
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %128 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_100) #8, !dbg !9548
  %129 = zext i1 %128 to i8, !dbg !9548
  store i8 %129, ptr %_99, align 1, !dbg !9548
  %130 = load i8, ptr %_99, align 1, !dbg !9548, !range !1562, !noundef !25
  %131 = trunc i8 %130 to i1, !dbg !9548
  %_102 = zext i1 %131 to i64, !dbg !9548
  %132 = icmp eq i64 %_102, 0, !dbg !9548
  br i1 %132, label %bb100, label %bb99, !dbg !9548

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9549
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %133 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_96) #8, !dbg !9549
  %134 = zext i1 %133 to i8, !dbg !9549
  store i8 %134, ptr %_95, align 1, !dbg !9549
  %135 = load i8, ptr %_95, align 1, !dbg !9549, !range !1562, !noundef !25
  %136 = trunc i8 %135 to i1, !dbg !9549
  %_98 = zext i1 %136 to i64, !dbg !9549
  %137 = icmp eq i64 %_98, 0, !dbg !9549
  br i1 %137, label %bb96, label %bb95, !dbg !9549

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %138 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9571
  %139 = zext i1 %138 to i8, !dbg !9571
  store i8 %139, ptr %0, align 1, !dbg !9571
  br label %bb122, !dbg !9571

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %140 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9572
  %141 = zext i1 %140 to i8, !dbg !9572
  store i8 %141, ptr %0, align 1, !dbg !9572
  br label %bb122, !dbg !9572

bb116:                                            ; preds = %bb111, %bb100
  %142 = load i8, ptr %first, align 1, !dbg !9573, !range !1562, !noundef !25
  %_123 = trunc i8 %142 to i1, !dbg !9573
  br i1 %_123, label %bb117, label %bb121, !dbg !9573

bb103:                                            ; preds = %bb100
  %143 = load i8, ptr %first, align 1, !dbg !9574, !range !1562, !noundef !25
  %_110 = trunc i8 %143 to i1, !dbg !9574
  %_109 = xor i1 %_110, true, !dbg !9575
  br i1 %_109, label %bb104, label %bb108, !dbg !9575

bb108:                                            ; preds = %bb104, %bb103
  store i8 0, ptr %first, align 1, !dbg !9576
; call core::fmt::Formatter::write_str
  %_116 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !9577
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_116) #8, !dbg !9577
  %145 = zext i1 %144 to i8, !dbg !9577
  store i8 %145, ptr %_115, align 1, !dbg !9577
  %146 = load i8, ptr %_115, align 1, !dbg !9577, !range !1562, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !9577
  %_118 = zext i1 %147 to i64, !dbg !9577
  %148 = icmp eq i64 %_118, 0, !dbg !9577
  br i1 %148, label %bb111, label %bb112, !dbg !9577

bb104:                                            ; preds = %bb103
; call core::fmt::Formatter::write_str
  %_112 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9578
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %149 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_112) #8, !dbg !9578
  %150 = zext i1 %149 to i8, !dbg !9578
  store i8 %150, ptr %_111, align 1, !dbg !9578
  %151 = load i8, ptr %_111, align 1, !dbg !9578, !range !1562, !noundef !25
  %152 = trunc i8 %151 to i1, !dbg !9578
  %_114 = zext i1 %152 to i64, !dbg !9578
  %153 = icmp eq i64 %_114, 0, !dbg !9578
  br i1 %153, label %bb108, label %bb107, !dbg !9578

bb107:                                            ; preds = %bb104
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %154 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9579
  %155 = zext i1 %154 to i8, !dbg !9579
  store i8 %155, ptr %0, align 1, !dbg !9579
  br label %bb122, !dbg !9579

bb111:                                            ; preds = %bb108
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_120 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9580
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %156 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_120) #8, !dbg !9580
  %157 = zext i1 %156 to i8, !dbg !9580
  store i8 %157, ptr %_119, align 1, !dbg !9580
  %158 = load i8, ptr %_119, align 1, !dbg !9580, !range !1562, !noundef !25
  %159 = trunc i8 %158 to i1, !dbg !9580
  %_122 = zext i1 %159 to i64, !dbg !9580
  %160 = icmp eq i64 %_122, 0, !dbg !9580
  br i1 %160, label %bb116, label %bb115, !dbg !9580

bb112:                                            ; preds = %bb108
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %161 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9581
  %162 = zext i1 %161 to i8, !dbg !9581
  store i8 %162, ptr %0, align 1, !dbg !9581
  br label %bb122, !dbg !9581

bb115:                                            ; preds = %bb111
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %163 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9582
  %164 = zext i1 %163 to i8, !dbg !9582
  store i8 %164, ptr %0, align 1, !dbg !9582
  br label %bb122, !dbg !9582

bb121:                                            ; preds = %bb117, %bb116
  store i8 0, ptr %0, align 1, !dbg !9583
  br label %bb122, !dbg !9551

bb117:                                            ; preds = %bb116
; call core::fmt::Formatter::write_str
  %_125 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !9584
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %165 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_125) #8, !dbg !9584
  %166 = zext i1 %165 to i8, !dbg !9584
  store i8 %166, ptr %_124, align 1, !dbg !9584
  %167 = load i8, ptr %_124, align 1, !dbg !9584, !range !1562, !noundef !25
  %168 = trunc i8 %167 to i1, !dbg !9584
  %_127 = zext i1 %168 to i64, !dbg !9584
  %169 = icmp eq i64 %_127, 0, !dbg !9584
  br i1 %169, label %bb121, label %bb120, !dbg !9584

bb120:                                            ; preds = %bb117
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %170 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b5c89721b99157a0fd7c3f0fc0db9988) #8, !dbg !9585
  %171 = zext i1 %170 to i8, !dbg !9585
  store i8 %171, ptr %0, align 1, !dbg !9585
  br label %bb122, !dbg !9585

bb6:                                              ; No predecessors!
  unreachable, !dbg !9549
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h7c9fc11003123594E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9586 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9589, metadata !DIExpression()), !dbg !9591
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9590, metadata !DIExpression()), !dbg !9592
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hb3d0db20a4887bd6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9593
  ret i1 %0, !dbg !9594
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h32c0479d76b73fa2E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9595 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9598, metadata !DIExpression()), !dbg !9600
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9599, metadata !DIExpression()), !dbg !9601
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h165a33459d425333E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9602
  ret i1 %0, !dbg !9603
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hf48c72bff0699038E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9604 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9607, metadata !DIExpression()), !dbg !9609
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9608, metadata !DIExpression()), !dbg !9610
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9611
  ret i1 %0, !dbg !9612
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hc639987b1b29f90eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9613 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9616, metadata !DIExpression()), !dbg !9618
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9617, metadata !DIExpression()), !dbg !9619
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h01ea4226b9b87a2fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9620
  ret i1 %0, !dbg !9621
}

; x86_64::registers::debug::Dr6Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr6Flags3all17h0d6de17d28e746a3E() unnamed_addr #0 !dbg !9622 {
start:
  %0 = alloca i64, align 8
  store i64 122895, ptr %0, align 8, !dbg !9625
  %1 = load i64, ptr %0, align 8, !dbg !9626, !noundef !25
  ret i64 %1, !dbg !9626
}

; x86_64::registers::debug::Dr6Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr6Flags4bits17h49ae19303d08a8b9E(ptr align 8 %self) unnamed_addr #0 !dbg !9627 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9631, metadata !DIExpression()), !dbg !9632
  %0 = load i64, ptr %self, align 8, !dbg !9633, !noundef !25
  ret i64 %0, !dbg !9634
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP0
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017hbb5e0a9a04fa9d53E"(ptr align 8 %self) unnamed_addr #0 !dbg !9635 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9641, metadata !DIExpression()), !dbg !9643
  br i1 false, label %bb2, label %bb1, !dbg !9643

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9643, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9643
  %1 = zext i1 %_5 to i8, !dbg !9643
  store i8 %1, ptr %_2, align 1, !dbg !9643
  br label %bb3, !dbg !9643

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9643
  br label %bb3, !dbg !9643

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9643, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9643
  br i1 %3, label %bb4, label %bb5, !dbg !9643

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9643, !noundef !25
  %_7 = and i64 %_8, 1, !dbg !9643
  %4 = icmp eq i64 %_7, 1, !dbg !9643
  %5 = zext i1 %4 to i8, !dbg !9643
  store i8 %5, ptr %0, align 1, !dbg !9643
  br label %bb6, !dbg !9643

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9643
  br label %bb6, !dbg !9643

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9644, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9644
  ret i1 %7, !dbg !9644
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP1
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117h5494a9a676cf29feE"(ptr align 8 %self) unnamed_addr #0 !dbg !9645 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9647, metadata !DIExpression()), !dbg !9649
  br i1 false, label %bb2, label %bb1, !dbg !9649

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9649, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9649
  %1 = zext i1 %_5 to i8, !dbg !9649
  store i8 %1, ptr %_2, align 1, !dbg !9649
  br label %bb3, !dbg !9649

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9649
  br label %bb3, !dbg !9649

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9649, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9649
  br i1 %3, label %bb4, label %bb5, !dbg !9649

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9649, !noundef !25
  %_7 = and i64 %_8, 2, !dbg !9649
  %4 = icmp eq i64 %_7, 2, !dbg !9649
  %5 = zext i1 %4 to i8, !dbg !9649
  store i8 %5, ptr %0, align 1, !dbg !9649
  br label %bb6, !dbg !9649

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9649
  br label %bb6, !dbg !9649

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9650, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9650
  ret i1 %7, !dbg !9650
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP2
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217h14c487777f72f713E"(ptr align 8 %self) unnamed_addr #0 !dbg !9651 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9653, metadata !DIExpression()), !dbg !9655
  br i1 false, label %bb2, label %bb1, !dbg !9655

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9655, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9655
  %1 = zext i1 %_5 to i8, !dbg !9655
  store i8 %1, ptr %_2, align 1, !dbg !9655
  br label %bb3, !dbg !9655

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9655
  br label %bb3, !dbg !9655

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9655, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9655
  br i1 %3, label %bb4, label %bb5, !dbg !9655

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9655, !noundef !25
  %_7 = and i64 %_8, 4, !dbg !9655
  %4 = icmp eq i64 %_7, 4, !dbg !9655
  %5 = zext i1 %4 to i8, !dbg !9655
  store i8 %5, ptr %0, align 1, !dbg !9655
  br label %bb6, !dbg !9655

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9655
  br label %bb6, !dbg !9655

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9656, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9656
  ret i1 %7, !dbg !9656
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP3
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317hfb5aa71e18bd118eE"(ptr align 8 %self) unnamed_addr #0 !dbg !9657 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9659, metadata !DIExpression()), !dbg !9661
  br i1 false, label %bb2, label %bb1, !dbg !9661

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9661, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9661
  %1 = zext i1 %_5 to i8, !dbg !9661
  store i8 %1, ptr %_2, align 1, !dbg !9661
  br label %bb3, !dbg !9661

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9661
  br label %bb3, !dbg !9661

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9661, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9661
  br i1 %3, label %bb4, label %bb5, !dbg !9661

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9661, !noundef !25
  %_7 = and i64 %_8, 8, !dbg !9661
  %4 = icmp eq i64 %_7, 8, !dbg !9661
  %5 = zext i1 %4 to i8, !dbg !9661
  store i8 %5, ptr %0, align 1, !dbg !9661
  br label %bb6, !dbg !9661

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9661
  br label %bb6, !dbg !9661

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9662, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9662
  ret i1 %7, !dbg !9662
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17h929baa5a8f3eabe1E"(ptr align 8 %self) unnamed_addr #0 !dbg !9663 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9665, metadata !DIExpression()), !dbg !9667
  br i1 false, label %bb2, label %bb1, !dbg !9667

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9667, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9667
  %1 = zext i1 %_5 to i8, !dbg !9667
  store i8 %1, ptr %_2, align 1, !dbg !9667
  br label %bb3, !dbg !9667

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9667
  br label %bb3, !dbg !9667

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9667, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9667
  br i1 %3, label %bb4, label %bb5, !dbg !9667

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9667, !noundef !25
  %_7 = and i64 %_8, 15, !dbg !9667
  %4 = icmp eq i64 %_7, 15, !dbg !9667
  %5 = zext i1 %4 to i8, !dbg !9667
  store i8 %5, ptr %0, align 1, !dbg !9667
  br label %bb6, !dbg !9667

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9667
  br label %bb6, !dbg !9667

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9668, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9668
  ret i1 %7, !dbg !9668
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::ACCESS_DETECTED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17hb6145f42f4fd296fE"(ptr align 8 %self) unnamed_addr #0 !dbg !9669 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9671, metadata !DIExpression()), !dbg !9673
  br i1 false, label %bb2, label %bb1, !dbg !9673

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9673, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9673
  %1 = zext i1 %_5 to i8, !dbg !9673
  store i8 %1, ptr %_2, align 1, !dbg !9673
  br label %bb3, !dbg !9673

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9673
  br label %bb3, !dbg !9673

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9673, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9673
  br i1 %3, label %bb4, label %bb5, !dbg !9673

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9673, !noundef !25
  %_7 = and i64 %_8, 8192, !dbg !9673
  %4 = icmp eq i64 %_7, 8192, !dbg !9673
  %5 = zext i1 %4 to i8, !dbg !9673
  store i8 %5, ptr %0, align 1, !dbg !9673
  br label %bb6, !dbg !9673

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9673
  br label %bb6, !dbg !9673

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9674, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9674
  ret i1 %7, !dbg !9674
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::STEP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17h206364c03248b31fE"(ptr align 8 %self) unnamed_addr #0 !dbg !9675 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9677, metadata !DIExpression()), !dbg !9679
  br i1 false, label %bb2, label %bb1, !dbg !9679

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9679, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9679
  %1 = zext i1 %_5 to i8, !dbg !9679
  store i8 %1, ptr %_2, align 1, !dbg !9679
  br label %bb3, !dbg !9679

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9679
  br label %bb3, !dbg !9679

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9679, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9679
  br i1 %3, label %bb4, label %bb5, !dbg !9679

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9679, !noundef !25
  %_7 = and i64 %_8, 16384, !dbg !9679
  %4 = icmp eq i64 %_7, 16384, !dbg !9679
  %5 = zext i1 %4 to i8, !dbg !9679
  store i8 %5, ptr %0, align 1, !dbg !9679
  br label %bb6, !dbg !9679

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9679
  br label %bb6, !dbg !9679

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9680, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9680
  ret i1 %7, !dbg !9680
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::SWITCH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17h21ec9084b2605660E"(ptr align 8 %self) unnamed_addr #0 !dbg !9681 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9683, metadata !DIExpression()), !dbg !9685
  br i1 false, label %bb2, label %bb1, !dbg !9685

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9685, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9685
  %1 = zext i1 %_5 to i8, !dbg !9685
  store i8 %1, ptr %_2, align 1, !dbg !9685
  br label %bb3, !dbg !9685

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9685
  br label %bb3, !dbg !9685

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9685, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9685
  br i1 %3, label %bb4, label %bb5, !dbg !9685

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9685, !noundef !25
  %_7 = and i64 %_8, 32768, !dbg !9685
  %4 = icmp eq i64 %_7, 32768, !dbg !9685
  %5 = zext i1 %4 to i8, !dbg !9685
  store i8 %5, ptr %0, align 1, !dbg !9685
  br label %bb6, !dbg !9685

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9685
  br label %bb6, !dbg !9685

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9686, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9686
  ret i1 %7, !dbg !9686
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::RTM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17hd68e59df81cad88cE"(ptr align 8 %self) unnamed_addr #0 !dbg !9687 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9689, metadata !DIExpression()), !dbg !9691
  br i1 false, label %bb2, label %bb1, !dbg !9691

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9691, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9691
  %1 = zext i1 %_5 to i8, !dbg !9691
  store i8 %1, ptr %_2, align 1, !dbg !9691
  br label %bb3, !dbg !9691

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9691
  br label %bb3, !dbg !9691

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9691, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9691
  br i1 %3, label %bb4, label %bb5, !dbg !9691

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9691, !noundef !25
  %_7 = and i64 %_8, 65536, !dbg !9691
  %4 = icmp eq i64 %_7, 65536, !dbg !9691
  %5 = zext i1 %4 to i8, !dbg !9691
  store i8 %5, ptr %0, align 1, !dbg !9691
  br label %bb6, !dbg !9691

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9691
  br label %bb6, !dbg !9691

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9692, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9692
  ret i1 %7, !dbg !9692
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h4bbbcf0f144cd1acE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9693 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_157 = alloca i8, align 1
  %_152 = alloca i8, align 1
  %_148 = alloca i8, align 1
  %_144 = alloca i8, align 1
  %_141 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !9703, metadata !DIExpression()), !dbg !9817
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !9705, metadata !DIExpression()), !dbg !9818
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !9707, metadata !DIExpression()), !dbg !9819
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !9709, metadata !DIExpression()), !dbg !9820
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !9711, metadata !DIExpression()), !dbg !9821
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !9713, metadata !DIExpression()), !dbg !9822
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !9715, metadata !DIExpression()), !dbg !9823
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !9717, metadata !DIExpression()), !dbg !9824
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !9719, metadata !DIExpression()), !dbg !9825
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !9721, metadata !DIExpression()), !dbg !9826
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !9723, metadata !DIExpression()), !dbg !9827
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !9725, metadata !DIExpression()), !dbg !9828
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !9727, metadata !DIExpression()), !dbg !9829
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !9729, metadata !DIExpression()), !dbg !9830
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !9731, metadata !DIExpression()), !dbg !9831
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !9733, metadata !DIExpression()), !dbg !9832
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !9735, metadata !DIExpression()), !dbg !9833
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !9737, metadata !DIExpression()), !dbg !9834
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !9739, metadata !DIExpression()), !dbg !9835
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !9741, metadata !DIExpression()), !dbg !9836
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !9743, metadata !DIExpression()), !dbg !9837
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !9745, metadata !DIExpression()), !dbg !9838
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !9747, metadata !DIExpression()), !dbg !9839
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !9749, metadata !DIExpression()), !dbg !9840
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !9751, metadata !DIExpression()), !dbg !9841
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !9753, metadata !DIExpression()), !dbg !9842
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !9755, metadata !DIExpression()), !dbg !9843
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !9757, metadata !DIExpression()), !dbg !9844
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !9759, metadata !DIExpression()), !dbg !9845
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !9761, metadata !DIExpression()), !dbg !9846
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !9763, metadata !DIExpression()), !dbg !9847
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !9765, metadata !DIExpression()), !dbg !9848
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !9767, metadata !DIExpression()), !dbg !9849
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !9769, metadata !DIExpression()), !dbg !9850
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !9771, metadata !DIExpression()), !dbg !9851
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !9773, metadata !DIExpression()), !dbg !9852
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !9775, metadata !DIExpression()), !dbg !9853
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !9777, metadata !DIExpression()), !dbg !9854
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !9779, metadata !DIExpression()), !dbg !9855
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !9781, metadata !DIExpression()), !dbg !9856
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !9783, metadata !DIExpression()), !dbg !9857
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !9785, metadata !DIExpression()), !dbg !9858
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !9787, metadata !DIExpression()), !dbg !9859
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !9789, metadata !DIExpression()), !dbg !9860
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !9791, metadata !DIExpression()), !dbg !9861
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !9793, metadata !DIExpression()), !dbg !9862
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !9795, metadata !DIExpression()), !dbg !9863
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !9797, metadata !DIExpression()), !dbg !9864
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !9801, metadata !DIExpression()), !dbg !9865
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !9803, metadata !DIExpression()), !dbg !9866
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !9805, metadata !DIExpression()), !dbg !9867
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !9807, metadata !DIExpression()), !dbg !9868
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !9809, metadata !DIExpression()), !dbg !9869
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !9811, metadata !DIExpression()), !dbg !9870
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !9813, metadata !DIExpression()), !dbg !9871
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !9815, metadata !DIExpression()), !dbg !9872
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !9872
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9699, metadata !DIExpression()), !dbg !9873
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !9872
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9700, metadata !DIExpression()), !dbg !9874
  call void @llvm.dbg.declare(metadata ptr %first, metadata !9701, metadata !DIExpression()), !dbg !9875
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !9799, metadata !DIExpression()), !dbg !9876
  store i8 1, ptr %first, align 1, !dbg !9877
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_0_ENABLE
  %_4 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17hb573ed492b54b186E"(ptr align 8 %self) #8, !dbg !9878
  br i1 %_4, label %bb2, label %bb12, !dbg !9878

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_1_ENABLE
  %_15 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17h1428ddd01c3cf769E"(ptr align 8 %self) #8, !dbg !9878
  br i1 %_15, label %bb14, label %bb23, !dbg !9878

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !9879, !range !1562, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !9879
  %_5 = xor i1 %_6, true, !dbg !9880
  br i1 %_5, label %bb3, label %bb8, !dbg !9880

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !9881
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_617f3d0f9750ad240377121c45925575, i64 25) #8, !dbg !9882
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_12) #8, !dbg !9882
  %3 = zext i1 %2 to i8, !dbg !9882
  store i8 %3, ptr %_11, align 1, !dbg !9882
  %4 = load i8, ptr %_11, align 1, !dbg !9882, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !9882
  %_14 = zext i1 %5 to i64, !dbg !9882
  %6 = icmp eq i64 %_14, 0, !dbg !9882
  br i1 %6, label %bb12, label %bb11, !dbg !9882

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9883
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_8) #8, !dbg !9883
  %8 = zext i1 %7 to i8, !dbg !9883
  store i8 %8, ptr %_7, align 1, !dbg !9883
  %9 = load i8, ptr %_7, align 1, !dbg !9883, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !9883
  %_10 = zext i1 %10 to i64, !dbg !9883
  %11 = icmp eq i64 %_10, 0, !dbg !9883
  br i1 %11, label %bb8, label %bb7, !dbg !9883

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9884
  %13 = zext i1 %12 to i8, !dbg !9884
  store i8 %13, ptr %0, align 1, !dbg !9884
  br label %bb155, !dbg !9884

bb155:                                            ; preds = %bb154, %bb153, %bb148, %bb145, %bb140, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !9885, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !9885
  ret i1 %15, !dbg !9885

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9886
  %17 = zext i1 %16 to i8, !dbg !9886
  store i8 %17, ptr %0, align 1, !dbg !9886
  br label %bb155, !dbg !9886

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_2_ENABLE
  %_26 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17h2e038832477e1890E"(ptr align 8 %self) #8, !dbg !9878
  br i1 %_26, label %bb25, label %bb34, !dbg !9878

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !9879, !range !1562, !noundef !25
  %_17 = trunc i8 %18 to i1, !dbg !9879
  %_16 = xor i1 %_17, true, !dbg !9880
  br i1 %_16, label %bb15, label %bb19, !dbg !9880

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !9881
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_f41ec3c4ea34f66d1d32be5d0f7d84fa, i64 25) #8, !dbg !9882
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_23) #8, !dbg !9882
  %20 = zext i1 %19 to i8, !dbg !9882
  store i8 %20, ptr %_22, align 1, !dbg !9882
  %21 = load i8, ptr %_22, align 1, !dbg !9882, !range !1562, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !9882
  %_25 = zext i1 %22 to i64, !dbg !9882
  %23 = icmp eq i64 %_25, 0, !dbg !9882
  br i1 %23, label %bb23, label %bb22, !dbg !9882

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9883
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_19) #8, !dbg !9883
  %25 = zext i1 %24 to i8, !dbg !9883
  store i8 %25, ptr %_18, align 1, !dbg !9883
  %26 = load i8, ptr %_18, align 1, !dbg !9883, !range !1562, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !9883
  %_21 = zext i1 %27 to i64, !dbg !9883
  %28 = icmp eq i64 %_21, 0, !dbg !9883
  br i1 %28, label %bb19, label %bb18, !dbg !9883

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9887
  %30 = zext i1 %29 to i8, !dbg !9887
  store i8 %30, ptr %0, align 1, !dbg !9887
  br label %bb155, !dbg !9887

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9888
  %32 = zext i1 %31 to i8, !dbg !9888
  store i8 %32, ptr %0, align 1, !dbg !9888
  br label %bb155, !dbg !9888

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_3_ENABLE
  %_37 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17h61d7071d4c544b53E"(ptr align 8 %self) #8, !dbg !9878
  br i1 %_37, label %bb36, label %bb45, !dbg !9878

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !9879, !range !1562, !noundef !25
  %_28 = trunc i8 %33 to i1, !dbg !9879
  %_27 = xor i1 %_28, true, !dbg !9880
  br i1 %_27, label %bb26, label %bb30, !dbg !9880

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !9881
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_18ef5149a91f8fd299f078254cad3180, i64 25) #8, !dbg !9882
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_34) #8, !dbg !9882
  %35 = zext i1 %34 to i8, !dbg !9882
  store i8 %35, ptr %_33, align 1, !dbg !9882
  %36 = load i8, ptr %_33, align 1, !dbg !9882, !range !1562, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !9882
  %_36 = zext i1 %37 to i64, !dbg !9882
  %38 = icmp eq i64 %_36, 0, !dbg !9882
  br i1 %38, label %bb34, label %bb33, !dbg !9882

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9883
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_30) #8, !dbg !9883
  %40 = zext i1 %39 to i8, !dbg !9883
  store i8 %40, ptr %_29, align 1, !dbg !9883
  %41 = load i8, ptr %_29, align 1, !dbg !9883, !range !1562, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !9883
  %_32 = zext i1 %42 to i64, !dbg !9883
  %43 = icmp eq i64 %_32, 0, !dbg !9883
  br i1 %43, label %bb30, label %bb29, !dbg !9883

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9889
  %45 = zext i1 %44 to i8, !dbg !9889
  store i8 %45, ptr %0, align 1, !dbg !9889
  br label %bb155, !dbg !9889

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9890
  %47 = zext i1 %46 to i8, !dbg !9890
  store i8 %47, ptr %0, align 1, !dbg !9890
  br label %bb155, !dbg !9890

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_0_ENABLE
  %_48 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17he2c9fae4e5159f6eE"(ptr align 8 %self) #8, !dbg !9878
  br i1 %_48, label %bb47, label %bb56, !dbg !9878

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !9879, !range !1562, !noundef !25
  %_39 = trunc i8 %48 to i1, !dbg !9879
  %_38 = xor i1 %_39, true, !dbg !9880
  br i1 %_38, label %bb37, label %bb41, !dbg !9880

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !9881
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_b57d2d50cd4f64d8b73b6b8e0e4d1899, i64 25) #8, !dbg !9882
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_45) #8, !dbg !9882
  %50 = zext i1 %49 to i8, !dbg !9882
  store i8 %50, ptr %_44, align 1, !dbg !9882
  %51 = load i8, ptr %_44, align 1, !dbg !9882, !range !1562, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !9882
  %_47 = zext i1 %52 to i64, !dbg !9882
  %53 = icmp eq i64 %_47, 0, !dbg !9882
  br i1 %53, label %bb45, label %bb44, !dbg !9882

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9883
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_41) #8, !dbg !9883
  %55 = zext i1 %54 to i8, !dbg !9883
  store i8 %55, ptr %_40, align 1, !dbg !9883
  %56 = load i8, ptr %_40, align 1, !dbg !9883, !range !1562, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !9883
  %_43 = zext i1 %57 to i64, !dbg !9883
  %58 = icmp eq i64 %_43, 0, !dbg !9883
  br i1 %58, label %bb41, label %bb40, !dbg !9883

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9891
  %60 = zext i1 %59 to i8, !dbg !9891
  store i8 %60, ptr %0, align 1, !dbg !9891
  br label %bb155, !dbg !9891

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9892
  %62 = zext i1 %61 to i8, !dbg !9892
  store i8 %62, ptr %0, align 1, !dbg !9892
  br label %bb155, !dbg !9892

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_1_ENABLE
  %_59 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17hc1e30e285417ce30E"(ptr align 8 %self) #8, !dbg !9878
  br i1 %_59, label %bb58, label %bb67, !dbg !9878

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !9879, !range !1562, !noundef !25
  %_50 = trunc i8 %63 to i1, !dbg !9879
  %_49 = xor i1 %_50, true, !dbg !9880
  br i1 %_49, label %bb48, label %bb52, !dbg !9880

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !9881
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_3e380dd631be11ede75479e8fe00ff1e, i64 26) #8, !dbg !9882
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_56) #8, !dbg !9882
  %65 = zext i1 %64 to i8, !dbg !9882
  store i8 %65, ptr %_55, align 1, !dbg !9882
  %66 = load i8, ptr %_55, align 1, !dbg !9882, !range !1562, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !9882
  %_58 = zext i1 %67 to i64, !dbg !9882
  %68 = icmp eq i64 %_58, 0, !dbg !9882
  br i1 %68, label %bb56, label %bb55, !dbg !9882

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9883
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_52) #8, !dbg !9883
  %70 = zext i1 %69 to i8, !dbg !9883
  store i8 %70, ptr %_51, align 1, !dbg !9883
  %71 = load i8, ptr %_51, align 1, !dbg !9883, !range !1562, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !9883
  %_54 = zext i1 %72 to i64, !dbg !9883
  %73 = icmp eq i64 %_54, 0, !dbg !9883
  br i1 %73, label %bb52, label %bb51, !dbg !9883

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9893
  %75 = zext i1 %74 to i8, !dbg !9893
  store i8 %75, ptr %0, align 1, !dbg !9893
  br label %bb155, !dbg !9893

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9894
  %77 = zext i1 %76 to i8, !dbg !9894
  store i8 %77, ptr %0, align 1, !dbg !9894
  br label %bb155, !dbg !9894

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_2_ENABLE
  %_70 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17h4fe421311322d0d6E"(ptr align 8 %self) #8, !dbg !9878
  br i1 %_70, label %bb69, label %bb78, !dbg !9878

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !9879, !range !1562, !noundef !25
  %_61 = trunc i8 %78 to i1, !dbg !9879
  %_60 = xor i1 %_61, true, !dbg !9880
  br i1 %_60, label %bb59, label %bb63, !dbg !9880

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !9881
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_17a158e6a42a64ac6748510ec26c05ee, i64 26) #8, !dbg !9882
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_67) #8, !dbg !9882
  %80 = zext i1 %79 to i8, !dbg !9882
  store i8 %80, ptr %_66, align 1, !dbg !9882
  %81 = load i8, ptr %_66, align 1, !dbg !9882, !range !1562, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !9882
  %_69 = zext i1 %82 to i64, !dbg !9882
  %83 = icmp eq i64 %_69, 0, !dbg !9882
  br i1 %83, label %bb67, label %bb66, !dbg !9882

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9883
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_63) #8, !dbg !9883
  %85 = zext i1 %84 to i8, !dbg !9883
  store i8 %85, ptr %_62, align 1, !dbg !9883
  %86 = load i8, ptr %_62, align 1, !dbg !9883, !range !1562, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !9883
  %_65 = zext i1 %87 to i64, !dbg !9883
  %88 = icmp eq i64 %_65, 0, !dbg !9883
  br i1 %88, label %bb63, label %bb62, !dbg !9883

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9895
  %90 = zext i1 %89 to i8, !dbg !9895
  store i8 %90, ptr %0, align 1, !dbg !9895
  br label %bb155, !dbg !9895

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9896
  %92 = zext i1 %91 to i8, !dbg !9896
  store i8 %92, ptr %0, align 1, !dbg !9896
  br label %bb155, !dbg !9896

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_3_ENABLE
  %_81 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17hfa60e85d07e739d0E"(ptr align 8 %self) #8, !dbg !9878
  br i1 %_81, label %bb80, label %bb89, !dbg !9878

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !9879, !range !1562, !noundef !25
  %_72 = trunc i8 %93 to i1, !dbg !9879
  %_71 = xor i1 %_72, true, !dbg !9880
  br i1 %_71, label %bb70, label %bb74, !dbg !9880

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !9881
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_5bba4d24c07a9036ae9233aaff6232c6, i64 26) #8, !dbg !9882
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_78) #8, !dbg !9882
  %95 = zext i1 %94 to i8, !dbg !9882
  store i8 %95, ptr %_77, align 1, !dbg !9882
  %96 = load i8, ptr %_77, align 1, !dbg !9882, !range !1562, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !9882
  %_80 = zext i1 %97 to i64, !dbg !9882
  %98 = icmp eq i64 %_80, 0, !dbg !9882
  br i1 %98, label %bb78, label %bb77, !dbg !9882

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9883
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_74) #8, !dbg !9883
  %100 = zext i1 %99 to i8, !dbg !9883
  store i8 %100, ptr %_73, align 1, !dbg !9883
  %101 = load i8, ptr %_73, align 1, !dbg !9883, !range !1562, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !9883
  %_76 = zext i1 %102 to i64, !dbg !9883
  %103 = icmp eq i64 %_76, 0, !dbg !9883
  br i1 %103, label %bb74, label %bb73, !dbg !9883

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9897
  %105 = zext i1 %104 to i8, !dbg !9897
  store i8 %105, ptr %0, align 1, !dbg !9897
  br label %bb155, !dbg !9897

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9898
  %107 = zext i1 %106 to i8, !dbg !9898
  store i8 %107, ptr %0, align 1, !dbg !9898
  br label %bb155, !dbg !9898

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_EXACT_BREAKPOINT_ENABLE
  %_92 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17hb7383f0e441d0b3dE"(ptr align 8 %self) #8, !dbg !9878
  br i1 %_92, label %bb91, label %bb100, !dbg !9878

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !9879, !range !1562, !noundef !25
  %_83 = trunc i8 %108 to i1, !dbg !9879
  %_82 = xor i1 %_83, true, !dbg !9880
  br i1 %_82, label %bb81, label %bb85, !dbg !9880

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !9881
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_9d4320166e103e0795016eb938cfd0c7, i64 26) #8, !dbg !9882
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_89) #8, !dbg !9882
  %110 = zext i1 %109 to i8, !dbg !9882
  store i8 %110, ptr %_88, align 1, !dbg !9882
  %111 = load i8, ptr %_88, align 1, !dbg !9882, !range !1562, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !9882
  %_91 = zext i1 %112 to i64, !dbg !9882
  %113 = icmp eq i64 %_91, 0, !dbg !9882
  br i1 %113, label %bb89, label %bb88, !dbg !9882

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9883
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_85) #8, !dbg !9883
  %115 = zext i1 %114 to i8, !dbg !9883
  store i8 %115, ptr %_84, align 1, !dbg !9883
  %116 = load i8, ptr %_84, align 1, !dbg !9883, !range !1562, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !9883
  %_87 = zext i1 %117 to i64, !dbg !9883
  %118 = icmp eq i64 %_87, 0, !dbg !9883
  br i1 %118, label %bb85, label %bb84, !dbg !9883

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9899
  %120 = zext i1 %119 to i8, !dbg !9899
  store i8 %120, ptr %0, align 1, !dbg !9899
  br label %bb155, !dbg !9899

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9900
  %122 = zext i1 %121 to i8, !dbg !9900
  store i8 %122, ptr %0, align 1, !dbg !9900
  br label %bb155, !dbg !9900

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_EXACT_BREAKPOINT_ENABLE
  %_103 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17h777d1935e10db233E"(ptr align 8 %self) #8, !dbg !9878
  br i1 %_103, label %bb102, label %bb111, !dbg !9878

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !9879, !range !1562, !noundef !25
  %_94 = trunc i8 %123 to i1, !dbg !9879
  %_93 = xor i1 %_94, true, !dbg !9880
  br i1 %_93, label %bb92, label %bb96, !dbg !9880

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !9881
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_f7d8bfadf9baee29aaa910e129a0e64d, i64 29) #8, !dbg !9882
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_100) #8, !dbg !9882
  %125 = zext i1 %124 to i8, !dbg !9882
  store i8 %125, ptr %_99, align 1, !dbg !9882
  %126 = load i8, ptr %_99, align 1, !dbg !9882, !range !1562, !noundef !25
  %127 = trunc i8 %126 to i1, !dbg !9882
  %_102 = zext i1 %127 to i64, !dbg !9882
  %128 = icmp eq i64 %_102, 0, !dbg !9882
  br i1 %128, label %bb100, label %bb99, !dbg !9882

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9883
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_96) #8, !dbg !9883
  %130 = zext i1 %129 to i8, !dbg !9883
  store i8 %130, ptr %_95, align 1, !dbg !9883
  %131 = load i8, ptr %_95, align 1, !dbg !9883, !range !1562, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !9883
  %_98 = zext i1 %132 to i64, !dbg !9883
  %133 = icmp eq i64 %_98, 0, !dbg !9883
  br i1 %133, label %bb96, label %bb95, !dbg !9883

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9901
  %135 = zext i1 %134 to i8, !dbg !9901
  store i8 %135, ptr %0, align 1, !dbg !9901
  br label %bb155, !dbg !9901

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9902
  %137 = zext i1 %136 to i8, !dbg !9902
  store i8 %137, ptr %0, align 1, !dbg !9902
  br label %bb155, !dbg !9902

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::RESTRICTED_TRANSACTIONAL_MEMORY
  %_114 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17h38f500f51d4d07c0E"(ptr align 8 %self) #8, !dbg !9878
  br i1 %_114, label %bb113, label %bb122, !dbg !9878

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !9879, !range !1562, !noundef !25
  %_105 = trunc i8 %138 to i1, !dbg !9879
  %_104 = xor i1 %_105, true, !dbg !9880
  br i1 %_104, label %bb103, label %bb107, !dbg !9880

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !9881
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_5be5ea04cc5cae854de752ee6fc0b1f7, i64 30) #8, !dbg !9882
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_111) #8, !dbg !9882
  %140 = zext i1 %139 to i8, !dbg !9882
  store i8 %140, ptr %_110, align 1, !dbg !9882
  %141 = load i8, ptr %_110, align 1, !dbg !9882, !range !1562, !noundef !25
  %142 = trunc i8 %141 to i1, !dbg !9882
  %_113 = zext i1 %142 to i64, !dbg !9882
  %143 = icmp eq i64 %_113, 0, !dbg !9882
  br i1 %143, label %bb111, label %bb110, !dbg !9882

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9883
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_107) #8, !dbg !9883
  %145 = zext i1 %144 to i8, !dbg !9883
  store i8 %145, ptr %_106, align 1, !dbg !9883
  %146 = load i8, ptr %_106, align 1, !dbg !9883, !range !1562, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !9883
  %_109 = zext i1 %147 to i64, !dbg !9883
  %148 = icmp eq i64 %_109, 0, !dbg !9883
  br i1 %148, label %bb107, label %bb106, !dbg !9883

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9903
  %150 = zext i1 %149 to i8, !dbg !9903
  store i8 %150, ptr %0, align 1, !dbg !9903
  br label %bb155, !dbg !9903

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9904
  %152 = zext i1 %151 to i8, !dbg !9904
  store i8 %152, ptr %0, align 1, !dbg !9904
  br label %bb155, !dbg !9904

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GENERAL_DETECT_ENABLE
  %_125 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17hb471eb624c3ed4f6E"(ptr align 8 %self) #8, !dbg !9878
  br i1 %_125, label %bb124, label %bb133, !dbg !9878

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !9879, !range !1562, !noundef !25
  %_116 = trunc i8 %153 to i1, !dbg !9879
  %_115 = xor i1 %_116, true, !dbg !9880
  br i1 %_115, label %bb114, label %bb118, !dbg !9880

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !9881
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_acbe4e59274e5d7b6fea0de428eccbfd, i64 31) #8, !dbg !9882
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_122) #8, !dbg !9882
  %155 = zext i1 %154 to i8, !dbg !9882
  store i8 %155, ptr %_121, align 1, !dbg !9882
  %156 = load i8, ptr %_121, align 1, !dbg !9882, !range !1562, !noundef !25
  %157 = trunc i8 %156 to i1, !dbg !9882
  %_124 = zext i1 %157 to i64, !dbg !9882
  %158 = icmp eq i64 %_124, 0, !dbg !9882
  br i1 %158, label %bb122, label %bb121, !dbg !9882

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9883
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_118) #8, !dbg !9883
  %160 = zext i1 %159 to i8, !dbg !9883
  store i8 %160, ptr %_117, align 1, !dbg !9883
  %161 = load i8, ptr %_117, align 1, !dbg !9883, !range !1562, !noundef !25
  %162 = trunc i8 %161 to i1, !dbg !9883
  %_120 = zext i1 %162 to i64, !dbg !9883
  %163 = icmp eq i64 %_120, 0, !dbg !9883
  br i1 %163, label %bb118, label %bb117, !dbg !9883

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9905
  %165 = zext i1 %164 to i8, !dbg !9905
  store i8 %165, ptr %0, align 1, !dbg !9905
  br label %bb155, !dbg !9905

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9906
  %167 = zext i1 %166 to i8, !dbg !9906
  store i8 %167, ptr %0, align 1, !dbg !9906
  br label %bb155, !dbg !9906

bb133:                                            ; preds = %bb129, %bb122
  %_137 = load i64, ptr %self, align 8, !dbg !9907, !noundef !25
; call x86_64::registers::debug::Dr7Flags::all
  %168 = call i64 @_ZN6x86_649registers5debug8Dr7Flags3all17h9cc24f92481a14e3E() #8, !dbg !9908
  store i64 %168, ptr %_141, align 8, !dbg !9908
; call x86_64::registers::debug::Dr7Flags::bits
  %_139 = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17hbd910a9b025c3c49E(ptr align 8 %_141) #8, !dbg !9908
  %_138 = xor i64 %_139, -1, !dbg !9909
  %169 = and i64 %_137, %_138, !dbg !9907
  store i64 %169, ptr %extra_bits, align 8, !dbg !9907
  %170 = load i64, ptr %extra_bits, align 8, !dbg !9910, !noundef !25
  %171 = icmp eq i64 %170, 0, !dbg !9910
  br i1 %171, label %bb149, label %bb136, !dbg !9910

bb124:                                            ; preds = %bb122
  %172 = load i8, ptr %first, align 1, !dbg !9879, !range !1562, !noundef !25
  %_127 = trunc i8 %172 to i1, !dbg !9879
  %_126 = xor i1 %_127, true, !dbg !9880
  br i1 %_126, label %bb125, label %bb129, !dbg !9880

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !9881
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_1de5b8b60713a8c97fab0cf672607e09, i64 21) #8, !dbg !9882
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %173 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_133) #8, !dbg !9882
  %174 = zext i1 %173 to i8, !dbg !9882
  store i8 %174, ptr %_132, align 1, !dbg !9882
  %175 = load i8, ptr %_132, align 1, !dbg !9882, !range !1562, !noundef !25
  %176 = trunc i8 %175 to i1, !dbg !9882
  %_135 = zext i1 %176 to i64, !dbg !9882
  %177 = icmp eq i64 %_135, 0, !dbg !9882
  br i1 %177, label %bb133, label %bb132, !dbg !9882

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9883
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %178 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_129) #8, !dbg !9883
  %179 = zext i1 %178 to i8, !dbg !9883
  store i8 %179, ptr %_128, align 1, !dbg !9883
  %180 = load i8, ptr %_128, align 1, !dbg !9883, !range !1562, !noundef !25
  %181 = trunc i8 %180 to i1, !dbg !9883
  %_131 = zext i1 %181 to i64, !dbg !9883
  %182 = icmp eq i64 %_131, 0, !dbg !9883
  br i1 %182, label %bb129, label %bb128, !dbg !9883

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %183 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9911
  %184 = zext i1 %183 to i8, !dbg !9911
  store i8 %184, ptr %0, align 1, !dbg !9911
  br label %bb155, !dbg !9911

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %185 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9912
  %186 = zext i1 %185 to i8, !dbg !9912
  store i8 %186, ptr %0, align 1, !dbg !9912
  br label %bb155, !dbg !9912

bb149:                                            ; preds = %bb144, %bb133
  %187 = load i8, ptr %first, align 1, !dbg !9913, !range !1562, !noundef !25
  %_156 = trunc i8 %187 to i1, !dbg !9913
  br i1 %_156, label %bb150, label %bb154, !dbg !9913

bb136:                                            ; preds = %bb133
  %188 = load i8, ptr %first, align 1, !dbg !9914, !range !1562, !noundef !25
  %_143 = trunc i8 %188 to i1, !dbg !9914
  %_142 = xor i1 %_143, true, !dbg !9915
  br i1 %_142, label %bb137, label %bb141, !dbg !9915

bb141:                                            ; preds = %bb137, %bb136
  store i8 0, ptr %first, align 1, !dbg !9916
; call core::fmt::Formatter::write_str
  %_149 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !9917
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_149) #8, !dbg !9917
  %190 = zext i1 %189 to i8, !dbg !9917
  store i8 %190, ptr %_148, align 1, !dbg !9917
  %191 = load i8, ptr %_148, align 1, !dbg !9917, !range !1562, !noundef !25
  %192 = trunc i8 %191 to i1, !dbg !9917
  %_151 = zext i1 %192 to i64, !dbg !9917
  %193 = icmp eq i64 %_151, 0, !dbg !9917
  br i1 %193, label %bb144, label %bb145, !dbg !9917

bb137:                                            ; preds = %bb136
; call core::fmt::Formatter::write_str
  %_145 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !9918
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %194 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_145) #8, !dbg !9918
  %195 = zext i1 %194 to i8, !dbg !9918
  store i8 %195, ptr %_144, align 1, !dbg !9918
  %196 = load i8, ptr %_144, align 1, !dbg !9918, !range !1562, !noundef !25
  %197 = trunc i8 %196 to i1, !dbg !9918
  %_147 = zext i1 %197 to i64, !dbg !9918
  %198 = icmp eq i64 %_147, 0, !dbg !9918
  br i1 %198, label %bb141, label %bb140, !dbg !9918

bb140:                                            ; preds = %bb137
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %199 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9919
  %200 = zext i1 %199 to i8, !dbg !9919
  store i8 %200, ptr %0, align 1, !dbg !9919
  br label %bb155, !dbg !9919

bb144:                                            ; preds = %bb141
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_153 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9920
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %201 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_153) #8, !dbg !9920
  %202 = zext i1 %201 to i8, !dbg !9920
  store i8 %202, ptr %_152, align 1, !dbg !9920
  %203 = load i8, ptr %_152, align 1, !dbg !9920, !range !1562, !noundef !25
  %204 = trunc i8 %203 to i1, !dbg !9920
  %_155 = zext i1 %204 to i64, !dbg !9920
  %205 = icmp eq i64 %_155, 0, !dbg !9920
  br i1 %205, label %bb149, label %bb148, !dbg !9920

bb145:                                            ; preds = %bb141
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %206 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9921
  %207 = zext i1 %206 to i8, !dbg !9921
  store i8 %207, ptr %0, align 1, !dbg !9921
  br label %bb155, !dbg !9921

bb148:                                            ; preds = %bb144
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %208 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9922
  %209 = zext i1 %208 to i8, !dbg !9922
  store i8 %209, ptr %0, align 1, !dbg !9922
  br label %bb155, !dbg !9922

bb154:                                            ; preds = %bb150, %bb149
  store i8 0, ptr %0, align 1, !dbg !9923
  br label %bb155, !dbg !9885

bb150:                                            ; preds = %bb149
; call core::fmt::Formatter::write_str
  %_158 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !9924
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %210 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_158) #8, !dbg !9924
  %211 = zext i1 %210 to i8, !dbg !9924
  store i8 %211, ptr %_157, align 1, !dbg !9924
  %212 = load i8, ptr %_157, align 1, !dbg !9924, !range !1562, !noundef !25
  %213 = trunc i8 %212 to i1, !dbg !9924
  %_160 = zext i1 %213 to i64, !dbg !9924
  %214 = icmp eq i64 %_160, 0, !dbg !9924
  br i1 %214, label %bb154, label %bb153, !dbg !9924

bb153:                                            ; preds = %bb150
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %215 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_5ef0b7f853dad8dc0012b4b6d040f66b) #8, !dbg !9925
  %216 = zext i1 %215 to i8, !dbg !9925
  store i8 %216, ptr %0, align 1, !dbg !9925
  br label %bb155, !dbg !9925

bb6:                                              ; No predecessors!
  unreachable, !dbg !9883
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h058264fb3bb5378bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9926 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9929, metadata !DIExpression()), !dbg !9931
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9930, metadata !DIExpression()), !dbg !9932
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hb3d0db20a4887bd6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9933
  ret i1 %0, !dbg !9934
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hc4c5bc7f8f8cf81eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9935 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9938, metadata !DIExpression()), !dbg !9940
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9939, metadata !DIExpression()), !dbg !9941
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h165a33459d425333E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9942
  ret i1 %0, !dbg !9943
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hc620c51140986bddE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9944 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9947, metadata !DIExpression()), !dbg !9949
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9948, metadata !DIExpression()), !dbg !9950
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9951
  ret i1 %0, !dbg !9952
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h5a98161f2c51b0fdE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9953 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9956, metadata !DIExpression()), !dbg !9958
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9957, metadata !DIExpression()), !dbg !9959
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h01ea4226b9b87a2fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9960
  ret i1 %0, !dbg !9961
}

; x86_64::registers::debug::Dr7Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Flags3all17h9cc24f92481a14e3E() unnamed_addr #0 !dbg !9962 {
start:
  %0 = alloca i64, align 8
  store i64 11263, ptr %0, align 8, !dbg !9965
  %1 = load i64, ptr %0, align 8, !dbg !9966, !noundef !25
  ret i64 %1, !dbg !9966
}

; x86_64::registers::debug::Dr7Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17hbd910a9b025c3c49E(ptr align 8 %self) unnamed_addr #0 !dbg !9967 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9971, metadata !DIExpression()), !dbg !9972
  %0 = load i64, ptr %self, align 8, !dbg !9973, !noundef !25
  ret i64 %0, !dbg !9974
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_0_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17hb573ed492b54b186E"(ptr align 8 %self) unnamed_addr #0 !dbg !9975 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9981, metadata !DIExpression()), !dbg !9983
  br i1 false, label %bb2, label %bb1, !dbg !9983

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9983, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9983
  %1 = zext i1 %_5 to i8, !dbg !9983
  store i8 %1, ptr %_2, align 1, !dbg !9983
  br label %bb3, !dbg !9983

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9983
  br label %bb3, !dbg !9983

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9983, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9983
  br i1 %3, label %bb4, label %bb5, !dbg !9983

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9983, !noundef !25
  %_7 = and i64 %_8, 1, !dbg !9983
  %4 = icmp eq i64 %_7, 1, !dbg !9983
  %5 = zext i1 %4 to i8, !dbg !9983
  store i8 %5, ptr %0, align 1, !dbg !9983
  br label %bb6, !dbg !9983

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9983
  br label %bb6, !dbg !9983

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9984, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9984
  ret i1 %7, !dbg !9984
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_1_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17h1428ddd01c3cf769E"(ptr align 8 %self) unnamed_addr #0 !dbg !9985 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9987, metadata !DIExpression()), !dbg !9989
  br i1 false, label %bb2, label %bb1, !dbg !9989

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9989, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9989
  %1 = zext i1 %_5 to i8, !dbg !9989
  store i8 %1, ptr %_2, align 1, !dbg !9989
  br label %bb3, !dbg !9989

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9989
  br label %bb3, !dbg !9989

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9989, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9989
  br i1 %3, label %bb4, label %bb5, !dbg !9989

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9989, !noundef !25
  %_7 = and i64 %_8, 4, !dbg !9989
  %4 = icmp eq i64 %_7, 4, !dbg !9989
  %5 = zext i1 %4 to i8, !dbg !9989
  store i8 %5, ptr %0, align 1, !dbg !9989
  br label %bb6, !dbg !9989

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9989
  br label %bb6, !dbg !9989

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9990, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9990
  ret i1 %7, !dbg !9990
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_2_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17h2e038832477e1890E"(ptr align 8 %self) unnamed_addr #0 !dbg !9991 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9993, metadata !DIExpression()), !dbg !9995
  br i1 false, label %bb2, label %bb1, !dbg !9995

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !9995, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !9995
  %1 = zext i1 %_5 to i8, !dbg !9995
  store i8 %1, ptr %_2, align 1, !dbg !9995
  br label %bb3, !dbg !9995

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !9995
  br label %bb3, !dbg !9995

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !9995, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !9995
  br i1 %3, label %bb4, label %bb5, !dbg !9995

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !9995, !noundef !25
  %_7 = and i64 %_8, 16, !dbg !9995
  %4 = icmp eq i64 %_7, 16, !dbg !9995
  %5 = zext i1 %4 to i8, !dbg !9995
  store i8 %5, ptr %0, align 1, !dbg !9995
  br label %bb6, !dbg !9995

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !9995
  br label %bb6, !dbg !9995

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !9996, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !9996
  ret i1 %7, !dbg !9996
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_3_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17h61d7071d4c544b53E"(ptr align 8 %self) unnamed_addr #0 !dbg !9997 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9999, metadata !DIExpression()), !dbg !10001
  br i1 false, label %bb2, label %bb1, !dbg !10001

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10001, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10001
  %1 = zext i1 %_5 to i8, !dbg !10001
  store i8 %1, ptr %_2, align 1, !dbg !10001
  br label %bb3, !dbg !10001

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10001
  br label %bb3, !dbg !10001

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10001, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10001
  br i1 %3, label %bb4, label %bb5, !dbg !10001

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10001, !noundef !25
  %_7 = and i64 %_8, 64, !dbg !10001
  %4 = icmp eq i64 %_7, 64, !dbg !10001
  %5 = zext i1 %4 to i8, !dbg !10001
  store i8 %5, ptr %0, align 1, !dbg !10001
  br label %bb6, !dbg !10001

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10001
  br label %bb6, !dbg !10001

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10002, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10002
  ret i1 %7, !dbg !10002
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_0_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17he2c9fae4e5159f6eE"(ptr align 8 %self) unnamed_addr #0 !dbg !10003 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10005, metadata !DIExpression()), !dbg !10007
  br i1 false, label %bb2, label %bb1, !dbg !10007

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10007, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10007
  %1 = zext i1 %_5 to i8, !dbg !10007
  store i8 %1, ptr %_2, align 1, !dbg !10007
  br label %bb3, !dbg !10007

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10007
  br label %bb3, !dbg !10007

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10007, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10007
  br i1 %3, label %bb4, label %bb5, !dbg !10007

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10007, !noundef !25
  %_7 = and i64 %_8, 2, !dbg !10007
  %4 = icmp eq i64 %_7, 2, !dbg !10007
  %5 = zext i1 %4 to i8, !dbg !10007
  store i8 %5, ptr %0, align 1, !dbg !10007
  br label %bb6, !dbg !10007

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10007
  br label %bb6, !dbg !10007

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10008, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10008
  ret i1 %7, !dbg !10008
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_1_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17hc1e30e285417ce30E"(ptr align 8 %self) unnamed_addr #0 !dbg !10009 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10011, metadata !DIExpression()), !dbg !10013
  br i1 false, label %bb2, label %bb1, !dbg !10013

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10013, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10013
  %1 = zext i1 %_5 to i8, !dbg !10013
  store i8 %1, ptr %_2, align 1, !dbg !10013
  br label %bb3, !dbg !10013

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10013
  br label %bb3, !dbg !10013

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10013, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10013
  br i1 %3, label %bb4, label %bb5, !dbg !10013

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10013, !noundef !25
  %_7 = and i64 %_8, 8, !dbg !10013
  %4 = icmp eq i64 %_7, 8, !dbg !10013
  %5 = zext i1 %4 to i8, !dbg !10013
  store i8 %5, ptr %0, align 1, !dbg !10013
  br label %bb6, !dbg !10013

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10013
  br label %bb6, !dbg !10013

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10014, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10014
  ret i1 %7, !dbg !10014
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_2_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17h4fe421311322d0d6E"(ptr align 8 %self) unnamed_addr #0 !dbg !10015 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10017, metadata !DIExpression()), !dbg !10019
  br i1 false, label %bb2, label %bb1, !dbg !10019

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10019, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10019
  %1 = zext i1 %_5 to i8, !dbg !10019
  store i8 %1, ptr %_2, align 1, !dbg !10019
  br label %bb3, !dbg !10019

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10019
  br label %bb3, !dbg !10019

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10019, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10019
  br i1 %3, label %bb4, label %bb5, !dbg !10019

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10019, !noundef !25
  %_7 = and i64 %_8, 32, !dbg !10019
  %4 = icmp eq i64 %_7, 32, !dbg !10019
  %5 = zext i1 %4 to i8, !dbg !10019
  store i8 %5, ptr %0, align 1, !dbg !10019
  br label %bb6, !dbg !10019

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10019
  br label %bb6, !dbg !10019

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10020, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10020
  ret i1 %7, !dbg !10020
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_3_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17hfa60e85d07e739d0E"(ptr align 8 %self) unnamed_addr #0 !dbg !10021 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10023, metadata !DIExpression()), !dbg !10025
  br i1 false, label %bb2, label %bb1, !dbg !10025

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10025, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10025
  %1 = zext i1 %_5 to i8, !dbg !10025
  store i8 %1, ptr %_2, align 1, !dbg !10025
  br label %bb3, !dbg !10025

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10025
  br label %bb3, !dbg !10025

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10025, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10025
  br i1 %3, label %bb4, label %bb5, !dbg !10025

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10025, !noundef !25
  %_7 = and i64 %_8, 128, !dbg !10025
  %4 = icmp eq i64 %_7, 128, !dbg !10025
  %5 = zext i1 %4 to i8, !dbg !10025
  store i8 %5, ptr %0, align 1, !dbg !10025
  br label %bb6, !dbg !10025

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10025
  br label %bb6, !dbg !10025

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10026, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10026
  ret i1 %7, !dbg !10026
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_EXACT_BREAKPOINT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17hb7383f0e441d0b3dE"(ptr align 8 %self) unnamed_addr #0 !dbg !10027 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10029, metadata !DIExpression()), !dbg !10031
  br i1 false, label %bb2, label %bb1, !dbg !10031

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10031, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10031
  %1 = zext i1 %_5 to i8, !dbg !10031
  store i8 %1, ptr %_2, align 1, !dbg !10031
  br label %bb3, !dbg !10031

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10031
  br label %bb3, !dbg !10031

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10031, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10031
  br i1 %3, label %bb4, label %bb5, !dbg !10031

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10031, !noundef !25
  %_7 = and i64 %_8, 256, !dbg !10031
  %4 = icmp eq i64 %_7, 256, !dbg !10031
  %5 = zext i1 %4 to i8, !dbg !10031
  store i8 %5, ptr %0, align 1, !dbg !10031
  br label %bb6, !dbg !10031

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10031
  br label %bb6, !dbg !10031

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10032, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10032
  ret i1 %7, !dbg !10032
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_EXACT_BREAKPOINT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17h777d1935e10db233E"(ptr align 8 %self) unnamed_addr #0 !dbg !10033 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10035, metadata !DIExpression()), !dbg !10037
  br i1 false, label %bb2, label %bb1, !dbg !10037

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10037, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10037
  %1 = zext i1 %_5 to i8, !dbg !10037
  store i8 %1, ptr %_2, align 1, !dbg !10037
  br label %bb3, !dbg !10037

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10037
  br label %bb3, !dbg !10037

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10037, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10037
  br i1 %3, label %bb4, label %bb5, !dbg !10037

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10037, !noundef !25
  %_7 = and i64 %_8, 512, !dbg !10037
  %4 = icmp eq i64 %_7, 512, !dbg !10037
  %5 = zext i1 %4 to i8, !dbg !10037
  store i8 %5, ptr %0, align 1, !dbg !10037
  br label %bb6, !dbg !10037

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10037
  br label %bb6, !dbg !10037

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10038, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10038
  ret i1 %7, !dbg !10038
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::RESTRICTED_TRANSACTIONAL_MEMORY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17h38f500f51d4d07c0E"(ptr align 8 %self) unnamed_addr #0 !dbg !10039 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10041, metadata !DIExpression()), !dbg !10043
  br i1 false, label %bb2, label %bb1, !dbg !10043

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10043, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10043
  %1 = zext i1 %_5 to i8, !dbg !10043
  store i8 %1, ptr %_2, align 1, !dbg !10043
  br label %bb3, !dbg !10043

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10043
  br label %bb3, !dbg !10043

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10043, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10043
  br i1 %3, label %bb4, label %bb5, !dbg !10043

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10043, !noundef !25
  %_7 = and i64 %_8, 2048, !dbg !10043
  %4 = icmp eq i64 %_7, 2048, !dbg !10043
  %5 = zext i1 %4 to i8, !dbg !10043
  store i8 %5, ptr %0, align 1, !dbg !10043
  br label %bb6, !dbg !10043

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10043
  br label %bb6, !dbg !10043

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10044, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10044
  ret i1 %7, !dbg !10044
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GENERAL_DETECT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17hb471eb624c3ed4f6E"(ptr align 8 %self) unnamed_addr #0 !dbg !10045 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10047, metadata !DIExpression()), !dbg !10049
  br i1 false, label %bb2, label %bb1, !dbg !10049

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10049, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10049
  %1 = zext i1 %_5 to i8, !dbg !10049
  store i8 %1, ptr %_2, align 1, !dbg !10049
  br label %bb3, !dbg !10049

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10049
  br label %bb3, !dbg !10049

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10049, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10049
  br i1 %3, label %bb4, label %bb5, !dbg !10049

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10049, !noundef !25
  %_7 = and i64 %_8, 8192, !dbg !10049
  %4 = icmp eq i64 %_7, 8192, !dbg !10049
  %5 = zext i1 %4 to i8, !dbg !10049
  store i8 %5, ptr %0, align 1, !dbg !10049
  br label %bb6, !dbg !10049

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10049
  br label %bb6, !dbg !10049

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10050, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10050
  ret i1 %7, !dbg !10050
}

; <x86_64::registers::debug::BreakpointCondition as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN82_$LT$x86_64..registers..debug..BreakpointCondition$u20$as$u20$core..fmt..Debug$GT$3fmt17h64683cf16c43087eE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10051 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10057, metadata !DIExpression()), !dbg !10059
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10058, metadata !DIExpression()), !dbg !10059
  %_4 = load i8, ptr %self, align 1, !dbg !10059, !range !3113, !noundef !25
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb1
  ], !dbg !10059

bb2:                                              ; preds = %start
  unreachable, !dbg !10059

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10059
  store ptr @alloc_313d8bbf74ab73e43c86e40d63f0a272, ptr %0, align 8, !dbg !10059
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10059
  store i64 20, ptr %1, align 8, !dbg !10059
  br label %bb6, !dbg !10060

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10059
  store ptr @alloc_f2d454b829913153a5819081b3682bc7, ptr %2, align 8, !dbg !10059
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10059
  store i64 10, ptr %3, align 8, !dbg !10059
  br label %bb6, !dbg !10060

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10059
  store ptr @alloc_12af9d2367133006951bb8451ee74c9f, ptr %4, align 8, !dbg !10059
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10059
  store i64 13, ptr %5, align 8, !dbg !10059
  br label %bb6, !dbg !10060

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10059
  store ptr @alloc_07796cbc38a891ed9cebb75e2c5679a8, ptr %6, align 8, !dbg !10059
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10059
  store i64 15, ptr %7, align 8, !dbg !10059
  br label %bb6, !dbg !10060

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10059
  %9 = load ptr, ptr %8, align 8, !dbg !10059, !nonnull !25, !align !4493, !noundef !25
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10059
  %11 = load i64, ptr %10, align 8, !dbg !10059, !noundef !25
; call core::fmt::Formatter::write_str
  %12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 %9, i64 %11) #8, !dbg !10059
  ret i1 %12, !dbg !10061
}

; <x86_64::registers::debug::BreakpointSize as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..registers..debug..BreakpointSize$u20$as$u20$core..fmt..Debug$GT$3fmt17h6337ff468f10543eE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10062 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10068, metadata !DIExpression()), !dbg !10070
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10069, metadata !DIExpression()), !dbg !10070
  %_4 = load i8, ptr %self, align 1, !dbg !10070, !range !3113, !noundef !25
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb1
  ], !dbg !10070

bb2:                                              ; preds = %start
  unreachable, !dbg !10070

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10070
  store ptr @alloc_677ed602fede75cd9261793d21eb0813, ptr %0, align 8, !dbg !10070
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10070
  store i64 8, ptr %1, align 8, !dbg !10070
  br label %bb6, !dbg !10071

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10070
  store ptr @alloc_2f4fe2ba8be8857d8d709326c4649a1f, ptr %2, align 8, !dbg !10070
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10070
  store i64 8, ptr %3, align 8, !dbg !10070
  br label %bb6, !dbg !10071

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10070
  store ptr @alloc_65c64021bbb754f8522fbd95db167c02, ptr %4, align 8, !dbg !10070
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10070
  store i64 8, ptr %5, align 8, !dbg !10070
  br label %bb6, !dbg !10071

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10070
  store ptr @alloc_51f9aa5dcaa5b22d835103377a098edb, ptr %6, align 8, !dbg !10070
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10070
  store i64 8, ptr %7, align 8, !dbg !10070
  br label %bb6, !dbg !10071

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !10070
  %9 = load ptr, ptr %8, align 8, !dbg !10070, !nonnull !25, !align !4493, !noundef !25
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !10070
  %11 = load i64, ptr %10, align 8, !dbg !10070, !noundef !25
; call core::fmt::Formatter::write_str
  %12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 %9, i64 %11) #8, !dbg !10070
  ret i1 %12, !dbg !10072
}

; <x86_64::registers::debug::Dr7Value as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..fmt..Debug$GT$3fmt17h173d948ca69bde45E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10073 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10078, metadata !DIExpression()), !dbg !10080
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10079, metadata !DIExpression()), !dbg !10080
  store ptr %self, ptr %_7, align 8, !dbg !10081
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17h5672b11427fc5150E(ptr align 8 %f, ptr align 1 @alloc_f6a9358950ec1349a43e73350c75bce0, i64 8, ptr align 1 @alloc_56410eb15c1a0c73cd1e25e985d77d4e, i64 4, ptr align 1 %_7, ptr align 8 @vtable.6) #8, !dbg !10080
  ret i1 %0, !dbg !10082
}

; <x86_64::registers::debug::Dr7 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr7$u20$as$u20$core..fmt..Debug$GT$3fmt17h1d511ccf3d0fb93cE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10083 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10090, metadata !DIExpression()), !dbg !10092
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10091, metadata !DIExpression()), !dbg !10092
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a85527125fb9d1b0c401051e6d1e7aa4, i64 3) #8, !dbg !10092
  ret i1 %0, !dbg !10093
}

; <x86_64::registers::model_specific::Msr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN75_$LT$x86_64..registers..model_specific..Msr$u20$as$u20$core..fmt..Debug$GT$3fmt17h8a9a11196baa4e95E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10094 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10105, metadata !DIExpression()), !dbg !10107
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10106, metadata !DIExpression()), !dbg !10107
  store ptr %self, ptr %_6, align 8, !dbg !10108
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h71f3278ec168498fE(ptr align 8 %f, ptr align 1 @alloc_a0116388acdf2b3b6b694c0b90de7fff, i64 3, ptr align 1 %_6, ptr align 8 @vtable.o) #8, !dbg !10107
  ret i1 %0, !dbg !10109
}

; <x86_64::registers::model_specific::Efer as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..Efer$u20$as$u20$core..fmt..Debug$GT$3fmt17h14b426337daaae63E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10110 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10117, metadata !DIExpression()), !dbg !10119
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10118, metadata !DIExpression()), !dbg !10119
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_67f33833c579fa50bbf60f379fb4d60e, i64 4) #8, !dbg !10119
  ret i1 %0, !dbg !10120
}

; <x86_64::registers::model_specific::FsBase as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..model_specific..FsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17hf8f05fd1be574558E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10121 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10128, metadata !DIExpression()), !dbg !10130
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10129, metadata !DIExpression()), !dbg !10130
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_cf30cdee6f4a4930774ceabe6622b7bd, i64 6) #8, !dbg !10130
  ret i1 %0, !dbg !10131
}

; <x86_64::registers::model_specific::GsBase as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..model_specific..GsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17h3aa1d3cd9d6a69d3E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10132 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10139, metadata !DIExpression()), !dbg !10141
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10140, metadata !DIExpression()), !dbg !10141
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_cfca1f07d92222b5c97bb5c0de9fcfbb, i64 6) #8, !dbg !10141
  ret i1 %0, !dbg !10142
}

; <x86_64::registers::model_specific::KernelGsBase as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..registers..model_specific..KernelGsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17h6dc333a46817e61fE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10143 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10150, metadata !DIExpression()), !dbg !10152
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10151, metadata !DIExpression()), !dbg !10152
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_783d816df70f5a5f1f4b396a80dd3305, i64 12) #8, !dbg !10152
  ret i1 %0, !dbg !10153
}

; <x86_64::registers::model_specific::Star as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..Star$u20$as$u20$core..fmt..Debug$GT$3fmt17hc754432b576bf11cE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10154 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10161, metadata !DIExpression()), !dbg !10163
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10162, metadata !DIExpression()), !dbg !10163
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_85c0d3064aec1b08ba3f573812e15308, i64 4) #8, !dbg !10163
  ret i1 %0, !dbg !10164
}

; <x86_64::registers::model_specific::LStar as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..registers..model_specific..LStar$u20$as$u20$core..fmt..Debug$GT$3fmt17h63e5c9632451a7e0E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10165 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10172, metadata !DIExpression()), !dbg !10174
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10173, metadata !DIExpression()), !dbg !10174
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_932323223ca66329388a60fd4c0ccc09, i64 5) #8, !dbg !10174
  ret i1 %0, !dbg !10175
}

; <x86_64::registers::model_specific::SFMask as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..model_specific..SFMask$u20$as$u20$core..fmt..Debug$GT$3fmt17h7f1ceee213d448efE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10176 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10183, metadata !DIExpression()), !dbg !10185
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10184, metadata !DIExpression()), !dbg !10185
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_77d19bb56f4f501426aae6adda6a93ba, i64 6) #8, !dbg !10185
  ret i1 %0, !dbg !10186
}

; <x86_64::registers::model_specific::UCet as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..UCet$u20$as$u20$core..fmt..Debug$GT$3fmt17h77a5413d5c3e779bE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10187 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10194, metadata !DIExpression()), !dbg !10196
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10195, metadata !DIExpression()), !dbg !10196
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_32c9e06596222b572d2c0103be8f59b1, i64 4) #8, !dbg !10196
  ret i1 %0, !dbg !10197
}

; <x86_64::registers::model_specific::SCet as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..SCet$u20$as$u20$core..fmt..Debug$GT$3fmt17h383d843aeb896b31E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10198 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10205, metadata !DIExpression()), !dbg !10207
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10206, metadata !DIExpression()), !dbg !10207
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_345adc70ced25b29e518d09afb574f88, i64 4) #8, !dbg !10207
  ret i1 %0, !dbg !10208
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hf849e5280a56dbe5E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10209 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_113 = alloca i8, align 1
  %_108 = alloca i8, align 1
  %_104 = alloca i8, align 1
  %_100 = alloca i8, align 1
  %_97 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !10222, metadata !DIExpression()), !dbg !10304
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !10224, metadata !DIExpression()), !dbg !10305
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !10226, metadata !DIExpression()), !dbg !10306
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !10228, metadata !DIExpression()), !dbg !10307
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !10230, metadata !DIExpression()), !dbg !10308
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !10232, metadata !DIExpression()), !dbg !10309
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !10234, metadata !DIExpression()), !dbg !10310
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !10236, metadata !DIExpression()), !dbg !10311
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !10238, metadata !DIExpression()), !dbg !10312
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !10240, metadata !DIExpression()), !dbg !10313
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !10242, metadata !DIExpression()), !dbg !10314
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !10244, metadata !DIExpression()), !dbg !10315
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !10246, metadata !DIExpression()), !dbg !10316
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !10248, metadata !DIExpression()), !dbg !10317
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !10250, metadata !DIExpression()), !dbg !10318
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !10252, metadata !DIExpression()), !dbg !10319
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !10254, metadata !DIExpression()), !dbg !10320
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !10256, metadata !DIExpression()), !dbg !10321
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !10258, metadata !DIExpression()), !dbg !10322
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !10260, metadata !DIExpression()), !dbg !10323
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !10262, metadata !DIExpression()), !dbg !10324
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !10264, metadata !DIExpression()), !dbg !10325
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !10266, metadata !DIExpression()), !dbg !10326
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !10268, metadata !DIExpression()), !dbg !10327
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !10270, metadata !DIExpression()), !dbg !10328
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !10272, metadata !DIExpression()), !dbg !10329
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !10274, metadata !DIExpression()), !dbg !10330
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !10276, metadata !DIExpression()), !dbg !10331
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !10278, metadata !DIExpression()), !dbg !10332
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !10280, metadata !DIExpression()), !dbg !10333
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !10282, metadata !DIExpression()), !dbg !10334
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !10284, metadata !DIExpression()), !dbg !10335
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !10288, metadata !DIExpression()), !dbg !10336
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !10290, metadata !DIExpression()), !dbg !10337
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !10292, metadata !DIExpression()), !dbg !10338
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !10294, metadata !DIExpression()), !dbg !10339
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !10296, metadata !DIExpression()), !dbg !10340
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !10298, metadata !DIExpression()), !dbg !10341
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !10300, metadata !DIExpression()), !dbg !10342
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !10302, metadata !DIExpression()), !dbg !10343
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !10343
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10218, metadata !DIExpression()), !dbg !10344
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !10343
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10219, metadata !DIExpression()), !dbg !10345
  call void @llvm.dbg.declare(metadata ptr %first, metadata !10220, metadata !DIExpression()), !dbg !10346
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !10286, metadata !DIExpression()), !dbg !10347
  store i8 1, ptr %first, align 1, !dbg !10348
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SYSTEM_CALL_EXTENSIONS
  %_4 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17h074a8770b3962d8aE"(ptr align 8 %self) #8, !dbg !10349
  br i1 %_4, label %bb2, label %bb12, !dbg !10349

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ENABLE
  %_15 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17h6e963e6a186d0f3bE"(ptr align 8 %self) #8, !dbg !10349
  br i1 %_15, label %bb14, label %bb23, !dbg !10349

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !10350, !range !1562, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !10350
  %_5 = xor i1 %_6, true, !dbg !10351
  br i1 %_5, label %bb3, label %bb8, !dbg !10351

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !10352
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_ceb3075fefa236549f114873fb6322c5, i64 22) #8, !dbg !10353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_12) #8, !dbg !10353
  %3 = zext i1 %2 to i8, !dbg !10353
  store i8 %3, ptr %_11, align 1, !dbg !10353
  %4 = load i8, ptr %_11, align 1, !dbg !10353, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !10353
  %_14 = zext i1 %5 to i64, !dbg !10353
  %6 = icmp eq i64 %_14, 0, !dbg !10353
  br i1 %6, label %bb12, label %bb11, !dbg !10353

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10354
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_8) #8, !dbg !10354
  %8 = zext i1 %7 to i8, !dbg !10354
  store i8 %8, ptr %_7, align 1, !dbg !10354
  %9 = load i8, ptr %_7, align 1, !dbg !10354, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !10354
  %_10 = zext i1 %10 to i64, !dbg !10354
  %11 = icmp eq i64 %_10, 0, !dbg !10354
  br i1 %11, label %bb8, label %bb7, !dbg !10354

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10355
  %13 = zext i1 %12 to i8, !dbg !10355
  store i8 %13, ptr %0, align 1, !dbg !10355
  br label %bb111, !dbg !10355

bb111:                                            ; preds = %bb110, %bb109, %bb104, %bb101, %bb96, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !10356, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !10356
  ret i1 %15, !dbg !10356

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10357
  %17 = zext i1 %16 to i8, !dbg !10357
  store i8 %17, ptr %0, align 1, !dbg !10357
  br label %bb111, !dbg !10357

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ACTIVE
  %_26 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17h3725efe5ea20f5b8E"(ptr align 8 %self) #8, !dbg !10349
  br i1 %_26, label %bb25, label %bb34, !dbg !10349

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !10350, !range !1562, !noundef !25
  %_17 = trunc i8 %18 to i1, !dbg !10350
  %_16 = xor i1 %_17, true, !dbg !10351
  br i1 %_16, label %bb15, label %bb19, !dbg !10351

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !10352
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_23183917709bfb7b18e2b27e64795080, i64 16) #8, !dbg !10353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_23) #8, !dbg !10353
  %20 = zext i1 %19 to i8, !dbg !10353
  store i8 %20, ptr %_22, align 1, !dbg !10353
  %21 = load i8, ptr %_22, align 1, !dbg !10353, !range !1562, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !10353
  %_25 = zext i1 %22 to i64, !dbg !10353
  %23 = icmp eq i64 %_25, 0, !dbg !10353
  br i1 %23, label %bb23, label %bb22, !dbg !10353

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10354
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_19) #8, !dbg !10354
  %25 = zext i1 %24 to i8, !dbg !10354
  store i8 %25, ptr %_18, align 1, !dbg !10354
  %26 = load i8, ptr %_18, align 1, !dbg !10354, !range !1562, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !10354
  %_21 = zext i1 %27 to i64, !dbg !10354
  %28 = icmp eq i64 %_21, 0, !dbg !10354
  br i1 %28, label %bb19, label %bb18, !dbg !10354

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10358
  %30 = zext i1 %29 to i8, !dbg !10358
  store i8 %30, ptr %0, align 1, !dbg !10358
  br label %bb111, !dbg !10358

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10359
  %32 = zext i1 %31 to i8, !dbg !10359
  store i8 %32, ptr %0, align 1, !dbg !10359
  br label %bb111, !dbg !10359

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE_ENABLE
  %_37 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17h31b6cdb0e041f20dE"(ptr align 8 %self) #8, !dbg !10349
  br i1 %_37, label %bb36, label %bb45, !dbg !10349

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !10350, !range !1562, !noundef !25
  %_28 = trunc i8 %33 to i1, !dbg !10350
  %_27 = xor i1 %_28, true, !dbg !10351
  br i1 %_27, label %bb26, label %bb30, !dbg !10351

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !10352
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_00edffb2880c63885c07b8b63d984171, i64 16) #8, !dbg !10353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_34) #8, !dbg !10353
  %35 = zext i1 %34 to i8, !dbg !10353
  store i8 %35, ptr %_33, align 1, !dbg !10353
  %36 = load i8, ptr %_33, align 1, !dbg !10353, !range !1562, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !10353
  %_36 = zext i1 %37 to i64, !dbg !10353
  %38 = icmp eq i64 %_36, 0, !dbg !10353
  br i1 %38, label %bb34, label %bb33, !dbg !10353

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10354
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_30) #8, !dbg !10354
  %40 = zext i1 %39 to i8, !dbg !10354
  store i8 %40, ptr %_29, align 1, !dbg !10354
  %41 = load i8, ptr %_29, align 1, !dbg !10354, !range !1562, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !10354
  %_32 = zext i1 %42 to i64, !dbg !10354
  %43 = icmp eq i64 %_32, 0, !dbg !10354
  br i1 %43, label %bb30, label %bb29, !dbg !10354

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10360
  %45 = zext i1 %44 to i8, !dbg !10360
  store i8 %45, ptr %0, align 1, !dbg !10360
  br label %bb111, !dbg !10360

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10361
  %47 = zext i1 %46 to i8, !dbg !10361
  store i8 %47, ptr %0, align 1, !dbg !10361
  br label %bb111, !dbg !10361

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SECURE_VIRTUAL_MACHINE_ENABLE
  %_48 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17hf81f42b89bc18f48E"(ptr align 8 %self) #8, !dbg !10349
  br i1 %_48, label %bb47, label %bb56, !dbg !10349

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !10350, !range !1562, !noundef !25
  %_39 = trunc i8 %48 to i1, !dbg !10350
  %_38 = xor i1 %_39, true, !dbg !10351
  br i1 %_38, label %bb37, label %bb41, !dbg !10351

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !10352
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a49000a8806776ae52fbedb9a2638ec9, i64 17) #8, !dbg !10353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_45) #8, !dbg !10353
  %50 = zext i1 %49 to i8, !dbg !10353
  store i8 %50, ptr %_44, align 1, !dbg !10353
  %51 = load i8, ptr %_44, align 1, !dbg !10353, !range !1562, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !10353
  %_47 = zext i1 %52 to i64, !dbg !10353
  %53 = icmp eq i64 %_47, 0, !dbg !10353
  br i1 %53, label %bb45, label %bb44, !dbg !10353

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10354
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_41) #8, !dbg !10354
  %55 = zext i1 %54 to i8, !dbg !10354
  store i8 %55, ptr %_40, align 1, !dbg !10354
  %56 = load i8, ptr %_40, align 1, !dbg !10354, !range !1562, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !10354
  %_43 = zext i1 %57 to i64, !dbg !10354
  %58 = icmp eq i64 %_43, 0, !dbg !10354
  br i1 %58, label %bb41, label %bb40, !dbg !10354

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10362
  %60 = zext i1 %59 to i8, !dbg !10362
  store i8 %60, ptr %0, align 1, !dbg !10362
  br label %bb111, !dbg !10362

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10363
  %62 = zext i1 %61 to i8, !dbg !10363
  store i8 %62, ptr %0, align 1, !dbg !10363
  br label %bb111, !dbg !10363

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_SEGMENT_LIMIT_ENABLE
  %_59 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17h9a74c20a04f7b13aE"(ptr align 8 %self) #8, !dbg !10349
  br i1 %_59, label %bb58, label %bb67, !dbg !10349

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !10350, !range !1562, !noundef !25
  %_50 = trunc i8 %63 to i1, !dbg !10350
  %_49 = xor i1 %_50, true, !dbg !10351
  br i1 %_49, label %bb48, label %bb52, !dbg !10351

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !10352
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_c5961b0ae9ae4a08564a612c72baa76c, i64 29) #8, !dbg !10353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_56) #8, !dbg !10353
  %65 = zext i1 %64 to i8, !dbg !10353
  store i8 %65, ptr %_55, align 1, !dbg !10353
  %66 = load i8, ptr %_55, align 1, !dbg !10353, !range !1562, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !10353
  %_58 = zext i1 %67 to i64, !dbg !10353
  %68 = icmp eq i64 %_58, 0, !dbg !10353
  br i1 %68, label %bb56, label %bb55, !dbg !10353

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10354
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_52) #8, !dbg !10354
  %70 = zext i1 %69 to i8, !dbg !10354
  store i8 %70, ptr %_51, align 1, !dbg !10354
  %71 = load i8, ptr %_51, align 1, !dbg !10354, !range !1562, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !10354
  %_54 = zext i1 %72 to i64, !dbg !10354
  %73 = icmp eq i64 %_54, 0, !dbg !10354
  br i1 %73, label %bb52, label %bb51, !dbg !10354

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10364
  %75 = zext i1 %74 to i8, !dbg !10364
  store i8 %75, ptr %0, align 1, !dbg !10364
  br label %bb111, !dbg !10364

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10365
  %77 = zext i1 %76 to i8, !dbg !10365
  store i8 %77, ptr %0, align 1, !dbg !10365
  br label %bb111, !dbg !10365

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::FAST_FXSAVE_FXRSTOR
  %_70 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17h52238a9229ef1835E"(ptr align 8 %self) #8, !dbg !10349
  br i1 %_70, label %bb69, label %bb78, !dbg !10349

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !10350, !range !1562, !noundef !25
  %_61 = trunc i8 %78 to i1, !dbg !10350
  %_60 = xor i1 %_61, true, !dbg !10351
  br i1 %_60, label %bb59, label %bb63, !dbg !10351

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !10352
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_4ae9b5b462839d60c41327e34c2f0e10, i64 30) #8, !dbg !10353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_67) #8, !dbg !10353
  %80 = zext i1 %79 to i8, !dbg !10353
  store i8 %80, ptr %_66, align 1, !dbg !10353
  %81 = load i8, ptr %_66, align 1, !dbg !10353, !range !1562, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !10353
  %_69 = zext i1 %82 to i64, !dbg !10353
  %83 = icmp eq i64 %_69, 0, !dbg !10353
  br i1 %83, label %bb67, label %bb66, !dbg !10353

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10354
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_63) #8, !dbg !10354
  %85 = zext i1 %84 to i8, !dbg !10354
  store i8 %85, ptr %_62, align 1, !dbg !10354
  %86 = load i8, ptr %_62, align 1, !dbg !10354, !range !1562, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !10354
  %_65 = zext i1 %87 to i64, !dbg !10354
  %88 = icmp eq i64 %_65, 0, !dbg !10354
  br i1 %88, label %bb63, label %bb62, !dbg !10354

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10366
  %90 = zext i1 %89 to i8, !dbg !10366
  store i8 %90, ptr %0, align 1, !dbg !10366
  br label %bb111, !dbg !10366

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10367
  %92 = zext i1 %91 to i8, !dbg !10367
  store i8 %92, ptr %0, align 1, !dbg !10367
  br label %bb111, !dbg !10367

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::TRANSLATION_CACHE_EXTENSION
  %_81 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17hbae0a937ce1330daE"(ptr align 8 %self) #8, !dbg !10349
  br i1 %_81, label %bb80, label %bb89, !dbg !10349

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !10350, !range !1562, !noundef !25
  %_72 = trunc i8 %93 to i1, !dbg !10350
  %_71 = xor i1 %_72, true, !dbg !10351
  br i1 %_71, label %bb70, label %bb74, !dbg !10351

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !10352
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_85cca595269f62c6435ecb629d2c0750, i64 19) #8, !dbg !10353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_78) #8, !dbg !10353
  %95 = zext i1 %94 to i8, !dbg !10353
  store i8 %95, ptr %_77, align 1, !dbg !10353
  %96 = load i8, ptr %_77, align 1, !dbg !10353, !range !1562, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !10353
  %_80 = zext i1 %97 to i64, !dbg !10353
  %98 = icmp eq i64 %_80, 0, !dbg !10353
  br i1 %98, label %bb78, label %bb77, !dbg !10353

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10354
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_74) #8, !dbg !10354
  %100 = zext i1 %99 to i8, !dbg !10354
  store i8 %100, ptr %_73, align 1, !dbg !10354
  %101 = load i8, ptr %_73, align 1, !dbg !10354, !range !1562, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !10354
  %_76 = zext i1 %102 to i64, !dbg !10354
  %103 = icmp eq i64 %_76, 0, !dbg !10354
  br i1 %103, label %bb74, label %bb73, !dbg !10354

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10368
  %105 = zext i1 %104 to i8, !dbg !10368
  store i8 %105, ptr %0, align 1, !dbg !10368
  br label %bb111, !dbg !10368

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10369
  %107 = zext i1 %106 to i8, !dbg !10369
  store i8 %107, ptr %0, align 1, !dbg !10369
  br label %bb111, !dbg !10369

bb89:                                             ; preds = %bb85, %bb78
  %_93 = load i64, ptr %self, align 8, !dbg !10370, !noundef !25
; call x86_64::registers::model_specific::EferFlags::all
  %108 = call i64 @_ZN6x86_649registers14model_specific9EferFlags3all17h5d14b4bcc8744ee6E() #8, !dbg !10371
  store i64 %108, ptr %_97, align 8, !dbg !10371
; call x86_64::registers::model_specific::EferFlags::bits
  %_95 = call i64 @_ZN6x86_649registers14model_specific9EferFlags4bits17h9bbb1a2ce5f98a5cE(ptr align 8 %_97) #8, !dbg !10371
  %_94 = xor i64 %_95, -1, !dbg !10372
  %109 = and i64 %_93, %_94, !dbg !10370
  store i64 %109, ptr %extra_bits, align 8, !dbg !10370
  %110 = load i64, ptr %extra_bits, align 8, !dbg !10373, !noundef !25
  %111 = icmp eq i64 %110, 0, !dbg !10373
  br i1 %111, label %bb105, label %bb92, !dbg !10373

bb80:                                             ; preds = %bb78
  %112 = load i8, ptr %first, align 1, !dbg !10350, !range !1562, !noundef !25
  %_83 = trunc i8 %112 to i1, !dbg !10350
  %_82 = xor i1 %_83, true, !dbg !10351
  br i1 %_82, label %bb81, label %bb85, !dbg !10351

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !10352
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_53cb917c5379fcf43f5faa3b3b79e7e8, i64 27) #8, !dbg !10353
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %113 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_89) #8, !dbg !10353
  %114 = zext i1 %113 to i8, !dbg !10353
  store i8 %114, ptr %_88, align 1, !dbg !10353
  %115 = load i8, ptr %_88, align 1, !dbg !10353, !range !1562, !noundef !25
  %116 = trunc i8 %115 to i1, !dbg !10353
  %_91 = zext i1 %116 to i64, !dbg !10353
  %117 = icmp eq i64 %_91, 0, !dbg !10353
  br i1 %117, label %bb89, label %bb88, !dbg !10353

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10354
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %118 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_85) #8, !dbg !10354
  %119 = zext i1 %118 to i8, !dbg !10354
  store i8 %119, ptr %_84, align 1, !dbg !10354
  %120 = load i8, ptr %_84, align 1, !dbg !10354, !range !1562, !noundef !25
  %121 = trunc i8 %120 to i1, !dbg !10354
  %_87 = zext i1 %121 to i64, !dbg !10354
  %122 = icmp eq i64 %_87, 0, !dbg !10354
  br i1 %122, label %bb85, label %bb84, !dbg !10354

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %123 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10374
  %124 = zext i1 %123 to i8, !dbg !10374
  store i8 %124, ptr %0, align 1, !dbg !10374
  br label %bb111, !dbg !10374

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %125 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10375
  %126 = zext i1 %125 to i8, !dbg !10375
  store i8 %126, ptr %0, align 1, !dbg !10375
  br label %bb111, !dbg !10375

bb105:                                            ; preds = %bb100, %bb89
  %127 = load i8, ptr %first, align 1, !dbg !10376, !range !1562, !noundef !25
  %_112 = trunc i8 %127 to i1, !dbg !10376
  br i1 %_112, label %bb106, label %bb110, !dbg !10376

bb92:                                             ; preds = %bb89
  %128 = load i8, ptr %first, align 1, !dbg !10377, !range !1562, !noundef !25
  %_99 = trunc i8 %128 to i1, !dbg !10377
  %_98 = xor i1 %_99, true, !dbg !10378
  br i1 %_98, label %bb93, label %bb97, !dbg !10378

bb97:                                             ; preds = %bb93, %bb92
  store i8 0, ptr %first, align 1, !dbg !10379
; call core::fmt::Formatter::write_str
  %_105 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !10380
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_105) #8, !dbg !10380
  %130 = zext i1 %129 to i8, !dbg !10380
  store i8 %130, ptr %_104, align 1, !dbg !10380
  %131 = load i8, ptr %_104, align 1, !dbg !10380, !range !1562, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !10380
  %_107 = zext i1 %132 to i64, !dbg !10380
  %133 = icmp eq i64 %_107, 0, !dbg !10380
  br i1 %133, label %bb100, label %bb101, !dbg !10380

bb93:                                             ; preds = %bb92
; call core::fmt::Formatter::write_str
  %_101 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10381
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %134 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_101) #8, !dbg !10381
  %135 = zext i1 %134 to i8, !dbg !10381
  store i8 %135, ptr %_100, align 1, !dbg !10381
  %136 = load i8, ptr %_100, align 1, !dbg !10381, !range !1562, !noundef !25
  %137 = trunc i8 %136 to i1, !dbg !10381
  %_103 = zext i1 %137 to i64, !dbg !10381
  %138 = icmp eq i64 %_103, 0, !dbg !10381
  br i1 %138, label %bb97, label %bb96, !dbg !10381

bb96:                                             ; preds = %bb93
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %139 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10382
  %140 = zext i1 %139 to i8, !dbg !10382
  store i8 %140, ptr %0, align 1, !dbg !10382
  br label %bb111, !dbg !10382

bb100:                                            ; preds = %bb97
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_109 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !10383
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %141 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_109) #8, !dbg !10383
  %142 = zext i1 %141 to i8, !dbg !10383
  store i8 %142, ptr %_108, align 1, !dbg !10383
  %143 = load i8, ptr %_108, align 1, !dbg !10383, !range !1562, !noundef !25
  %144 = trunc i8 %143 to i1, !dbg !10383
  %_111 = zext i1 %144 to i64, !dbg !10383
  %145 = icmp eq i64 %_111, 0, !dbg !10383
  br i1 %145, label %bb105, label %bb104, !dbg !10383

bb101:                                            ; preds = %bb97
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %146 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10384
  %147 = zext i1 %146 to i8, !dbg !10384
  store i8 %147, ptr %0, align 1, !dbg !10384
  br label %bb111, !dbg !10384

bb104:                                            ; preds = %bb100
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %148 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10385
  %149 = zext i1 %148 to i8, !dbg !10385
  store i8 %149, ptr %0, align 1, !dbg !10385
  br label %bb111, !dbg !10385

bb110:                                            ; preds = %bb106, %bb105
  store i8 0, ptr %0, align 1, !dbg !10386
  br label %bb111, !dbg !10356

bb106:                                            ; preds = %bb105
; call core::fmt::Formatter::write_str
  %_114 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !10387
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %150 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_114) #8, !dbg !10387
  %151 = zext i1 %150 to i8, !dbg !10387
  store i8 %151, ptr %_113, align 1, !dbg !10387
  %152 = load i8, ptr %_113, align 1, !dbg !10387, !range !1562, !noundef !25
  %153 = trunc i8 %152 to i1, !dbg !10387
  %_116 = zext i1 %153 to i64, !dbg !10387
  %154 = icmp eq i64 %_116, 0, !dbg !10387
  br i1 %154, label %bb110, label %bb109, !dbg !10387

bb109:                                            ; preds = %bb106
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %155 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_3acab0b4698b4b5995e23f030a0671db) #8, !dbg !10388
  %156 = zext i1 %155 to i8, !dbg !10388
  store i8 %156, ptr %0, align 1, !dbg !10388
  br label %bb111, !dbg !10388

bb6:                                              ; No predecessors!
  unreachable, !dbg !10354
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN82_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h3d6cce2d8efe1768E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10389 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10392, metadata !DIExpression()), !dbg !10394
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10393, metadata !DIExpression()), !dbg !10395
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hb3d0db20a4887bd6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10396
  ret i1 %0, !dbg !10397
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h7a70fa314ef86c1fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10398 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10401, metadata !DIExpression()), !dbg !10403
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10402, metadata !DIExpression()), !dbg !10404
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h165a33459d425333E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10405
  ret i1 %0, !dbg !10406
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h59de206d9a941810E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10407 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10410, metadata !DIExpression()), !dbg !10412
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10411, metadata !DIExpression()), !dbg !10413
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10414
  ret i1 %0, !dbg !10415
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h17827f33ee95b40aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10416 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10419, metadata !DIExpression()), !dbg !10421
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10420, metadata !DIExpression()), !dbg !10422
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h01ea4226b9b87a2fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10423
  ret i1 %0, !dbg !10424
}

; x86_64::registers::model_specific::EferFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific9EferFlags3all17h5d14b4bcc8744ee6E() unnamed_addr #0 !dbg !10425 {
start:
  %0 = alloca i64, align 8
  store i64 64769, ptr %0, align 8, !dbg !10428
  %1 = load i64, ptr %0, align 8, !dbg !10429, !noundef !25
  ret i64 %1, !dbg !10429
}

; x86_64::registers::model_specific::EferFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific9EferFlags4bits17h9bbb1a2ce5f98a5cE(ptr align 8 %self) unnamed_addr #0 !dbg !10430 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10434, metadata !DIExpression()), !dbg !10435
  %0 = load i64, ptr %self, align 8, !dbg !10436, !noundef !25
  ret i64 %0, !dbg !10437
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SYSTEM_CALL_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17h074a8770b3962d8aE"(ptr align 8 %self) unnamed_addr #0 !dbg !10438 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10444, metadata !DIExpression()), !dbg !10446
  br i1 false, label %bb2, label %bb1, !dbg !10446

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10446, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10446
  %1 = zext i1 %_5 to i8, !dbg !10446
  store i8 %1, ptr %_2, align 1, !dbg !10446
  br label %bb3, !dbg !10446

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10446
  br label %bb3, !dbg !10446

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10446, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10446
  br i1 %3, label %bb4, label %bb5, !dbg !10446

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10446, !noundef !25
  %_7 = and i64 %_8, 1, !dbg !10446
  %4 = icmp eq i64 %_7, 1, !dbg !10446
  %5 = zext i1 %4 to i8, !dbg !10446
  store i8 %5, ptr %0, align 1, !dbg !10446
  br label %bb6, !dbg !10446

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10446
  br label %bb6, !dbg !10446

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10447, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10447
  ret i1 %7, !dbg !10447
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17h6e963e6a186d0f3bE"(ptr align 8 %self) unnamed_addr #0 !dbg !10448 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10450, metadata !DIExpression()), !dbg !10452
  br i1 false, label %bb2, label %bb1, !dbg !10452

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10452, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10452
  %1 = zext i1 %_5 to i8, !dbg !10452
  store i8 %1, ptr %_2, align 1, !dbg !10452
  br label %bb3, !dbg !10452

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10452
  br label %bb3, !dbg !10452

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10452, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10452
  br i1 %3, label %bb4, label %bb5, !dbg !10452

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10452, !noundef !25
  %_7 = and i64 %_8, 256, !dbg !10452
  %4 = icmp eq i64 %_7, 256, !dbg !10452
  %5 = zext i1 %4 to i8, !dbg !10452
  store i8 %5, ptr %0, align 1, !dbg !10452
  br label %bb6, !dbg !10452

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10452
  br label %bb6, !dbg !10452

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10453, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10453
  ret i1 %7, !dbg !10453
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ACTIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17h3725efe5ea20f5b8E"(ptr align 8 %self) unnamed_addr #0 !dbg !10454 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10456, metadata !DIExpression()), !dbg !10458
  br i1 false, label %bb2, label %bb1, !dbg !10458

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10458, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10458
  %1 = zext i1 %_5 to i8, !dbg !10458
  store i8 %1, ptr %_2, align 1, !dbg !10458
  br label %bb3, !dbg !10458

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10458
  br label %bb3, !dbg !10458

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10458, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10458
  br i1 %3, label %bb4, label %bb5, !dbg !10458

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10458, !noundef !25
  %_7 = and i64 %_8, 1024, !dbg !10458
  %4 = icmp eq i64 %_7, 1024, !dbg !10458
  %5 = zext i1 %4 to i8, !dbg !10458
  store i8 %5, ptr %0, align 1, !dbg !10458
  br label %bb6, !dbg !10458

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10458
  br label %bb6, !dbg !10458

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10459, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10459
  ret i1 %7, !dbg !10459
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17h31b6cdb0e041f20dE"(ptr align 8 %self) unnamed_addr #0 !dbg !10460 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10462, metadata !DIExpression()), !dbg !10464
  br i1 false, label %bb2, label %bb1, !dbg !10464

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10464, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10464
  %1 = zext i1 %_5 to i8, !dbg !10464
  store i8 %1, ptr %_2, align 1, !dbg !10464
  br label %bb3, !dbg !10464

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10464
  br label %bb3, !dbg !10464

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10464, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10464
  br i1 %3, label %bb4, label %bb5, !dbg !10464

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10464, !noundef !25
  %_7 = and i64 %_8, 2048, !dbg !10464
  %4 = icmp eq i64 %_7, 2048, !dbg !10464
  %5 = zext i1 %4 to i8, !dbg !10464
  store i8 %5, ptr %0, align 1, !dbg !10464
  br label %bb6, !dbg !10464

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10464
  br label %bb6, !dbg !10464

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10465, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10465
  ret i1 %7, !dbg !10465
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SECURE_VIRTUAL_MACHINE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17hf81f42b89bc18f48E"(ptr align 8 %self) unnamed_addr #0 !dbg !10466 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10468, metadata !DIExpression()), !dbg !10470
  br i1 false, label %bb2, label %bb1, !dbg !10470

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10470, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10470
  %1 = zext i1 %_5 to i8, !dbg !10470
  store i8 %1, ptr %_2, align 1, !dbg !10470
  br label %bb3, !dbg !10470

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10470
  br label %bb3, !dbg !10470

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10470, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10470
  br i1 %3, label %bb4, label %bb5, !dbg !10470

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10470, !noundef !25
  %_7 = and i64 %_8, 4096, !dbg !10470
  %4 = icmp eq i64 %_7, 4096, !dbg !10470
  %5 = zext i1 %4 to i8, !dbg !10470
  store i8 %5, ptr %0, align 1, !dbg !10470
  br label %bb6, !dbg !10470

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10470
  br label %bb6, !dbg !10470

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10471, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10471
  ret i1 %7, !dbg !10471
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_SEGMENT_LIMIT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17h9a74c20a04f7b13aE"(ptr align 8 %self) unnamed_addr #0 !dbg !10472 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10474, metadata !DIExpression()), !dbg !10476
  br i1 false, label %bb2, label %bb1, !dbg !10476

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10476, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10476
  %1 = zext i1 %_5 to i8, !dbg !10476
  store i8 %1, ptr %_2, align 1, !dbg !10476
  br label %bb3, !dbg !10476

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10476
  br label %bb3, !dbg !10476

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10476, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10476
  br i1 %3, label %bb4, label %bb5, !dbg !10476

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10476, !noundef !25
  %_7 = and i64 %_8, 8192, !dbg !10476
  %4 = icmp eq i64 %_7, 8192, !dbg !10476
  %5 = zext i1 %4 to i8, !dbg !10476
  store i8 %5, ptr %0, align 1, !dbg !10476
  br label %bb6, !dbg !10476

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10476
  br label %bb6, !dbg !10476

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10477, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10477
  ret i1 %7, !dbg !10477
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::FAST_FXSAVE_FXRSTOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17h52238a9229ef1835E"(ptr align 8 %self) unnamed_addr #0 !dbg !10478 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10480, metadata !DIExpression()), !dbg !10482
  br i1 false, label %bb2, label %bb1, !dbg !10482

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10482, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10482
  %1 = zext i1 %_5 to i8, !dbg !10482
  store i8 %1, ptr %_2, align 1, !dbg !10482
  br label %bb3, !dbg !10482

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10482
  br label %bb3, !dbg !10482

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10482, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10482
  br i1 %3, label %bb4, label %bb5, !dbg !10482

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10482, !noundef !25
  %_7 = and i64 %_8, 16384, !dbg !10482
  %4 = icmp eq i64 %_7, 16384, !dbg !10482
  %5 = zext i1 %4 to i8, !dbg !10482
  store i8 %5, ptr %0, align 1, !dbg !10482
  br label %bb6, !dbg !10482

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10482
  br label %bb6, !dbg !10482

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10483, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10483
  ret i1 %7, !dbg !10483
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::TRANSLATION_CACHE_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17hbae0a937ce1330daE"(ptr align 8 %self) unnamed_addr #0 !dbg !10484 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10486, metadata !DIExpression()), !dbg !10488
  br i1 false, label %bb2, label %bb1, !dbg !10488

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10488, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10488
  %1 = zext i1 %_5 to i8, !dbg !10488
  store i8 %1, ptr %_2, align 1, !dbg !10488
  br label %bb3, !dbg !10488

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10488
  br label %bb3, !dbg !10488

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10488, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10488
  br i1 %3, label %bb4, label %bb5, !dbg !10488

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10488, !noundef !25
  %_7 = and i64 %_8, 32768, !dbg !10488
  %4 = icmp eq i64 %_7, 32768, !dbg !10488
  %5 = zext i1 %4 to i8, !dbg !10488
  store i8 %5, ptr %0, align 1, !dbg !10488
  br label %bb6, !dbg !10488

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10488
  br label %bb6, !dbg !10488

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10489, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10489
  ret i1 %7, !dbg !10489
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h4b212d2defaf0d2eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10490 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_113 = alloca i8, align 1
  %_108 = alloca i8, align 1
  %_104 = alloca i8, align 1
  %_100 = alloca i8, align 1
  %_97 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !10503, metadata !DIExpression()), !dbg !10585
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !10505, metadata !DIExpression()), !dbg !10586
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !10507, metadata !DIExpression()), !dbg !10587
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !10509, metadata !DIExpression()), !dbg !10588
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !10511, metadata !DIExpression()), !dbg !10589
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !10513, metadata !DIExpression()), !dbg !10590
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !10515, metadata !DIExpression()), !dbg !10591
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !10517, metadata !DIExpression()), !dbg !10592
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !10519, metadata !DIExpression()), !dbg !10593
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !10521, metadata !DIExpression()), !dbg !10594
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !10523, metadata !DIExpression()), !dbg !10595
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !10525, metadata !DIExpression()), !dbg !10596
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !10527, metadata !DIExpression()), !dbg !10597
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !10529, metadata !DIExpression()), !dbg !10598
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !10531, metadata !DIExpression()), !dbg !10599
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !10533, metadata !DIExpression()), !dbg !10600
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !10535, metadata !DIExpression()), !dbg !10601
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !10537, metadata !DIExpression()), !dbg !10602
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !10539, metadata !DIExpression()), !dbg !10603
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !10541, metadata !DIExpression()), !dbg !10604
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !10543, metadata !DIExpression()), !dbg !10605
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !10545, metadata !DIExpression()), !dbg !10606
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !10547, metadata !DIExpression()), !dbg !10607
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !10549, metadata !DIExpression()), !dbg !10608
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !10551, metadata !DIExpression()), !dbg !10609
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !10553, metadata !DIExpression()), !dbg !10610
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !10555, metadata !DIExpression()), !dbg !10611
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !10557, metadata !DIExpression()), !dbg !10612
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !10559, metadata !DIExpression()), !dbg !10613
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !10561, metadata !DIExpression()), !dbg !10614
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !10563, metadata !DIExpression()), !dbg !10615
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !10565, metadata !DIExpression()), !dbg !10616
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !10569, metadata !DIExpression()), !dbg !10617
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !10571, metadata !DIExpression()), !dbg !10618
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !10573, metadata !DIExpression()), !dbg !10619
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !10575, metadata !DIExpression()), !dbg !10620
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !10577, metadata !DIExpression()), !dbg !10621
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !10579, metadata !DIExpression()), !dbg !10622
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !10581, metadata !DIExpression()), !dbg !10623
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !10583, metadata !DIExpression()), !dbg !10624
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !10624
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10499, metadata !DIExpression()), !dbg !10625
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !10624
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10500, metadata !DIExpression()), !dbg !10626
  call void @llvm.dbg.declare(metadata ptr %first, metadata !10501, metadata !DIExpression()), !dbg !10627
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !10567, metadata !DIExpression()), !dbg !10628
  store i8 1, ptr %first, align 1, !dbg !10629
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_ENABLE
  %_4 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17h6c6996172ac81e12E"(ptr align 8 %self) #8, !dbg !10630
  br i1 %_4, label %bb2, label %bb12, !dbg !10630

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_WRITE_ENABLE
  %_15 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17hf88dac88c09b74caE"(ptr align 8 %self) #8, !dbg !10630
  br i1 %_15, label %bb14, label %bb23, !dbg !10630

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !10631, !range !1562, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !10631
  %_5 = xor i1 %_6, true, !dbg !10632
  br i1 %_5, label %bb3, label %bb8, !dbg !10632

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !10633
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_da3386472e802af11e2daae8d71f4e5f, i64 9) #8, !dbg !10634
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_12) #8, !dbg !10634
  %3 = zext i1 %2 to i8, !dbg !10634
  store i8 %3, ptr %_11, align 1, !dbg !10634
  %4 = load i8, ptr %_11, align 1, !dbg !10634, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !10634
  %_14 = zext i1 %5 to i64, !dbg !10634
  %6 = icmp eq i64 %_14, 0, !dbg !10634
  br i1 %6, label %bb12, label %bb11, !dbg !10634

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10635
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_8) #8, !dbg !10635
  %8 = zext i1 %7 to i8, !dbg !10635
  store i8 %8, ptr %_7, align 1, !dbg !10635
  %9 = load i8, ptr %_7, align 1, !dbg !10635, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !10635
  %_10 = zext i1 %10 to i64, !dbg !10635
  %11 = icmp eq i64 %_10, 0, !dbg !10635
  br i1 %11, label %bb8, label %bb7, !dbg !10635

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10636
  %13 = zext i1 %12 to i8, !dbg !10636
  store i8 %13, ptr %0, align 1, !dbg !10636
  br label %bb111, !dbg !10636

bb111:                                            ; preds = %bb110, %bb109, %bb104, %bb101, %bb96, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !10637, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !10637
  ret i1 %15, !dbg !10637

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10638
  %17 = zext i1 %16 to i8, !dbg !10638
  store i8 %17, ptr %0, align 1, !dbg !10638
  br label %bb111, !dbg !10638

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_ENABLE
  %_26 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17hb543c621128c9c57E"(ptr align 8 %self) #8, !dbg !10630
  br i1 %_26, label %bb25, label %bb34, !dbg !10630

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !10631, !range !1562, !noundef !25
  %_17 = trunc i8 %18 to i1, !dbg !10631
  %_16 = xor i1 %_17, true, !dbg !10632
  br i1 %_16, label %bb15, label %bb19, !dbg !10632

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !10633
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_c5393e416f6a9c358373398c6a9847ba, i64 15) #8, !dbg !10634
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_23) #8, !dbg !10634
  %20 = zext i1 %19 to i8, !dbg !10634
  store i8 %20, ptr %_22, align 1, !dbg !10634
  %21 = load i8, ptr %_22, align 1, !dbg !10634, !range !1562, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !10634
  %_25 = zext i1 %22 to i64, !dbg !10634
  %23 = icmp eq i64 %_25, 0, !dbg !10634
  br i1 %23, label %bb23, label %bb22, !dbg !10634

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10635
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_19) #8, !dbg !10635
  %25 = zext i1 %24 to i8, !dbg !10635
  store i8 %25, ptr %_18, align 1, !dbg !10635
  %26 = load i8, ptr %_18, align 1, !dbg !10635, !range !1562, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !10635
  %_21 = zext i1 %27 to i64, !dbg !10635
  %28 = icmp eq i64 %_21, 0, !dbg !10635
  br i1 %28, label %bb19, label %bb18, !dbg !10635

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10639
  %30 = zext i1 %29 to i8, !dbg !10639
  store i8 %30, ptr %0, align 1, !dbg !10639
  br label %bb111, !dbg !10639

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10640
  %32 = zext i1 %31 to i8, !dbg !10640
  store i8 %32, ptr %0, align 1, !dbg !10640
  br label %bb111, !dbg !10640

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_ENABLE
  %_37 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17h096d0ba1dd5a96f3E"(ptr align 8 %self) #8, !dbg !10630
  br i1 %_37, label %bb36, label %bb45, !dbg !10630

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !10631, !range !1562, !noundef !25
  %_28 = trunc i8 %33 to i1, !dbg !10631
  %_27 = xor i1 %_28, true, !dbg !10632
  br i1 %_27, label %bb26, label %bb30, !dbg !10632

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !10633
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_79753b9dc8b617e3709620f1856e0c93, i64 10) #8, !dbg !10634
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_34) #8, !dbg !10634
  %35 = zext i1 %34 to i8, !dbg !10634
  store i8 %35, ptr %_33, align 1, !dbg !10634
  %36 = load i8, ptr %_33, align 1, !dbg !10634, !range !1562, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !10634
  %_36 = zext i1 %37 to i64, !dbg !10634
  %38 = icmp eq i64 %_36, 0, !dbg !10634
  br i1 %38, label %bb34, label %bb33, !dbg !10634

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10635
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_30) #8, !dbg !10635
  %40 = zext i1 %39 to i8, !dbg !10635
  store i8 %40, ptr %_29, align 1, !dbg !10635
  %41 = load i8, ptr %_29, align 1, !dbg !10635, !range !1562, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !10635
  %_32 = zext i1 %42 to i64, !dbg !10635
  %43 = icmp eq i64 %_32, 0, !dbg !10635
  br i1 %43, label %bb30, label %bb29, !dbg !10635

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10641
  %45 = zext i1 %44 to i8, !dbg !10641
  store i8 %45, ptr %0, align 1, !dbg !10641
  br label %bb111, !dbg !10641

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10642
  %47 = zext i1 %46 to i8, !dbg !10642
  store i8 %47, ptr %0, align 1, !dbg !10642
  br label %bb111, !dbg !10642

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_NO_TRACK_ENABLE
  %_48 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17h99bc0d5b65b056ebE"(ptr align 8 %self) #8, !dbg !10630
  br i1 %_48, label %bb47, label %bb56, !dbg !10630

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !10631, !range !1562, !noundef !25
  %_39 = trunc i8 %48 to i1, !dbg !10631
  %_38 = xor i1 %_39, true, !dbg !10632
  br i1 %_38, label %bb37, label %bb41, !dbg !10632

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !10633
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_9936f540789596be08e844c2303cb4eb, i64 17) #8, !dbg !10634
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_45) #8, !dbg !10634
  %50 = zext i1 %49 to i8, !dbg !10634
  store i8 %50, ptr %_44, align 1, !dbg !10634
  %51 = load i8, ptr %_44, align 1, !dbg !10634, !range !1562, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !10634
  %_47 = zext i1 %52 to i64, !dbg !10634
  %53 = icmp eq i64 %_47, 0, !dbg !10634
  br i1 %53, label %bb45, label %bb44, !dbg !10634

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10635
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_41) #8, !dbg !10635
  %55 = zext i1 %54 to i8, !dbg !10635
  store i8 %55, ptr %_40, align 1, !dbg !10635
  %56 = load i8, ptr %_40, align 1, !dbg !10635, !range !1562, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !10635
  %_43 = zext i1 %57 to i64, !dbg !10635
  %58 = icmp eq i64 %_43, 0, !dbg !10635
  br i1 %58, label %bb41, label %bb40, !dbg !10635

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10643
  %60 = zext i1 %59 to i8, !dbg !10643
  store i8 %60, ptr %0, align 1, !dbg !10643
  br label %bb111, !dbg !10643

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10644
  %62 = zext i1 %61 to i8, !dbg !10644
  store i8 %62, ptr %0, align 1, !dbg !10644
  br label %bb111, !dbg !10644

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_SUPPRESS_ENABLE
  %_59 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17h7ec7da38354bafb6E"(ptr align 8 %self) #8, !dbg !10630
  br i1 %_59, label %bb58, label %bb67, !dbg !10630

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !10631, !range !1562, !noundef !25
  %_50 = trunc i8 %63 to i1, !dbg !10631
  %_49 = xor i1 %_50, true, !dbg !10632
  br i1 %_49, label %bb48, label %bb52, !dbg !10632

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !10633
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_f5206af8d2786a9a878ae388075bf233, i64 19) #8, !dbg !10634
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_56) #8, !dbg !10634
  %65 = zext i1 %64 to i8, !dbg !10634
  store i8 %65, ptr %_55, align 1, !dbg !10634
  %66 = load i8, ptr %_55, align 1, !dbg !10634, !range !1562, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !10634
  %_58 = zext i1 %67 to i64, !dbg !10634
  %68 = icmp eq i64 %_58, 0, !dbg !10634
  br i1 %68, label %bb56, label %bb55, !dbg !10634

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10635
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_52) #8, !dbg !10635
  %70 = zext i1 %69 to i8, !dbg !10635
  store i8 %70, ptr %_51, align 1, !dbg !10635
  %71 = load i8, ptr %_51, align 1, !dbg !10635, !range !1562, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !10635
  %_54 = zext i1 %72 to i64, !dbg !10635
  %73 = icmp eq i64 %_54, 0, !dbg !10635
  br i1 %73, label %bb52, label %bb51, !dbg !10635

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10645
  %75 = zext i1 %74 to i8, !dbg !10645
  store i8 %75, ptr %0, align 1, !dbg !10645
  br label %bb111, !dbg !10645

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10646
  %77 = zext i1 %76 to i8, !dbg !10646
  store i8 %77, ptr %0, align 1, !dbg !10646
  br label %bb111, !dbg !10646

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_SUPPRESS_ENABLE
  %_70 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17h3ddf26f42545fbd6E"(ptr align 8 %self) #8, !dbg !10630
  br i1 %_70, label %bb69, label %bb78, !dbg !10630

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !10631, !range !1562, !noundef !25
  %_61 = trunc i8 %78 to i1, !dbg !10631
  %_60 = xor i1 %_61, true, !dbg !10632
  br i1 %_60, label %bb59, label %bb63, !dbg !10632

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !10633
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_7ef313dde9a96c8e9a29e6aa277d98ef, i64 26) #8, !dbg !10634
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_67) #8, !dbg !10634
  %80 = zext i1 %79 to i8, !dbg !10634
  store i8 %80, ptr %_66, align 1, !dbg !10634
  %81 = load i8, ptr %_66, align 1, !dbg !10634, !range !1562, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !10634
  %_69 = zext i1 %82 to i64, !dbg !10634
  %83 = icmp eq i64 %_69, 0, !dbg !10634
  br i1 %83, label %bb67, label %bb66, !dbg !10634

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10635
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_63) #8, !dbg !10635
  %85 = zext i1 %84 to i8, !dbg !10635
  store i8 %85, ptr %_62, align 1, !dbg !10635
  %86 = load i8, ptr %_62, align 1, !dbg !10635, !range !1562, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !10635
  %_65 = zext i1 %87 to i64, !dbg !10635
  %88 = icmp eq i64 %_65, 0, !dbg !10635
  br i1 %88, label %bb63, label %bb62, !dbg !10635

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10647
  %90 = zext i1 %89 to i8, !dbg !10647
  store i8 %90, ptr %0, align 1, !dbg !10647
  br label %bb111, !dbg !10647

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10648
  %92 = zext i1 %91 to i8, !dbg !10648
  store i8 %92, ptr %0, align 1, !dbg !10648
  br label %bb111, !dbg !10648

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_TRACKED
  %_81 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17h0e99c623cca32cc7E"(ptr align 8 %self) #8, !dbg !10630
  br i1 %_81, label %bb80, label %bb89, !dbg !10630

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !10631, !range !1562, !noundef !25
  %_72 = trunc i8 %93 to i1, !dbg !10631
  %_71 = xor i1 %_72, true, !dbg !10632
  br i1 %_71, label %bb70, label %bb74, !dbg !10632

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !10633
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a94025a2df7033977ee2af5c062317bf, i64 19) #8, !dbg !10634
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_78) #8, !dbg !10634
  %95 = zext i1 %94 to i8, !dbg !10634
  store i8 %95, ptr %_77, align 1, !dbg !10634
  %96 = load i8, ptr %_77, align 1, !dbg !10634, !range !1562, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !10634
  %_80 = zext i1 %97 to i64, !dbg !10634
  %98 = icmp eq i64 %_80, 0, !dbg !10634
  br i1 %98, label %bb78, label %bb77, !dbg !10634

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10635
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_74) #8, !dbg !10635
  %100 = zext i1 %99 to i8, !dbg !10635
  store i8 %100, ptr %_73, align 1, !dbg !10635
  %101 = load i8, ptr %_73, align 1, !dbg !10635, !range !1562, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !10635
  %_76 = zext i1 %102 to i64, !dbg !10635
  %103 = icmp eq i64 %_76, 0, !dbg !10635
  br i1 %103, label %bb74, label %bb73, !dbg !10635

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10649
  %105 = zext i1 %104 to i8, !dbg !10649
  store i8 %105, ptr %0, align 1, !dbg !10649
  br label %bb111, !dbg !10649

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10650
  %107 = zext i1 %106 to i8, !dbg !10650
  store i8 %107, ptr %0, align 1, !dbg !10650
  br label %bb111, !dbg !10650

bb89:                                             ; preds = %bb85, %bb78
  %_93 = load i64, ptr %self, align 8, !dbg !10651, !noundef !25
; call x86_64::registers::model_specific::CetFlags::all
  %108 = call i64 @_ZN6x86_649registers14model_specific8CetFlags3all17he62c45e7ac3c9a46E() #8, !dbg !10652
  store i64 %108, ptr %_97, align 8, !dbg !10652
; call x86_64::registers::model_specific::CetFlags::bits
  %_95 = call i64 @_ZN6x86_649registers14model_specific8CetFlags4bits17h1f057eb63fdbb322E(ptr align 8 %_97) #8, !dbg !10652
  %_94 = xor i64 %_95, -1, !dbg !10653
  %109 = and i64 %_93, %_94, !dbg !10651
  store i64 %109, ptr %extra_bits, align 8, !dbg !10651
  %110 = load i64, ptr %extra_bits, align 8, !dbg !10654, !noundef !25
  %111 = icmp eq i64 %110, 0, !dbg !10654
  br i1 %111, label %bb105, label %bb92, !dbg !10654

bb80:                                             ; preds = %bb78
  %112 = load i8, ptr %first, align 1, !dbg !10631, !range !1562, !noundef !25
  %_83 = trunc i8 %112 to i1, !dbg !10631
  %_82 = xor i1 %_83, true, !dbg !10632
  br i1 %_82, label %bb81, label %bb85, !dbg !10632

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !10633
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_f0eed43fadb3dcdfb9210f44f842ca35, i64 11) #8, !dbg !10634
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %113 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_89) #8, !dbg !10634
  %114 = zext i1 %113 to i8, !dbg !10634
  store i8 %114, ptr %_88, align 1, !dbg !10634
  %115 = load i8, ptr %_88, align 1, !dbg !10634, !range !1562, !noundef !25
  %116 = trunc i8 %115 to i1, !dbg !10634
  %_91 = zext i1 %116 to i64, !dbg !10634
  %117 = icmp eq i64 %_91, 0, !dbg !10634
  br i1 %117, label %bb89, label %bb88, !dbg !10634

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10635
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %118 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_85) #8, !dbg !10635
  %119 = zext i1 %118 to i8, !dbg !10635
  store i8 %119, ptr %_84, align 1, !dbg !10635
  %120 = load i8, ptr %_84, align 1, !dbg !10635, !range !1562, !noundef !25
  %121 = trunc i8 %120 to i1, !dbg !10635
  %_87 = zext i1 %121 to i64, !dbg !10635
  %122 = icmp eq i64 %_87, 0, !dbg !10635
  br i1 %122, label %bb85, label %bb84, !dbg !10635

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %123 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10655
  %124 = zext i1 %123 to i8, !dbg !10655
  store i8 %124, ptr %0, align 1, !dbg !10655
  br label %bb111, !dbg !10655

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %125 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10656
  %126 = zext i1 %125 to i8, !dbg !10656
  store i8 %126, ptr %0, align 1, !dbg !10656
  br label %bb111, !dbg !10656

bb105:                                            ; preds = %bb100, %bb89
  %127 = load i8, ptr %first, align 1, !dbg !10657, !range !1562, !noundef !25
  %_112 = trunc i8 %127 to i1, !dbg !10657
  br i1 %_112, label %bb106, label %bb110, !dbg !10657

bb92:                                             ; preds = %bb89
  %128 = load i8, ptr %first, align 1, !dbg !10658, !range !1562, !noundef !25
  %_99 = trunc i8 %128 to i1, !dbg !10658
  %_98 = xor i1 %_99, true, !dbg !10659
  br i1 %_98, label %bb93, label %bb97, !dbg !10659

bb97:                                             ; preds = %bb93, %bb92
  store i8 0, ptr %first, align 1, !dbg !10660
; call core::fmt::Formatter::write_str
  %_105 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !10661
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_105) #8, !dbg !10661
  %130 = zext i1 %129 to i8, !dbg !10661
  store i8 %130, ptr %_104, align 1, !dbg !10661
  %131 = load i8, ptr %_104, align 1, !dbg !10661, !range !1562, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !10661
  %_107 = zext i1 %132 to i64, !dbg !10661
  %133 = icmp eq i64 %_107, 0, !dbg !10661
  br i1 %133, label %bb100, label %bb101, !dbg !10661

bb93:                                             ; preds = %bb92
; call core::fmt::Formatter::write_str
  %_101 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !10662
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %134 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_101) #8, !dbg !10662
  %135 = zext i1 %134 to i8, !dbg !10662
  store i8 %135, ptr %_100, align 1, !dbg !10662
  %136 = load i8, ptr %_100, align 1, !dbg !10662, !range !1562, !noundef !25
  %137 = trunc i8 %136 to i1, !dbg !10662
  %_103 = zext i1 %137 to i64, !dbg !10662
  %138 = icmp eq i64 %_103, 0, !dbg !10662
  br i1 %138, label %bb97, label %bb96, !dbg !10662

bb96:                                             ; preds = %bb93
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %139 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10663
  %140 = zext i1 %139 to i8, !dbg !10663
  store i8 %140, ptr %0, align 1, !dbg !10663
  br label %bb111, !dbg !10663

bb100:                                            ; preds = %bb97
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_109 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !10664
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %141 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_109) #8, !dbg !10664
  %142 = zext i1 %141 to i8, !dbg !10664
  store i8 %142, ptr %_108, align 1, !dbg !10664
  %143 = load i8, ptr %_108, align 1, !dbg !10664, !range !1562, !noundef !25
  %144 = trunc i8 %143 to i1, !dbg !10664
  %_111 = zext i1 %144 to i64, !dbg !10664
  %145 = icmp eq i64 %_111, 0, !dbg !10664
  br i1 %145, label %bb105, label %bb104, !dbg !10664

bb101:                                            ; preds = %bb97
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %146 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10665
  %147 = zext i1 %146 to i8, !dbg !10665
  store i8 %147, ptr %0, align 1, !dbg !10665
  br label %bb111, !dbg !10665

bb104:                                            ; preds = %bb100
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %148 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10666
  %149 = zext i1 %148 to i8, !dbg !10666
  store i8 %149, ptr %0, align 1, !dbg !10666
  br label %bb111, !dbg !10666

bb110:                                            ; preds = %bb106, %bb105
  store i8 0, ptr %0, align 1, !dbg !10667
  br label %bb111, !dbg !10637

bb106:                                            ; preds = %bb105
; call core::fmt::Formatter::write_str
  %_114 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !10668
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %150 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_114) #8, !dbg !10668
  %151 = zext i1 %150 to i8, !dbg !10668
  store i8 %151, ptr %_113, align 1, !dbg !10668
  %152 = load i8, ptr %_113, align 1, !dbg !10668, !range !1562, !noundef !25
  %153 = trunc i8 %152 to i1, !dbg !10668
  %_116 = zext i1 %153 to i64, !dbg !10668
  %154 = icmp eq i64 %_116, 0, !dbg !10668
  br i1 %154, label %bb110, label %bb109, !dbg !10668

bb109:                                            ; preds = %bb106
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %155 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_b58a2c4d86d96af7e04e5d661f572598) #8, !dbg !10669
  %156 = zext i1 %155 to i8, !dbg !10669
  store i8 %156, ptr %0, align 1, !dbg !10669
  br label %bb111, !dbg !10669

bb6:                                              ; No predecessors!
  unreachable, !dbg !10635
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17heb75503f26c39b59E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10670 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10673, metadata !DIExpression()), !dbg !10675
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10674, metadata !DIExpression()), !dbg !10676
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hb3d0db20a4887bd6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10677
  ret i1 %0, !dbg !10678
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17he7b92358cfe95011E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10679 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10682, metadata !DIExpression()), !dbg !10684
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10683, metadata !DIExpression()), !dbg !10685
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h165a33459d425333E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10686
  ret i1 %0, !dbg !10687
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hefc08e1fc5480581E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10688 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10691, metadata !DIExpression()), !dbg !10693
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10692, metadata !DIExpression()), !dbg !10694
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10695
  ret i1 %0, !dbg !10696
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hf86ed9fe4ce0c460E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10697 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10700, metadata !DIExpression()), !dbg !10702
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10701, metadata !DIExpression()), !dbg !10703
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h01ea4226b9b87a2fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10704
  ret i1 %0, !dbg !10705
}

; x86_64::registers::model_specific::CetFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific8CetFlags3all17he62c45e7ac3c9a46E() unnamed_addr #0 !dbg !10706 {
start:
  %0 = alloca i64, align 8
  store i64 3135, ptr %0, align 8, !dbg !10709
  %1 = load i64, ptr %0, align 8, !dbg !10710, !noundef !25
  ret i64 %1, !dbg !10710
}

; x86_64::registers::model_specific::CetFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific8CetFlags4bits17h1f057eb63fdbb322E(ptr align 8 %self) unnamed_addr #0 !dbg !10711 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10715, metadata !DIExpression()), !dbg !10716
  %0 = load i64, ptr %self, align 8, !dbg !10717, !noundef !25
  ret i64 %0, !dbg !10718
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17h6c6996172ac81e12E"(ptr align 8 %self) unnamed_addr #0 !dbg !10719 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10725, metadata !DIExpression()), !dbg !10727
  br i1 false, label %bb2, label %bb1, !dbg !10727

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10727, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10727
  %1 = zext i1 %_5 to i8, !dbg !10727
  store i8 %1, ptr %_2, align 1, !dbg !10727
  br label %bb3, !dbg !10727

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10727
  br label %bb3, !dbg !10727

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10727, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10727
  br i1 %3, label %bb4, label %bb5, !dbg !10727

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10727, !noundef !25
  %_7 = and i64 %_8, 1, !dbg !10727
  %4 = icmp eq i64 %_7, 1, !dbg !10727
  %5 = zext i1 %4 to i8, !dbg !10727
  store i8 %5, ptr %0, align 1, !dbg !10727
  br label %bb6, !dbg !10727

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10727
  br label %bb6, !dbg !10727

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10728, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10728
  ret i1 %7, !dbg !10728
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_WRITE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17hf88dac88c09b74caE"(ptr align 8 %self) unnamed_addr #0 !dbg !10729 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10731, metadata !DIExpression()), !dbg !10733
  br i1 false, label %bb2, label %bb1, !dbg !10733

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10733, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10733
  %1 = zext i1 %_5 to i8, !dbg !10733
  store i8 %1, ptr %_2, align 1, !dbg !10733
  br label %bb3, !dbg !10733

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10733
  br label %bb3, !dbg !10733

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10733, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10733
  br i1 %3, label %bb4, label %bb5, !dbg !10733

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10733, !noundef !25
  %_7 = and i64 %_8, 2, !dbg !10733
  %4 = icmp eq i64 %_7, 2, !dbg !10733
  %5 = zext i1 %4 to i8, !dbg !10733
  store i8 %5, ptr %0, align 1, !dbg !10733
  br label %bb6, !dbg !10733

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10733
  br label %bb6, !dbg !10733

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10734, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10734
  ret i1 %7, !dbg !10734
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17hb543c621128c9c57E"(ptr align 8 %self) unnamed_addr #0 !dbg !10735 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10737, metadata !DIExpression()), !dbg !10739
  br i1 false, label %bb2, label %bb1, !dbg !10739

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10739, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10739
  %1 = zext i1 %_5 to i8, !dbg !10739
  store i8 %1, ptr %_2, align 1, !dbg !10739
  br label %bb3, !dbg !10739

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10739
  br label %bb3, !dbg !10739

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10739, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10739
  br i1 %3, label %bb4, label %bb5, !dbg !10739

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10739, !noundef !25
  %_7 = and i64 %_8, 4, !dbg !10739
  %4 = icmp eq i64 %_7, 4, !dbg !10739
  %5 = zext i1 %4 to i8, !dbg !10739
  store i8 %5, ptr %0, align 1, !dbg !10739
  br label %bb6, !dbg !10739

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10739
  br label %bb6, !dbg !10739

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10740, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10740
  ret i1 %7, !dbg !10740
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17h096d0ba1dd5a96f3E"(ptr align 8 %self) unnamed_addr #0 !dbg !10741 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10743, metadata !DIExpression()), !dbg !10745
  br i1 false, label %bb2, label %bb1, !dbg !10745

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10745, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10745
  %1 = zext i1 %_5 to i8, !dbg !10745
  store i8 %1, ptr %_2, align 1, !dbg !10745
  br label %bb3, !dbg !10745

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10745
  br label %bb3, !dbg !10745

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10745, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10745
  br i1 %3, label %bb4, label %bb5, !dbg !10745

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10745, !noundef !25
  %_7 = and i64 %_8, 8, !dbg !10745
  %4 = icmp eq i64 %_7, 8, !dbg !10745
  %5 = zext i1 %4 to i8, !dbg !10745
  store i8 %5, ptr %0, align 1, !dbg !10745
  br label %bb6, !dbg !10745

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10745
  br label %bb6, !dbg !10745

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10746, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10746
  ret i1 %7, !dbg !10746
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_NO_TRACK_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17h99bc0d5b65b056ebE"(ptr align 8 %self) unnamed_addr #0 !dbg !10747 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10749, metadata !DIExpression()), !dbg !10751
  br i1 false, label %bb2, label %bb1, !dbg !10751

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10751, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10751
  %1 = zext i1 %_5 to i8, !dbg !10751
  store i8 %1, ptr %_2, align 1, !dbg !10751
  br label %bb3, !dbg !10751

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10751
  br label %bb3, !dbg !10751

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10751, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10751
  br i1 %3, label %bb4, label %bb5, !dbg !10751

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10751, !noundef !25
  %_7 = and i64 %_8, 16, !dbg !10751
  %4 = icmp eq i64 %_7, 16, !dbg !10751
  %5 = zext i1 %4 to i8, !dbg !10751
  store i8 %5, ptr %0, align 1, !dbg !10751
  br label %bb6, !dbg !10751

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10751
  br label %bb6, !dbg !10751

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10752, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10752
  ret i1 %7, !dbg !10752
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_SUPPRESS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17h7ec7da38354bafb6E"(ptr align 8 %self) unnamed_addr #0 !dbg !10753 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10755, metadata !DIExpression()), !dbg !10757
  br i1 false, label %bb2, label %bb1, !dbg !10757

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10757, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10757
  %1 = zext i1 %_5 to i8, !dbg !10757
  store i8 %1, ptr %_2, align 1, !dbg !10757
  br label %bb3, !dbg !10757

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10757
  br label %bb3, !dbg !10757

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10757, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10757
  br i1 %3, label %bb4, label %bb5, !dbg !10757

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10757, !noundef !25
  %_7 = and i64 %_8, 32, !dbg !10757
  %4 = icmp eq i64 %_7, 32, !dbg !10757
  %5 = zext i1 %4 to i8, !dbg !10757
  store i8 %5, ptr %0, align 1, !dbg !10757
  br label %bb6, !dbg !10757

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10757
  br label %bb6, !dbg !10757

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10758, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10758
  ret i1 %7, !dbg !10758
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_SUPPRESS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17h3ddf26f42545fbd6E"(ptr align 8 %self) unnamed_addr #0 !dbg !10759 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10761, metadata !DIExpression()), !dbg !10763
  br i1 false, label %bb2, label %bb1, !dbg !10763

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10763, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10763
  %1 = zext i1 %_5 to i8, !dbg !10763
  store i8 %1, ptr %_2, align 1, !dbg !10763
  br label %bb3, !dbg !10763

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10763
  br label %bb3, !dbg !10763

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10763, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10763
  br i1 %3, label %bb4, label %bb5, !dbg !10763

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10763, !noundef !25
  %_7 = and i64 %_8, 1024, !dbg !10763
  %4 = icmp eq i64 %_7, 1024, !dbg !10763
  %5 = zext i1 %4 to i8, !dbg !10763
  store i8 %5, ptr %0, align 1, !dbg !10763
  br label %bb6, !dbg !10763

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10763
  br label %bb6, !dbg !10763

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10764, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10764
  ret i1 %7, !dbg !10764
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_TRACKED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17h0e99c623cca32cc7E"(ptr align 8 %self) unnamed_addr #0 !dbg !10765 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10767, metadata !DIExpression()), !dbg !10769
  br i1 false, label %bb2, label %bb1, !dbg !10769

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !10769, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !10769
  %1 = zext i1 %_5 to i8, !dbg !10769
  store i8 %1, ptr %_2, align 1, !dbg !10769
  br label %bb3, !dbg !10769

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !10769
  br label %bb3, !dbg !10769

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !10769, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !10769
  br i1 %3, label %bb4, label %bb5, !dbg !10769

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !10769, !noundef !25
  %_7 = and i64 %_8, 2048, !dbg !10769
  %4 = icmp eq i64 %_7, 2048, !dbg !10769
  %5 = zext i1 %4 to i8, !dbg !10769
  store i8 %5, ptr %0, align 1, !dbg !10769
  br label %bb6, !dbg !10769

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !10769
  br label %bb6, !dbg !10769

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !10770, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !10770
  ret i1 %7, !dbg !10770
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$3fmt17hef57acbbfe2f36f2E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10771 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_212 = alloca i8, align 1
  %_207 = alloca i8, align 1
  %_203 = alloca i8, align 1
  %_199 = alloca i8, align 1
  %_196 = alloca i32, align 4
  %extra_bits = alloca i32, align 4
  %_187 = alloca i8, align 1
  %_183 = alloca i8, align 1
  %_176 = alloca i8, align 1
  %_172 = alloca i8, align 1
  %_165 = alloca i8, align 1
  %_161 = alloca i8, align 1
  %_154 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_139 = alloca i8, align 1
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !10785, metadata !DIExpression()), !dbg !10939
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !10787, metadata !DIExpression()), !dbg !10940
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !10789, metadata !DIExpression()), !dbg !10941
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !10791, metadata !DIExpression()), !dbg !10942
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !10793, metadata !DIExpression()), !dbg !10943
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !10795, metadata !DIExpression()), !dbg !10944
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !10797, metadata !DIExpression()), !dbg !10945
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !10799, metadata !DIExpression()), !dbg !10946
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !10801, metadata !DIExpression()), !dbg !10947
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !10803, metadata !DIExpression()), !dbg !10948
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !10805, metadata !DIExpression()), !dbg !10949
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !10807, metadata !DIExpression()), !dbg !10950
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !10809, metadata !DIExpression()), !dbg !10951
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !10811, metadata !DIExpression()), !dbg !10952
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !10813, metadata !DIExpression()), !dbg !10953
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !10815, metadata !DIExpression()), !dbg !10954
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !10817, metadata !DIExpression()), !dbg !10955
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !10819, metadata !DIExpression()), !dbg !10956
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !10821, metadata !DIExpression()), !dbg !10957
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !10823, metadata !DIExpression()), !dbg !10958
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !10825, metadata !DIExpression()), !dbg !10959
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !10827, metadata !DIExpression()), !dbg !10960
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !10829, metadata !DIExpression()), !dbg !10961
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !10831, metadata !DIExpression()), !dbg !10962
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !10833, metadata !DIExpression()), !dbg !10963
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !10835, metadata !DIExpression()), !dbg !10964
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !10837, metadata !DIExpression()), !dbg !10965
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !10839, metadata !DIExpression()), !dbg !10966
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !10841, metadata !DIExpression()), !dbg !10967
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !10843, metadata !DIExpression()), !dbg !10968
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !10845, metadata !DIExpression()), !dbg !10969
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !10847, metadata !DIExpression()), !dbg !10970
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !10849, metadata !DIExpression()), !dbg !10971
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !10851, metadata !DIExpression()), !dbg !10972
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !10853, metadata !DIExpression()), !dbg !10973
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !10855, metadata !DIExpression()), !dbg !10974
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !10857, metadata !DIExpression()), !dbg !10975
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !10859, metadata !DIExpression()), !dbg !10976
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !10861, metadata !DIExpression()), !dbg !10977
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !10863, metadata !DIExpression()), !dbg !10978
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !10865, metadata !DIExpression()), !dbg !10979
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !10867, metadata !DIExpression()), !dbg !10980
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !10869, metadata !DIExpression()), !dbg !10981
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !10871, metadata !DIExpression()), !dbg !10982
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !10873, metadata !DIExpression()), !dbg !10983
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !10875, metadata !DIExpression()), !dbg !10984
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !10877, metadata !DIExpression()), !dbg !10985
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !10879, metadata !DIExpression()), !dbg !10986
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !10881, metadata !DIExpression()), !dbg !10987
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !10883, metadata !DIExpression()), !dbg !10988
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !10885, metadata !DIExpression()), !dbg !10989
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !10887, metadata !DIExpression()), !dbg !10990
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !10889, metadata !DIExpression()), !dbg !10991
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !10891, metadata !DIExpression()), !dbg !10992
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !10893, metadata !DIExpression()), !dbg !10993
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !10895, metadata !DIExpression()), !dbg !10994
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !10897, metadata !DIExpression()), !dbg !10995
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !10899, metadata !DIExpression()), !dbg !10996
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !10901, metadata !DIExpression()), !dbg !10997
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !10903, metadata !DIExpression()), !dbg !10998
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !10905, metadata !DIExpression()), !dbg !10999
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !10907, metadata !DIExpression()), !dbg !11000
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !10909, metadata !DIExpression()), !dbg !11001
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !10911, metadata !DIExpression()), !dbg !11002
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !10913, metadata !DIExpression()), !dbg !11003
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !10915, metadata !DIExpression()), !dbg !11004
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !10917, metadata !DIExpression()), !dbg !11005
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !10919, metadata !DIExpression()), !dbg !11006
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !10923, metadata !DIExpression()), !dbg !11007
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !10925, metadata !DIExpression()), !dbg !11008
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !10927, metadata !DIExpression()), !dbg !11009
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !10929, metadata !DIExpression()), !dbg !11010
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !10931, metadata !DIExpression()), !dbg !11011
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !10933, metadata !DIExpression()), !dbg !11012
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !10935, metadata !DIExpression()), !dbg !11013
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !10937, metadata !DIExpression()), !dbg !11014
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !11014
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10781, metadata !DIExpression()), !dbg !11015
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !11014
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10782, metadata !DIExpression()), !dbg !11016
  call void @llvm.dbg.declare(metadata ptr %first, metadata !10783, metadata !DIExpression()), !dbg !11017
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !10921, metadata !DIExpression()), !dbg !11018
  store i8 1, ptr %first, align 1, !dbg !11019
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION
  %_4 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17h8b63a6f504d2bd50E"(ptr align 4 %self) #8, !dbg !11020
  br i1 %_4, label %bb2, label %bb12, !dbg !11020

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL
  %_15 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17h375e62c471892831E"(ptr align 4 %self) #8, !dbg !11020
  br i1 %_15, label %bb14, label %bb23, !dbg !11020

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !11021, !range !1562, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !11021
  %_5 = xor i1 %_6, true, !dbg !11022
  br i1 %_5, label %bb3, label %bb8, !dbg !11022

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !11023
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_350dbcb10d3dac789bff2c27a189e81f, i64 17) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_12) #8, !dbg !11024
  %3 = zext i1 %2 to i8, !dbg !11024
  store i8 %3, ptr %_11, align 1, !dbg !11024
  %4 = load i8, ptr %_11, align 1, !dbg !11024, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !11024
  %_14 = zext i1 %5 to i64, !dbg !11024
  %6 = icmp eq i64 %_14, 0, !dbg !11024
  br i1 %6, label %bb12, label %bb11, !dbg !11024

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11025
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_8) #8, !dbg !11025
  %8 = zext i1 %7 to i8, !dbg !11025
  store i8 %8, ptr %_7, align 1, !dbg !11025
  %9 = load i8, ptr %_7, align 1, !dbg !11025, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !11025
  %_10 = zext i1 %10 to i64, !dbg !11025
  %11 = icmp eq i64 %_10, 0, !dbg !11025
  br i1 %11, label %bb8, label %bb7, !dbg !11025

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11026
  %13 = zext i1 %12 to i8, !dbg !11026
  store i8 %13, ptr %0, align 1, !dbg !11026
  br label %bb210, !dbg !11026

bb210:                                            ; preds = %bb209, %bb208, %bb203, %bb200, %bb195, %bb187, %bb183, %bb176, %bb172, %bb165, %bb161, %bb154, %bb150, %bb143, %bb139, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !11027, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !11027
  ret i1 %15, !dbg !11027

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11028
  %17 = zext i1 %16 to i8, !dbg !11028
  store i8 %17, ptr %0, align 1, !dbg !11028
  br label %bb210, !dbg !11028

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO
  %_26 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17hb8b21c34ea2d5b1fE"(ptr align 4 %self) #8, !dbg !11020
  br i1 %_26, label %bb25, label %bb34, !dbg !11020

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !11021, !range !1562, !noundef !25
  %_17 = trunc i8 %18 to i1, !dbg !11021
  %_16 = xor i1 %_17, true, !dbg !11022
  br i1 %_16, label %bb15, label %bb19, !dbg !11022

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !11023
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_7ec7b854ddb106bca3d2e3aadc6beb75, i64 8) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_23) #8, !dbg !11024
  %20 = zext i1 %19 to i8, !dbg !11024
  store i8 %20, ptr %_22, align 1, !dbg !11024
  %21 = load i8, ptr %_22, align 1, !dbg !11024, !range !1562, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !11024
  %_25 = zext i1 %22 to i64, !dbg !11024
  %23 = icmp eq i64 %_25, 0, !dbg !11024
  br i1 %23, label %bb23, label %bb22, !dbg !11024

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11025
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_19) #8, !dbg !11025
  %25 = zext i1 %24 to i8, !dbg !11025
  store i8 %25, ptr %_18, align 1, !dbg !11025
  %26 = load i8, ptr %_18, align 1, !dbg !11025, !range !1562, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !11025
  %_21 = zext i1 %27 to i64, !dbg !11025
  %28 = icmp eq i64 %_21, 0, !dbg !11025
  br i1 %28, label %bb19, label %bb18, !dbg !11025

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11029
  %30 = zext i1 %29 to i8, !dbg !11029
  store i8 %30, ptr %0, align 1, !dbg !11029
  br label %bb210, !dbg !11029

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11030
  %32 = zext i1 %31 to i8, !dbg !11030
  store i8 %32, ptr %0, align 1, !dbg !11030
  br label %bb210, !dbg !11030

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW
  %_37 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17ha84e16ca56389899E"(ptr align 4 %self) #8, !dbg !11020
  br i1 %_37, label %bb36, label %bb45, !dbg !11020

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !11021, !range !1562, !noundef !25
  %_28 = trunc i8 %33 to i1, !dbg !11021
  %_27 = xor i1 %_28, true, !dbg !11022
  br i1 %_27, label %bb26, label %bb30, !dbg !11022

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !11023
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_0698b50985094ab5232d42d450db30cb, i64 14) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_34) #8, !dbg !11024
  %35 = zext i1 %34 to i8, !dbg !11024
  store i8 %35, ptr %_33, align 1, !dbg !11024
  %36 = load i8, ptr %_33, align 1, !dbg !11024, !range !1562, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !11024
  %_36 = zext i1 %37 to i64, !dbg !11024
  %38 = icmp eq i64 %_36, 0, !dbg !11024
  br i1 %38, label %bb34, label %bb33, !dbg !11024

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11025
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_30) #8, !dbg !11025
  %40 = zext i1 %39 to i8, !dbg !11025
  store i8 %40, ptr %_29, align 1, !dbg !11025
  %41 = load i8, ptr %_29, align 1, !dbg !11025, !range !1562, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !11025
  %_32 = zext i1 %42 to i64, !dbg !11025
  %43 = icmp eq i64 %_32, 0, !dbg !11025
  br i1 %43, label %bb30, label %bb29, !dbg !11025

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11031
  %45 = zext i1 %44 to i8, !dbg !11031
  store i8 %45, ptr %0, align 1, !dbg !11031
  br label %bb210, !dbg !11031

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11032
  %47 = zext i1 %46 to i8, !dbg !11032
  store i8 %47, ptr %0, align 1, !dbg !11032
  br label %bb210, !dbg !11032

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW
  %_48 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17h585eb9cabc30df2cE"(ptr align 4 %self) #8, !dbg !11020
  br i1 %_48, label %bb47, label %bb56, !dbg !11020

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !11021, !range !1562, !noundef !25
  %_39 = trunc i8 %48 to i1, !dbg !11021
  %_38 = xor i1 %_39, true, !dbg !11022
  br i1 %_38, label %bb37, label %bb41, !dbg !11022

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !11023
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_3b8b4793b1ea451345d29976e468891f, i64 8) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_45) #8, !dbg !11024
  %50 = zext i1 %49 to i8, !dbg !11024
  store i8 %50, ptr %_44, align 1, !dbg !11024
  %51 = load i8, ptr %_44, align 1, !dbg !11024, !range !1562, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !11024
  %_47 = zext i1 %52 to i64, !dbg !11024
  %53 = icmp eq i64 %_47, 0, !dbg !11024
  br i1 %53, label %bb45, label %bb44, !dbg !11024

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11025
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_41) #8, !dbg !11025
  %55 = zext i1 %54 to i8, !dbg !11025
  store i8 %55, ptr %_40, align 1, !dbg !11025
  %56 = load i8, ptr %_40, align 1, !dbg !11025, !range !1562, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !11025
  %_43 = zext i1 %57 to i64, !dbg !11025
  %58 = icmp eq i64 %_43, 0, !dbg !11025
  br i1 %58, label %bb41, label %bb40, !dbg !11025

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11033
  %60 = zext i1 %59 to i8, !dbg !11033
  store i8 %60, ptr %0, align 1, !dbg !11033
  br label %bb210, !dbg !11033

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11034
  %62 = zext i1 %61 to i8, !dbg !11034
  store i8 %62, ptr %0, align 1, !dbg !11034
  br label %bb210, !dbg !11034

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION
  %_59 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17hcc253c092fd22e83E"(ptr align 4 %self) #8, !dbg !11020
  br i1 %_59, label %bb58, label %bb67, !dbg !11020

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !11021, !range !1562, !noundef !25
  %_50 = trunc i8 %63 to i1, !dbg !11021
  %_49 = xor i1 %_50, true, !dbg !11022
  br i1 %_49, label %bb48, label %bb52, !dbg !11022

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !11023
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_7ea326424015707213a4540a6b01ccbc, i64 9) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_56) #8, !dbg !11024
  %65 = zext i1 %64 to i8, !dbg !11024
  store i8 %65, ptr %_55, align 1, !dbg !11024
  %66 = load i8, ptr %_55, align 1, !dbg !11024, !range !1562, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !11024
  %_58 = zext i1 %67 to i64, !dbg !11024
  %68 = icmp eq i64 %_58, 0, !dbg !11024
  br i1 %68, label %bb56, label %bb55, !dbg !11024

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11025
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_52) #8, !dbg !11025
  %70 = zext i1 %69 to i8, !dbg !11025
  store i8 %70, ptr %_51, align 1, !dbg !11025
  %71 = load i8, ptr %_51, align 1, !dbg !11025, !range !1562, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !11025
  %_54 = zext i1 %72 to i64, !dbg !11025
  %73 = icmp eq i64 %_54, 0, !dbg !11025
  br i1 %73, label %bb52, label %bb51, !dbg !11025

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11035
  %75 = zext i1 %74 to i8, !dbg !11035
  store i8 %75, ptr %0, align 1, !dbg !11035
  br label %bb210, !dbg !11035

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11036
  %77 = zext i1 %76 to i8, !dbg !11036
  store i8 %77, ptr %0, align 1, !dbg !11036
  br label %bb210, !dbg !11036

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMALS_ARE_ZEROS
  %_70 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17h33e3001deddceaf3E"(ptr align 4 %self) #8, !dbg !11020
  br i1 %_70, label %bb69, label %bb78, !dbg !11020

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !11021, !range !1562, !noundef !25
  %_61 = trunc i8 %78 to i1, !dbg !11021
  %_60 = xor i1 %_61, true, !dbg !11022
  br i1 %_60, label %bb59, label %bb63, !dbg !11022

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !11023
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_65c8d9334162f88c29e9094988ececd2, i64 9) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_67) #8, !dbg !11024
  %80 = zext i1 %79 to i8, !dbg !11024
  store i8 %80, ptr %_66, align 1, !dbg !11024
  %81 = load i8, ptr %_66, align 1, !dbg !11024, !range !1562, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !11024
  %_69 = zext i1 %82 to i64, !dbg !11024
  %83 = icmp eq i64 %_69, 0, !dbg !11024
  br i1 %83, label %bb67, label %bb66, !dbg !11024

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11025
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_63) #8, !dbg !11025
  %85 = zext i1 %84 to i8, !dbg !11025
  store i8 %85, ptr %_62, align 1, !dbg !11025
  %86 = load i8, ptr %_62, align 1, !dbg !11025, !range !1562, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !11025
  %_65 = zext i1 %87 to i64, !dbg !11025
  %88 = icmp eq i64 %_65, 0, !dbg !11025
  br i1 %88, label %bb63, label %bb62, !dbg !11025

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11037
  %90 = zext i1 %89 to i8, !dbg !11037
  store i8 %90, ptr %0, align 1, !dbg !11037
  br label %bb210, !dbg !11037

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11038
  %92 = zext i1 %91 to i8, !dbg !11038
  store i8 %92, ptr %0, align 1, !dbg !11038
  br label %bb210, !dbg !11038

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION_MASK
  %_81 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17h89da8ea7fa8cec76E"(ptr align 4 %self) #8, !dbg !11020
  br i1 %_81, label %bb80, label %bb89, !dbg !11020

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !11021, !range !1562, !noundef !25
  %_72 = trunc i8 %93 to i1, !dbg !11021
  %_71 = xor i1 %_72, true, !dbg !11022
  br i1 %_71, label %bb70, label %bb74, !dbg !11022

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !11023
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_f71adfd8f709c3a17b5ee7464b0e65a7, i64 19) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_78) #8, !dbg !11024
  %95 = zext i1 %94 to i8, !dbg !11024
  store i8 %95, ptr %_77, align 1, !dbg !11024
  %96 = load i8, ptr %_77, align 1, !dbg !11024, !range !1562, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !11024
  %_80 = zext i1 %97 to i64, !dbg !11024
  %98 = icmp eq i64 %_80, 0, !dbg !11024
  br i1 %98, label %bb78, label %bb77, !dbg !11024

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11025
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_74) #8, !dbg !11025
  %100 = zext i1 %99 to i8, !dbg !11025
  store i8 %100, ptr %_73, align 1, !dbg !11025
  %101 = load i8, ptr %_73, align 1, !dbg !11025, !range !1562, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !11025
  %_76 = zext i1 %102 to i64, !dbg !11025
  %103 = icmp eq i64 %_76, 0, !dbg !11025
  br i1 %103, label %bb74, label %bb73, !dbg !11025

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11039
  %105 = zext i1 %104 to i8, !dbg !11039
  store i8 %105, ptr %0, align 1, !dbg !11039
  br label %bb210, !dbg !11039

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11040
  %107 = zext i1 %106 to i8, !dbg !11040
  store i8 %107, ptr %0, align 1, !dbg !11040
  br label %bb210, !dbg !11040

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL_MASK
  %_92 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17hbde13b970240d474E"(ptr align 4 %self) #8, !dbg !11020
  br i1 %_92, label %bb91, label %bb100, !dbg !11020

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !11021, !range !1562, !noundef !25
  %_83 = trunc i8 %108 to i1, !dbg !11021
  %_82 = xor i1 %_83, true, !dbg !11022
  br i1 %_82, label %bb81, label %bb85, !dbg !11022

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !11023
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_9bd11bca8ae23cc51d3a6341c95b96fc, i64 22) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_89) #8, !dbg !11024
  %110 = zext i1 %109 to i8, !dbg !11024
  store i8 %110, ptr %_88, align 1, !dbg !11024
  %111 = load i8, ptr %_88, align 1, !dbg !11024, !range !1562, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !11024
  %_91 = zext i1 %112 to i64, !dbg !11024
  %113 = icmp eq i64 %_91, 0, !dbg !11024
  br i1 %113, label %bb89, label %bb88, !dbg !11024

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11025
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_85) #8, !dbg !11025
  %115 = zext i1 %114 to i8, !dbg !11025
  store i8 %115, ptr %_84, align 1, !dbg !11025
  %116 = load i8, ptr %_84, align 1, !dbg !11025, !range !1562, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !11025
  %_87 = zext i1 %117 to i64, !dbg !11025
  %118 = icmp eq i64 %_87, 0, !dbg !11025
  br i1 %118, label %bb85, label %bb84, !dbg !11025

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11041
  %120 = zext i1 %119 to i8, !dbg !11041
  store i8 %120, ptr %0, align 1, !dbg !11041
  br label %bb210, !dbg !11041

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11042
  %122 = zext i1 %121 to i8, !dbg !11042
  store i8 %122, ptr %0, align 1, !dbg !11042
  br label %bb210, !dbg !11042

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO_MASK
  %_103 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17h55deeb0db0b45c2fE"(ptr align 4 %self) #8, !dbg !11020
  br i1 %_103, label %bb102, label %bb111, !dbg !11020

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !11021, !range !1562, !noundef !25
  %_94 = trunc i8 %123 to i1, !dbg !11021
  %_93 = xor i1 %_94, true, !dbg !11022
  br i1 %_93, label %bb92, label %bb96, !dbg !11022

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !11023
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_14a79a8e897526cc9db098787ad82623, i64 13) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_100) #8, !dbg !11024
  %125 = zext i1 %124 to i8, !dbg !11024
  store i8 %125, ptr %_99, align 1, !dbg !11024
  %126 = load i8, ptr %_99, align 1, !dbg !11024, !range !1562, !noundef !25
  %127 = trunc i8 %126 to i1, !dbg !11024
  %_102 = zext i1 %127 to i64, !dbg !11024
  %128 = icmp eq i64 %_102, 0, !dbg !11024
  br i1 %128, label %bb100, label %bb99, !dbg !11024

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11025
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_96) #8, !dbg !11025
  %130 = zext i1 %129 to i8, !dbg !11025
  store i8 %130, ptr %_95, align 1, !dbg !11025
  %131 = load i8, ptr %_95, align 1, !dbg !11025, !range !1562, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !11025
  %_98 = zext i1 %132 to i64, !dbg !11025
  %133 = icmp eq i64 %_98, 0, !dbg !11025
  br i1 %133, label %bb96, label %bb95, !dbg !11025

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11043
  %135 = zext i1 %134 to i8, !dbg !11043
  store i8 %135, ptr %0, align 1, !dbg !11043
  br label %bb210, !dbg !11043

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11044
  %137 = zext i1 %136 to i8, !dbg !11044
  store i8 %137, ptr %0, align 1, !dbg !11044
  br label %bb210, !dbg !11044

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_MASK
  %_114 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h0823a4976a248b9aE"(ptr align 4 %self) #8, !dbg !11020
  br i1 %_114, label %bb113, label %bb122, !dbg !11020

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !11021, !range !1562, !noundef !25
  %_105 = trunc i8 %138 to i1, !dbg !11021
  %_104 = xor i1 %_105, true, !dbg !11022
  br i1 %_104, label %bb103, label %bb107, !dbg !11022

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !11023
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_e7459e65b76b299ed2a1432c4b4f7567, i64 19) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_111) #8, !dbg !11024
  %140 = zext i1 %139 to i8, !dbg !11024
  store i8 %140, ptr %_110, align 1, !dbg !11024
  %141 = load i8, ptr %_110, align 1, !dbg !11024, !range !1562, !noundef !25
  %142 = trunc i8 %141 to i1, !dbg !11024
  %_113 = zext i1 %142 to i64, !dbg !11024
  %143 = icmp eq i64 %_113, 0, !dbg !11024
  br i1 %143, label %bb111, label %bb110, !dbg !11024

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11025
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_107) #8, !dbg !11025
  %145 = zext i1 %144 to i8, !dbg !11025
  store i8 %145, ptr %_106, align 1, !dbg !11025
  %146 = load i8, ptr %_106, align 1, !dbg !11025, !range !1562, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !11025
  %_109 = zext i1 %147 to i64, !dbg !11025
  %148 = icmp eq i64 %_109, 0, !dbg !11025
  br i1 %148, label %bb107, label %bb106, !dbg !11025

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11045
  %150 = zext i1 %149 to i8, !dbg !11045
  store i8 %150, ptr %0, align 1, !dbg !11045
  br label %bb210, !dbg !11045

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11046
  %152 = zext i1 %151 to i8, !dbg !11046
  store i8 %152, ptr %0, align 1, !dbg !11046
  br label %bb210, !dbg !11046

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW_MASK
  %_125 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17h2a0d7e7d48b0cc0aE"(ptr align 4 %self) #8, !dbg !11020
  br i1 %_125, label %bb124, label %bb133, !dbg !11020

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !11021, !range !1562, !noundef !25
  %_116 = trunc i8 %153 to i1, !dbg !11021
  %_115 = xor i1 %_116, true, !dbg !11022
  br i1 %_115, label %bb114, label %bb118, !dbg !11022

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !11023
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_23a7a9fd7a65d467bfbc7e54bb2efc1c, i64 13) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_122) #8, !dbg !11024
  %155 = zext i1 %154 to i8, !dbg !11024
  store i8 %155, ptr %_121, align 1, !dbg !11024
  %156 = load i8, ptr %_121, align 1, !dbg !11024, !range !1562, !noundef !25
  %157 = trunc i8 %156 to i1, !dbg !11024
  %_124 = zext i1 %157 to i64, !dbg !11024
  %158 = icmp eq i64 %_124, 0, !dbg !11024
  br i1 %158, label %bb122, label %bb121, !dbg !11024

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11025
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_118) #8, !dbg !11025
  %160 = zext i1 %159 to i8, !dbg !11025
  store i8 %160, ptr %_117, align 1, !dbg !11025
  %161 = load i8, ptr %_117, align 1, !dbg !11025, !range !1562, !noundef !25
  %162 = trunc i8 %161 to i1, !dbg !11025
  %_120 = zext i1 %162 to i64, !dbg !11025
  %163 = icmp eq i64 %_120, 0, !dbg !11025
  br i1 %163, label %bb118, label %bb117, !dbg !11025

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11047
  %165 = zext i1 %164 to i8, !dbg !11047
  store i8 %165, ptr %0, align 1, !dbg !11047
  br label %bb210, !dbg !11047

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11048
  %167 = zext i1 %166 to i8, !dbg !11048
  store i8 %167, ptr %0, align 1, !dbg !11048
  br label %bb210, !dbg !11048

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION_MASK
  %_136 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17h56a60f66e3e7d715E"(ptr align 4 %self) #8, !dbg !11020
  br i1 %_136, label %bb135, label %bb144, !dbg !11020

bb124:                                            ; preds = %bb122
  %168 = load i8, ptr %first, align 1, !dbg !11021, !range !1562, !noundef !25
  %_127 = trunc i8 %168 to i1, !dbg !11021
  %_126 = xor i1 %_127, true, !dbg !11022
  br i1 %_126, label %bb125, label %bb129, !dbg !11022

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !11023
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_826c9a205ee91afd7a96fabeb2473cae, i64 14) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_133) #8, !dbg !11024
  %170 = zext i1 %169 to i8, !dbg !11024
  store i8 %170, ptr %_132, align 1, !dbg !11024
  %171 = load i8, ptr %_132, align 1, !dbg !11024, !range !1562, !noundef !25
  %172 = trunc i8 %171 to i1, !dbg !11024
  %_135 = zext i1 %172 to i64, !dbg !11024
  %173 = icmp eq i64 %_135, 0, !dbg !11024
  br i1 %173, label %bb133, label %bb132, !dbg !11024

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11025
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_129) #8, !dbg !11025
  %175 = zext i1 %174 to i8, !dbg !11025
  store i8 %175, ptr %_128, align 1, !dbg !11025
  %176 = load i8, ptr %_128, align 1, !dbg !11025, !range !1562, !noundef !25
  %177 = trunc i8 %176 to i1, !dbg !11025
  %_131 = zext i1 %177 to i64, !dbg !11025
  %178 = icmp eq i64 %_131, 0, !dbg !11025
  br i1 %178, label %bb129, label %bb128, !dbg !11025

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11049
  %180 = zext i1 %179 to i8, !dbg !11049
  store i8 %180, ptr %0, align 1, !dbg !11049
  br label %bb210, !dbg !11049

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11050
  %182 = zext i1 %181 to i8, !dbg !11050
  store i8 %182, ptr %0, align 1, !dbg !11050
  br label %bb210, !dbg !11050

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_NEGATIVE
  %_147 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17h89f6831010611becE"(ptr align 4 %self) #8, !dbg !11020
  br i1 %_147, label %bb146, label %bb155, !dbg !11020

bb135:                                            ; preds = %bb133
  %183 = load i8, ptr %first, align 1, !dbg !11021, !range !1562, !noundef !25
  %_138 = trunc i8 %183 to i1, !dbg !11021
  %_137 = xor i1 %_138, true, !dbg !11022
  br i1 %_137, label %bb136, label %bb140, !dbg !11022

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !11023
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_39fe69eff977a9c06b2c3eead5f36a7c, i64 14) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_144) #8, !dbg !11024
  %185 = zext i1 %184 to i8, !dbg !11024
  store i8 %185, ptr %_143, align 1, !dbg !11024
  %186 = load i8, ptr %_143, align 1, !dbg !11024, !range !1562, !noundef !25
  %187 = trunc i8 %186 to i1, !dbg !11024
  %_146 = zext i1 %187 to i64, !dbg !11024
  %188 = icmp eq i64 %_146, 0, !dbg !11024
  br i1 %188, label %bb144, label %bb143, !dbg !11024

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_140 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11025
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_140) #8, !dbg !11025
  %190 = zext i1 %189 to i8, !dbg !11025
  store i8 %190, ptr %_139, align 1, !dbg !11025
  %191 = load i8, ptr %_139, align 1, !dbg !11025, !range !1562, !noundef !25
  %192 = trunc i8 %191 to i1, !dbg !11025
  %_142 = zext i1 %192 to i64, !dbg !11025
  %193 = icmp eq i64 %_142, 0, !dbg !11025
  br i1 %193, label %bb140, label %bb139, !dbg !11025

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11051
  %195 = zext i1 %194 to i8, !dbg !11051
  store i8 %195, ptr %0, align 1, !dbg !11051
  br label %bb210, !dbg !11051

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11052
  %197 = zext i1 %196 to i8, !dbg !11052
  store i8 %197, ptr %0, align 1, !dbg !11052
  br label %bb210, !dbg !11052

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_POSITIVE
  %_158 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17hc9c50c50360b1cd2E"(ptr align 4 %self) #8, !dbg !11020
  br i1 %_158, label %bb157, label %bb166, !dbg !11020

bb146:                                            ; preds = %bb144
  %198 = load i8, ptr %first, align 1, !dbg !11021, !range !1562, !noundef !25
  %_149 = trunc i8 %198 to i1, !dbg !11021
  %_148 = xor i1 %_149, true, !dbg !11022
  br i1 %_148, label %bb147, label %bb151, !dbg !11022

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !11023
; call core::fmt::Formatter::write_str
  %_155 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_6f1c269e29791eb3e3eba5768c9e1567, i64 25) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_155) #8, !dbg !11024
  %200 = zext i1 %199 to i8, !dbg !11024
  store i8 %200, ptr %_154, align 1, !dbg !11024
  %201 = load i8, ptr %_154, align 1, !dbg !11024, !range !1562, !noundef !25
  %202 = trunc i8 %201 to i1, !dbg !11024
  %_157 = zext i1 %202 to i64, !dbg !11024
  %203 = icmp eq i64 %_157, 0, !dbg !11024
  br i1 %203, label %bb155, label %bb154, !dbg !11024

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11025
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_151) #8, !dbg !11025
  %205 = zext i1 %204 to i8, !dbg !11025
  store i8 %205, ptr %_150, align 1, !dbg !11025
  %206 = load i8, ptr %_150, align 1, !dbg !11025, !range !1562, !noundef !25
  %207 = trunc i8 %206 to i1, !dbg !11025
  %_153 = zext i1 %207 to i64, !dbg !11025
  %208 = icmp eq i64 %_153, 0, !dbg !11025
  br i1 %208, label %bb151, label %bb150, !dbg !11025

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11053
  %210 = zext i1 %209 to i8, !dbg !11053
  store i8 %210, ptr %0, align 1, !dbg !11053
  br label %bb210, !dbg !11053

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11054
  %212 = zext i1 %211 to i8, !dbg !11054
  store i8 %212, ptr %0, align 1, !dbg !11054
  br label %bb210, !dbg !11054

bb166:                                            ; preds = %bb162, %bb155
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_ZERO
  %_169 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17hf17d4cf12e551e3bE"(ptr align 4 %self) #8, !dbg !11020
  br i1 %_169, label %bb168, label %bb177, !dbg !11020

bb157:                                            ; preds = %bb155
  %213 = load i8, ptr %first, align 1, !dbg !11021, !range !1562, !noundef !25
  %_160 = trunc i8 %213 to i1, !dbg !11021
  %_159 = xor i1 %_160, true, !dbg !11022
  br i1 %_159, label %bb158, label %bb162, !dbg !11022

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !11023
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_7bc910930806376fb8f9536a186e7134, i64 25) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_166) #8, !dbg !11024
  %215 = zext i1 %214 to i8, !dbg !11024
  store i8 %215, ptr %_165, align 1, !dbg !11024
  %216 = load i8, ptr %_165, align 1, !dbg !11024, !range !1562, !noundef !25
  %217 = trunc i8 %216 to i1, !dbg !11024
  %_168 = zext i1 %217 to i64, !dbg !11024
  %218 = icmp eq i64 %_168, 0, !dbg !11024
  br i1 %218, label %bb166, label %bb165, !dbg !11024

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_162 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11025
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_162) #8, !dbg !11025
  %220 = zext i1 %219 to i8, !dbg !11025
  store i8 %220, ptr %_161, align 1, !dbg !11025
  %221 = load i8, ptr %_161, align 1, !dbg !11025, !range !1562, !noundef !25
  %222 = trunc i8 %221 to i1, !dbg !11025
  %_164 = zext i1 %222 to i64, !dbg !11025
  %223 = icmp eq i64 %_164, 0, !dbg !11025
  br i1 %223, label %bb162, label %bb161, !dbg !11025

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11055
  %225 = zext i1 %224 to i8, !dbg !11055
  store i8 %225, ptr %0, align 1, !dbg !11055
  br label %bb210, !dbg !11055

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11056
  %227 = zext i1 %226 to i8, !dbg !11056
  store i8 %227, ptr %0, align 1, !dbg !11056
  br label %bb210, !dbg !11056

bb177:                                            ; preds = %bb173, %bb166
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::FLUSH_TO_ZERO
  %_180 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17h2cc246fbd29a904cE"(ptr align 4 %self) #8, !dbg !11020
  br i1 %_180, label %bb179, label %bb188, !dbg !11020

bb168:                                            ; preds = %bb166
  %228 = load i8, ptr %first, align 1, !dbg !11021, !range !1562, !noundef !25
  %_171 = trunc i8 %228 to i1, !dbg !11021
  %_170 = xor i1 %_171, true, !dbg !11022
  br i1 %_170, label %bb169, label %bb173, !dbg !11022

bb173:                                            ; preds = %bb169, %bb168
  store i8 0, ptr %first, align 1, !dbg !11023
; call core::fmt::Formatter::write_str
  %_177 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_430c7d8c98839de51a05c8fe3af9a348, i64 21) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_177) #8, !dbg !11024
  %230 = zext i1 %229 to i8, !dbg !11024
  store i8 %230, ptr %_176, align 1, !dbg !11024
  %231 = load i8, ptr %_176, align 1, !dbg !11024, !range !1562, !noundef !25
  %232 = trunc i8 %231 to i1, !dbg !11024
  %_179 = zext i1 %232 to i64, !dbg !11024
  %233 = icmp eq i64 %_179, 0, !dbg !11024
  br i1 %233, label %bb177, label %bb176, !dbg !11024

bb169:                                            ; preds = %bb168
; call core::fmt::Formatter::write_str
  %_173 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11025
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_173) #8, !dbg !11025
  %235 = zext i1 %234 to i8, !dbg !11025
  store i8 %235, ptr %_172, align 1, !dbg !11025
  %236 = load i8, ptr %_172, align 1, !dbg !11025, !range !1562, !noundef !25
  %237 = trunc i8 %236 to i1, !dbg !11025
  %_175 = zext i1 %237 to i64, !dbg !11025
  %238 = icmp eq i64 %_175, 0, !dbg !11025
  br i1 %238, label %bb173, label %bb172, !dbg !11025

bb172:                                            ; preds = %bb169
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11057
  %240 = zext i1 %239 to i8, !dbg !11057
  store i8 %240, ptr %0, align 1, !dbg !11057
  br label %bb210, !dbg !11057

bb176:                                            ; preds = %bb173
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11058
  %242 = zext i1 %241 to i8, !dbg !11058
  store i8 %242, ptr %0, align 1, !dbg !11058
  br label %bb210, !dbg !11058

bb188:                                            ; preds = %bb184, %bb177
  %_192 = load i32, ptr %self, align 4, !dbg !11059, !noundef !25
; call x86_64::registers::mxcsr::MxCsr::all
  %243 = call i32 @_ZN6x86_649registers5mxcsr5MxCsr3all17hf225043922162931E() #8, !dbg !11060
  store i32 %243, ptr %_196, align 4, !dbg !11060
; call x86_64::registers::mxcsr::MxCsr::bits
  %_194 = call i32 @_ZN6x86_649registers5mxcsr5MxCsr4bits17h783ccc1b78d30a7dE(ptr align 4 %_196) #8, !dbg !11060
  %_193 = xor i32 %_194, -1, !dbg !11061
  %244 = and i32 %_192, %_193, !dbg !11059
  store i32 %244, ptr %extra_bits, align 4, !dbg !11059
  %245 = load i32, ptr %extra_bits, align 4, !dbg !11062, !noundef !25
  %246 = icmp eq i32 %245, 0, !dbg !11062
  br i1 %246, label %bb204, label %bb191, !dbg !11062

bb179:                                            ; preds = %bb177
  %247 = load i8, ptr %first, align 1, !dbg !11021, !range !1562, !noundef !25
  %_182 = trunc i8 %247 to i1, !dbg !11021
  %_181 = xor i1 %_182, true, !dbg !11022
  br i1 %_181, label %bb180, label %bb184, !dbg !11022

bb184:                                            ; preds = %bb180, %bb179
  store i8 0, ptr %first, align 1, !dbg !11023
; call core::fmt::Formatter::write_str
  %_188 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_b9fade50705e3555d0d831a1f9a510ab, i64 13) #8, !dbg !11024
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %248 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_188) #8, !dbg !11024
  %249 = zext i1 %248 to i8, !dbg !11024
  store i8 %249, ptr %_187, align 1, !dbg !11024
  %250 = load i8, ptr %_187, align 1, !dbg !11024, !range !1562, !noundef !25
  %251 = trunc i8 %250 to i1, !dbg !11024
  %_190 = zext i1 %251 to i64, !dbg !11024
  %252 = icmp eq i64 %_190, 0, !dbg !11024
  br i1 %252, label %bb188, label %bb187, !dbg !11024

bb180:                                            ; preds = %bb179
; call core::fmt::Formatter::write_str
  %_184 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11025
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %253 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_184) #8, !dbg !11025
  %254 = zext i1 %253 to i8, !dbg !11025
  store i8 %254, ptr %_183, align 1, !dbg !11025
  %255 = load i8, ptr %_183, align 1, !dbg !11025, !range !1562, !noundef !25
  %256 = trunc i8 %255 to i1, !dbg !11025
  %_186 = zext i1 %256 to i64, !dbg !11025
  %257 = icmp eq i64 %_186, 0, !dbg !11025
  br i1 %257, label %bb184, label %bb183, !dbg !11025

bb183:                                            ; preds = %bb180
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %258 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11063
  %259 = zext i1 %258 to i8, !dbg !11063
  store i8 %259, ptr %0, align 1, !dbg !11063
  br label %bb210, !dbg !11063

bb187:                                            ; preds = %bb184
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %260 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11064
  %261 = zext i1 %260 to i8, !dbg !11064
  store i8 %261, ptr %0, align 1, !dbg !11064
  br label %bb210, !dbg !11064

bb204:                                            ; preds = %bb199, %bb188
  %262 = load i8, ptr %first, align 1, !dbg !11065, !range !1562, !noundef !25
  %_211 = trunc i8 %262 to i1, !dbg !11065
  br i1 %_211, label %bb205, label %bb209, !dbg !11065

bb191:                                            ; preds = %bb188
  %263 = load i8, ptr %first, align 1, !dbg !11066, !range !1562, !noundef !25
  %_198 = trunc i8 %263 to i1, !dbg !11066
  %_197 = xor i1 %_198, true, !dbg !11067
  br i1 %_197, label %bb192, label %bb196, !dbg !11067

bb196:                                            ; preds = %bb192, %bb191
  store i8 0, ptr %first, align 1, !dbg !11068
; call core::fmt::Formatter::write_str
  %_204 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !11069
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %264 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_204) #8, !dbg !11069
  %265 = zext i1 %264 to i8, !dbg !11069
  store i8 %265, ptr %_203, align 1, !dbg !11069
  %266 = load i8, ptr %_203, align 1, !dbg !11069, !range !1562, !noundef !25
  %267 = trunc i8 %266 to i1, !dbg !11069
  %_206 = zext i1 %267 to i64, !dbg !11069
  %268 = icmp eq i64 %_206, 0, !dbg !11069
  br i1 %268, label %bb199, label %bb200, !dbg !11069

bb192:                                            ; preds = %bb191
; call core::fmt::Formatter::write_str
  %_200 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11070
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %269 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_200) #8, !dbg !11070
  %270 = zext i1 %269 to i8, !dbg !11070
  store i8 %270, ptr %_199, align 1, !dbg !11070
  %271 = load i8, ptr %_199, align 1, !dbg !11070, !range !1562, !noundef !25
  %272 = trunc i8 %271 to i1, !dbg !11070
  %_202 = zext i1 %272 to i64, !dbg !11070
  %273 = icmp eq i64 %_202, 0, !dbg !11070
  br i1 %273, label %bb196, label %bb195, !dbg !11070

bb195:                                            ; preds = %bb192
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %274 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11071
  %275 = zext i1 %274 to i8, !dbg !11071
  store i8 %275, ptr %0, align 1, !dbg !11071
  br label %bb210, !dbg !11071

bb199:                                            ; preds = %bb196
; call core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
  %_208 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17hc21c0b8e5f1039baE"(ptr align 4 %extra_bits, ptr align 8 %f) #8, !dbg !11072
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %276 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_208) #8, !dbg !11072
  %277 = zext i1 %276 to i8, !dbg !11072
  store i8 %277, ptr %_207, align 1, !dbg !11072
  %278 = load i8, ptr %_207, align 1, !dbg !11072, !range !1562, !noundef !25
  %279 = trunc i8 %278 to i1, !dbg !11072
  %_210 = zext i1 %279 to i64, !dbg !11072
  %280 = icmp eq i64 %_210, 0, !dbg !11072
  br i1 %280, label %bb204, label %bb203, !dbg !11072

bb200:                                            ; preds = %bb196
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %281 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11073
  %282 = zext i1 %281 to i8, !dbg !11073
  store i8 %282, ptr %0, align 1, !dbg !11073
  br label %bb210, !dbg !11073

bb203:                                            ; preds = %bb199
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %283 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11074
  %284 = zext i1 %283 to i8, !dbg !11074
  store i8 %284, ptr %0, align 1, !dbg !11074
  br label %bb210, !dbg !11074

bb209:                                            ; preds = %bb205, %bb204
  store i8 0, ptr %0, align 1, !dbg !11075
  br label %bb210, !dbg !11027

bb205:                                            ; preds = %bb204
; call core::fmt::Formatter::write_str
  %_213 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !11076
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %285 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_213) #8, !dbg !11076
  %286 = zext i1 %285 to i8, !dbg !11076
  store i8 %286, ptr %_212, align 1, !dbg !11076
  %287 = load i8, ptr %_212, align 1, !dbg !11076, !range !1562, !noundef !25
  %288 = trunc i8 %287 to i1, !dbg !11076
  %_215 = zext i1 %288 to i64, !dbg !11076
  %289 = icmp eq i64 %_215, 0, !dbg !11076
  br i1 %289, label %bb209, label %bb208, !dbg !11076

bb208:                                            ; preds = %bb205
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %290 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_a03ec7eaec177fc228db6cadc3af98d0) #8, !dbg !11077
  %291 = zext i1 %290 to i8, !dbg !11077
  store i8 %291, ptr %0, align 1, !dbg !11077
  br label %bb210, !dbg !11077

bb6:                                              ; No predecessors!
  unreachable, !dbg !11025
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN69_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Binary$GT$3fmt17h16aaaf7adabf98dbE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11078 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11081, metadata !DIExpression()), !dbg !11083
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11082, metadata !DIExpression()), !dbg !11084
; call core::fmt::num::<impl core::fmt::Binary for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u32$GT$3fmt17h4b7aec31fc765cbfE"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !11085
  ret i1 %0, !dbg !11086
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Octal$GT$3fmt17h4732c9709fb82661E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11087 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11090, metadata !DIExpression()), !dbg !11092
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11091, metadata !DIExpression()), !dbg !11093
; call core::fmt::num::<impl core::fmt::Octal for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u32$GT$3fmt17h3288b39bc74d84a0E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !11094
  ret i1 %0, !dbg !11095
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h01bf19af3c7c1c21E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11096 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11099, metadata !DIExpression()), !dbg !11101
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11100, metadata !DIExpression()), !dbg !11102
; call core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17hc21c0b8e5f1039baE"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !11103
  ret i1 %0, !dbg !11104
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h16429096619879b7E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11105 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11108, metadata !DIExpression()), !dbg !11110
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11109, metadata !DIExpression()), !dbg !11111
; call core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17hdc2678856f438f94E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !11112
  ret i1 %0, !dbg !11113
}

; x86_64::registers::mxcsr::MxCsr::all
; Function Attrs: inlinehint noredzone nounwind
define internal i32 @_ZN6x86_649registers5mxcsr5MxCsr3all17hf225043922162931E() unnamed_addr #0 !dbg !11114 {
start:
  %0 = alloca i32, align 4
  store i32 65535, ptr %0, align 4, !dbg !11117
  %1 = load i32, ptr %0, align 4, !dbg !11118, !noundef !25
  ret i32 %1, !dbg !11118
}

; x86_64::registers::mxcsr::MxCsr::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i32 @_ZN6x86_649registers5mxcsr5MxCsr4bits17h783ccc1b78d30a7dE(ptr align 4 %self) unnamed_addr #0 !dbg !11119 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11123, metadata !DIExpression()), !dbg !11124
  %0 = load i32, ptr %self, align 4, !dbg !11125, !noundef !25
  ret i32 %0, !dbg !11126
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17h8b63a6f504d2bd50E"(ptr align 4 %self) unnamed_addr #0 !dbg !11127 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11133, metadata !DIExpression()), !dbg !11136
  br i1 false, label %bb2, label %bb1, !dbg !11136

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11136, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11136
  %1 = zext i1 %_5 to i8, !dbg !11136
  store i8 %1, ptr %_2, align 1, !dbg !11136
  br label %bb3, !dbg !11136

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11136
  br label %bb3, !dbg !11136

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11136, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11136
  br i1 %3, label %bb4, label %bb5, !dbg !11136

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11136, !noundef !25
  %_7 = and i32 %_8, 1, !dbg !11136
  %4 = icmp eq i32 %_7, 1, !dbg !11136
  %5 = zext i1 %4 to i8, !dbg !11136
  store i8 %5, ptr %0, align 1, !dbg !11136
  br label %bb6, !dbg !11136

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11136
  br label %bb6, !dbg !11136

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11137, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11137
  ret i1 %7, !dbg !11137
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17h375e62c471892831E"(ptr align 4 %self) unnamed_addr #0 !dbg !11138 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11140, metadata !DIExpression()), !dbg !11142
  br i1 false, label %bb2, label %bb1, !dbg !11142

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11142, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11142
  %1 = zext i1 %_5 to i8, !dbg !11142
  store i8 %1, ptr %_2, align 1, !dbg !11142
  br label %bb3, !dbg !11142

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11142
  br label %bb3, !dbg !11142

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11142, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11142
  br i1 %3, label %bb4, label %bb5, !dbg !11142

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11142, !noundef !25
  %_7 = and i32 %_8, 2, !dbg !11142
  %4 = icmp eq i32 %_7, 2, !dbg !11142
  %5 = zext i1 %4 to i8, !dbg !11142
  store i8 %5, ptr %0, align 1, !dbg !11142
  br label %bb6, !dbg !11142

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11142
  br label %bb6, !dbg !11142

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11143, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11143
  ret i1 %7, !dbg !11143
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17hb8b21c34ea2d5b1fE"(ptr align 4 %self) unnamed_addr #0 !dbg !11144 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11146, metadata !DIExpression()), !dbg !11148
  br i1 false, label %bb2, label %bb1, !dbg !11148

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11148, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11148
  %1 = zext i1 %_5 to i8, !dbg !11148
  store i8 %1, ptr %_2, align 1, !dbg !11148
  br label %bb3, !dbg !11148

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11148
  br label %bb3, !dbg !11148

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11148, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11148
  br i1 %3, label %bb4, label %bb5, !dbg !11148

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11148, !noundef !25
  %_7 = and i32 %_8, 4, !dbg !11148
  %4 = icmp eq i32 %_7, 4, !dbg !11148
  %5 = zext i1 %4 to i8, !dbg !11148
  store i8 %5, ptr %0, align 1, !dbg !11148
  br label %bb6, !dbg !11148

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11148
  br label %bb6, !dbg !11148

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11149, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11149
  ret i1 %7, !dbg !11149
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17ha84e16ca56389899E"(ptr align 4 %self) unnamed_addr #0 !dbg !11150 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11152, metadata !DIExpression()), !dbg !11154
  br i1 false, label %bb2, label %bb1, !dbg !11154

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11154, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11154
  %1 = zext i1 %_5 to i8, !dbg !11154
  store i8 %1, ptr %_2, align 1, !dbg !11154
  br label %bb3, !dbg !11154

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11154
  br label %bb3, !dbg !11154

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11154, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11154
  br i1 %3, label %bb4, label %bb5, !dbg !11154

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11154, !noundef !25
  %_7 = and i32 %_8, 8, !dbg !11154
  %4 = icmp eq i32 %_7, 8, !dbg !11154
  %5 = zext i1 %4 to i8, !dbg !11154
  store i8 %5, ptr %0, align 1, !dbg !11154
  br label %bb6, !dbg !11154

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11154
  br label %bb6, !dbg !11154

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11155, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11155
  ret i1 %7, !dbg !11155
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17h585eb9cabc30df2cE"(ptr align 4 %self) unnamed_addr #0 !dbg !11156 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11158, metadata !DIExpression()), !dbg !11160
  br i1 false, label %bb2, label %bb1, !dbg !11160

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11160, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11160
  %1 = zext i1 %_5 to i8, !dbg !11160
  store i8 %1, ptr %_2, align 1, !dbg !11160
  br label %bb3, !dbg !11160

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11160
  br label %bb3, !dbg !11160

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11160, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11160
  br i1 %3, label %bb4, label %bb5, !dbg !11160

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11160, !noundef !25
  %_7 = and i32 %_8, 16, !dbg !11160
  %4 = icmp eq i32 %_7, 16, !dbg !11160
  %5 = zext i1 %4 to i8, !dbg !11160
  store i8 %5, ptr %0, align 1, !dbg !11160
  br label %bb6, !dbg !11160

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11160
  br label %bb6, !dbg !11160

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11161, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11161
  ret i1 %7, !dbg !11161
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17hcc253c092fd22e83E"(ptr align 4 %self) unnamed_addr #0 !dbg !11162 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11164, metadata !DIExpression()), !dbg !11166
  br i1 false, label %bb2, label %bb1, !dbg !11166

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11166, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11166
  %1 = zext i1 %_5 to i8, !dbg !11166
  store i8 %1, ptr %_2, align 1, !dbg !11166
  br label %bb3, !dbg !11166

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11166
  br label %bb3, !dbg !11166

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11166, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11166
  br i1 %3, label %bb4, label %bb5, !dbg !11166

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11166, !noundef !25
  %_7 = and i32 %_8, 32, !dbg !11166
  %4 = icmp eq i32 %_7, 32, !dbg !11166
  %5 = zext i1 %4 to i8, !dbg !11166
  store i8 %5, ptr %0, align 1, !dbg !11166
  br label %bb6, !dbg !11166

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11166
  br label %bb6, !dbg !11166

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11167, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11167
  ret i1 %7, !dbg !11167
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMALS_ARE_ZEROS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17h33e3001deddceaf3E"(ptr align 4 %self) unnamed_addr #0 !dbg !11168 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11170, metadata !DIExpression()), !dbg !11172
  br i1 false, label %bb2, label %bb1, !dbg !11172

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11172, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11172
  %1 = zext i1 %_5 to i8, !dbg !11172
  store i8 %1, ptr %_2, align 1, !dbg !11172
  br label %bb3, !dbg !11172

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11172
  br label %bb3, !dbg !11172

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11172, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11172
  br i1 %3, label %bb4, label %bb5, !dbg !11172

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11172, !noundef !25
  %_7 = and i32 %_8, 64, !dbg !11172
  %4 = icmp eq i32 %_7, 64, !dbg !11172
  %5 = zext i1 %4 to i8, !dbg !11172
  store i8 %5, ptr %0, align 1, !dbg !11172
  br label %bb6, !dbg !11172

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11172
  br label %bb6, !dbg !11172

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11173, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11173
  ret i1 %7, !dbg !11173
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17h89da8ea7fa8cec76E"(ptr align 4 %self) unnamed_addr #0 !dbg !11174 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11176, metadata !DIExpression()), !dbg !11178
  br i1 false, label %bb2, label %bb1, !dbg !11178

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11178, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11178
  %1 = zext i1 %_5 to i8, !dbg !11178
  store i8 %1, ptr %_2, align 1, !dbg !11178
  br label %bb3, !dbg !11178

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11178
  br label %bb3, !dbg !11178

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11178, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11178
  br i1 %3, label %bb4, label %bb5, !dbg !11178

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11178, !noundef !25
  %_7 = and i32 %_8, 128, !dbg !11178
  %4 = icmp eq i32 %_7, 128, !dbg !11178
  %5 = zext i1 %4 to i8, !dbg !11178
  store i8 %5, ptr %0, align 1, !dbg !11178
  br label %bb6, !dbg !11178

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11178
  br label %bb6, !dbg !11178

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11179, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11179
  ret i1 %7, !dbg !11179
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17hbde13b970240d474E"(ptr align 4 %self) unnamed_addr #0 !dbg !11180 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11182, metadata !DIExpression()), !dbg !11184
  br i1 false, label %bb2, label %bb1, !dbg !11184

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11184, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11184
  %1 = zext i1 %_5 to i8, !dbg !11184
  store i8 %1, ptr %_2, align 1, !dbg !11184
  br label %bb3, !dbg !11184

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11184
  br label %bb3, !dbg !11184

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11184, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11184
  br i1 %3, label %bb4, label %bb5, !dbg !11184

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11184, !noundef !25
  %_7 = and i32 %_8, 256, !dbg !11184
  %4 = icmp eq i32 %_7, 256, !dbg !11184
  %5 = zext i1 %4 to i8, !dbg !11184
  store i8 %5, ptr %0, align 1, !dbg !11184
  br label %bb6, !dbg !11184

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11184
  br label %bb6, !dbg !11184

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11185, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11185
  ret i1 %7, !dbg !11185
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17h55deeb0db0b45c2fE"(ptr align 4 %self) unnamed_addr #0 !dbg !11186 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11188, metadata !DIExpression()), !dbg !11190
  br i1 false, label %bb2, label %bb1, !dbg !11190

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11190, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11190
  %1 = zext i1 %_5 to i8, !dbg !11190
  store i8 %1, ptr %_2, align 1, !dbg !11190
  br label %bb3, !dbg !11190

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11190
  br label %bb3, !dbg !11190

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11190, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11190
  br i1 %3, label %bb4, label %bb5, !dbg !11190

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11190, !noundef !25
  %_7 = and i32 %_8, 512, !dbg !11190
  %4 = icmp eq i32 %_7, 512, !dbg !11190
  %5 = zext i1 %4 to i8, !dbg !11190
  store i8 %5, ptr %0, align 1, !dbg !11190
  br label %bb6, !dbg !11190

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11190
  br label %bb6, !dbg !11190

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11191, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11191
  ret i1 %7, !dbg !11191
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h0823a4976a248b9aE"(ptr align 4 %self) unnamed_addr #0 !dbg !11192 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11194, metadata !DIExpression()), !dbg !11196
  br i1 false, label %bb2, label %bb1, !dbg !11196

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11196, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11196
  %1 = zext i1 %_5 to i8, !dbg !11196
  store i8 %1, ptr %_2, align 1, !dbg !11196
  br label %bb3, !dbg !11196

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11196
  br label %bb3, !dbg !11196

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11196, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11196
  br i1 %3, label %bb4, label %bb5, !dbg !11196

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11196, !noundef !25
  %_7 = and i32 %_8, 1024, !dbg !11196
  %4 = icmp eq i32 %_7, 1024, !dbg !11196
  %5 = zext i1 %4 to i8, !dbg !11196
  store i8 %5, ptr %0, align 1, !dbg !11196
  br label %bb6, !dbg !11196

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11196
  br label %bb6, !dbg !11196

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11197, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11197
  ret i1 %7, !dbg !11197
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17h2a0d7e7d48b0cc0aE"(ptr align 4 %self) unnamed_addr #0 !dbg !11198 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11200, metadata !DIExpression()), !dbg !11202
  br i1 false, label %bb2, label %bb1, !dbg !11202

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11202, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11202
  %1 = zext i1 %_5 to i8, !dbg !11202
  store i8 %1, ptr %_2, align 1, !dbg !11202
  br label %bb3, !dbg !11202

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11202
  br label %bb3, !dbg !11202

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11202, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11202
  br i1 %3, label %bb4, label %bb5, !dbg !11202

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11202, !noundef !25
  %_7 = and i32 %_8, 2048, !dbg !11202
  %4 = icmp eq i32 %_7, 2048, !dbg !11202
  %5 = zext i1 %4 to i8, !dbg !11202
  store i8 %5, ptr %0, align 1, !dbg !11202
  br label %bb6, !dbg !11202

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11202
  br label %bb6, !dbg !11202

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11203, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11203
  ret i1 %7, !dbg !11203
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17h56a60f66e3e7d715E"(ptr align 4 %self) unnamed_addr #0 !dbg !11204 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11206, metadata !DIExpression()), !dbg !11208
  br i1 false, label %bb2, label %bb1, !dbg !11208

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11208, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11208
  %1 = zext i1 %_5 to i8, !dbg !11208
  store i8 %1, ptr %_2, align 1, !dbg !11208
  br label %bb3, !dbg !11208

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11208
  br label %bb3, !dbg !11208

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11208, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11208
  br i1 %3, label %bb4, label %bb5, !dbg !11208

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11208, !noundef !25
  %_7 = and i32 %_8, 4096, !dbg !11208
  %4 = icmp eq i32 %_7, 4096, !dbg !11208
  %5 = zext i1 %4 to i8, !dbg !11208
  store i8 %5, ptr %0, align 1, !dbg !11208
  br label %bb6, !dbg !11208

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11208
  br label %bb6, !dbg !11208

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11209, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11209
  ret i1 %7, !dbg !11209
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_NEGATIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17h89f6831010611becE"(ptr align 4 %self) unnamed_addr #0 !dbg !11210 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11212, metadata !DIExpression()), !dbg !11214
  br i1 false, label %bb2, label %bb1, !dbg !11214

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11214, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11214
  %1 = zext i1 %_5 to i8, !dbg !11214
  store i8 %1, ptr %_2, align 1, !dbg !11214
  br label %bb3, !dbg !11214

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11214
  br label %bb3, !dbg !11214

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11214, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11214
  br i1 %3, label %bb4, label %bb5, !dbg !11214

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11214, !noundef !25
  %_7 = and i32 %_8, 8192, !dbg !11214
  %4 = icmp eq i32 %_7, 8192, !dbg !11214
  %5 = zext i1 %4 to i8, !dbg !11214
  store i8 %5, ptr %0, align 1, !dbg !11214
  br label %bb6, !dbg !11214

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11214
  br label %bb6, !dbg !11214

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11215, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11215
  ret i1 %7, !dbg !11215
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_POSITIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17hc9c50c50360b1cd2E"(ptr align 4 %self) unnamed_addr #0 !dbg !11216 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11218, metadata !DIExpression()), !dbg !11220
  br i1 false, label %bb2, label %bb1, !dbg !11220

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11220, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11220
  %1 = zext i1 %_5 to i8, !dbg !11220
  store i8 %1, ptr %_2, align 1, !dbg !11220
  br label %bb3, !dbg !11220

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11220
  br label %bb3, !dbg !11220

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11220, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11220
  br i1 %3, label %bb4, label %bb5, !dbg !11220

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11220, !noundef !25
  %_7 = and i32 %_8, 16384, !dbg !11220
  %4 = icmp eq i32 %_7, 16384, !dbg !11220
  %5 = zext i1 %4 to i8, !dbg !11220
  store i8 %5, ptr %0, align 1, !dbg !11220
  br label %bb6, !dbg !11220

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11220
  br label %bb6, !dbg !11220

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11221, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11221
  ret i1 %7, !dbg !11221
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17hf17d4cf12e551e3bE"(ptr align 4 %self) unnamed_addr #0 !dbg !11222 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11224, metadata !DIExpression()), !dbg !11226
  br i1 false, label %bb2, label %bb1, !dbg !11226

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11226, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11226
  %1 = zext i1 %_5 to i8, !dbg !11226
  store i8 %1, ptr %_2, align 1, !dbg !11226
  br label %bb3, !dbg !11226

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11226
  br label %bb3, !dbg !11226

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11226, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11226
  br i1 %3, label %bb4, label %bb5, !dbg !11226

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11226, !noundef !25
  %_7 = and i32 %_8, 24576, !dbg !11226
  %4 = icmp eq i32 %_7, 24576, !dbg !11226
  %5 = zext i1 %4 to i8, !dbg !11226
  store i8 %5, ptr %0, align 1, !dbg !11226
  br label %bb6, !dbg !11226

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11226
  br label %bb6, !dbg !11226

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11227, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11227
  ret i1 %7, !dbg !11227
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::FLUSH_TO_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17h2cc246fbd29a904cE"(ptr align 4 %self) unnamed_addr #0 !dbg !11228 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11230, metadata !DIExpression()), !dbg !11232
  br i1 false, label %bb2, label %bb1, !dbg !11232

bb2:                                              ; preds = %start
  %_6 = load i32, ptr %self, align 4, !dbg !11232, !noundef !25
  %_5 = icmp ne i32 %_6, 0, !dbg !11232
  %1 = zext i1 %_5 to i8, !dbg !11232
  store i8 %1, ptr %_2, align 1, !dbg !11232
  br label %bb3, !dbg !11232

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11232
  br label %bb3, !dbg !11232

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11232, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11232
  br i1 %3, label %bb4, label %bb5, !dbg !11232

bb5:                                              ; preds = %bb3
  %_8 = load i32, ptr %self, align 4, !dbg !11232, !noundef !25
  %_7 = and i32 %_8, 32768, !dbg !11232
  %4 = icmp eq i32 %_7, 32768, !dbg !11232
  %5 = zext i1 %4 to i8, !dbg !11232
  store i8 %5, ptr %0, align 1, !dbg !11232
  br label %bb6, !dbg !11232

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11232
  br label %bb6, !dbg !11232

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11233, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11233
  ret i1 %7, !dbg !11233
}

; <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h31b798099fee92f7E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11234 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_223 = alloca i8, align 1
  %_218 = alloca i8, align 1
  %_214 = alloca i8, align 1
  %_210 = alloca i8, align 1
  %_207 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_198 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_187 = alloca i8, align 1
  %_183 = alloca i8, align 1
  %_176 = alloca i8, align 1
  %_172 = alloca i8, align 1
  %_165 = alloca i8, align 1
  %_161 = alloca i8, align 1
  %_154 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_139 = alloca i8, align 1
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !11248, metadata !DIExpression()), !dbg !11410
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !11250, metadata !DIExpression()), !dbg !11411
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !11252, metadata !DIExpression()), !dbg !11412
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !11254, metadata !DIExpression()), !dbg !11413
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !11256, metadata !DIExpression()), !dbg !11414
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !11258, metadata !DIExpression()), !dbg !11415
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !11260, metadata !DIExpression()), !dbg !11416
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !11262, metadata !DIExpression()), !dbg !11417
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !11264, metadata !DIExpression()), !dbg !11418
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !11266, metadata !DIExpression()), !dbg !11419
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !11268, metadata !DIExpression()), !dbg !11420
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !11270, metadata !DIExpression()), !dbg !11421
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !11272, metadata !DIExpression()), !dbg !11422
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !11274, metadata !DIExpression()), !dbg !11423
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !11276, metadata !DIExpression()), !dbg !11424
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !11278, metadata !DIExpression()), !dbg !11425
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !11280, metadata !DIExpression()), !dbg !11426
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !11282, metadata !DIExpression()), !dbg !11427
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !11284, metadata !DIExpression()), !dbg !11428
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !11286, metadata !DIExpression()), !dbg !11429
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !11288, metadata !DIExpression()), !dbg !11430
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !11290, metadata !DIExpression()), !dbg !11431
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !11292, metadata !DIExpression()), !dbg !11432
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !11294, metadata !DIExpression()), !dbg !11433
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !11296, metadata !DIExpression()), !dbg !11434
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !11298, metadata !DIExpression()), !dbg !11435
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !11300, metadata !DIExpression()), !dbg !11436
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !11302, metadata !DIExpression()), !dbg !11437
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !11304, metadata !DIExpression()), !dbg !11438
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !11306, metadata !DIExpression()), !dbg !11439
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !11308, metadata !DIExpression()), !dbg !11440
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !11310, metadata !DIExpression()), !dbg !11441
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !11312, metadata !DIExpression()), !dbg !11442
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !11314, metadata !DIExpression()), !dbg !11443
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !11316, metadata !DIExpression()), !dbg !11444
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !11318, metadata !DIExpression()), !dbg !11445
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !11320, metadata !DIExpression()), !dbg !11446
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !11322, metadata !DIExpression()), !dbg !11447
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !11324, metadata !DIExpression()), !dbg !11448
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !11326, metadata !DIExpression()), !dbg !11449
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !11328, metadata !DIExpression()), !dbg !11450
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !11330, metadata !DIExpression()), !dbg !11451
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !11332, metadata !DIExpression()), !dbg !11452
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !11334, metadata !DIExpression()), !dbg !11453
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !11336, metadata !DIExpression()), !dbg !11454
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !11338, metadata !DIExpression()), !dbg !11455
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !11340, metadata !DIExpression()), !dbg !11456
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !11342, metadata !DIExpression()), !dbg !11457
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !11344, metadata !DIExpression()), !dbg !11458
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !11346, metadata !DIExpression()), !dbg !11459
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !11348, metadata !DIExpression()), !dbg !11460
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !11350, metadata !DIExpression()), !dbg !11461
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !11352, metadata !DIExpression()), !dbg !11462
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !11354, metadata !DIExpression()), !dbg !11463
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !11356, metadata !DIExpression()), !dbg !11464
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !11358, metadata !DIExpression()), !dbg !11465
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !11360, metadata !DIExpression()), !dbg !11466
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !11362, metadata !DIExpression()), !dbg !11467
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !11364, metadata !DIExpression()), !dbg !11468
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !11366, metadata !DIExpression()), !dbg !11469
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !11368, metadata !DIExpression()), !dbg !11470
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !11370, metadata !DIExpression()), !dbg !11471
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !11372, metadata !DIExpression()), !dbg !11472
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !11374, metadata !DIExpression()), !dbg !11473
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !11376, metadata !DIExpression()), !dbg !11474
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !11378, metadata !DIExpression()), !dbg !11475
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !11380, metadata !DIExpression()), !dbg !11476
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !11382, metadata !DIExpression()), !dbg !11477
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !11384, metadata !DIExpression()), !dbg !11478
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !11386, metadata !DIExpression()), !dbg !11479
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !11388, metadata !DIExpression()), !dbg !11480
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !11390, metadata !DIExpression()), !dbg !11481
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !11394, metadata !DIExpression()), !dbg !11482
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !11396, metadata !DIExpression()), !dbg !11483
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !11398, metadata !DIExpression()), !dbg !11484
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !11400, metadata !DIExpression()), !dbg !11485
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !11402, metadata !DIExpression()), !dbg !11486
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !11404, metadata !DIExpression()), !dbg !11487
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !11406, metadata !DIExpression()), !dbg !11488
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !11408, metadata !DIExpression()), !dbg !11489
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !11489
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11244, metadata !DIExpression()), !dbg !11490
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !11489
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11245, metadata !DIExpression()), !dbg !11491
  call void @llvm.dbg.declare(metadata ptr %first, metadata !11246, metadata !DIExpression()), !dbg !11492
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !11392, metadata !DIExpression()), !dbg !11493
  store i8 1, ptr %first, align 1, !dbg !11494
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ID
  %_4 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17h2861a6ca76d751fdE"(ptr align 8 %self) #8, !dbg !11495
  br i1 %_4, label %bb2, label %bb12, !dbg !11495

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT_PENDING
  %_15 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17h3e390daef618d377E"(ptr align 8 %self) #8, !dbg !11495
  br i1 %_15, label %bb14, label %bb23, !dbg !11495

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !11496, !range !1562, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !11496
  %_5 = xor i1 %_6, true, !dbg !11497
  br i1 %_5, label %bb3, label %bb8, !dbg !11497

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !11498
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_ec5b1b162c2450c572509f04758eccff, i64 2) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_12) #8, !dbg !11499
  %3 = zext i1 %2 to i8, !dbg !11499
  store i8 %3, ptr %_11, align 1, !dbg !11499
  %4 = load i8, ptr %_11, align 1, !dbg !11499, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !11499
  %_14 = zext i1 %5 to i64, !dbg !11499
  %6 = icmp eq i64 %_14, 0, !dbg !11499
  br i1 %6, label %bb12, label %bb11, !dbg !11499

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11500
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_8) #8, !dbg !11500
  %8 = zext i1 %7 to i8, !dbg !11500
  store i8 %8, ptr %_7, align 1, !dbg !11500
  %9 = load i8, ptr %_7, align 1, !dbg !11500, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !11500
  %_10 = zext i1 %10 to i64, !dbg !11500
  %11 = icmp eq i64 %_10, 0, !dbg !11500
  br i1 %11, label %bb8, label %bb7, !dbg !11500

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11501
  %13 = zext i1 %12 to i8, !dbg !11501
  store i8 %13, ptr %0, align 1, !dbg !11501
  br label %bb221, !dbg !11501

bb221:                                            ; preds = %bb220, %bb219, %bb214, %bb211, %bb206, %bb198, %bb194, %bb187, %bb183, %bb176, %bb172, %bb165, %bb161, %bb154, %bb150, %bb143, %bb139, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !11502, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !11502
  ret i1 %15, !dbg !11502

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11503
  %17 = zext i1 %16 to i8, !dbg !11503
  store i8 %17, ptr %0, align 1, !dbg !11503
  br label %bb221, !dbg !11503

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT
  %_26 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17h035b5f208da8f299E"(ptr align 8 %self) #8, !dbg !11495
  br i1 %_26, label %bb25, label %bb34, !dbg !11495

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !11496, !range !1562, !noundef !25
  %_17 = trunc i8 %18 to i1, !dbg !11496
  %_16 = xor i1 %_17, true, !dbg !11497
  br i1 %_16, label %bb15, label %bb19, !dbg !11497

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !11498
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_c6278bda13d4e203e2ffdae4ef6347fb, i64 25) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_23) #8, !dbg !11499
  %20 = zext i1 %19 to i8, !dbg !11499
  store i8 %20, ptr %_22, align 1, !dbg !11499
  %21 = load i8, ptr %_22, align 1, !dbg !11499, !range !1562, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !11499
  %_25 = zext i1 %22 to i64, !dbg !11499
  %23 = icmp eq i64 %_25, 0, !dbg !11499
  br i1 %23, label %bb23, label %bb22, !dbg !11499

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11500
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_19) #8, !dbg !11500
  %25 = zext i1 %24 to i8, !dbg !11500
  store i8 %25, ptr %_18, align 1, !dbg !11500
  %26 = load i8, ptr %_18, align 1, !dbg !11500, !range !1562, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !11500
  %_21 = zext i1 %27 to i64, !dbg !11500
  %28 = icmp eq i64 %_21, 0, !dbg !11500
  br i1 %28, label %bb19, label %bb18, !dbg !11500

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11504
  %30 = zext i1 %29 to i8, !dbg !11504
  store i8 %30, ptr %0, align 1, !dbg !11504
  br label %bb221, !dbg !11504

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11505
  %32 = zext i1 %31 to i8, !dbg !11505
  store i8 %32, ptr %0, align 1, !dbg !11505
  br label %bb221, !dbg !11505

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_CHECK
  %_37 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17h541b7e281371b2d9E"(ptr align 8 %self) #8, !dbg !11495
  br i1 %_37, label %bb36, label %bb45, !dbg !11495

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !11496, !range !1562, !noundef !25
  %_28 = trunc i8 %33 to i1, !dbg !11496
  %_27 = xor i1 %_28, true, !dbg !11497
  br i1 %_27, label %bb26, label %bb30, !dbg !11497

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !11498
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_3ebb970fb6c33a3b0fe01f3bf4af376e, i64 17) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_34) #8, !dbg !11499
  %35 = zext i1 %34 to i8, !dbg !11499
  store i8 %35, ptr %_33, align 1, !dbg !11499
  %36 = load i8, ptr %_33, align 1, !dbg !11499, !range !1562, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !11499
  %_36 = zext i1 %37 to i64, !dbg !11499
  %38 = icmp eq i64 %_36, 0, !dbg !11499
  br i1 %38, label %bb34, label %bb33, !dbg !11499

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11500
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_30) #8, !dbg !11500
  %40 = zext i1 %39 to i8, !dbg !11500
  store i8 %40, ptr %_29, align 1, !dbg !11500
  %41 = load i8, ptr %_29, align 1, !dbg !11500, !range !1562, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !11500
  %_32 = zext i1 %42 to i64, !dbg !11500
  %43 = icmp eq i64 %_32, 0, !dbg !11500
  br i1 %43, label %bb30, label %bb29, !dbg !11500

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11506
  %45 = zext i1 %44 to i8, !dbg !11506
  store i8 %45, ptr %0, align 1, !dbg !11506
  br label %bb221, !dbg !11506

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11507
  %47 = zext i1 %46 to i8, !dbg !11507
  store i8 %47, ptr %0, align 1, !dbg !11507
  br label %bb221, !dbg !11507

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE
  %_48 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17hf866fa861b23e134E"(ptr align 8 %self) #8, !dbg !11495
  br i1 %_48, label %bb47, label %bb56, !dbg !11495

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !11496, !range !1562, !noundef !25
  %_39 = trunc i8 %48 to i1, !dbg !11496
  %_38 = xor i1 %_39, true, !dbg !11497
  br i1 %_38, label %bb37, label %bb41, !dbg !11497

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !11498
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_3a1e4c5d12171e7bfcd85ba51395866c, i64 15) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_45) #8, !dbg !11499
  %50 = zext i1 %49 to i8, !dbg !11499
  store i8 %50, ptr %_44, align 1, !dbg !11499
  %51 = load i8, ptr %_44, align 1, !dbg !11499, !range !1562, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !11499
  %_47 = zext i1 %52 to i64, !dbg !11499
  %53 = icmp eq i64 %_47, 0, !dbg !11499
  br i1 %53, label %bb45, label %bb44, !dbg !11499

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11500
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_41) #8, !dbg !11500
  %55 = zext i1 %54 to i8, !dbg !11500
  store i8 %55, ptr %_40, align 1, !dbg !11500
  %56 = load i8, ptr %_40, align 1, !dbg !11500, !range !1562, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !11500
  %_43 = zext i1 %57 to i64, !dbg !11500
  %58 = icmp eq i64 %_43, 0, !dbg !11500
  br i1 %58, label %bb41, label %bb40, !dbg !11500

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11508
  %60 = zext i1 %59 to i8, !dbg !11508
  store i8 %60, ptr %0, align 1, !dbg !11508
  br label %bb221, !dbg !11508

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11509
  %62 = zext i1 %61 to i8, !dbg !11509
  store i8 %62, ptr %0, align 1, !dbg !11509
  br label %bb221, !dbg !11509

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::RESUME_FLAG
  %_59 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17hcf8e2cfc6f93f049E"(ptr align 8 %self) #8, !dbg !11495
  br i1 %_59, label %bb58, label %bb67, !dbg !11495

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !11496, !range !1562, !noundef !25
  %_50 = trunc i8 %63 to i1, !dbg !11496
  %_49 = xor i1 %_50, true, !dbg !11497
  br i1 %_49, label %bb48, label %bb52, !dbg !11497

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !11498
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_1528d1162bff7baa34e9aa2de578cb61, i64 17) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_56) #8, !dbg !11499
  %65 = zext i1 %64 to i8, !dbg !11499
  store i8 %65, ptr %_55, align 1, !dbg !11499
  %66 = load i8, ptr %_55, align 1, !dbg !11499, !range !1562, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !11499
  %_58 = zext i1 %67 to i64, !dbg !11499
  %68 = icmp eq i64 %_58, 0, !dbg !11499
  br i1 %68, label %bb56, label %bb55, !dbg !11499

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11500
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_52) #8, !dbg !11500
  %70 = zext i1 %69 to i8, !dbg !11500
  store i8 %70, ptr %_51, align 1, !dbg !11500
  %71 = load i8, ptr %_51, align 1, !dbg !11500, !range !1562, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !11500
  %_54 = zext i1 %72 to i64, !dbg !11500
  %73 = icmp eq i64 %_54, 0, !dbg !11500
  br i1 %73, label %bb52, label %bb51, !dbg !11500

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11510
  %75 = zext i1 %74 to i8, !dbg !11510
  store i8 %75, ptr %0, align 1, !dbg !11510
  br label %bb221, !dbg !11510

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11511
  %77 = zext i1 %76 to i8, !dbg !11511
  store i8 %77, ptr %0, align 1, !dbg !11511
  br label %bb221, !dbg !11511

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::NESTED_TASK
  %_70 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17heecceeab9e589e5eE"(ptr align 8 %self) #8, !dbg !11495
  br i1 %_70, label %bb69, label %bb78, !dbg !11495

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !11496, !range !1562, !noundef !25
  %_61 = trunc i8 %78 to i1, !dbg !11496
  %_60 = xor i1 %_61, true, !dbg !11497
  br i1 %_60, label %bb59, label %bb63, !dbg !11497

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !11498
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_1d6fa5f529e55e2b73521861ceb2d701, i64 11) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_67) #8, !dbg !11499
  %80 = zext i1 %79 to i8, !dbg !11499
  store i8 %80, ptr %_66, align 1, !dbg !11499
  %81 = load i8, ptr %_66, align 1, !dbg !11499, !range !1562, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !11499
  %_69 = zext i1 %82 to i64, !dbg !11499
  %83 = icmp eq i64 %_69, 0, !dbg !11499
  br i1 %83, label %bb67, label %bb66, !dbg !11499

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11500
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_63) #8, !dbg !11500
  %85 = zext i1 %84 to i8, !dbg !11500
  store i8 %85, ptr %_62, align 1, !dbg !11500
  %86 = load i8, ptr %_62, align 1, !dbg !11500, !range !1562, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !11500
  %_65 = zext i1 %87 to i64, !dbg !11500
  %88 = icmp eq i64 %_65, 0, !dbg !11500
  br i1 %88, label %bb63, label %bb62, !dbg !11500

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11512
  %90 = zext i1 %89 to i8, !dbg !11512
  store i8 %90, ptr %0, align 1, !dbg !11512
  br label %bb221, !dbg !11512

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11513
  %92 = zext i1 %91 to i8, !dbg !11513
  store i8 %92, ptr %0, align 1, !dbg !11513
  br label %bb221, !dbg !11513

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_HIGH
  %_81 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17h2a716e22c5b6e5acE"(ptr align 8 %self) #8, !dbg !11495
  br i1 %_81, label %bb80, label %bb89, !dbg !11495

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !11496, !range !1562, !noundef !25
  %_72 = trunc i8 %93 to i1, !dbg !11496
  %_71 = xor i1 %_72, true, !dbg !11497
  br i1 %_71, label %bb70, label %bb74, !dbg !11497

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !11498
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_48ab5e7fe39f3329897899f9db12fc81, i64 11) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_78) #8, !dbg !11499
  %95 = zext i1 %94 to i8, !dbg !11499
  store i8 %95, ptr %_77, align 1, !dbg !11499
  %96 = load i8, ptr %_77, align 1, !dbg !11499, !range !1562, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !11499
  %_80 = zext i1 %97 to i64, !dbg !11499
  %98 = icmp eq i64 %_80, 0, !dbg !11499
  br i1 %98, label %bb78, label %bb77, !dbg !11499

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11500
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_74) #8, !dbg !11500
  %100 = zext i1 %99 to i8, !dbg !11500
  store i8 %100, ptr %_73, align 1, !dbg !11500
  %101 = load i8, ptr %_73, align 1, !dbg !11500, !range !1562, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !11500
  %_76 = zext i1 %102 to i64, !dbg !11500
  %103 = icmp eq i64 %_76, 0, !dbg !11500
  br i1 %103, label %bb74, label %bb73, !dbg !11500

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11514
  %105 = zext i1 %104 to i8, !dbg !11514
  store i8 %105, ptr %0, align 1, !dbg !11514
  br label %bb221, !dbg !11514

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11515
  %107 = zext i1 %106 to i8, !dbg !11515
  store i8 %107, ptr %0, align 1, !dbg !11515
  br label %bb221, !dbg !11515

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_LOW
  %_92 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17h518d903ea4be968dE"(ptr align 8 %self) #8, !dbg !11495
  br i1 %_92, label %bb91, label %bb100, !dbg !11495

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !11496, !range !1562, !noundef !25
  %_83 = trunc i8 %108 to i1, !dbg !11496
  %_82 = xor i1 %_83, true, !dbg !11497
  br i1 %_82, label %bb81, label %bb85, !dbg !11497

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !11498
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_9b5da51e8e50cb45b94d88b16558de7d, i64 9) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_89) #8, !dbg !11499
  %110 = zext i1 %109 to i8, !dbg !11499
  store i8 %110, ptr %_88, align 1, !dbg !11499
  %111 = load i8, ptr %_88, align 1, !dbg !11499, !range !1562, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !11499
  %_91 = zext i1 %112 to i64, !dbg !11499
  %113 = icmp eq i64 %_91, 0, !dbg !11499
  br i1 %113, label %bb89, label %bb88, !dbg !11499

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11500
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_85) #8, !dbg !11500
  %115 = zext i1 %114 to i8, !dbg !11500
  store i8 %115, ptr %_84, align 1, !dbg !11500
  %116 = load i8, ptr %_84, align 1, !dbg !11500, !range !1562, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !11500
  %_87 = zext i1 %117 to i64, !dbg !11500
  %118 = icmp eq i64 %_87, 0, !dbg !11500
  br i1 %118, label %bb85, label %bb84, !dbg !11500

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11516
  %120 = zext i1 %119 to i8, !dbg !11516
  store i8 %120, ptr %0, align 1, !dbg !11516
  br label %bb221, !dbg !11516

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11517
  %122 = zext i1 %121 to i8, !dbg !11517
  store i8 %122, ptr %0, align 1, !dbg !11517
  br label %bb221, !dbg !11517

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_FLAG
  %_103 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17h60ce108dd8ff67a1E"(ptr align 8 %self) #8, !dbg !11495
  br i1 %_103, label %bb102, label %bb111, !dbg !11495

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !11496, !range !1562, !noundef !25
  %_94 = trunc i8 %123 to i1, !dbg !11496
  %_93 = xor i1 %_94, true, !dbg !11497
  br i1 %_93, label %bb92, label %bb96, !dbg !11497

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !11498
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_ca8f9c3c90ddb14657eef011778f0d79, i64 8) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_100) #8, !dbg !11499
  %125 = zext i1 %124 to i8, !dbg !11499
  store i8 %125, ptr %_99, align 1, !dbg !11499
  %126 = load i8, ptr %_99, align 1, !dbg !11499, !range !1562, !noundef !25
  %127 = trunc i8 %126 to i1, !dbg !11499
  %_102 = zext i1 %127 to i64, !dbg !11499
  %128 = icmp eq i64 %_102, 0, !dbg !11499
  br i1 %128, label %bb100, label %bb99, !dbg !11499

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11500
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_96) #8, !dbg !11500
  %130 = zext i1 %129 to i8, !dbg !11500
  store i8 %130, ptr %_95, align 1, !dbg !11500
  %131 = load i8, ptr %_95, align 1, !dbg !11500, !range !1562, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !11500
  %_98 = zext i1 %132 to i64, !dbg !11500
  %133 = icmp eq i64 %_98, 0, !dbg !11500
  br i1 %133, label %bb96, label %bb95, !dbg !11500

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11518
  %135 = zext i1 %134 to i8, !dbg !11518
  store i8 %135, ptr %0, align 1, !dbg !11518
  br label %bb221, !dbg !11518

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11519
  %137 = zext i1 %136 to i8, !dbg !11519
  store i8 %137, ptr %0, align 1, !dbg !11519
  br label %bb221, !dbg !11519

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRECTION_FLAG
  %_114 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17ha6f32fd434a21274E"(ptr align 8 %self) #8, !dbg !11495
  br i1 %_114, label %bb113, label %bb122, !dbg !11495

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !11496, !range !1562, !noundef !25
  %_105 = trunc i8 %138 to i1, !dbg !11496
  %_104 = xor i1 %_105, true, !dbg !11497
  br i1 %_104, label %bb103, label %bb107, !dbg !11497

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !11498
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_248573dbdb1f23c6f8497ef162ca133f, i64 13) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_111) #8, !dbg !11499
  %140 = zext i1 %139 to i8, !dbg !11499
  store i8 %140, ptr %_110, align 1, !dbg !11499
  %141 = load i8, ptr %_110, align 1, !dbg !11499, !range !1562, !noundef !25
  %142 = trunc i8 %141 to i1, !dbg !11499
  %_113 = zext i1 %142 to i64, !dbg !11499
  %143 = icmp eq i64 %_113, 0, !dbg !11499
  br i1 %143, label %bb111, label %bb110, !dbg !11499

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11500
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_107) #8, !dbg !11500
  %145 = zext i1 %144 to i8, !dbg !11500
  store i8 %145, ptr %_106, align 1, !dbg !11500
  %146 = load i8, ptr %_106, align 1, !dbg !11500, !range !1562, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !11500
  %_109 = zext i1 %147 to i64, !dbg !11500
  %148 = icmp eq i64 %_109, 0, !dbg !11500
  br i1 %148, label %bb107, label %bb106, !dbg !11500

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11520
  %150 = zext i1 %149 to i8, !dbg !11520
  store i8 %150, ptr %0, align 1, !dbg !11520
  br label %bb221, !dbg !11520

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11521
  %152 = zext i1 %151 to i8, !dbg !11521
  store i8 %152, ptr %0, align 1, !dbg !11521
  br label %bb221, !dbg !11521

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::INTERRUPT_FLAG
  %_125 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17h6fd3f72092ccd177E"(ptr align 8 %self) #8, !dbg !11495
  br i1 %_125, label %bb124, label %bb133, !dbg !11495

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !11496, !range !1562, !noundef !25
  %_116 = trunc i8 %153 to i1, !dbg !11496
  %_115 = xor i1 %_116, true, !dbg !11497
  br i1 %_115, label %bb114, label %bb118, !dbg !11497

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !11498
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_33e28c56fe990dd47deb92a17608e414, i64 14) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_122) #8, !dbg !11499
  %155 = zext i1 %154 to i8, !dbg !11499
  store i8 %155, ptr %_121, align 1, !dbg !11499
  %156 = load i8, ptr %_121, align 1, !dbg !11499, !range !1562, !noundef !25
  %157 = trunc i8 %156 to i1, !dbg !11499
  %_124 = zext i1 %157 to i64, !dbg !11499
  %158 = icmp eq i64 %_124, 0, !dbg !11499
  br i1 %158, label %bb122, label %bb121, !dbg !11499

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11500
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_118) #8, !dbg !11500
  %160 = zext i1 %159 to i8, !dbg !11500
  store i8 %160, ptr %_117, align 1, !dbg !11500
  %161 = load i8, ptr %_117, align 1, !dbg !11500, !range !1562, !noundef !25
  %162 = trunc i8 %161 to i1, !dbg !11500
  %_120 = zext i1 %162 to i64, !dbg !11500
  %163 = icmp eq i64 %_120, 0, !dbg !11500
  br i1 %163, label %bb118, label %bb117, !dbg !11500

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11522
  %165 = zext i1 %164 to i8, !dbg !11522
  store i8 %165, ptr %0, align 1, !dbg !11522
  br label %bb221, !dbg !11522

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11523
  %167 = zext i1 %166 to i8, !dbg !11523
  store i8 %167, ptr %0, align 1, !dbg !11523
  br label %bb221, !dbg !11523

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::TRAP_FLAG
  %_136 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17h10388bfb4e405b7dE"(ptr align 8 %self) #8, !dbg !11495
  br i1 %_136, label %bb135, label %bb144, !dbg !11495

bb124:                                            ; preds = %bb122
  %168 = load i8, ptr %first, align 1, !dbg !11496, !range !1562, !noundef !25
  %_127 = trunc i8 %168 to i1, !dbg !11496
  %_126 = xor i1 %_127, true, !dbg !11497
  br i1 %_126, label %bb125, label %bb129, !dbg !11497

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !11498
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_301ac14af0c7742428f03f6fb56cbb88, i64 14) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_133) #8, !dbg !11499
  %170 = zext i1 %169 to i8, !dbg !11499
  store i8 %170, ptr %_132, align 1, !dbg !11499
  %171 = load i8, ptr %_132, align 1, !dbg !11499, !range !1562, !noundef !25
  %172 = trunc i8 %171 to i1, !dbg !11499
  %_135 = zext i1 %172 to i64, !dbg !11499
  %173 = icmp eq i64 %_135, 0, !dbg !11499
  br i1 %173, label %bb133, label %bb132, !dbg !11499

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11500
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_129) #8, !dbg !11500
  %175 = zext i1 %174 to i8, !dbg !11500
  store i8 %175, ptr %_128, align 1, !dbg !11500
  %176 = load i8, ptr %_128, align 1, !dbg !11500, !range !1562, !noundef !25
  %177 = trunc i8 %176 to i1, !dbg !11500
  %_131 = zext i1 %177 to i64, !dbg !11500
  %178 = icmp eq i64 %_131, 0, !dbg !11500
  br i1 %178, label %bb129, label %bb128, !dbg !11500

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11524
  %180 = zext i1 %179 to i8, !dbg !11524
  store i8 %180, ptr %0, align 1, !dbg !11524
  br label %bb221, !dbg !11524

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11525
  %182 = zext i1 %181 to i8, !dbg !11525
  store i8 %182, ptr %0, align 1, !dbg !11525
  br label %bb221, !dbg !11525

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::SIGN_FLAG
  %_147 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17ha9126c34ba180379E"(ptr align 8 %self) #8, !dbg !11495
  br i1 %_147, label %bb146, label %bb155, !dbg !11495

bb135:                                            ; preds = %bb133
  %183 = load i8, ptr %first, align 1, !dbg !11496, !range !1562, !noundef !25
  %_138 = trunc i8 %183 to i1, !dbg !11496
  %_137 = xor i1 %_138, true, !dbg !11497
  br i1 %_137, label %bb136, label %bb140, !dbg !11497

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !11498
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_4a4b1b5fd7f29778851f88943a80f7e2, i64 9) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_144) #8, !dbg !11499
  %185 = zext i1 %184 to i8, !dbg !11499
  store i8 %185, ptr %_143, align 1, !dbg !11499
  %186 = load i8, ptr %_143, align 1, !dbg !11499, !range !1562, !noundef !25
  %187 = trunc i8 %186 to i1, !dbg !11499
  %_146 = zext i1 %187 to i64, !dbg !11499
  %188 = icmp eq i64 %_146, 0, !dbg !11499
  br i1 %188, label %bb144, label %bb143, !dbg !11499

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_140 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11500
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_140) #8, !dbg !11500
  %190 = zext i1 %189 to i8, !dbg !11500
  store i8 %190, ptr %_139, align 1, !dbg !11500
  %191 = load i8, ptr %_139, align 1, !dbg !11500, !range !1562, !noundef !25
  %192 = trunc i8 %191 to i1, !dbg !11500
  %_142 = zext i1 %192 to i64, !dbg !11500
  %193 = icmp eq i64 %_142, 0, !dbg !11500
  br i1 %193, label %bb140, label %bb139, !dbg !11500

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11526
  %195 = zext i1 %194 to i8, !dbg !11526
  store i8 %195, ptr %0, align 1, !dbg !11526
  br label %bb221, !dbg !11526

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11527
  %197 = zext i1 %196 to i8, !dbg !11527
  store i8 %197, ptr %0, align 1, !dbg !11527
  br label %bb221, !dbg !11527

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ZERO_FLAG
  %_158 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17hcc9d3a61618cd4b2E"(ptr align 8 %self) #8, !dbg !11495
  br i1 %_158, label %bb157, label %bb166, !dbg !11495

bb146:                                            ; preds = %bb144
  %198 = load i8, ptr %first, align 1, !dbg !11496, !range !1562, !noundef !25
  %_149 = trunc i8 %198 to i1, !dbg !11496
  %_148 = xor i1 %_149, true, !dbg !11497
  br i1 %_148, label %bb147, label %bb151, !dbg !11497

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !11498
; call core::fmt::Formatter::write_str
  %_155 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_99472ab79f8778654111cd8cd4dce1f6, i64 9) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_155) #8, !dbg !11499
  %200 = zext i1 %199 to i8, !dbg !11499
  store i8 %200, ptr %_154, align 1, !dbg !11499
  %201 = load i8, ptr %_154, align 1, !dbg !11499, !range !1562, !noundef !25
  %202 = trunc i8 %201 to i1, !dbg !11499
  %_157 = zext i1 %202 to i64, !dbg !11499
  %203 = icmp eq i64 %_157, 0, !dbg !11499
  br i1 %203, label %bb155, label %bb154, !dbg !11499

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11500
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_151) #8, !dbg !11500
  %205 = zext i1 %204 to i8, !dbg !11500
  store i8 %205, ptr %_150, align 1, !dbg !11500
  %206 = load i8, ptr %_150, align 1, !dbg !11500, !range !1562, !noundef !25
  %207 = trunc i8 %206 to i1, !dbg !11500
  %_153 = zext i1 %207 to i64, !dbg !11500
  %208 = icmp eq i64 %_153, 0, !dbg !11500
  br i1 %208, label %bb151, label %bb150, !dbg !11500

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11528
  %210 = zext i1 %209 to i8, !dbg !11528
  store i8 %210, ptr %0, align 1, !dbg !11528
  br label %bb221, !dbg !11528

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11529
  %212 = zext i1 %211 to i8, !dbg !11529
  store i8 %212, ptr %0, align 1, !dbg !11529
  br label %bb221, !dbg !11529

bb166:                                            ; preds = %bb162, %bb155
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::AUXILIARY_CARRY_FLAG
  %_169 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17h724bb83439bed7d9E"(ptr align 8 %self) #8, !dbg !11495
  br i1 %_169, label %bb168, label %bb177, !dbg !11495

bb157:                                            ; preds = %bb155
  %213 = load i8, ptr %first, align 1, !dbg !11496, !range !1562, !noundef !25
  %_160 = trunc i8 %213 to i1, !dbg !11496
  %_159 = xor i1 %_160, true, !dbg !11497
  br i1 %_159, label %bb158, label %bb162, !dbg !11497

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !11498
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_233a007a17452bb68262e3c1f40af172, i64 9) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_166) #8, !dbg !11499
  %215 = zext i1 %214 to i8, !dbg !11499
  store i8 %215, ptr %_165, align 1, !dbg !11499
  %216 = load i8, ptr %_165, align 1, !dbg !11499, !range !1562, !noundef !25
  %217 = trunc i8 %216 to i1, !dbg !11499
  %_168 = zext i1 %217 to i64, !dbg !11499
  %218 = icmp eq i64 %_168, 0, !dbg !11499
  br i1 %218, label %bb166, label %bb165, !dbg !11499

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_162 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11500
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_162) #8, !dbg !11500
  %220 = zext i1 %219 to i8, !dbg !11500
  store i8 %220, ptr %_161, align 1, !dbg !11500
  %221 = load i8, ptr %_161, align 1, !dbg !11500, !range !1562, !noundef !25
  %222 = trunc i8 %221 to i1, !dbg !11500
  %_164 = zext i1 %222 to i64, !dbg !11500
  %223 = icmp eq i64 %_164, 0, !dbg !11500
  br i1 %223, label %bb162, label %bb161, !dbg !11500

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11530
  %225 = zext i1 %224 to i8, !dbg !11530
  store i8 %225, ptr %0, align 1, !dbg !11530
  br label %bb221, !dbg !11530

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11531
  %227 = zext i1 %226 to i8, !dbg !11531
  store i8 %227, ptr %0, align 1, !dbg !11531
  br label %bb221, !dbg !11531

bb177:                                            ; preds = %bb173, %bb166
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::PARITY_FLAG
  %_180 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17hc7cc0b6155960772E"(ptr align 8 %self) #8, !dbg !11495
  br i1 %_180, label %bb179, label %bb188, !dbg !11495

bb168:                                            ; preds = %bb166
  %228 = load i8, ptr %first, align 1, !dbg !11496, !range !1562, !noundef !25
  %_171 = trunc i8 %228 to i1, !dbg !11496
  %_170 = xor i1 %_171, true, !dbg !11497
  br i1 %_170, label %bb169, label %bb173, !dbg !11497

bb173:                                            ; preds = %bb169, %bb168
  store i8 0, ptr %first, align 1, !dbg !11498
; call core::fmt::Formatter::write_str
  %_177 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_28c2c26bc7b83b08dda497f27d5e048a, i64 20) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_177) #8, !dbg !11499
  %230 = zext i1 %229 to i8, !dbg !11499
  store i8 %230, ptr %_176, align 1, !dbg !11499
  %231 = load i8, ptr %_176, align 1, !dbg !11499, !range !1562, !noundef !25
  %232 = trunc i8 %231 to i1, !dbg !11499
  %_179 = zext i1 %232 to i64, !dbg !11499
  %233 = icmp eq i64 %_179, 0, !dbg !11499
  br i1 %233, label %bb177, label %bb176, !dbg !11499

bb169:                                            ; preds = %bb168
; call core::fmt::Formatter::write_str
  %_173 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11500
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_173) #8, !dbg !11500
  %235 = zext i1 %234 to i8, !dbg !11500
  store i8 %235, ptr %_172, align 1, !dbg !11500
  %236 = load i8, ptr %_172, align 1, !dbg !11500, !range !1562, !noundef !25
  %237 = trunc i8 %236 to i1, !dbg !11500
  %_175 = zext i1 %237 to i64, !dbg !11500
  %238 = icmp eq i64 %_175, 0, !dbg !11500
  br i1 %238, label %bb173, label %bb172, !dbg !11500

bb172:                                            ; preds = %bb169
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11532
  %240 = zext i1 %239 to i8, !dbg !11532
  store i8 %240, ptr %0, align 1, !dbg !11532
  br label %bb221, !dbg !11532

bb176:                                            ; preds = %bb173
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11533
  %242 = zext i1 %241 to i8, !dbg !11533
  store i8 %242, ptr %0, align 1, !dbg !11533
  br label %bb221, !dbg !11533

bb188:                                            ; preds = %bb184, %bb177
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::CARRY_FLAG
  %_191 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17he4584586ece8a982E"(ptr align 8 %self) #8, !dbg !11495
  br i1 %_191, label %bb190, label %bb199, !dbg !11495

bb179:                                            ; preds = %bb177
  %243 = load i8, ptr %first, align 1, !dbg !11496, !range !1562, !noundef !25
  %_182 = trunc i8 %243 to i1, !dbg !11496
  %_181 = xor i1 %_182, true, !dbg !11497
  br i1 %_181, label %bb180, label %bb184, !dbg !11497

bb184:                                            ; preds = %bb180, %bb179
  store i8 0, ptr %first, align 1, !dbg !11498
; call core::fmt::Formatter::write_str
  %_188 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_4ac2882683871e4ddfd9eb00ed3ca0f8, i64 11) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %244 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_188) #8, !dbg !11499
  %245 = zext i1 %244 to i8, !dbg !11499
  store i8 %245, ptr %_187, align 1, !dbg !11499
  %246 = load i8, ptr %_187, align 1, !dbg !11499, !range !1562, !noundef !25
  %247 = trunc i8 %246 to i1, !dbg !11499
  %_190 = zext i1 %247 to i64, !dbg !11499
  %248 = icmp eq i64 %_190, 0, !dbg !11499
  br i1 %248, label %bb188, label %bb187, !dbg !11499

bb180:                                            ; preds = %bb179
; call core::fmt::Formatter::write_str
  %_184 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11500
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %249 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_184) #8, !dbg !11500
  %250 = zext i1 %249 to i8, !dbg !11500
  store i8 %250, ptr %_183, align 1, !dbg !11500
  %251 = load i8, ptr %_183, align 1, !dbg !11500, !range !1562, !noundef !25
  %252 = trunc i8 %251 to i1, !dbg !11500
  %_186 = zext i1 %252 to i64, !dbg !11500
  %253 = icmp eq i64 %_186, 0, !dbg !11500
  br i1 %253, label %bb184, label %bb183, !dbg !11500

bb183:                                            ; preds = %bb180
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %254 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11534
  %255 = zext i1 %254 to i8, !dbg !11534
  store i8 %255, ptr %0, align 1, !dbg !11534
  br label %bb221, !dbg !11534

bb187:                                            ; preds = %bb184
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %256 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11535
  %257 = zext i1 %256 to i8, !dbg !11535
  store i8 %257, ptr %0, align 1, !dbg !11535
  br label %bb221, !dbg !11535

bb199:                                            ; preds = %bb195, %bb188
  %_203 = load i64, ptr %self, align 8, !dbg !11536, !noundef !25
; call x86_64::registers::rflags::RFlags::all
  %258 = call i64 @_ZN6x86_649registers6rflags6RFlags3all17h3ab199505240c2b0E() #8, !dbg !11537
  store i64 %258, ptr %_207, align 8, !dbg !11537
; call x86_64::registers::rflags::RFlags::bits
  %_205 = call i64 @_ZN6x86_649registers6rflags6RFlags4bits17h6b4cadc8a9521a74E(ptr align 8 %_207) #8, !dbg !11537
  %_204 = xor i64 %_205, -1, !dbg !11538
  %259 = and i64 %_203, %_204, !dbg !11536
  store i64 %259, ptr %extra_bits, align 8, !dbg !11536
  %260 = load i64, ptr %extra_bits, align 8, !dbg !11539, !noundef !25
  %261 = icmp eq i64 %260, 0, !dbg !11539
  br i1 %261, label %bb215, label %bb202, !dbg !11539

bb190:                                            ; preds = %bb188
  %262 = load i8, ptr %first, align 1, !dbg !11496, !range !1562, !noundef !25
  %_193 = trunc i8 %262 to i1, !dbg !11496
  %_192 = xor i1 %_193, true, !dbg !11497
  br i1 %_192, label %bb191, label %bb195, !dbg !11497

bb195:                                            ; preds = %bb191, %bb190
  store i8 0, ptr %first, align 1, !dbg !11498
; call core::fmt::Formatter::write_str
  %_199 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_7fde2caa5e786cf03241bc614c426f83, i64 10) #8, !dbg !11499
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %263 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_199) #8, !dbg !11499
  %264 = zext i1 %263 to i8, !dbg !11499
  store i8 %264, ptr %_198, align 1, !dbg !11499
  %265 = load i8, ptr %_198, align 1, !dbg !11499, !range !1562, !noundef !25
  %266 = trunc i8 %265 to i1, !dbg !11499
  %_201 = zext i1 %266 to i64, !dbg !11499
  %267 = icmp eq i64 %_201, 0, !dbg !11499
  br i1 %267, label %bb199, label %bb198, !dbg !11499

bb191:                                            ; preds = %bb190
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11500
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %268 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_195) #8, !dbg !11500
  %269 = zext i1 %268 to i8, !dbg !11500
  store i8 %269, ptr %_194, align 1, !dbg !11500
  %270 = load i8, ptr %_194, align 1, !dbg !11500, !range !1562, !noundef !25
  %271 = trunc i8 %270 to i1, !dbg !11500
  %_197 = zext i1 %271 to i64, !dbg !11500
  %272 = icmp eq i64 %_197, 0, !dbg !11500
  br i1 %272, label %bb195, label %bb194, !dbg !11500

bb194:                                            ; preds = %bb191
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %273 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11540
  %274 = zext i1 %273 to i8, !dbg !11540
  store i8 %274, ptr %0, align 1, !dbg !11540
  br label %bb221, !dbg !11540

bb198:                                            ; preds = %bb195
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %275 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11541
  %276 = zext i1 %275 to i8, !dbg !11541
  store i8 %276, ptr %0, align 1, !dbg !11541
  br label %bb221, !dbg !11541

bb215:                                            ; preds = %bb210, %bb199
  %277 = load i8, ptr %first, align 1, !dbg !11542, !range !1562, !noundef !25
  %_222 = trunc i8 %277 to i1, !dbg !11542
  br i1 %_222, label %bb216, label %bb220, !dbg !11542

bb202:                                            ; preds = %bb199
  %278 = load i8, ptr %first, align 1, !dbg !11543, !range !1562, !noundef !25
  %_209 = trunc i8 %278 to i1, !dbg !11543
  %_208 = xor i1 %_209, true, !dbg !11544
  br i1 %_208, label %bb203, label %bb207, !dbg !11544

bb207:                                            ; preds = %bb203, %bb202
  store i8 0, ptr %first, align 1, !dbg !11545
; call core::fmt::Formatter::write_str
  %_215 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !11546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %279 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_215) #8, !dbg !11546
  %280 = zext i1 %279 to i8, !dbg !11546
  store i8 %280, ptr %_214, align 1, !dbg !11546
  %281 = load i8, ptr %_214, align 1, !dbg !11546, !range !1562, !noundef !25
  %282 = trunc i8 %281 to i1, !dbg !11546
  %_217 = zext i1 %282 to i64, !dbg !11546
  %283 = icmp eq i64 %_217, 0, !dbg !11546
  br i1 %283, label %bb210, label %bb211, !dbg !11546

bb203:                                            ; preds = %bb202
; call core::fmt::Formatter::write_str
  %_211 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11547
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %284 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_211) #8, !dbg !11547
  %285 = zext i1 %284 to i8, !dbg !11547
  store i8 %285, ptr %_210, align 1, !dbg !11547
  %286 = load i8, ptr %_210, align 1, !dbg !11547, !range !1562, !noundef !25
  %287 = trunc i8 %286 to i1, !dbg !11547
  %_213 = zext i1 %287 to i64, !dbg !11547
  %288 = icmp eq i64 %_213, 0, !dbg !11547
  br i1 %288, label %bb207, label %bb206, !dbg !11547

bb206:                                            ; preds = %bb203
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %289 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11548
  %290 = zext i1 %289 to i8, !dbg !11548
  store i8 %290, ptr %0, align 1, !dbg !11548
  br label %bb221, !dbg !11548

bb210:                                            ; preds = %bb207
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_219 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !11549
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %291 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_219) #8, !dbg !11549
  %292 = zext i1 %291 to i8, !dbg !11549
  store i8 %292, ptr %_218, align 1, !dbg !11549
  %293 = load i8, ptr %_218, align 1, !dbg !11549, !range !1562, !noundef !25
  %294 = trunc i8 %293 to i1, !dbg !11549
  %_221 = zext i1 %294 to i64, !dbg !11549
  %295 = icmp eq i64 %_221, 0, !dbg !11549
  br i1 %295, label %bb215, label %bb214, !dbg !11549

bb211:                                            ; preds = %bb207
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %296 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11550
  %297 = zext i1 %296 to i8, !dbg !11550
  store i8 %297, ptr %0, align 1, !dbg !11550
  br label %bb221, !dbg !11550

bb214:                                            ; preds = %bb210
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %298 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11551
  %299 = zext i1 %298 to i8, !dbg !11551
  store i8 %299, ptr %0, align 1, !dbg !11551
  br label %bb221, !dbg !11551

bb220:                                            ; preds = %bb216, %bb215
  store i8 0, ptr %0, align 1, !dbg !11552
  br label %bb221, !dbg !11502

bb216:                                            ; preds = %bb215
; call core::fmt::Formatter::write_str
  %_224 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !11553
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %300 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_224) #8, !dbg !11553
  %301 = zext i1 %300 to i8, !dbg !11553
  store i8 %301, ptr %_223, align 1, !dbg !11553
  %302 = load i8, ptr %_223, align 1, !dbg !11553, !range !1562, !noundef !25
  %303 = trunc i8 %302 to i1, !dbg !11553
  %_226 = zext i1 %303 to i64, !dbg !11553
  %304 = icmp eq i64 %_226, 0, !dbg !11553
  br i1 %304, label %bb220, label %bb219, !dbg !11553

bb219:                                            ; preds = %bb216
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %305 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_76e6faaf27d5c9129a7c31b16d4ffdcf) #8, !dbg !11554
  %306 = zext i1 %305 to i8, !dbg !11554
  store i8 %306, ptr %0, align 1, !dbg !11554
  br label %bb221, !dbg !11554

bb6:                                              ; No predecessors!
  unreachable, !dbg !11500
}

; <x86_64::registers::rflags::RFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17he7a911c16ab05485E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11555 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11558, metadata !DIExpression()), !dbg !11560
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11559, metadata !DIExpression()), !dbg !11561
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hb3d0db20a4887bd6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11562
  ret i1 %0, !dbg !11563
}

; <x86_64::registers::rflags::RFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h98b6df71d37fd968E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11564 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11567, metadata !DIExpression()), !dbg !11569
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11568, metadata !DIExpression()), !dbg !11570
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h165a33459d425333E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11571
  ret i1 %0, !dbg !11572
}

; <x86_64::registers::rflags::RFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hadde1e7ea6d9cc7cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11573 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11576, metadata !DIExpression()), !dbg !11578
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11577, metadata !DIExpression()), !dbg !11579
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11580
  ret i1 %0, !dbg !11581
}

; <x86_64::registers::rflags::RFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h7418d4d0b69897d8E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11582 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11585, metadata !DIExpression()), !dbg !11587
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11586, metadata !DIExpression()), !dbg !11588
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h01ea4226b9b87a2fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11589
  ret i1 %0, !dbg !11590
}

; x86_64::registers::rflags::RFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers6rflags6RFlags3all17h3ab199505240c2b0E() unnamed_addr #0 !dbg !11591 {
start:
  %0 = alloca i64, align 8
  store i64 4161493, ptr %0, align 8, !dbg !11594
  %1 = load i64, ptr %0, align 8, !dbg !11595, !noundef !25
  ret i64 %1, !dbg !11595
}

; x86_64::registers::rflags::RFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers6rflags6RFlags4bits17h6b4cadc8a9521a74E(ptr align 8 %self) unnamed_addr #0 !dbg !11596 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11600, metadata !DIExpression()), !dbg !11601
  %0 = load i64, ptr %self, align 8, !dbg !11602, !noundef !25
  ret i64 %0, !dbg !11603
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ID
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17h2861a6ca76d751fdE"(ptr align 8 %self) unnamed_addr #0 !dbg !11604 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11610, metadata !DIExpression()), !dbg !11613
  br i1 false, label %bb2, label %bb1, !dbg !11613

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11613, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11613
  %1 = zext i1 %_5 to i8, !dbg !11613
  store i8 %1, ptr %_2, align 1, !dbg !11613
  br label %bb3, !dbg !11613

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11613
  br label %bb3, !dbg !11613

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11613, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11613
  br i1 %3, label %bb4, label %bb5, !dbg !11613

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11613, !noundef !25
  %_7 = and i64 %_8, 2097152, !dbg !11613
  %4 = icmp eq i64 %_7, 2097152, !dbg !11613
  %5 = zext i1 %4 to i8, !dbg !11613
  store i8 %5, ptr %0, align 1, !dbg !11613
  br label %bb6, !dbg !11613

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11613
  br label %bb6, !dbg !11613

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11614, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11614
  ret i1 %7, !dbg !11614
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT_PENDING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17h3e390daef618d377E"(ptr align 8 %self) unnamed_addr #0 !dbg !11615 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11617, metadata !DIExpression()), !dbg !11619
  br i1 false, label %bb2, label %bb1, !dbg !11619

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11619, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11619
  %1 = zext i1 %_5 to i8, !dbg !11619
  store i8 %1, ptr %_2, align 1, !dbg !11619
  br label %bb3, !dbg !11619

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11619
  br label %bb3, !dbg !11619

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11619, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11619
  br i1 %3, label %bb4, label %bb5, !dbg !11619

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11619, !noundef !25
  %_7 = and i64 %_8, 1048576, !dbg !11619
  %4 = icmp eq i64 %_7, 1048576, !dbg !11619
  %5 = zext i1 %4 to i8, !dbg !11619
  store i8 %5, ptr %0, align 1, !dbg !11619
  br label %bb6, !dbg !11619

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11619
  br label %bb6, !dbg !11619

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11620, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11620
  ret i1 %7, !dbg !11620
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17h035b5f208da8f299E"(ptr align 8 %self) unnamed_addr #0 !dbg !11621 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11623, metadata !DIExpression()), !dbg !11625
  br i1 false, label %bb2, label %bb1, !dbg !11625

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11625, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11625
  %1 = zext i1 %_5 to i8, !dbg !11625
  store i8 %1, ptr %_2, align 1, !dbg !11625
  br label %bb3, !dbg !11625

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11625
  br label %bb3, !dbg !11625

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11625, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11625
  br i1 %3, label %bb4, label %bb5, !dbg !11625

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11625, !noundef !25
  %_7 = and i64 %_8, 524288, !dbg !11625
  %4 = icmp eq i64 %_7, 524288, !dbg !11625
  %5 = zext i1 %4 to i8, !dbg !11625
  store i8 %5, ptr %0, align 1, !dbg !11625
  br label %bb6, !dbg !11625

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11625
  br label %bb6, !dbg !11625

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11626, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11626
  ret i1 %7, !dbg !11626
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_CHECK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17h541b7e281371b2d9E"(ptr align 8 %self) unnamed_addr #0 !dbg !11627 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11629, metadata !DIExpression()), !dbg !11631
  br i1 false, label %bb2, label %bb1, !dbg !11631

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11631, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11631
  %1 = zext i1 %_5 to i8, !dbg !11631
  store i8 %1, ptr %_2, align 1, !dbg !11631
  br label %bb3, !dbg !11631

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11631
  br label %bb3, !dbg !11631

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11631, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11631
  br i1 %3, label %bb4, label %bb5, !dbg !11631

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11631, !noundef !25
  %_7 = and i64 %_8, 262144, !dbg !11631
  %4 = icmp eq i64 %_7, 262144, !dbg !11631
  %5 = zext i1 %4 to i8, !dbg !11631
  store i8 %5, ptr %0, align 1, !dbg !11631
  br label %bb6, !dbg !11631

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11631
  br label %bb6, !dbg !11631

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11632, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11632
  ret i1 %7, !dbg !11632
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17hf866fa861b23e134E"(ptr align 8 %self) unnamed_addr #0 !dbg !11633 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11635, metadata !DIExpression()), !dbg !11637
  br i1 false, label %bb2, label %bb1, !dbg !11637

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11637, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11637
  %1 = zext i1 %_5 to i8, !dbg !11637
  store i8 %1, ptr %_2, align 1, !dbg !11637
  br label %bb3, !dbg !11637

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11637
  br label %bb3, !dbg !11637

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11637, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11637
  br i1 %3, label %bb4, label %bb5, !dbg !11637

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11637, !noundef !25
  %_7 = and i64 %_8, 131072, !dbg !11637
  %4 = icmp eq i64 %_7, 131072, !dbg !11637
  %5 = zext i1 %4 to i8, !dbg !11637
  store i8 %5, ptr %0, align 1, !dbg !11637
  br label %bb6, !dbg !11637

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11637
  br label %bb6, !dbg !11637

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11638, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11638
  ret i1 %7, !dbg !11638
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::RESUME_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17hcf8e2cfc6f93f049E"(ptr align 8 %self) unnamed_addr #0 !dbg !11639 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11641, metadata !DIExpression()), !dbg !11643
  br i1 false, label %bb2, label %bb1, !dbg !11643

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11643, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11643
  %1 = zext i1 %_5 to i8, !dbg !11643
  store i8 %1, ptr %_2, align 1, !dbg !11643
  br label %bb3, !dbg !11643

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11643
  br label %bb3, !dbg !11643

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11643, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11643
  br i1 %3, label %bb4, label %bb5, !dbg !11643

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11643, !noundef !25
  %_7 = and i64 %_8, 65536, !dbg !11643
  %4 = icmp eq i64 %_7, 65536, !dbg !11643
  %5 = zext i1 %4 to i8, !dbg !11643
  store i8 %5, ptr %0, align 1, !dbg !11643
  br label %bb6, !dbg !11643

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11643
  br label %bb6, !dbg !11643

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11644, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11644
  ret i1 %7, !dbg !11644
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::NESTED_TASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17heecceeab9e589e5eE"(ptr align 8 %self) unnamed_addr #0 !dbg !11645 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11647, metadata !DIExpression()), !dbg !11649
  br i1 false, label %bb2, label %bb1, !dbg !11649

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11649, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11649
  %1 = zext i1 %_5 to i8, !dbg !11649
  store i8 %1, ptr %_2, align 1, !dbg !11649
  br label %bb3, !dbg !11649

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11649
  br label %bb3, !dbg !11649

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11649, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11649
  br i1 %3, label %bb4, label %bb5, !dbg !11649

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11649, !noundef !25
  %_7 = and i64 %_8, 16384, !dbg !11649
  %4 = icmp eq i64 %_7, 16384, !dbg !11649
  %5 = zext i1 %4 to i8, !dbg !11649
  store i8 %5, ptr %0, align 1, !dbg !11649
  br label %bb6, !dbg !11649

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11649
  br label %bb6, !dbg !11649

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11650, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11650
  ret i1 %7, !dbg !11650
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_HIGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17h2a716e22c5b6e5acE"(ptr align 8 %self) unnamed_addr #0 !dbg !11651 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11653, metadata !DIExpression()), !dbg !11655
  br i1 false, label %bb2, label %bb1, !dbg !11655

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11655, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11655
  %1 = zext i1 %_5 to i8, !dbg !11655
  store i8 %1, ptr %_2, align 1, !dbg !11655
  br label %bb3, !dbg !11655

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11655
  br label %bb3, !dbg !11655

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11655, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11655
  br i1 %3, label %bb4, label %bb5, !dbg !11655

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11655, !noundef !25
  %_7 = and i64 %_8, 8192, !dbg !11655
  %4 = icmp eq i64 %_7, 8192, !dbg !11655
  %5 = zext i1 %4 to i8, !dbg !11655
  store i8 %5, ptr %0, align 1, !dbg !11655
  br label %bb6, !dbg !11655

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11655
  br label %bb6, !dbg !11655

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11656, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11656
  ret i1 %7, !dbg !11656
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_LOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17h518d903ea4be968dE"(ptr align 8 %self) unnamed_addr #0 !dbg !11657 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11659, metadata !DIExpression()), !dbg !11661
  br i1 false, label %bb2, label %bb1, !dbg !11661

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11661, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11661
  %1 = zext i1 %_5 to i8, !dbg !11661
  store i8 %1, ptr %_2, align 1, !dbg !11661
  br label %bb3, !dbg !11661

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11661
  br label %bb3, !dbg !11661

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11661, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11661
  br i1 %3, label %bb4, label %bb5, !dbg !11661

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11661, !noundef !25
  %_7 = and i64 %_8, 4096, !dbg !11661
  %4 = icmp eq i64 %_7, 4096, !dbg !11661
  %5 = zext i1 %4 to i8, !dbg !11661
  store i8 %5, ptr %0, align 1, !dbg !11661
  br label %bb6, !dbg !11661

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11661
  br label %bb6, !dbg !11661

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11662, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11662
  ret i1 %7, !dbg !11662
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17h60ce108dd8ff67a1E"(ptr align 8 %self) unnamed_addr #0 !dbg !11663 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11665, metadata !DIExpression()), !dbg !11667
  br i1 false, label %bb2, label %bb1, !dbg !11667

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11667, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11667
  %1 = zext i1 %_5 to i8, !dbg !11667
  store i8 %1, ptr %_2, align 1, !dbg !11667
  br label %bb3, !dbg !11667

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11667
  br label %bb3, !dbg !11667

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11667, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11667
  br i1 %3, label %bb4, label %bb5, !dbg !11667

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11667, !noundef !25
  %_7 = and i64 %_8, 2048, !dbg !11667
  %4 = icmp eq i64 %_7, 2048, !dbg !11667
  %5 = zext i1 %4 to i8, !dbg !11667
  store i8 %5, ptr %0, align 1, !dbg !11667
  br label %bb6, !dbg !11667

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11667
  br label %bb6, !dbg !11667

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11668, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11668
  ret i1 %7, !dbg !11668
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRECTION_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17ha6f32fd434a21274E"(ptr align 8 %self) unnamed_addr #0 !dbg !11669 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11671, metadata !DIExpression()), !dbg !11673
  br i1 false, label %bb2, label %bb1, !dbg !11673

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11673, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11673
  %1 = zext i1 %_5 to i8, !dbg !11673
  store i8 %1, ptr %_2, align 1, !dbg !11673
  br label %bb3, !dbg !11673

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11673
  br label %bb3, !dbg !11673

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11673, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11673
  br i1 %3, label %bb4, label %bb5, !dbg !11673

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11673, !noundef !25
  %_7 = and i64 %_8, 1024, !dbg !11673
  %4 = icmp eq i64 %_7, 1024, !dbg !11673
  %5 = zext i1 %4 to i8, !dbg !11673
  store i8 %5, ptr %0, align 1, !dbg !11673
  br label %bb6, !dbg !11673

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11673
  br label %bb6, !dbg !11673

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11674, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11674
  ret i1 %7, !dbg !11674
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::INTERRUPT_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17h6fd3f72092ccd177E"(ptr align 8 %self) unnamed_addr #0 !dbg !11675 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11677, metadata !DIExpression()), !dbg !11679
  br i1 false, label %bb2, label %bb1, !dbg !11679

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11679, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11679
  %1 = zext i1 %_5 to i8, !dbg !11679
  store i8 %1, ptr %_2, align 1, !dbg !11679
  br label %bb3, !dbg !11679

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11679
  br label %bb3, !dbg !11679

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11679, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11679
  br i1 %3, label %bb4, label %bb5, !dbg !11679

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11679, !noundef !25
  %_7 = and i64 %_8, 512, !dbg !11679
  %4 = icmp eq i64 %_7, 512, !dbg !11679
  %5 = zext i1 %4 to i8, !dbg !11679
  store i8 %5, ptr %0, align 1, !dbg !11679
  br label %bb6, !dbg !11679

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11679
  br label %bb6, !dbg !11679

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11680, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11680
  ret i1 %7, !dbg !11680
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::TRAP_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17h10388bfb4e405b7dE"(ptr align 8 %self) unnamed_addr #0 !dbg !11681 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11683, metadata !DIExpression()), !dbg !11685
  br i1 false, label %bb2, label %bb1, !dbg !11685

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11685, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11685
  %1 = zext i1 %_5 to i8, !dbg !11685
  store i8 %1, ptr %_2, align 1, !dbg !11685
  br label %bb3, !dbg !11685

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11685
  br label %bb3, !dbg !11685

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11685, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11685
  br i1 %3, label %bb4, label %bb5, !dbg !11685

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11685, !noundef !25
  %_7 = and i64 %_8, 256, !dbg !11685
  %4 = icmp eq i64 %_7, 256, !dbg !11685
  %5 = zext i1 %4 to i8, !dbg !11685
  store i8 %5, ptr %0, align 1, !dbg !11685
  br label %bb6, !dbg !11685

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11685
  br label %bb6, !dbg !11685

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11686, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11686
  ret i1 %7, !dbg !11686
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::SIGN_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17ha9126c34ba180379E"(ptr align 8 %self) unnamed_addr #0 !dbg !11687 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11689, metadata !DIExpression()), !dbg !11691
  br i1 false, label %bb2, label %bb1, !dbg !11691

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11691, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11691
  %1 = zext i1 %_5 to i8, !dbg !11691
  store i8 %1, ptr %_2, align 1, !dbg !11691
  br label %bb3, !dbg !11691

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11691
  br label %bb3, !dbg !11691

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11691, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11691
  br i1 %3, label %bb4, label %bb5, !dbg !11691

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11691, !noundef !25
  %_7 = and i64 %_8, 128, !dbg !11691
  %4 = icmp eq i64 %_7, 128, !dbg !11691
  %5 = zext i1 %4 to i8, !dbg !11691
  store i8 %5, ptr %0, align 1, !dbg !11691
  br label %bb6, !dbg !11691

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11691
  br label %bb6, !dbg !11691

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11692, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11692
  ret i1 %7, !dbg !11692
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ZERO_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17hcc9d3a61618cd4b2E"(ptr align 8 %self) unnamed_addr #0 !dbg !11693 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11695, metadata !DIExpression()), !dbg !11697
  br i1 false, label %bb2, label %bb1, !dbg !11697

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11697, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11697
  %1 = zext i1 %_5 to i8, !dbg !11697
  store i8 %1, ptr %_2, align 1, !dbg !11697
  br label %bb3, !dbg !11697

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11697
  br label %bb3, !dbg !11697

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11697, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11697
  br i1 %3, label %bb4, label %bb5, !dbg !11697

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11697, !noundef !25
  %_7 = and i64 %_8, 64, !dbg !11697
  %4 = icmp eq i64 %_7, 64, !dbg !11697
  %5 = zext i1 %4 to i8, !dbg !11697
  store i8 %5, ptr %0, align 1, !dbg !11697
  br label %bb6, !dbg !11697

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11697
  br label %bb6, !dbg !11697

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11698, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11698
  ret i1 %7, !dbg !11698
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::AUXILIARY_CARRY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17h724bb83439bed7d9E"(ptr align 8 %self) unnamed_addr #0 !dbg !11699 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11701, metadata !DIExpression()), !dbg !11703
  br i1 false, label %bb2, label %bb1, !dbg !11703

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11703, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11703
  %1 = zext i1 %_5 to i8, !dbg !11703
  store i8 %1, ptr %_2, align 1, !dbg !11703
  br label %bb3, !dbg !11703

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11703
  br label %bb3, !dbg !11703

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11703, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11703
  br i1 %3, label %bb4, label %bb5, !dbg !11703

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11703, !noundef !25
  %_7 = and i64 %_8, 16, !dbg !11703
  %4 = icmp eq i64 %_7, 16, !dbg !11703
  %5 = zext i1 %4 to i8, !dbg !11703
  store i8 %5, ptr %0, align 1, !dbg !11703
  br label %bb6, !dbg !11703

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11703
  br label %bb6, !dbg !11703

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11704, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11704
  ret i1 %7, !dbg !11704
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::PARITY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17hc7cc0b6155960772E"(ptr align 8 %self) unnamed_addr #0 !dbg !11705 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11707, metadata !DIExpression()), !dbg !11709
  br i1 false, label %bb2, label %bb1, !dbg !11709

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11709, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11709
  %1 = zext i1 %_5 to i8, !dbg !11709
  store i8 %1, ptr %_2, align 1, !dbg !11709
  br label %bb3, !dbg !11709

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11709
  br label %bb3, !dbg !11709

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11709, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11709
  br i1 %3, label %bb4, label %bb5, !dbg !11709

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11709, !noundef !25
  %_7 = and i64 %_8, 4, !dbg !11709
  %4 = icmp eq i64 %_7, 4, !dbg !11709
  %5 = zext i1 %4 to i8, !dbg !11709
  store i8 %5, ptr %0, align 1, !dbg !11709
  br label %bb6, !dbg !11709

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11709
  br label %bb6, !dbg !11709

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11710, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11710
  ret i1 %7, !dbg !11710
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::CARRY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17he4584586ece8a982E"(ptr align 8 %self) unnamed_addr #0 !dbg !11711 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11713, metadata !DIExpression()), !dbg !11715
  br i1 false, label %bb2, label %bb1, !dbg !11715

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !11715, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !11715
  %1 = zext i1 %_5 to i8, !dbg !11715
  store i8 %1, ptr %_2, align 1, !dbg !11715
  br label %bb3, !dbg !11715

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !11715
  br label %bb3, !dbg !11715

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !11715, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !11715
  br i1 %3, label %bb4, label %bb5, !dbg !11715

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !11715, !noundef !25
  %_7 = and i64 %_8, 1, !dbg !11715
  %4 = icmp eq i64 %_7, 1, !dbg !11715
  %5 = zext i1 %4 to i8, !dbg !11715
  store i8 %5, ptr %0, align 1, !dbg !11715
  br label %bb6, !dbg !11715

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !11715
  br label %bb6, !dbg !11715

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !11716, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !11716
  ret i1 %7, !dbg !11716
}

; <x86_64::registers::segmentation::CS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..CS$u20$as$u20$core..fmt..Debug$GT$3fmt17hf568bbbdff8b0e24E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11717 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11724, metadata !DIExpression()), !dbg !11726
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11725, metadata !DIExpression()), !dbg !11726
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_98375afb55e90f96f57ab62a1fa27cd9, i64 2) #8, !dbg !11726
  ret i1 %0, !dbg !11727
}

; <x86_64::registers::segmentation::SS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..SS$u20$as$u20$core..fmt..Debug$GT$3fmt17hb572899fb69d0b9aE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11728 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11735, metadata !DIExpression()), !dbg !11737
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11736, metadata !DIExpression()), !dbg !11737
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_6b11ef8a9190c43c951bec7a40cac59a, i64 2) #8, !dbg !11737
  ret i1 %0, !dbg !11738
}

; <x86_64::registers::segmentation::DS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..DS$u20$as$u20$core..fmt..Debug$GT$3fmt17h7298b780074ec919E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11739 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11746, metadata !DIExpression()), !dbg !11748
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11747, metadata !DIExpression()), !dbg !11748
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_3b607e04088b2e7242a777869149471c, i64 2) #8, !dbg !11748
  ret i1 %0, !dbg !11749
}

; <x86_64::registers::segmentation::ES as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..ES$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f92c0925e56e5ecE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11750 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11757, metadata !DIExpression()), !dbg !11759
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11758, metadata !DIExpression()), !dbg !11759
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_e948a861ba631e650e60399081c93095, i64 2) #8, !dbg !11759
  ret i1 %0, !dbg !11760
}

; <x86_64::registers::segmentation::FS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..FS$u20$as$u20$core..fmt..Debug$GT$3fmt17hf519338eabf382d4E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11761 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11768, metadata !DIExpression()), !dbg !11770
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11769, metadata !DIExpression()), !dbg !11770
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_5571647c858c361d1c071a9c1a49a0cd, i64 2) #8, !dbg !11770
  ret i1 %0, !dbg !11771
}

; <x86_64::registers::segmentation::GS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..GS$u20$as$u20$core..fmt..Debug$GT$3fmt17h050ad780aded4acbE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11772 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11778, metadata !DIExpression()), !dbg !11780
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11779, metadata !DIExpression()), !dbg !11780
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_bea79a7c9df5c2071640f13b85c51d25, i64 2) #8, !dbg !11780
  ret i1 %0, !dbg !11781
}

; <x86_64::registers::xcontrol::XCr0 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN70_$LT$x86_64..registers..xcontrol..XCr0$u20$as$u20$core..fmt..Debug$GT$3fmt17hd1265c26045e09b8E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11782 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11791, metadata !DIExpression()), !dbg !11793
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11792, metadata !DIExpression()), !dbg !11793
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_280ce539e2c734d501835e1b4f95c081, i64 4) #8, !dbg !11793
  ret i1 %0, !dbg !11794
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17ha166673e9c1c680eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11795 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_146 = alloca i8, align 1
  %_141 = alloca i8, align 1
  %_137 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_130 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !11808, metadata !DIExpression()), !dbg !11914
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !11810, metadata !DIExpression()), !dbg !11915
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !11812, metadata !DIExpression()), !dbg !11916
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !11814, metadata !DIExpression()), !dbg !11917
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !11816, metadata !DIExpression()), !dbg !11918
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !11818, metadata !DIExpression()), !dbg !11919
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !11820, metadata !DIExpression()), !dbg !11920
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !11822, metadata !DIExpression()), !dbg !11921
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !11824, metadata !DIExpression()), !dbg !11922
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !11826, metadata !DIExpression()), !dbg !11923
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !11828, metadata !DIExpression()), !dbg !11924
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !11830, metadata !DIExpression()), !dbg !11925
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !11832, metadata !DIExpression()), !dbg !11926
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !11834, metadata !DIExpression()), !dbg !11927
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !11836, metadata !DIExpression()), !dbg !11928
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !11838, metadata !DIExpression()), !dbg !11929
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !11840, metadata !DIExpression()), !dbg !11930
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !11842, metadata !DIExpression()), !dbg !11931
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !11844, metadata !DIExpression()), !dbg !11932
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !11846, metadata !DIExpression()), !dbg !11933
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !11848, metadata !DIExpression()), !dbg !11934
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !11850, metadata !DIExpression()), !dbg !11935
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !11852, metadata !DIExpression()), !dbg !11936
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !11854, metadata !DIExpression()), !dbg !11937
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !11856, metadata !DIExpression()), !dbg !11938
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !11858, metadata !DIExpression()), !dbg !11939
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !11860, metadata !DIExpression()), !dbg !11940
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !11862, metadata !DIExpression()), !dbg !11941
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !11864, metadata !DIExpression()), !dbg !11942
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !11866, metadata !DIExpression()), !dbg !11943
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !11868, metadata !DIExpression()), !dbg !11944
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !11870, metadata !DIExpression()), !dbg !11945
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !11872, metadata !DIExpression()), !dbg !11946
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !11874, metadata !DIExpression()), !dbg !11947
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !11876, metadata !DIExpression()), !dbg !11948
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !11878, metadata !DIExpression()), !dbg !11949
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !11880, metadata !DIExpression()), !dbg !11950
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !11882, metadata !DIExpression()), !dbg !11951
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !11884, metadata !DIExpression()), !dbg !11952
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !11886, metadata !DIExpression()), !dbg !11953
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !11888, metadata !DIExpression()), !dbg !11954
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !11890, metadata !DIExpression()), !dbg !11955
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !11892, metadata !DIExpression()), !dbg !11956
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !11894, metadata !DIExpression()), !dbg !11957
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !11898, metadata !DIExpression()), !dbg !11958
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !11900, metadata !DIExpression()), !dbg !11959
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !11902, metadata !DIExpression()), !dbg !11960
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !11904, metadata !DIExpression()), !dbg !11961
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !11906, metadata !DIExpression()), !dbg !11962
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !11908, metadata !DIExpression()), !dbg !11963
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !11910, metadata !DIExpression()), !dbg !11964
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !11912, metadata !DIExpression()), !dbg !11965
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !11965
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11804, metadata !DIExpression()), !dbg !11966
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !11965
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11805, metadata !DIExpression()), !dbg !11967
  call void @llvm.dbg.declare(metadata ptr %first, metadata !11806, metadata !DIExpression()), !dbg !11968
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !11896, metadata !DIExpression()), !dbg !11969
  store i8 1, ptr %first, align 1, !dbg !11970
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::X87
  %_4 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717h6c94e8b19d6fc77cE"(ptr align 8 %self) #8, !dbg !11971
  br i1 %_4, label %bb2, label %bb12, !dbg !11971

bb12:                                             ; preds = %bb8, %start
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::SSE
  %_15 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17h0e10566a4257cc5eE"(ptr align 8 %self) #8, !dbg !11971
  br i1 %_15, label %bb14, label %bb23, !dbg !11971

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !11972, !range !1562, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !11972
  %_5 = xor i1 %_6, true, !dbg !11973
  br i1 %_5, label %bb3, label %bb8, !dbg !11973

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !11974
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_747a0b7482a2129eb50740be0e7177f8, i64 3) #8, !dbg !11975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_12) #8, !dbg !11975
  %3 = zext i1 %2 to i8, !dbg !11975
  store i8 %3, ptr %_11, align 1, !dbg !11975
  %4 = load i8, ptr %_11, align 1, !dbg !11975, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !11975
  %_14 = zext i1 %5 to i64, !dbg !11975
  %6 = icmp eq i64 %_14, 0, !dbg !11975
  br i1 %6, label %bb12, label %bb11, !dbg !11975

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_8) #8, !dbg !11976
  %8 = zext i1 %7 to i8, !dbg !11976
  store i8 %8, ptr %_7, align 1, !dbg !11976
  %9 = load i8, ptr %_7, align 1, !dbg !11976, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !11976
  %_10 = zext i1 %10 to i64, !dbg !11976
  %11 = icmp eq i64 %_10, 0, !dbg !11976
  br i1 %11, label %bb8, label %bb7, !dbg !11976

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11977
  %13 = zext i1 %12 to i8, !dbg !11977
  store i8 %13, ptr %0, align 1, !dbg !11977
  br label %bb144, !dbg !11977

bb144:                                            ; preds = %bb143, %bb142, %bb137, %bb134, %bb129, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !11978, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !11978
  ret i1 %15, !dbg !11978

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11979
  %17 = zext i1 %16 to i8, !dbg !11979
  store i8 %17, ptr %0, align 1, !dbg !11979
  br label %bb144, !dbg !11979

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::AVX
  %_26 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17h836a97754159c123E"(ptr align 8 %self) #8, !dbg !11971
  br i1 %_26, label %bb25, label %bb34, !dbg !11971

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !11972, !range !1562, !noundef !25
  %_17 = trunc i8 %18 to i1, !dbg !11972
  %_16 = xor i1 %_17, true, !dbg !11973
  br i1 %_16, label %bb15, label %bb19, !dbg !11973

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !11974
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_4c9b6b069c5380fe8192d71e809390e7, i64 3) #8, !dbg !11975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_23) #8, !dbg !11975
  %20 = zext i1 %19 to i8, !dbg !11975
  store i8 %20, ptr %_22, align 1, !dbg !11975
  %21 = load i8, ptr %_22, align 1, !dbg !11975, !range !1562, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !11975
  %_25 = zext i1 %22 to i64, !dbg !11975
  %23 = icmp eq i64 %_25, 0, !dbg !11975
  br i1 %23, label %bb23, label %bb22, !dbg !11975

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_19) #8, !dbg !11976
  %25 = zext i1 %24 to i8, !dbg !11976
  store i8 %25, ptr %_18, align 1, !dbg !11976
  %26 = load i8, ptr %_18, align 1, !dbg !11976, !range !1562, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !11976
  %_21 = zext i1 %27 to i64, !dbg !11976
  %28 = icmp eq i64 %_21, 0, !dbg !11976
  br i1 %28, label %bb19, label %bb18, !dbg !11976

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11980
  %30 = zext i1 %29 to i8, !dbg !11980
  store i8 %30, ptr %0, align 1, !dbg !11980
  br label %bb144, !dbg !11980

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11981
  %32 = zext i1 %31 to i8, !dbg !11981
  store i8 %32, ptr %0, align 1, !dbg !11981
  br label %bb144, !dbg !11981

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::YMM
  %_37 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17h5e6acea384b7cb6aE"(ptr align 8 %self) #8, !dbg !11971
  br i1 %_37, label %bb36, label %bb45, !dbg !11971

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !11972, !range !1562, !noundef !25
  %_28 = trunc i8 %33 to i1, !dbg !11972
  %_27 = xor i1 %_28, true, !dbg !11973
  br i1 %_27, label %bb26, label %bb30, !dbg !11973

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !11974
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_27097c54c41f8ec87311498f3d647372, i64 3) #8, !dbg !11975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_34) #8, !dbg !11975
  %35 = zext i1 %34 to i8, !dbg !11975
  store i8 %35, ptr %_33, align 1, !dbg !11975
  %36 = load i8, ptr %_33, align 1, !dbg !11975, !range !1562, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !11975
  %_36 = zext i1 %37 to i64, !dbg !11975
  %38 = icmp eq i64 %_36, 0, !dbg !11975
  br i1 %38, label %bb34, label %bb33, !dbg !11975

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_30) #8, !dbg !11976
  %40 = zext i1 %39 to i8, !dbg !11976
  store i8 %40, ptr %_29, align 1, !dbg !11976
  %41 = load i8, ptr %_29, align 1, !dbg !11976, !range !1562, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !11976
  %_32 = zext i1 %42 to i64, !dbg !11976
  %43 = icmp eq i64 %_32, 0, !dbg !11976
  br i1 %43, label %bb30, label %bb29, !dbg !11976

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11982
  %45 = zext i1 %44 to i8, !dbg !11982
  store i8 %45, ptr %0, align 1, !dbg !11982
  br label %bb144, !dbg !11982

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11983
  %47 = zext i1 %46 to i8, !dbg !11983
  store i8 %47, ptr %0, align 1, !dbg !11983
  br label %bb144, !dbg !11983

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDREG
  %_48 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17h30df63373fce7d98E"(ptr align 8 %self) #8, !dbg !11971
  br i1 %_48, label %bb47, label %bb56, !dbg !11971

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !11972, !range !1562, !noundef !25
  %_39 = trunc i8 %48 to i1, !dbg !11972
  %_38 = xor i1 %_39, true, !dbg !11973
  br i1 %_38, label %bb37, label %bb41, !dbg !11973

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !11974
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_ceddc304630e501171f8f2abc0a3543d, i64 3) #8, !dbg !11975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_45) #8, !dbg !11975
  %50 = zext i1 %49 to i8, !dbg !11975
  store i8 %50, ptr %_44, align 1, !dbg !11975
  %51 = load i8, ptr %_44, align 1, !dbg !11975, !range !1562, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !11975
  %_47 = zext i1 %52 to i64, !dbg !11975
  %53 = icmp eq i64 %_47, 0, !dbg !11975
  br i1 %53, label %bb45, label %bb44, !dbg !11975

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_41) #8, !dbg !11976
  %55 = zext i1 %54 to i8, !dbg !11976
  store i8 %55, ptr %_40, align 1, !dbg !11976
  %56 = load i8, ptr %_40, align 1, !dbg !11976, !range !1562, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !11976
  %_43 = zext i1 %57 to i64, !dbg !11976
  %58 = icmp eq i64 %_43, 0, !dbg !11976
  br i1 %58, label %bb41, label %bb40, !dbg !11976

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11984
  %60 = zext i1 %59 to i8, !dbg !11984
  store i8 %60, ptr %0, align 1, !dbg !11984
  br label %bb144, !dbg !11984

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11985
  %62 = zext i1 %61 to i8, !dbg !11985
  store i8 %62, ptr %0, align 1, !dbg !11985
  br label %bb144, !dbg !11985

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDCSR
  %_59 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17h4562bcc79c90f048E"(ptr align 8 %self) #8, !dbg !11971
  br i1 %_59, label %bb58, label %bb67, !dbg !11971

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !11972, !range !1562, !noundef !25
  %_50 = trunc i8 %63 to i1, !dbg !11972
  %_49 = xor i1 %_50, true, !dbg !11973
  br i1 %_49, label %bb48, label %bb52, !dbg !11973

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !11974
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_0b077b1fa356f3d470e2a7108b6ebd0a, i64 6) #8, !dbg !11975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_56) #8, !dbg !11975
  %65 = zext i1 %64 to i8, !dbg !11975
  store i8 %65, ptr %_55, align 1, !dbg !11975
  %66 = load i8, ptr %_55, align 1, !dbg !11975, !range !1562, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !11975
  %_58 = zext i1 %67 to i64, !dbg !11975
  %68 = icmp eq i64 %_58, 0, !dbg !11975
  br i1 %68, label %bb56, label %bb55, !dbg !11975

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_52) #8, !dbg !11976
  %70 = zext i1 %69 to i8, !dbg !11976
  store i8 %70, ptr %_51, align 1, !dbg !11976
  %71 = load i8, ptr %_51, align 1, !dbg !11976, !range !1562, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !11976
  %_54 = zext i1 %72 to i64, !dbg !11976
  %73 = icmp eq i64 %_54, 0, !dbg !11976
  br i1 %73, label %bb52, label %bb51, !dbg !11976

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11986
  %75 = zext i1 %74 to i8, !dbg !11986
  store i8 %75, ptr %0, align 1, !dbg !11986
  br label %bb144, !dbg !11986

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11987
  %77 = zext i1 %76 to i8, !dbg !11987
  store i8 %77, ptr %0, align 1, !dbg !11987
  br label %bb144, !dbg !11987

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::OPMASK
  %_70 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17hb2ca32848363c4b8E"(ptr align 8 %self) #8, !dbg !11971
  br i1 %_70, label %bb69, label %bb78, !dbg !11971

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !11972, !range !1562, !noundef !25
  %_61 = trunc i8 %78 to i1, !dbg !11972
  %_60 = xor i1 %_61, true, !dbg !11973
  br i1 %_60, label %bb59, label %bb63, !dbg !11973

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !11974
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_c71babe9862dd8a2a3503d16c9b86789, i64 6) #8, !dbg !11975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_67) #8, !dbg !11975
  %80 = zext i1 %79 to i8, !dbg !11975
  store i8 %80, ptr %_66, align 1, !dbg !11975
  %81 = load i8, ptr %_66, align 1, !dbg !11975, !range !1562, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !11975
  %_69 = zext i1 %82 to i64, !dbg !11975
  %83 = icmp eq i64 %_69, 0, !dbg !11975
  br i1 %83, label %bb67, label %bb66, !dbg !11975

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_63) #8, !dbg !11976
  %85 = zext i1 %84 to i8, !dbg !11976
  store i8 %85, ptr %_62, align 1, !dbg !11976
  %86 = load i8, ptr %_62, align 1, !dbg !11976, !range !1562, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !11976
  %_65 = zext i1 %87 to i64, !dbg !11976
  %88 = icmp eq i64 %_65, 0, !dbg !11976
  br i1 %88, label %bb63, label %bb62, !dbg !11976

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11988
  %90 = zext i1 %89 to i8, !dbg !11988
  store i8 %90, ptr %0, align 1, !dbg !11988
  br label %bb144, !dbg !11988

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11989
  %92 = zext i1 %91 to i8, !dbg !11989
  store i8 %92, ptr %0, align 1, !dbg !11989
  br label %bb144, !dbg !11989

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ZMM_HI256
  %_81 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617h4069feb5c93e52ebE"(ptr align 8 %self) #8, !dbg !11971
  br i1 %_81, label %bb80, label %bb89, !dbg !11971

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !11972, !range !1562, !noundef !25
  %_72 = trunc i8 %93 to i1, !dbg !11972
  %_71 = xor i1 %_72, true, !dbg !11973
  br i1 %_71, label %bb70, label %bb74, !dbg !11973

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !11974
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_7815300b954b67ee90ccc1cd901baaf3, i64 6) #8, !dbg !11975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_78) #8, !dbg !11975
  %95 = zext i1 %94 to i8, !dbg !11975
  store i8 %95, ptr %_77, align 1, !dbg !11975
  %96 = load i8, ptr %_77, align 1, !dbg !11975, !range !1562, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !11975
  %_80 = zext i1 %97 to i64, !dbg !11975
  %98 = icmp eq i64 %_80, 0, !dbg !11975
  br i1 %98, label %bb78, label %bb77, !dbg !11975

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_74) #8, !dbg !11976
  %100 = zext i1 %99 to i8, !dbg !11976
  store i8 %100, ptr %_73, align 1, !dbg !11976
  %101 = load i8, ptr %_73, align 1, !dbg !11976, !range !1562, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !11976
  %_76 = zext i1 %102 to i64, !dbg !11976
  %103 = icmp eq i64 %_76, 0, !dbg !11976
  br i1 %103, label %bb74, label %bb73, !dbg !11976

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11990
  %105 = zext i1 %104 to i8, !dbg !11990
  store i8 %105, ptr %0, align 1, !dbg !11990
  br label %bb144, !dbg !11990

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11991
  %107 = zext i1 %106 to i8, !dbg !11991
  store i8 %107, ptr %0, align 1, !dbg !11991
  br label %bb144, !dbg !11991

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::HI16_ZMM
  %_92 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17h0cf612c71dcb67c2E"(ptr align 8 %self) #8, !dbg !11971
  br i1 %_92, label %bb91, label %bb100, !dbg !11971

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !11972, !range !1562, !noundef !25
  %_83 = trunc i8 %108 to i1, !dbg !11972
  %_82 = xor i1 %_83, true, !dbg !11973
  br i1 %_82, label %bb81, label %bb85, !dbg !11973

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !11974
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_8dd1ecb83146fedb5f2eb3909ab01554, i64 9) #8, !dbg !11975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_89) #8, !dbg !11975
  %110 = zext i1 %109 to i8, !dbg !11975
  store i8 %110, ptr %_88, align 1, !dbg !11975
  %111 = load i8, ptr %_88, align 1, !dbg !11975, !range !1562, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !11975
  %_91 = zext i1 %112 to i64, !dbg !11975
  %113 = icmp eq i64 %_91, 0, !dbg !11975
  br i1 %113, label %bb89, label %bb88, !dbg !11975

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_85) #8, !dbg !11976
  %115 = zext i1 %114 to i8, !dbg !11976
  store i8 %115, ptr %_84, align 1, !dbg !11976
  %116 = load i8, ptr %_84, align 1, !dbg !11976, !range !1562, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !11976
  %_87 = zext i1 %117 to i64, !dbg !11976
  %118 = icmp eq i64 %_87, 0, !dbg !11976
  br i1 %118, label %bb85, label %bb84, !dbg !11976

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11992
  %120 = zext i1 %119 to i8, !dbg !11992
  store i8 %120, ptr %0, align 1, !dbg !11992
  br label %bb144, !dbg !11992

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11993
  %122 = zext i1 %121 to i8, !dbg !11993
  store i8 %122, ptr %0, align 1, !dbg !11993
  br label %bb144, !dbg !11993

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MPK
  %_103 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17h98a1f82dc1486eedE"(ptr align 8 %self) #8, !dbg !11971
  br i1 %_103, label %bb102, label %bb111, !dbg !11971

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !11972, !range !1562, !noundef !25
  %_94 = trunc i8 %123 to i1, !dbg !11972
  %_93 = xor i1 %_94, true, !dbg !11973
  br i1 %_93, label %bb92, label %bb96, !dbg !11973

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !11974
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_7fe0cf0b681130b7f34badff7028b4c6, i64 8) #8, !dbg !11975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_100) #8, !dbg !11975
  %125 = zext i1 %124 to i8, !dbg !11975
  store i8 %125, ptr %_99, align 1, !dbg !11975
  %126 = load i8, ptr %_99, align 1, !dbg !11975, !range !1562, !noundef !25
  %127 = trunc i8 %126 to i1, !dbg !11975
  %_102 = zext i1 %127 to i64, !dbg !11975
  %128 = icmp eq i64 %_102, 0, !dbg !11975
  br i1 %128, label %bb100, label %bb99, !dbg !11975

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_96) #8, !dbg !11976
  %130 = zext i1 %129 to i8, !dbg !11976
  store i8 %130, ptr %_95, align 1, !dbg !11976
  %131 = load i8, ptr %_95, align 1, !dbg !11976, !range !1562, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !11976
  %_98 = zext i1 %132 to i64, !dbg !11976
  %133 = icmp eq i64 %_98, 0, !dbg !11976
  br i1 %133, label %bb96, label %bb95, !dbg !11976

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11994
  %135 = zext i1 %134 to i8, !dbg !11994
  store i8 %135, ptr %0, align 1, !dbg !11994
  br label %bb144, !dbg !11994

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11995
  %137 = zext i1 %136 to i8, !dbg !11995
  store i8 %137, ptr %0, align 1, !dbg !11995
  br label %bb144, !dbg !11995

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::LWP
  %_114 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17h7eda64b512812436E"(ptr align 8 %self) #8, !dbg !11971
  br i1 %_114, label %bb113, label %bb122, !dbg !11971

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !11972, !range !1562, !noundef !25
  %_105 = trunc i8 %138 to i1, !dbg !11972
  %_104 = xor i1 %_105, true, !dbg !11973
  br i1 %_104, label %bb103, label %bb107, !dbg !11973

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !11974
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_7e8fa1323df12a2587e570b6f5afbc88, i64 3) #8, !dbg !11975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_111) #8, !dbg !11975
  %140 = zext i1 %139 to i8, !dbg !11975
  store i8 %140, ptr %_110, align 1, !dbg !11975
  %141 = load i8, ptr %_110, align 1, !dbg !11975, !range !1562, !noundef !25
  %142 = trunc i8 %141 to i1, !dbg !11975
  %_113 = zext i1 %142 to i64, !dbg !11975
  %143 = icmp eq i64 %_113, 0, !dbg !11975
  br i1 %143, label %bb111, label %bb110, !dbg !11975

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_107) #8, !dbg !11976
  %145 = zext i1 %144 to i8, !dbg !11976
  store i8 %145, ptr %_106, align 1, !dbg !11976
  %146 = load i8, ptr %_106, align 1, !dbg !11976, !range !1562, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !11976
  %_109 = zext i1 %147 to i64, !dbg !11976
  %148 = icmp eq i64 %_109, 0, !dbg !11976
  br i1 %148, label %bb107, label %bb106, !dbg !11976

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11996
  %150 = zext i1 %149 to i8, !dbg !11996
  store i8 %150, ptr %0, align 1, !dbg !11996
  br label %bb144, !dbg !11996

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !11997
  %152 = zext i1 %151 to i8, !dbg !11997
  store i8 %152, ptr %0, align 1, !dbg !11997
  br label %bb144, !dbg !11997

bb122:                                            ; preds = %bb118, %bb111
  %_126 = load i64, ptr %self, align 8, !dbg !11998, !noundef !25
; call x86_64::registers::xcontrol::XCr0Flags::all
  %153 = call i64 @_ZN6x86_649registers8xcontrol9XCr0Flags3all17h21dd6af97188df32E() #8, !dbg !11999
  store i64 %153, ptr %_130, align 8, !dbg !11999
; call x86_64::registers::xcontrol::XCr0Flags::bits
  %_128 = call i64 @_ZN6x86_649registers8xcontrol9XCr0Flags4bits17hc57fa0852ba84b18E(ptr align 8 %_130) #8, !dbg !11999
  %_127 = xor i64 %_128, -1, !dbg !12000
  %154 = and i64 %_126, %_127, !dbg !11998
  store i64 %154, ptr %extra_bits, align 8, !dbg !11998
  %155 = load i64, ptr %extra_bits, align 8, !dbg !12001, !noundef !25
  %156 = icmp eq i64 %155, 0, !dbg !12001
  br i1 %156, label %bb138, label %bb125, !dbg !12001

bb113:                                            ; preds = %bb111
  %157 = load i8, ptr %first, align 1, !dbg !11972, !range !1562, !noundef !25
  %_116 = trunc i8 %157 to i1, !dbg !11972
  %_115 = xor i1 %_116, true, !dbg !11973
  br i1 %_115, label %bb114, label %bb118, !dbg !11973

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !11974
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_d10f39d8e09d915ca6db293020f9b83a, i64 3) #8, !dbg !11975
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %158 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_122) #8, !dbg !11975
  %159 = zext i1 %158 to i8, !dbg !11975
  store i8 %159, ptr %_121, align 1, !dbg !11975
  %160 = load i8, ptr %_121, align 1, !dbg !11975, !range !1562, !noundef !25
  %161 = trunc i8 %160 to i1, !dbg !11975
  %_124 = zext i1 %161 to i64, !dbg !11975
  %162 = icmp eq i64 %_124, 0, !dbg !11975
  br i1 %162, label %bb122, label %bb121, !dbg !11975

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !11976
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %163 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_118) #8, !dbg !11976
  %164 = zext i1 %163 to i8, !dbg !11976
  store i8 %164, ptr %_117, align 1, !dbg !11976
  %165 = load i8, ptr %_117, align 1, !dbg !11976, !range !1562, !noundef !25
  %166 = trunc i8 %165 to i1, !dbg !11976
  %_120 = zext i1 %166 to i64, !dbg !11976
  %167 = icmp eq i64 %_120, 0, !dbg !11976
  br i1 %167, label %bb118, label %bb117, !dbg !11976

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %168 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !12002
  %169 = zext i1 %168 to i8, !dbg !12002
  store i8 %169, ptr %0, align 1, !dbg !12002
  br label %bb144, !dbg !12002

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %170 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !12003
  %171 = zext i1 %170 to i8, !dbg !12003
  store i8 %171, ptr %0, align 1, !dbg !12003
  br label %bb144, !dbg !12003

bb138:                                            ; preds = %bb133, %bb122
  %172 = load i8, ptr %first, align 1, !dbg !12004, !range !1562, !noundef !25
  %_145 = trunc i8 %172 to i1, !dbg !12004
  br i1 %_145, label %bb139, label %bb143, !dbg !12004

bb125:                                            ; preds = %bb122
  %173 = load i8, ptr %first, align 1, !dbg !12005, !range !1562, !noundef !25
  %_132 = trunc i8 %173 to i1, !dbg !12005
  %_131 = xor i1 %_132, true, !dbg !12006
  br i1 %_131, label %bb126, label %bb130, !dbg !12006

bb130:                                            ; preds = %bb126, %bb125
  store i8 0, ptr %first, align 1, !dbg !12007
; call core::fmt::Formatter::write_str
  %_138 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !12008
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_138) #8, !dbg !12008
  %175 = zext i1 %174 to i8, !dbg !12008
  store i8 %175, ptr %_137, align 1, !dbg !12008
  %176 = load i8, ptr %_137, align 1, !dbg !12008, !range !1562, !noundef !25
  %177 = trunc i8 %176 to i1, !dbg !12008
  %_140 = zext i1 %177 to i64, !dbg !12008
  %178 = icmp eq i64 %_140, 0, !dbg !12008
  br i1 %178, label %bb133, label %bb134, !dbg !12008

bb126:                                            ; preds = %bb125
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12009
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %179 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_134) #8, !dbg !12009
  %180 = zext i1 %179 to i8, !dbg !12009
  store i8 %180, ptr %_133, align 1, !dbg !12009
  %181 = load i8, ptr %_133, align 1, !dbg !12009, !range !1562, !noundef !25
  %182 = trunc i8 %181 to i1, !dbg !12009
  %_136 = zext i1 %182 to i64, !dbg !12009
  %183 = icmp eq i64 %_136, 0, !dbg !12009
  br i1 %183, label %bb130, label %bb129, !dbg !12009

bb129:                                            ; preds = %bb126
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %184 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !12010
  %185 = zext i1 %184 to i8, !dbg !12010
  store i8 %185, ptr %0, align 1, !dbg !12010
  br label %bb144, !dbg !12010

bb133:                                            ; preds = %bb130
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_142 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !12011
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %186 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_142) #8, !dbg !12011
  %187 = zext i1 %186 to i8, !dbg !12011
  store i8 %187, ptr %_141, align 1, !dbg !12011
  %188 = load i8, ptr %_141, align 1, !dbg !12011, !range !1562, !noundef !25
  %189 = trunc i8 %188 to i1, !dbg !12011
  %_144 = zext i1 %189 to i64, !dbg !12011
  %190 = icmp eq i64 %_144, 0, !dbg !12011
  br i1 %190, label %bb138, label %bb137, !dbg !12011

bb134:                                            ; preds = %bb130
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %191 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !12012
  %192 = zext i1 %191 to i8, !dbg !12012
  store i8 %192, ptr %0, align 1, !dbg !12012
  br label %bb144, !dbg !12012

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %193 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !12013
  %194 = zext i1 %193 to i8, !dbg !12013
  store i8 %194, ptr %0, align 1, !dbg !12013
  br label %bb144, !dbg !12013

bb143:                                            ; preds = %bb139, %bb138
  store i8 0, ptr %0, align 1, !dbg !12014
  br label %bb144, !dbg !11978

bb139:                                            ; preds = %bb138
; call core::fmt::Formatter::write_str
  %_147 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !12015
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %195 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_147) #8, !dbg !12015
  %196 = zext i1 %195 to i8, !dbg !12015
  store i8 %196, ptr %_146, align 1, !dbg !12015
  %197 = load i8, ptr %_146, align 1, !dbg !12015, !range !1562, !noundef !25
  %198 = trunc i8 %197 to i1, !dbg !12015
  %_149 = zext i1 %198 to i64, !dbg !12015
  %199 = icmp eq i64 %_149, 0, !dbg !12015
  br i1 %199, label %bb143, label %bb142, !dbg !12015

bb142:                                            ; preds = %bb139
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %200 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_270088cf93e65edde50733bc51c15e30) #8, !dbg !12016
  %201 = zext i1 %200 to i8, !dbg !12016
  store i8 %201, ptr %0, align 1, !dbg !12016
  br label %bb144, !dbg !12016

bb6:                                              ; No predecessors!
  unreachable, !dbg !11976
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hc19192116189a310E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12017 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12020, metadata !DIExpression()), !dbg !12022
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12021, metadata !DIExpression()), !dbg !12023
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hb3d0db20a4887bd6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12024
  ret i1 %0, !dbg !12025
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h05e4c1ff17598cbdE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12026 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12029, metadata !DIExpression()), !dbg !12031
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12030, metadata !DIExpression()), !dbg !12032
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h165a33459d425333E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12033
  ret i1 %0, !dbg !12034
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h99a56b3cc4176e3aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12035 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12038, metadata !DIExpression()), !dbg !12040
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12039, metadata !DIExpression()), !dbg !12041
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12042
  ret i1 %0, !dbg !12043
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h99dfe892f21061a0E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12044 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12047, metadata !DIExpression()), !dbg !12049
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12048, metadata !DIExpression()), !dbg !12050
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h01ea4226b9b87a2fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12051
  ret i1 %0, !dbg !12052
}

; x86_64::registers::xcontrol::XCr0Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers8xcontrol9XCr0Flags3all17h21dd6af97188df32E() unnamed_addr #0 !dbg !12053 {
start:
  %0 = alloca i64, align 8
  store i64 4611686018427388671, ptr %0, align 8, !dbg !12056
  %1 = load i64, ptr %0, align 8, !dbg !12057, !noundef !25
  ret i64 %1, !dbg !12057
}

; x86_64::registers::xcontrol::XCr0Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers8xcontrol9XCr0Flags4bits17hc57fa0852ba84b18E(ptr align 8 %self) unnamed_addr #0 !dbg !12058 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12062, metadata !DIExpression()), !dbg !12063
  %0 = load i64, ptr %self, align 8, !dbg !12064, !noundef !25
  ret i64 %0, !dbg !12065
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::X87
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717h6c94e8b19d6fc77cE"(ptr align 8 %self) unnamed_addr #0 !dbg !12066 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12072, metadata !DIExpression()), !dbg !12074
  br i1 false, label %bb2, label %bb1, !dbg !12074

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12074, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12074
  %1 = zext i1 %_5 to i8, !dbg !12074
  store i8 %1, ptr %_2, align 1, !dbg !12074
  br label %bb3, !dbg !12074

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12074
  br label %bb3, !dbg !12074

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12074, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12074
  br i1 %3, label %bb4, label %bb5, !dbg !12074

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12074, !noundef !25
  %_7 = and i64 %_8, 1, !dbg !12074
  %4 = icmp eq i64 %_7, 1, !dbg !12074
  %5 = zext i1 %4 to i8, !dbg !12074
  store i8 %5, ptr %0, align 1, !dbg !12074
  br label %bb6, !dbg !12074

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12074
  br label %bb6, !dbg !12074

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12075, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12075
  ret i1 %7, !dbg !12075
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::SSE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17h0e10566a4257cc5eE"(ptr align 8 %self) unnamed_addr #0 !dbg !12076 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12078, metadata !DIExpression()), !dbg !12080
  br i1 false, label %bb2, label %bb1, !dbg !12080

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12080, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12080
  %1 = zext i1 %_5 to i8, !dbg !12080
  store i8 %1, ptr %_2, align 1, !dbg !12080
  br label %bb3, !dbg !12080

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12080
  br label %bb3, !dbg !12080

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12080, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12080
  br i1 %3, label %bb4, label %bb5, !dbg !12080

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12080, !noundef !25
  %_7 = and i64 %_8, 2, !dbg !12080
  %4 = icmp eq i64 %_7, 2, !dbg !12080
  %5 = zext i1 %4 to i8, !dbg !12080
  store i8 %5, ptr %0, align 1, !dbg !12080
  br label %bb6, !dbg !12080

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12080
  br label %bb6, !dbg !12080

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12081, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12081
  ret i1 %7, !dbg !12081
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::AVX
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17h836a97754159c123E"(ptr align 8 %self) unnamed_addr #0 !dbg !12082 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12084, metadata !DIExpression()), !dbg !12086
  br i1 false, label %bb2, label %bb1, !dbg !12086

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12086, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12086
  %1 = zext i1 %_5 to i8, !dbg !12086
  store i8 %1, ptr %_2, align 1, !dbg !12086
  br label %bb3, !dbg !12086

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12086
  br label %bb3, !dbg !12086

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12086, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12086
  br i1 %3, label %bb4, label %bb5, !dbg !12086

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12086, !noundef !25
  %_7 = and i64 %_8, 4, !dbg !12086
  %4 = icmp eq i64 %_7, 4, !dbg !12086
  %5 = zext i1 %4 to i8, !dbg !12086
  store i8 %5, ptr %0, align 1, !dbg !12086
  br label %bb6, !dbg !12086

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12086
  br label %bb6, !dbg !12086

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12087, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12087
  ret i1 %7, !dbg !12087
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::YMM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17h5e6acea384b7cb6aE"(ptr align 8 %self) unnamed_addr #0 !dbg !12088 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12090, metadata !DIExpression()), !dbg !12092
  br i1 false, label %bb2, label %bb1, !dbg !12092

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12092, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12092
  %1 = zext i1 %_5 to i8, !dbg !12092
  store i8 %1, ptr %_2, align 1, !dbg !12092
  br label %bb3, !dbg !12092

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12092
  br label %bb3, !dbg !12092

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12092, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12092
  br i1 %3, label %bb4, label %bb5, !dbg !12092

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12092, !noundef !25
  %_7 = and i64 %_8, 4, !dbg !12092
  %4 = icmp eq i64 %_7, 4, !dbg !12092
  %5 = zext i1 %4 to i8, !dbg !12092
  store i8 %5, ptr %0, align 1, !dbg !12092
  br label %bb6, !dbg !12092

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12092
  br label %bb6, !dbg !12092

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12093, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12093
  ret i1 %7, !dbg !12093
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDREG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17h30df63373fce7d98E"(ptr align 8 %self) unnamed_addr #0 !dbg !12094 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12096, metadata !DIExpression()), !dbg !12098
  br i1 false, label %bb2, label %bb1, !dbg !12098

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12098, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12098
  %1 = zext i1 %_5 to i8, !dbg !12098
  store i8 %1, ptr %_2, align 1, !dbg !12098
  br label %bb3, !dbg !12098

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12098
  br label %bb3, !dbg !12098

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12098, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12098
  br i1 %3, label %bb4, label %bb5, !dbg !12098

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12098, !noundef !25
  %_7 = and i64 %_8, 8, !dbg !12098
  %4 = icmp eq i64 %_7, 8, !dbg !12098
  %5 = zext i1 %4 to i8, !dbg !12098
  store i8 %5, ptr %0, align 1, !dbg !12098
  br label %bb6, !dbg !12098

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12098
  br label %bb6, !dbg !12098

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12099, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12099
  ret i1 %7, !dbg !12099
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDCSR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17h4562bcc79c90f048E"(ptr align 8 %self) unnamed_addr #0 !dbg !12100 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12102, metadata !DIExpression()), !dbg !12104
  br i1 false, label %bb2, label %bb1, !dbg !12104

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12104, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12104
  %1 = zext i1 %_5 to i8, !dbg !12104
  store i8 %1, ptr %_2, align 1, !dbg !12104
  br label %bb3, !dbg !12104

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12104
  br label %bb3, !dbg !12104

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12104, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12104
  br i1 %3, label %bb4, label %bb5, !dbg !12104

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12104, !noundef !25
  %_7 = and i64 %_8, 16, !dbg !12104
  %4 = icmp eq i64 %_7, 16, !dbg !12104
  %5 = zext i1 %4 to i8, !dbg !12104
  store i8 %5, ptr %0, align 1, !dbg !12104
  br label %bb6, !dbg !12104

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12104
  br label %bb6, !dbg !12104

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12105, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12105
  ret i1 %7, !dbg !12105
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::OPMASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17hb2ca32848363c4b8E"(ptr align 8 %self) unnamed_addr #0 !dbg !12106 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12108, metadata !DIExpression()), !dbg !12110
  br i1 false, label %bb2, label %bb1, !dbg !12110

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12110, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12110
  %1 = zext i1 %_5 to i8, !dbg !12110
  store i8 %1, ptr %_2, align 1, !dbg !12110
  br label %bb3, !dbg !12110

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12110
  br label %bb3, !dbg !12110

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12110, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12110
  br i1 %3, label %bb4, label %bb5, !dbg !12110

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12110, !noundef !25
  %_7 = and i64 %_8, 32, !dbg !12110
  %4 = icmp eq i64 %_7, 32, !dbg !12110
  %5 = zext i1 %4 to i8, !dbg !12110
  store i8 %5, ptr %0, align 1, !dbg !12110
  br label %bb6, !dbg !12110

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12110
  br label %bb6, !dbg !12110

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12111, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12111
  ret i1 %7, !dbg !12111
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ZMM_HI256
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617h4069feb5c93e52ebE"(ptr align 8 %self) unnamed_addr #0 !dbg !12112 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12114, metadata !DIExpression()), !dbg !12116
  br i1 false, label %bb2, label %bb1, !dbg !12116

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12116, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12116
  %1 = zext i1 %_5 to i8, !dbg !12116
  store i8 %1, ptr %_2, align 1, !dbg !12116
  br label %bb3, !dbg !12116

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12116
  br label %bb3, !dbg !12116

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12116, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12116
  br i1 %3, label %bb4, label %bb5, !dbg !12116

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12116, !noundef !25
  %_7 = and i64 %_8, 64, !dbg !12116
  %4 = icmp eq i64 %_7, 64, !dbg !12116
  %5 = zext i1 %4 to i8, !dbg !12116
  store i8 %5, ptr %0, align 1, !dbg !12116
  br label %bb6, !dbg !12116

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12116
  br label %bb6, !dbg !12116

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12117, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12117
  ret i1 %7, !dbg !12117
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::HI16_ZMM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17h0cf612c71dcb67c2E"(ptr align 8 %self) unnamed_addr #0 !dbg !12118 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12120, metadata !DIExpression()), !dbg !12122
  br i1 false, label %bb2, label %bb1, !dbg !12122

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12122, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12122
  %1 = zext i1 %_5 to i8, !dbg !12122
  store i8 %1, ptr %_2, align 1, !dbg !12122
  br label %bb3, !dbg !12122

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12122
  br label %bb3, !dbg !12122

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12122, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12122
  br i1 %3, label %bb4, label %bb5, !dbg !12122

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12122, !noundef !25
  %_7 = and i64 %_8, 128, !dbg !12122
  %4 = icmp eq i64 %_7, 128, !dbg !12122
  %5 = zext i1 %4 to i8, !dbg !12122
  store i8 %5, ptr %0, align 1, !dbg !12122
  br label %bb6, !dbg !12122

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12122
  br label %bb6, !dbg !12122

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12123, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12123
  ret i1 %7, !dbg !12123
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MPK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17h98a1f82dc1486eedE"(ptr align 8 %self) unnamed_addr #0 !dbg !12124 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12126, metadata !DIExpression()), !dbg !12128
  br i1 false, label %bb2, label %bb1, !dbg !12128

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12128, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12128
  %1 = zext i1 %_5 to i8, !dbg !12128
  store i8 %1, ptr %_2, align 1, !dbg !12128
  br label %bb3, !dbg !12128

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12128
  br label %bb3, !dbg !12128

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12128, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12128
  br i1 %3, label %bb4, label %bb5, !dbg !12128

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12128, !noundef !25
  %_7 = and i64 %_8, 512, !dbg !12128
  %4 = icmp eq i64 %_7, 512, !dbg !12128
  %5 = zext i1 %4 to i8, !dbg !12128
  store i8 %5, ptr %0, align 1, !dbg !12128
  br label %bb6, !dbg !12128

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12128
  br label %bb6, !dbg !12128

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12129, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12129
  ret i1 %7, !dbg !12129
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::LWP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17h7eda64b512812436E"(ptr align 8 %self) unnamed_addr #0 !dbg !12130 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12132, metadata !DIExpression()), !dbg !12134
  br i1 false, label %bb2, label %bb1, !dbg !12134

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12134, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12134
  %1 = zext i1 %_5 to i8, !dbg !12134
  store i8 %1, ptr %_2, align 1, !dbg !12134
  br label %bb3, !dbg !12134

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12134
  br label %bb3, !dbg !12134

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12134, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12134
  br i1 %3, label %bb4, label %bb5, !dbg !12134

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12134, !noundef !25
  %_7 = and i64 %_8, 4611686018427387904, !dbg !12134
  %4 = icmp eq i64 %_7, 4611686018427387904, !dbg !12134
  %5 = zext i1 %4 to i8, !dbg !12134
  store i8 %5, ptr %0, align 1, !dbg !12134
  br label %bb6, !dbg !12134

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12134
  br label %bb6, !dbg !12134

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12135, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12135
  ret i1 %7, !dbg !12135
}

; <x86_64::structures::gdt::GlobalDescriptorTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..gdt..GlobalDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hd82138d53f324323E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12136 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12141, metadata !DIExpression()), !dbg !12143
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12142, metadata !DIExpression()), !dbg !12143
  %0 = getelementptr inbounds %"structures::gdt::GlobalDescriptorTable", ptr %self, i32 0, i32 1, !dbg !12144
  store ptr %0, ptr %_10, align 8, !dbg !12144
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17h6c429ffc67b52c43E(ptr align 8 %f, ptr align 1 @alloc_6f20379aa2a1d56d01c571e34dc2a40c, i64 21, ptr align 1 @alloc_31b9803b92f4133f50a8f77a91f280cf, i64 5, ptr align 1 %self, ptr align 8 @vtable.p, ptr align 1 @alloc_f92b1a49cd2fef011d7606f6333298f2, i64 3, ptr align 1 %_10, ptr align 8 @vtable.q) #8, !dbg !12143
  ret i1 %1, !dbg !12145
}

; <x86_64::structures::gdt::Descriptor as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..structures..gdt..Descriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17h6b9b64153ba72158E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12146 {
start:
  %__self_0.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_1 = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12166, metadata !DIExpression()), !dbg !12173
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12167, metadata !DIExpression()), !dbg !12173
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !12168, metadata !DIExpression()), !dbg !12174
  call void @llvm.dbg.declare(metadata ptr %__self_1, metadata !12172, metadata !DIExpression()), !dbg !12175
  %_3 = load i64, ptr %self, align 8, !dbg !12173, !range !1853, !noundef !25
  %1 = icmp eq i64 %_3, 0, !dbg !12173
  br i1 %1, label %bb3, label %bb1, !dbg !12173

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"structures::gdt::Descriptor::UserSegment", ptr %self, i32 0, i32 1, !dbg !12176
  store ptr %2, ptr %__self_0, align 8, !dbg !12176
; call core::fmt::Formatter::debug_tuple_field1_finish
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h71f3278ec168498fE(ptr align 8 %f, ptr align 1 @alloc_c3f6f9be125b7bcc4f28552e6284928b, i64 11, ptr align 1 %__self_0, ptr align 8 @vtable.6) #8, !dbg !12177
  %4 = zext i1 %3 to i8, !dbg !12177
  store i8 %4, ptr %0, align 1, !dbg !12177
  br label %bb4, !dbg !12177

bb1:                                              ; preds = %start
  %__self_01 = getelementptr inbounds %"structures::gdt::Descriptor::SystemSegment", ptr %self, i32 0, i32 1, !dbg !12178
  store ptr %__self_01, ptr %__self_0.dbg.spill, align 8, !dbg !12178
  call void @llvm.dbg.declare(metadata ptr %__self_0.dbg.spill, metadata !12170, metadata !DIExpression()), !dbg !12179
  %5 = getelementptr inbounds %"structures::gdt::Descriptor::SystemSegment", ptr %self, i32 0, i32 2, !dbg !12180
  store ptr %5, ptr %__self_1, align 8, !dbg !12180
; call core::fmt::Formatter::debug_tuple_field2_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field2_finish17h8e265c1d3109420eE(ptr align 8 %f, ptr align 1 @alloc_2feb0312c51e30b5442145f45f5b8b8c, i64 13, ptr align 1 %__self_01, ptr align 8 @vtable.f, ptr align 1 %__self_1, ptr align 8 @vtable.6) #8, !dbg !12181
  %7 = zext i1 %6 to i8, !dbg !12181
  store i8 %7, ptr %0, align 1, !dbg !12181
  br label %bb4, !dbg !12181

bb2:                                              ; No predecessors!
  unreachable, !dbg !12173

bb4:                                              ; preds = %bb3, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !12182, !range !1562, !noundef !25
  %9 = trunc i8 %8 to i1, !dbg !12182
  ret i1 %9, !dbg !12182
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h628b7a4c63f019d2E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12183 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_190 = alloca i8, align 1
  %_185 = alloca i8, align 1
  %_181 = alloca i8, align 1
  %_177 = alloca i8, align 1
  %_174 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_165 = alloca i8, align 1
  %_161 = alloca i8, align 1
  %_154 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_139 = alloca i8, align 1
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !12196, metadata !DIExpression()), !dbg !12334
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !12198, metadata !DIExpression()), !dbg !12335
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !12200, metadata !DIExpression()), !dbg !12336
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !12202, metadata !DIExpression()), !dbg !12337
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !12204, metadata !DIExpression()), !dbg !12338
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !12206, metadata !DIExpression()), !dbg !12339
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !12208, metadata !DIExpression()), !dbg !12340
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !12210, metadata !DIExpression()), !dbg !12341
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !12212, metadata !DIExpression()), !dbg !12342
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !12214, metadata !DIExpression()), !dbg !12343
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !12216, metadata !DIExpression()), !dbg !12344
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !12218, metadata !DIExpression()), !dbg !12345
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !12220, metadata !DIExpression()), !dbg !12346
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !12222, metadata !DIExpression()), !dbg !12347
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !12224, metadata !DIExpression()), !dbg !12348
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !12226, metadata !DIExpression()), !dbg !12349
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !12228, metadata !DIExpression()), !dbg !12350
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !12230, metadata !DIExpression()), !dbg !12351
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !12232, metadata !DIExpression()), !dbg !12352
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !12234, metadata !DIExpression()), !dbg !12353
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !12236, metadata !DIExpression()), !dbg !12354
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !12238, metadata !DIExpression()), !dbg !12355
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !12240, metadata !DIExpression()), !dbg !12356
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !12242, metadata !DIExpression()), !dbg !12357
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !12244, metadata !DIExpression()), !dbg !12358
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !12246, metadata !DIExpression()), !dbg !12359
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !12248, metadata !DIExpression()), !dbg !12360
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !12250, metadata !DIExpression()), !dbg !12361
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !12252, metadata !DIExpression()), !dbg !12362
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !12254, metadata !DIExpression()), !dbg !12363
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !12256, metadata !DIExpression()), !dbg !12364
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !12258, metadata !DIExpression()), !dbg !12365
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !12260, metadata !DIExpression()), !dbg !12366
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !12262, metadata !DIExpression()), !dbg !12367
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !12264, metadata !DIExpression()), !dbg !12368
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !12266, metadata !DIExpression()), !dbg !12369
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !12268, metadata !DIExpression()), !dbg !12370
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !12270, metadata !DIExpression()), !dbg !12371
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !12272, metadata !DIExpression()), !dbg !12372
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !12274, metadata !DIExpression()), !dbg !12373
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !12276, metadata !DIExpression()), !dbg !12374
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !12278, metadata !DIExpression()), !dbg !12375
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !12280, metadata !DIExpression()), !dbg !12376
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !12282, metadata !DIExpression()), !dbg !12377
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !12284, metadata !DIExpression()), !dbg !12378
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !12286, metadata !DIExpression()), !dbg !12379
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !12288, metadata !DIExpression()), !dbg !12380
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !12290, metadata !DIExpression()), !dbg !12381
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !12292, metadata !DIExpression()), !dbg !12382
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !12294, metadata !DIExpression()), !dbg !12383
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !12296, metadata !DIExpression()), !dbg !12384
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !12298, metadata !DIExpression()), !dbg !12385
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !12300, metadata !DIExpression()), !dbg !12386
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !12302, metadata !DIExpression()), !dbg !12387
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !12304, metadata !DIExpression()), !dbg !12388
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !12306, metadata !DIExpression()), !dbg !12389
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !12308, metadata !DIExpression()), !dbg !12390
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !12310, metadata !DIExpression()), !dbg !12391
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !12312, metadata !DIExpression()), !dbg !12392
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !12314, metadata !DIExpression()), !dbg !12393
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !12318, metadata !DIExpression()), !dbg !12394
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !12320, metadata !DIExpression()), !dbg !12395
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !12322, metadata !DIExpression()), !dbg !12396
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !12324, metadata !DIExpression()), !dbg !12397
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !12326, metadata !DIExpression()), !dbg !12398
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !12328, metadata !DIExpression()), !dbg !12399
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !12330, metadata !DIExpression()), !dbg !12400
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !12332, metadata !DIExpression()), !dbg !12401
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !12401
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12192, metadata !DIExpression()), !dbg !12402
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !12401
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12193, metadata !DIExpression()), !dbg !12403
  call void @llvm.dbg.declare(metadata ptr %first, metadata !12194, metadata !DIExpression()), !dbg !12404
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !12316, metadata !DIExpression()), !dbg !12405
  store i8 1, ptr %first, align 1, !dbg !12406
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
  %_4 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h7d4da9b6aee648a8E"(ptr align 8 %self) #8, !dbg !12407
  br i1 %_4, label %bb2, label %bb12, !dbg !12407

bb12:                                             ; preds = %bb8, %start
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
  %_15 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17hd1a4b4a8b3a9432bE"(ptr align 8 %self) #8, !dbg !12407
  br i1 %_15, label %bb14, label %bb23, !dbg !12407

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !12408, !range !1562, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !12408
  %_5 = xor i1 %_6, true, !dbg !12409
  br i1 %_5, label %bb3, label %bb8, !dbg !12409

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !12410
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_19d3aa44fa870b709dc54905bd836d40, i64 8) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_12) #8, !dbg !12411
  %3 = zext i1 %2 to i8, !dbg !12411
  store i8 %3, ptr %_11, align 1, !dbg !12411
  %4 = load i8, ptr %_11, align 1, !dbg !12411, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !12411
  %_14 = zext i1 %5 to i64, !dbg !12411
  %6 = icmp eq i64 %_14, 0, !dbg !12411
  br i1 %6, label %bb12, label %bb11, !dbg !12411

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12412
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_8) #8, !dbg !12412
  %8 = zext i1 %7 to i8, !dbg !12412
  store i8 %8, ptr %_7, align 1, !dbg !12412
  %9 = load i8, ptr %_7, align 1, !dbg !12412, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !12412
  %_10 = zext i1 %10 to i64, !dbg !12412
  %11 = icmp eq i64 %_10, 0, !dbg !12412
  br i1 %11, label %bb8, label %bb7, !dbg !12412

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12413
  %13 = zext i1 %12 to i8, !dbg !12413
  store i8 %13, ptr %0, align 1, !dbg !12413
  br label %bb188, !dbg !12413

bb188:                                            ; preds = %bb187, %bb186, %bb181, %bb178, %bb173, %bb165, %bb161, %bb154, %bb150, %bb143, %bb139, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !12414, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !12414
  ret i1 %15, !dbg !12414

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12415
  %17 = zext i1 %16 to i8, !dbg !12415
  store i8 %17, ptr %0, align 1, !dbg !12415
  br label %bb188, !dbg !12415

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::CONFORMING
  %_26 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17hf0ce9c601aa169cdE"(ptr align 8 %self) #8, !dbg !12407
  br i1 %_26, label %bb25, label %bb34, !dbg !12407

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !12408, !range !1562, !noundef !25
  %_17 = trunc i8 %18 to i1, !dbg !12408
  %_16 = xor i1 %_17, true, !dbg !12409
  br i1 %_16, label %bb15, label %bb19, !dbg !12409

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !12410
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_4b243310d393492e5217a8107bf07d84, i64 8) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_23) #8, !dbg !12411
  %20 = zext i1 %19 to i8, !dbg !12411
  store i8 %20, ptr %_22, align 1, !dbg !12411
  %21 = load i8, ptr %_22, align 1, !dbg !12411, !range !1562, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !12411
  %_25 = zext i1 %22 to i64, !dbg !12411
  %23 = icmp eq i64 %_25, 0, !dbg !12411
  br i1 %23, label %bb23, label %bb22, !dbg !12411

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12412
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_19) #8, !dbg !12412
  %25 = zext i1 %24 to i8, !dbg !12412
  store i8 %25, ptr %_18, align 1, !dbg !12412
  %26 = load i8, ptr %_18, align 1, !dbg !12412, !range !1562, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !12412
  %_21 = zext i1 %27 to i64, !dbg !12412
  %28 = icmp eq i64 %_21, 0, !dbg !12412
  br i1 %28, label %bb19, label %bb18, !dbg !12412

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12416
  %30 = zext i1 %29 to i8, !dbg !12416
  store i8 %30, ptr %0, align 1, !dbg !12416
  br label %bb188, !dbg !12416

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12417
  %32 = zext i1 %31 to i8, !dbg !12417
  store i8 %32, ptr %0, align 1, !dbg !12417
  br label %bb188, !dbg !12417

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::EXECUTABLE
  %_37 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17ha83689387ee1e321E"(ptr align 8 %self) #8, !dbg !12407
  br i1 %_37, label %bb36, label %bb45, !dbg !12407

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !12408, !range !1562, !noundef !25
  %_28 = trunc i8 %33 to i1, !dbg !12408
  %_27 = xor i1 %_28, true, !dbg !12409
  br i1 %_27, label %bb26, label %bb30, !dbg !12409

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !12410
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_4779be00e11e2bd8325eff7e3ba8aad0, i64 10) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_34) #8, !dbg !12411
  %35 = zext i1 %34 to i8, !dbg !12411
  store i8 %35, ptr %_33, align 1, !dbg !12411
  %36 = load i8, ptr %_33, align 1, !dbg !12411, !range !1562, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !12411
  %_36 = zext i1 %37 to i64, !dbg !12411
  %38 = icmp eq i64 %_36, 0, !dbg !12411
  br i1 %38, label %bb34, label %bb33, !dbg !12411

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12412
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_30) #8, !dbg !12412
  %40 = zext i1 %39 to i8, !dbg !12412
  store i8 %40, ptr %_29, align 1, !dbg !12412
  %41 = load i8, ptr %_29, align 1, !dbg !12412, !range !1562, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !12412
  %_32 = zext i1 %42 to i64, !dbg !12412
  %43 = icmp eq i64 %_32, 0, !dbg !12412
  br i1 %43, label %bb30, label %bb29, !dbg !12412

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12418
  %45 = zext i1 %44 to i8, !dbg !12418
  store i8 %45, ptr %0, align 1, !dbg !12418
  br label %bb188, !dbg !12418

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12419
  %47 = zext i1 %46 to i8, !dbg !12419
  store i8 %47, ptr %0, align 1, !dbg !12419
  br label %bb188, !dbg !12419

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_SEGMENT
  %_48 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17h0b693bc8fb497562E"(ptr align 8 %self) #8, !dbg !12407
  br i1 %_48, label %bb47, label %bb56, !dbg !12407

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !12408, !range !1562, !noundef !25
  %_39 = trunc i8 %48 to i1, !dbg !12408
  %_38 = xor i1 %_39, true, !dbg !12409
  br i1 %_38, label %bb37, label %bb41, !dbg !12409

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !12410
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_f86c4fad9e5b2f292a414639f3972d45, i64 10) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_45) #8, !dbg !12411
  %50 = zext i1 %49 to i8, !dbg !12411
  store i8 %50, ptr %_44, align 1, !dbg !12411
  %51 = load i8, ptr %_44, align 1, !dbg !12411, !range !1562, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !12411
  %_47 = zext i1 %52 to i64, !dbg !12411
  %53 = icmp eq i64 %_47, 0, !dbg !12411
  br i1 %53, label %bb45, label %bb44, !dbg !12411

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12412
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_41) #8, !dbg !12412
  %55 = zext i1 %54 to i8, !dbg !12412
  store i8 %55, ptr %_40, align 1, !dbg !12412
  %56 = load i8, ptr %_40, align 1, !dbg !12412, !range !1562, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !12412
  %_43 = zext i1 %57 to i64, !dbg !12412
  %58 = icmp eq i64 %_43, 0, !dbg !12412
  br i1 %58, label %bb41, label %bb40, !dbg !12412

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12420
  %60 = zext i1 %59 to i8, !dbg !12420
  store i8 %60, ptr %0, align 1, !dbg !12420
  br label %bb188, !dbg !12420

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12421
  %62 = zext i1 %61 to i8, !dbg !12421
  store i8 %62, ptr %0, align 1, !dbg !12421
  br label %bb188, !dbg !12421

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DPL_RING_3
  %_59 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317h6a66259f0d160cb9E"(ptr align 8 %self) #8, !dbg !12407
  br i1 %_59, label %bb58, label %bb67, !dbg !12407

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !12408, !range !1562, !noundef !25
  %_50 = trunc i8 %63 to i1, !dbg !12408
  %_49 = xor i1 %_50, true, !dbg !12409
  br i1 %_49, label %bb48, label %bb52, !dbg !12409

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !12410
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_7cdabe8725204f339f10fa2c47255f59, i64 12) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_56) #8, !dbg !12411
  %65 = zext i1 %64 to i8, !dbg !12411
  store i8 %65, ptr %_55, align 1, !dbg !12411
  %66 = load i8, ptr %_55, align 1, !dbg !12411, !range !1562, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !12411
  %_58 = zext i1 %67 to i64, !dbg !12411
  %68 = icmp eq i64 %_58, 0, !dbg !12411
  br i1 %68, label %bb56, label %bb55, !dbg !12411

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12412
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_52) #8, !dbg !12412
  %70 = zext i1 %69 to i8, !dbg !12412
  store i8 %70, ptr %_51, align 1, !dbg !12412
  %71 = load i8, ptr %_51, align 1, !dbg !12412, !range !1562, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !12412
  %_54 = zext i1 %72 to i64, !dbg !12412
  %73 = icmp eq i64 %_54, 0, !dbg !12412
  br i1 %73, label %bb52, label %bb51, !dbg !12412

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12422
  %75 = zext i1 %74 to i8, !dbg !12422
  store i8 %75, ptr %0, align 1, !dbg !12422
  br label %bb188, !dbg !12422

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12423
  %77 = zext i1 %76 to i8, !dbg !12423
  store i8 %77, ptr %0, align 1, !dbg !12423
  br label %bb188, !dbg !12423

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
  %_70 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17hcb688931523dfa41E"(ptr align 8 %self) #8, !dbg !12407
  br i1 %_70, label %bb69, label %bb78, !dbg !12407

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !12408, !range !1562, !noundef !25
  %_61 = trunc i8 %78 to i1, !dbg !12408
  %_60 = xor i1 %_61, true, !dbg !12409
  br i1 %_60, label %bb59, label %bb63, !dbg !12409

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !12410
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_895698829804386bab9259fb3a96be93, i64 10) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_67) #8, !dbg !12411
  %80 = zext i1 %79 to i8, !dbg !12411
  store i8 %80, ptr %_66, align 1, !dbg !12411
  %81 = load i8, ptr %_66, align 1, !dbg !12411, !range !1562, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !12411
  %_69 = zext i1 %82 to i64, !dbg !12411
  %83 = icmp eq i64 %_69, 0, !dbg !12411
  br i1 %83, label %bb67, label %bb66, !dbg !12411

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12412
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_63) #8, !dbg !12412
  %85 = zext i1 %84 to i8, !dbg !12412
  store i8 %85, ptr %_62, align 1, !dbg !12412
  %86 = load i8, ptr %_62, align 1, !dbg !12412, !range !1562, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !12412
  %_65 = zext i1 %87 to i64, !dbg !12412
  %88 = icmp eq i64 %_65, 0, !dbg !12412
  br i1 %88, label %bb63, label %bb62, !dbg !12412

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12424
  %90 = zext i1 %89 to i8, !dbg !12424
  store i8 %90, ptr %0, align 1, !dbg !12424
  br label %bb188, !dbg !12424

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12425
  %92 = zext i1 %91 to i8, !dbg !12425
  store i8 %92, ptr %0, align 1, !dbg !12425
  br label %bb188, !dbg !12425

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::AVAILABLE
  %_81 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17hf58952ea0b4fa11cE"(ptr align 8 %self) #8, !dbg !12407
  br i1 %_81, label %bb80, label %bb89, !dbg !12407

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !12408, !range !1562, !noundef !25
  %_72 = trunc i8 %93 to i1, !dbg !12408
  %_71 = xor i1 %_72, true, !dbg !12409
  br i1 %_71, label %bb70, label %bb74, !dbg !12409

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !12410
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_eb59454be9eaca43bb58cc5b4a851242, i64 7) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_78) #8, !dbg !12411
  %95 = zext i1 %94 to i8, !dbg !12411
  store i8 %95, ptr %_77, align 1, !dbg !12411
  %96 = load i8, ptr %_77, align 1, !dbg !12411, !range !1562, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !12411
  %_80 = zext i1 %97 to i64, !dbg !12411
  %98 = icmp eq i64 %_80, 0, !dbg !12411
  br i1 %98, label %bb78, label %bb77, !dbg !12411

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12412
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_74) #8, !dbg !12412
  %100 = zext i1 %99 to i8, !dbg !12412
  store i8 %100, ptr %_73, align 1, !dbg !12412
  %101 = load i8, ptr %_73, align 1, !dbg !12412, !range !1562, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !12412
  %_76 = zext i1 %102 to i64, !dbg !12412
  %103 = icmp eq i64 %_76, 0, !dbg !12412
  br i1 %103, label %bb74, label %bb73, !dbg !12412

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12426
  %105 = zext i1 %104 to i8, !dbg !12426
  store i8 %105, ptr %0, align 1, !dbg !12426
  br label %bb188, !dbg !12426

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12427
  %107 = zext i1 %106 to i8, !dbg !12427
  store i8 %107, ptr %0, align 1, !dbg !12427
  br label %bb188, !dbg !12427

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE
  %_92 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17h02aa4c3768217976E"(ptr align 8 %self) #8, !dbg !12407
  br i1 %_92, label %bb91, label %bb100, !dbg !12407

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !12408, !range !1562, !noundef !25
  %_83 = trunc i8 %108 to i1, !dbg !12408
  %_82 = xor i1 %_83, true, !dbg !12409
  br i1 %_82, label %bb81, label %bb85, !dbg !12409

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !12410
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_f3b835bb8b1bf0d52df8a952e8472005, i64 9) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_89) #8, !dbg !12411
  %110 = zext i1 %109 to i8, !dbg !12411
  store i8 %110, ptr %_88, align 1, !dbg !12411
  %111 = load i8, ptr %_88, align 1, !dbg !12411, !range !1562, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !12411
  %_91 = zext i1 %112 to i64, !dbg !12411
  %113 = icmp eq i64 %_91, 0, !dbg !12411
  br i1 %113, label %bb89, label %bb88, !dbg !12411

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12412
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_85) #8, !dbg !12412
  %115 = zext i1 %114 to i8, !dbg !12412
  store i8 %115, ptr %_84, align 1, !dbg !12412
  %116 = load i8, ptr %_84, align 1, !dbg !12412, !range !1562, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !12412
  %_87 = zext i1 %117 to i64, !dbg !12412
  %118 = icmp eq i64 %_87, 0, !dbg !12412
  br i1 %118, label %bb85, label %bb84, !dbg !12412

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12428
  %120 = zext i1 %119 to i8, !dbg !12428
  store i8 %120, ptr %0, align 1, !dbg !12428
  br label %bb188, !dbg !12428

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12429
  %122 = zext i1 %121 to i8, !dbg !12429
  store i8 %122, ptr %0, align 1, !dbg !12429
  br label %bb188, !dbg !12429

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DEFAULT_SIZE
  %_103 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17h91de80d7638fbd3aE"(ptr align 8 %self) #8, !dbg !12407
  br i1 %_103, label %bb102, label %bb111, !dbg !12407

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !12408, !range !1562, !noundef !25
  %_94 = trunc i8 %123 to i1, !dbg !12408
  %_93 = xor i1 %_94, true, !dbg !12409
  br i1 %_93, label %bb92, label %bb96, !dbg !12409

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !12410
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_961ace3350b86d8f6207fa225e5d248d, i64 9) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_100) #8, !dbg !12411
  %125 = zext i1 %124 to i8, !dbg !12411
  store i8 %125, ptr %_99, align 1, !dbg !12411
  %126 = load i8, ptr %_99, align 1, !dbg !12411, !range !1562, !noundef !25
  %127 = trunc i8 %126 to i1, !dbg !12411
  %_102 = zext i1 %127 to i64, !dbg !12411
  %128 = icmp eq i64 %_102, 0, !dbg !12411
  br i1 %128, label %bb100, label %bb99, !dbg !12411

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12412
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_96) #8, !dbg !12412
  %130 = zext i1 %129 to i8, !dbg !12412
  store i8 %130, ptr %_95, align 1, !dbg !12412
  %131 = load i8, ptr %_95, align 1, !dbg !12412, !range !1562, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !12412
  %_98 = zext i1 %132 to i64, !dbg !12412
  %133 = icmp eq i64 %_98, 0, !dbg !12412
  br i1 %133, label %bb96, label %bb95, !dbg !12412

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12430
  %135 = zext i1 %134 to i8, !dbg !12430
  store i8 %135, ptr %0, align 1, !dbg !12430
  br label %bb188, !dbg !12430

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12431
  %137 = zext i1 %136 to i8, !dbg !12431
  store i8 %137, ptr %0, align 1, !dbg !12431
  br label %bb188, !dbg !12431

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::GRANULARITY
  %_114 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17h3db92b0821f3f099E"(ptr align 8 %self) #8, !dbg !12407
  br i1 %_114, label %bb113, label %bb122, !dbg !12407

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !12408, !range !1562, !noundef !25
  %_105 = trunc i8 %138 to i1, !dbg !12408
  %_104 = xor i1 %_105, true, !dbg !12409
  br i1 %_104, label %bb103, label %bb107, !dbg !12409

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !12410
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a2aea63e6daa2e56a54a4c2be176a4c0, i64 12) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_111) #8, !dbg !12411
  %140 = zext i1 %139 to i8, !dbg !12411
  store i8 %140, ptr %_110, align 1, !dbg !12411
  %141 = load i8, ptr %_110, align 1, !dbg !12411, !range !1562, !noundef !25
  %142 = trunc i8 %141 to i1, !dbg !12411
  %_113 = zext i1 %142 to i64, !dbg !12411
  %143 = icmp eq i64 %_113, 0, !dbg !12411
  br i1 %143, label %bb111, label %bb110, !dbg !12411

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12412
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_107) #8, !dbg !12412
  %145 = zext i1 %144 to i8, !dbg !12412
  store i8 %145, ptr %_106, align 1, !dbg !12412
  %146 = load i8, ptr %_106, align 1, !dbg !12412, !range !1562, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !12412
  %_109 = zext i1 %147 to i64, !dbg !12412
  %148 = icmp eq i64 %_109, 0, !dbg !12412
  br i1 %148, label %bb107, label %bb106, !dbg !12412

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12432
  %150 = zext i1 %149 to i8, !dbg !12432
  store i8 %150, ptr %0, align 1, !dbg !12432
  br label %bb188, !dbg !12432

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12433
  %152 = zext i1 %151 to i8, !dbg !12433
  store i8 %152, ptr %0, align 1, !dbg !12433
  br label %bb188, !dbg !12433

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_0_15
  %_125 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517hf5c2d4874442c120E"(ptr align 8 %self) #8, !dbg !12407
  br i1 %_125, label %bb124, label %bb133, !dbg !12407

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !12408, !range !1562, !noundef !25
  %_116 = trunc i8 %153 to i1, !dbg !12408
  %_115 = xor i1 %_116, true, !dbg !12409
  br i1 %_115, label %bb114, label %bb118, !dbg !12409

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !12410
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_f0005c400e1919e61758093b2c1e0bc3, i64 11) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_122) #8, !dbg !12411
  %155 = zext i1 %154 to i8, !dbg !12411
  store i8 %155, ptr %_121, align 1, !dbg !12411
  %156 = load i8, ptr %_121, align 1, !dbg !12411, !range !1562, !noundef !25
  %157 = trunc i8 %156 to i1, !dbg !12411
  %_124 = zext i1 %157 to i64, !dbg !12411
  %158 = icmp eq i64 %_124, 0, !dbg !12411
  br i1 %158, label %bb122, label %bb121, !dbg !12411

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12412
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_118) #8, !dbg !12412
  %160 = zext i1 %159 to i8, !dbg !12412
  store i8 %160, ptr %_117, align 1, !dbg !12412
  %161 = load i8, ptr %_117, align 1, !dbg !12412, !range !1562, !noundef !25
  %162 = trunc i8 %161 to i1, !dbg !12412
  %_120 = zext i1 %162 to i64, !dbg !12412
  %163 = icmp eq i64 %_120, 0, !dbg !12412
  br i1 %163, label %bb118, label %bb117, !dbg !12412

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12434
  %165 = zext i1 %164 to i8, !dbg !12434
  store i8 %165, ptr %0, align 1, !dbg !12434
  br label %bb188, !dbg !12434

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12435
  %167 = zext i1 %166 to i8, !dbg !12435
  store i8 %167, ptr %0, align 1, !dbg !12435
  br label %bb188, !dbg !12435

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_16_19
  %_136 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917h7b44f61a34338e64E"(ptr align 8 %self) #8, !dbg !12407
  br i1 %_136, label %bb135, label %bb144, !dbg !12407

bb124:                                            ; preds = %bb122
  %168 = load i8, ptr %first, align 1, !dbg !12408, !range !1562, !noundef !25
  %_127 = trunc i8 %168 to i1, !dbg !12408
  %_126 = xor i1 %_127, true, !dbg !12409
  br i1 %_126, label %bb125, label %bb129, !dbg !12409

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !12410
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_f2cff3224737832bf3283d1bbf20a43e, i64 10) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_133) #8, !dbg !12411
  %170 = zext i1 %169 to i8, !dbg !12411
  store i8 %170, ptr %_132, align 1, !dbg !12411
  %171 = load i8, ptr %_132, align 1, !dbg !12411, !range !1562, !noundef !25
  %172 = trunc i8 %171 to i1, !dbg !12411
  %_135 = zext i1 %172 to i64, !dbg !12411
  %173 = icmp eq i64 %_135, 0, !dbg !12411
  br i1 %173, label %bb133, label %bb132, !dbg !12411

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12412
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_129) #8, !dbg !12412
  %175 = zext i1 %174 to i8, !dbg !12412
  store i8 %175, ptr %_128, align 1, !dbg !12412
  %176 = load i8, ptr %_128, align 1, !dbg !12412, !range !1562, !noundef !25
  %177 = trunc i8 %176 to i1, !dbg !12412
  %_131 = zext i1 %177 to i64, !dbg !12412
  %178 = icmp eq i64 %_131, 0, !dbg !12412
  br i1 %178, label %bb129, label %bb128, !dbg !12412

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12436
  %180 = zext i1 %179 to i8, !dbg !12436
  store i8 %180, ptr %0, align 1, !dbg !12436
  br label %bb188, !dbg !12436

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12437
  %182 = zext i1 %181 to i8, !dbg !12437
  store i8 %182, ptr %0, align 1, !dbg !12437
  br label %bb188, !dbg !12437

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_0_23
  %_147 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317hc32522a1c9a5d61bE"(ptr align 8 %self) #8, !dbg !12407
  br i1 %_147, label %bb146, label %bb155, !dbg !12407

bb135:                                            ; preds = %bb133
  %183 = load i8, ptr %first, align 1, !dbg !12408, !range !1562, !noundef !25
  %_138 = trunc i8 %183 to i1, !dbg !12408
  %_137 = xor i1 %_138, true, !dbg !12409
  br i1 %_137, label %bb136, label %bb140, !dbg !12409

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !12410
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_6002dcd457f8eb45878170b70ea4e3df, i64 11) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_144) #8, !dbg !12411
  %185 = zext i1 %184 to i8, !dbg !12411
  store i8 %185, ptr %_143, align 1, !dbg !12411
  %186 = load i8, ptr %_143, align 1, !dbg !12411, !range !1562, !noundef !25
  %187 = trunc i8 %186 to i1, !dbg !12411
  %_146 = zext i1 %187 to i64, !dbg !12411
  %188 = icmp eq i64 %_146, 0, !dbg !12411
  br i1 %188, label %bb144, label %bb143, !dbg !12411

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_140 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12412
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_140) #8, !dbg !12412
  %190 = zext i1 %189 to i8, !dbg !12412
  store i8 %190, ptr %_139, align 1, !dbg !12412
  %191 = load i8, ptr %_139, align 1, !dbg !12412, !range !1562, !noundef !25
  %192 = trunc i8 %191 to i1, !dbg !12412
  %_142 = zext i1 %192 to i64, !dbg !12412
  %193 = icmp eq i64 %_142, 0, !dbg !12412
  br i1 %193, label %bb140, label %bb139, !dbg !12412

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12438
  %195 = zext i1 %194 to i8, !dbg !12438
  store i8 %195, ptr %0, align 1, !dbg !12438
  br label %bb188, !dbg !12438

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12439
  %197 = zext i1 %196 to i8, !dbg !12439
  store i8 %197, ptr %0, align 1, !dbg !12439
  br label %bb188, !dbg !12439

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_24_31
  %_158 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117h4b8bbb422bde4f41E"(ptr align 8 %self) #8, !dbg !12407
  br i1 %_158, label %bb157, label %bb166, !dbg !12407

bb146:                                            ; preds = %bb144
  %198 = load i8, ptr %first, align 1, !dbg !12408, !range !1562, !noundef !25
  %_149 = trunc i8 %198 to i1, !dbg !12408
  %_148 = xor i1 %_149, true, !dbg !12409
  br i1 %_148, label %bb147, label %bb151, !dbg !12409

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !12410
; call core::fmt::Formatter::write_str
  %_155 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_3bd1f4c7288782b7ae3d3fa4a45d5dd3, i64 9) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_155) #8, !dbg !12411
  %200 = zext i1 %199 to i8, !dbg !12411
  store i8 %200, ptr %_154, align 1, !dbg !12411
  %201 = load i8, ptr %_154, align 1, !dbg !12411, !range !1562, !noundef !25
  %202 = trunc i8 %201 to i1, !dbg !12411
  %_157 = zext i1 %202 to i64, !dbg !12411
  %203 = icmp eq i64 %_157, 0, !dbg !12411
  br i1 %203, label %bb155, label %bb154, !dbg !12411

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12412
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_151) #8, !dbg !12412
  %205 = zext i1 %204 to i8, !dbg !12412
  store i8 %205, ptr %_150, align 1, !dbg !12412
  %206 = load i8, ptr %_150, align 1, !dbg !12412, !range !1562, !noundef !25
  %207 = trunc i8 %206 to i1, !dbg !12412
  %_153 = zext i1 %207 to i64, !dbg !12412
  %208 = icmp eq i64 %_153, 0, !dbg !12412
  br i1 %208, label %bb151, label %bb150, !dbg !12412

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12440
  %210 = zext i1 %209 to i8, !dbg !12440
  store i8 %210, ptr %0, align 1, !dbg !12440
  br label %bb188, !dbg !12440

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12441
  %212 = zext i1 %211 to i8, !dbg !12441
  store i8 %212, ptr %0, align 1, !dbg !12441
  br label %bb188, !dbg !12441

bb166:                                            ; preds = %bb162, %bb155
  %_170 = load i64, ptr %self, align 8, !dbg !12442, !noundef !25
; call x86_64::structures::gdt::DescriptorFlags::all
  %213 = call i64 @_ZN6x86_6410structures3gdt15DescriptorFlags3all17h590f752caa99d592E() #8, !dbg !12443
  store i64 %213, ptr %_174, align 8, !dbg !12443
; call x86_64::structures::gdt::DescriptorFlags::bits
  %_172 = call i64 @_ZN6x86_6410structures3gdt15DescriptorFlags4bits17h215b797e3f31c188E(ptr align 8 %_174) #8, !dbg !12443
  %_171 = xor i64 %_172, -1, !dbg !12444
  %214 = and i64 %_170, %_171, !dbg !12442
  store i64 %214, ptr %extra_bits, align 8, !dbg !12442
  %215 = load i64, ptr %extra_bits, align 8, !dbg !12445, !noundef !25
  %216 = icmp eq i64 %215, 0, !dbg !12445
  br i1 %216, label %bb182, label %bb169, !dbg !12445

bb157:                                            ; preds = %bb155
  %217 = load i8, ptr %first, align 1, !dbg !12408, !range !1562, !noundef !25
  %_160 = trunc i8 %217 to i1, !dbg !12408
  %_159 = xor i1 %_160, true, !dbg !12409
  br i1 %_159, label %bb158, label %bb162, !dbg !12409

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !12410
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a32a9108c9973f3646e90a058f393001, i64 10) #8, !dbg !12411
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %218 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_166) #8, !dbg !12411
  %219 = zext i1 %218 to i8, !dbg !12411
  store i8 %219, ptr %_165, align 1, !dbg !12411
  %220 = load i8, ptr %_165, align 1, !dbg !12411, !range !1562, !noundef !25
  %221 = trunc i8 %220 to i1, !dbg !12411
  %_168 = zext i1 %221 to i64, !dbg !12411
  %222 = icmp eq i64 %_168, 0, !dbg !12411
  br i1 %222, label %bb166, label %bb165, !dbg !12411

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_162 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12412
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %223 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_162) #8, !dbg !12412
  %224 = zext i1 %223 to i8, !dbg !12412
  store i8 %224, ptr %_161, align 1, !dbg !12412
  %225 = load i8, ptr %_161, align 1, !dbg !12412, !range !1562, !noundef !25
  %226 = trunc i8 %225 to i1, !dbg !12412
  %_164 = zext i1 %226 to i64, !dbg !12412
  %227 = icmp eq i64 %_164, 0, !dbg !12412
  br i1 %227, label %bb162, label %bb161, !dbg !12412

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %228 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12446
  %229 = zext i1 %228 to i8, !dbg !12446
  store i8 %229, ptr %0, align 1, !dbg !12446
  br label %bb188, !dbg !12446

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %230 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12447
  %231 = zext i1 %230 to i8, !dbg !12447
  store i8 %231, ptr %0, align 1, !dbg !12447
  br label %bb188, !dbg !12447

bb182:                                            ; preds = %bb177, %bb166
  %232 = load i8, ptr %first, align 1, !dbg !12448, !range !1562, !noundef !25
  %_189 = trunc i8 %232 to i1, !dbg !12448
  br i1 %_189, label %bb183, label %bb187, !dbg !12448

bb169:                                            ; preds = %bb166
  %233 = load i8, ptr %first, align 1, !dbg !12449, !range !1562, !noundef !25
  %_176 = trunc i8 %233 to i1, !dbg !12449
  %_175 = xor i1 %_176, true, !dbg !12450
  br i1 %_175, label %bb170, label %bb174, !dbg !12450

bb174:                                            ; preds = %bb170, %bb169
  store i8 0, ptr %first, align 1, !dbg !12451
; call core::fmt::Formatter::write_str
  %_182 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !12452
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_182) #8, !dbg !12452
  %235 = zext i1 %234 to i8, !dbg !12452
  store i8 %235, ptr %_181, align 1, !dbg !12452
  %236 = load i8, ptr %_181, align 1, !dbg !12452, !range !1562, !noundef !25
  %237 = trunc i8 %236 to i1, !dbg !12452
  %_184 = zext i1 %237 to i64, !dbg !12452
  %238 = icmp eq i64 %_184, 0, !dbg !12452
  br i1 %238, label %bb177, label %bb178, !dbg !12452

bb170:                                            ; preds = %bb169
; call core::fmt::Formatter::write_str
  %_178 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12453
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %239 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_178) #8, !dbg !12453
  %240 = zext i1 %239 to i8, !dbg !12453
  store i8 %240, ptr %_177, align 1, !dbg !12453
  %241 = load i8, ptr %_177, align 1, !dbg !12453, !range !1562, !noundef !25
  %242 = trunc i8 %241 to i1, !dbg !12453
  %_180 = zext i1 %242 to i64, !dbg !12453
  %243 = icmp eq i64 %_180, 0, !dbg !12453
  br i1 %243, label %bb174, label %bb173, !dbg !12453

bb173:                                            ; preds = %bb170
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %244 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12454
  %245 = zext i1 %244 to i8, !dbg !12454
  store i8 %245, ptr %0, align 1, !dbg !12454
  br label %bb188, !dbg !12454

bb177:                                            ; preds = %bb174
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_186 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !12455
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %246 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_186) #8, !dbg !12455
  %247 = zext i1 %246 to i8, !dbg !12455
  store i8 %247, ptr %_185, align 1, !dbg !12455
  %248 = load i8, ptr %_185, align 1, !dbg !12455, !range !1562, !noundef !25
  %249 = trunc i8 %248 to i1, !dbg !12455
  %_188 = zext i1 %249 to i64, !dbg !12455
  %250 = icmp eq i64 %_188, 0, !dbg !12455
  br i1 %250, label %bb182, label %bb181, !dbg !12455

bb178:                                            ; preds = %bb174
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %251 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12456
  %252 = zext i1 %251 to i8, !dbg !12456
  store i8 %252, ptr %0, align 1, !dbg !12456
  br label %bb188, !dbg !12456

bb181:                                            ; preds = %bb177
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %253 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12457
  %254 = zext i1 %253 to i8, !dbg !12457
  store i8 %254, ptr %0, align 1, !dbg !12457
  br label %bb188, !dbg !12457

bb187:                                            ; preds = %bb183, %bb182
  store i8 0, ptr %0, align 1, !dbg !12458
  br label %bb188, !dbg !12414

bb183:                                            ; preds = %bb182
; call core::fmt::Formatter::write_str
  %_191 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !12459
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %255 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_191) #8, !dbg !12459
  %256 = zext i1 %255 to i8, !dbg !12459
  store i8 %256, ptr %_190, align 1, !dbg !12459
  %257 = load i8, ptr %_190, align 1, !dbg !12459, !range !1562, !noundef !25
  %258 = trunc i8 %257 to i1, !dbg !12459
  %_193 = zext i1 %258 to i64, !dbg !12459
  %259 = icmp eq i64 %_193, 0, !dbg !12459
  br i1 %259, label %bb187, label %bb186, !dbg !12459

bb186:                                            ; preds = %bb183
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %260 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_2077f8aa27d09c38abe7ee1bd6e0b503) #8, !dbg !12460
  %261 = zext i1 %260 to i8, !dbg !12460
  store i8 %261, ptr %0, align 1, !dbg !12460
  br label %bb188, !dbg !12460

bb6:                                              ; No predecessors!
  unreachable, !dbg !12412
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17heea0769c32e39530E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12461 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12464, metadata !DIExpression()), !dbg !12466
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12465, metadata !DIExpression()), !dbg !12467
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hb3d0db20a4887bd6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12468
  ret i1 %0, !dbg !12469
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h9bb964fd5ad6ac76E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12470 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12473, metadata !DIExpression()), !dbg !12475
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12474, metadata !DIExpression()), !dbg !12476
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h165a33459d425333E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12477
  ret i1 %0, !dbg !12478
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h0a0cc07749d5590eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12479 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12482, metadata !DIExpression()), !dbg !12484
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12483, metadata !DIExpression()), !dbg !12485
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12486
  ret i1 %0, !dbg !12487
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hdaff953ecd7f37c2E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12488 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12491, metadata !DIExpression()), !dbg !12493
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12492, metadata !DIExpression()), !dbg !12494
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h01ea4226b9b87a2fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12495
  ret i1 %0, !dbg !12496
}

; x86_64::structures::gdt::DescriptorFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3gdt15DescriptorFlags3all17h590f752caa99d592E() unnamed_addr #0 !dbg !12497 {
start:
  %0 = alloca i64, align 8
  store i64 -1, ptr %0, align 8, !dbg !12500
  %1 = load i64, ptr %0, align 8, !dbg !12501, !noundef !25
  ret i64 %1, !dbg !12501
}

; x86_64::structures::gdt::DescriptorFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3gdt15DescriptorFlags4bits17h215b797e3f31c188E(ptr align 8 %self) unnamed_addr #0 !dbg !12502 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12506, metadata !DIExpression()), !dbg !12507
  %0 = load i64, ptr %self, align 8, !dbg !12508, !noundef !25
  ret i64 %0, !dbg !12509
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h7d4da9b6aee648a8E"(ptr align 8 %self) unnamed_addr #0 !dbg !12510 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12516, metadata !DIExpression()), !dbg !12518
  br i1 false, label %bb2, label %bb1, !dbg !12518

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12518, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12518
  %1 = zext i1 %_5 to i8, !dbg !12518
  store i8 %1, ptr %_2, align 1, !dbg !12518
  br label %bb3, !dbg !12518

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12518
  br label %bb3, !dbg !12518

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12518, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12518
  br i1 %3, label %bb4, label %bb5, !dbg !12518

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12518, !noundef !25
  %_7 = and i64 %_8, 1099511627776, !dbg !12518
  %4 = icmp eq i64 %_7, 1099511627776, !dbg !12518
  %5 = zext i1 %4 to i8, !dbg !12518
  store i8 %5, ptr %0, align 1, !dbg !12518
  br label %bb6, !dbg !12518

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12518
  br label %bb6, !dbg !12518

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12519, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12519
  ret i1 %7, !dbg !12519
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17hd1a4b4a8b3a9432bE"(ptr align 8 %self) unnamed_addr #0 !dbg !12520 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12522, metadata !DIExpression()), !dbg !12524
  br i1 false, label %bb2, label %bb1, !dbg !12524

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12524, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12524
  %1 = zext i1 %_5 to i8, !dbg !12524
  store i8 %1, ptr %_2, align 1, !dbg !12524
  br label %bb3, !dbg !12524

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12524
  br label %bb3, !dbg !12524

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12524, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12524
  br i1 %3, label %bb4, label %bb5, !dbg !12524

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12524, !noundef !25
  %_7 = and i64 %_8, 2199023255552, !dbg !12524
  %4 = icmp eq i64 %_7, 2199023255552, !dbg !12524
  %5 = zext i1 %4 to i8, !dbg !12524
  store i8 %5, ptr %0, align 1, !dbg !12524
  br label %bb6, !dbg !12524

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12524
  br label %bb6, !dbg !12524

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12525, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12525
  ret i1 %7, !dbg !12525
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::CONFORMING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17hf0ce9c601aa169cdE"(ptr align 8 %self) unnamed_addr #0 !dbg !12526 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12528, metadata !DIExpression()), !dbg !12530
  br i1 false, label %bb2, label %bb1, !dbg !12530

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12530, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12530
  %1 = zext i1 %_5 to i8, !dbg !12530
  store i8 %1, ptr %_2, align 1, !dbg !12530
  br label %bb3, !dbg !12530

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12530
  br label %bb3, !dbg !12530

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12530, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12530
  br i1 %3, label %bb4, label %bb5, !dbg !12530

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12530, !noundef !25
  %_7 = and i64 %_8, 4398046511104, !dbg !12530
  %4 = icmp eq i64 %_7, 4398046511104, !dbg !12530
  %5 = zext i1 %4 to i8, !dbg !12530
  store i8 %5, ptr %0, align 1, !dbg !12530
  br label %bb6, !dbg !12530

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12530
  br label %bb6, !dbg !12530

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12531, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12531
  ret i1 %7, !dbg !12531
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::EXECUTABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17ha83689387ee1e321E"(ptr align 8 %self) unnamed_addr #0 !dbg !12532 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12534, metadata !DIExpression()), !dbg !12536
  br i1 false, label %bb2, label %bb1, !dbg !12536

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12536, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12536
  %1 = zext i1 %_5 to i8, !dbg !12536
  store i8 %1, ptr %_2, align 1, !dbg !12536
  br label %bb3, !dbg !12536

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12536
  br label %bb3, !dbg !12536

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12536, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12536
  br i1 %3, label %bb4, label %bb5, !dbg !12536

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12536, !noundef !25
  %_7 = and i64 %_8, 8796093022208, !dbg !12536
  %4 = icmp eq i64 %_7, 8796093022208, !dbg !12536
  %5 = zext i1 %4 to i8, !dbg !12536
  store i8 %5, ptr %0, align 1, !dbg !12536
  br label %bb6, !dbg !12536

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12536
  br label %bb6, !dbg !12536

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12537, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12537
  ret i1 %7, !dbg !12537
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_SEGMENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17h0b693bc8fb497562E"(ptr align 8 %self) unnamed_addr #0 !dbg !12538 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12540, metadata !DIExpression()), !dbg !12542
  br i1 false, label %bb2, label %bb1, !dbg !12542

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12542, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12542
  %1 = zext i1 %_5 to i8, !dbg !12542
  store i8 %1, ptr %_2, align 1, !dbg !12542
  br label %bb3, !dbg !12542

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12542
  br label %bb3, !dbg !12542

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12542, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12542
  br i1 %3, label %bb4, label %bb5, !dbg !12542

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12542, !noundef !25
  %_7 = and i64 %_8, 17592186044416, !dbg !12542
  %4 = icmp eq i64 %_7, 17592186044416, !dbg !12542
  %5 = zext i1 %4 to i8, !dbg !12542
  store i8 %5, ptr %0, align 1, !dbg !12542
  br label %bb6, !dbg !12542

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12542
  br label %bb6, !dbg !12542

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12543, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12543
  ret i1 %7, !dbg !12543
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DPL_RING_3
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317h6a66259f0d160cb9E"(ptr align 8 %self) unnamed_addr #0 !dbg !12544 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12546, metadata !DIExpression()), !dbg !12548
  br i1 false, label %bb2, label %bb1, !dbg !12548

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12548, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12548
  %1 = zext i1 %_5 to i8, !dbg !12548
  store i8 %1, ptr %_2, align 1, !dbg !12548
  br label %bb3, !dbg !12548

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12548
  br label %bb3, !dbg !12548

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12548, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12548
  br i1 %3, label %bb4, label %bb5, !dbg !12548

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12548, !noundef !25
  %_7 = and i64 %_8, 105553116266496, !dbg !12548
  %4 = icmp eq i64 %_7, 105553116266496, !dbg !12548
  %5 = zext i1 %4 to i8, !dbg !12548
  store i8 %5, ptr %0, align 1, !dbg !12548
  br label %bb6, !dbg !12548

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12548
  br label %bb6, !dbg !12548

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12549, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12549
  ret i1 %7, !dbg !12549
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17hcb688931523dfa41E"(ptr align 8 %self) unnamed_addr #0 !dbg !12550 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12552, metadata !DIExpression()), !dbg !12554
  br i1 false, label %bb2, label %bb1, !dbg !12554

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12554, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12554
  %1 = zext i1 %_5 to i8, !dbg !12554
  store i8 %1, ptr %_2, align 1, !dbg !12554
  br label %bb3, !dbg !12554

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12554
  br label %bb3, !dbg !12554

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12554, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12554
  br i1 %3, label %bb4, label %bb5, !dbg !12554

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12554, !noundef !25
  %_7 = and i64 %_8, 140737488355328, !dbg !12554
  %4 = icmp eq i64 %_7, 140737488355328, !dbg !12554
  %5 = zext i1 %4 to i8, !dbg !12554
  store i8 %5, ptr %0, align 1, !dbg !12554
  br label %bb6, !dbg !12554

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12554
  br label %bb6, !dbg !12554

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12555, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12555
  ret i1 %7, !dbg !12555
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::AVAILABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17hf58952ea0b4fa11cE"(ptr align 8 %self) unnamed_addr #0 !dbg !12556 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12558, metadata !DIExpression()), !dbg !12560
  br i1 false, label %bb2, label %bb1, !dbg !12560

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12560, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12560
  %1 = zext i1 %_5 to i8, !dbg !12560
  store i8 %1, ptr %_2, align 1, !dbg !12560
  br label %bb3, !dbg !12560

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12560
  br label %bb3, !dbg !12560

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12560, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12560
  br i1 %3, label %bb4, label %bb5, !dbg !12560

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12560, !noundef !25
  %_7 = and i64 %_8, 4503599627370496, !dbg !12560
  %4 = icmp eq i64 %_7, 4503599627370496, !dbg !12560
  %5 = zext i1 %4 to i8, !dbg !12560
  store i8 %5, ptr %0, align 1, !dbg !12560
  br label %bb6, !dbg !12560

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12560
  br label %bb6, !dbg !12560

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12561, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12561
  ret i1 %7, !dbg !12561
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17h02aa4c3768217976E"(ptr align 8 %self) unnamed_addr #0 !dbg !12562 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12564, metadata !DIExpression()), !dbg !12566
  br i1 false, label %bb2, label %bb1, !dbg !12566

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12566, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12566
  %1 = zext i1 %_5 to i8, !dbg !12566
  store i8 %1, ptr %_2, align 1, !dbg !12566
  br label %bb3, !dbg !12566

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12566
  br label %bb3, !dbg !12566

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12566, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12566
  br i1 %3, label %bb4, label %bb5, !dbg !12566

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12566, !noundef !25
  %_7 = and i64 %_8, 9007199254740992, !dbg !12566
  %4 = icmp eq i64 %_7, 9007199254740992, !dbg !12566
  %5 = zext i1 %4 to i8, !dbg !12566
  store i8 %5, ptr %0, align 1, !dbg !12566
  br label %bb6, !dbg !12566

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12566
  br label %bb6, !dbg !12566

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12567, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12567
  ret i1 %7, !dbg !12567
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DEFAULT_SIZE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17h91de80d7638fbd3aE"(ptr align 8 %self) unnamed_addr #0 !dbg !12568 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12570, metadata !DIExpression()), !dbg !12572
  br i1 false, label %bb2, label %bb1, !dbg !12572

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12572, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12572
  %1 = zext i1 %_5 to i8, !dbg !12572
  store i8 %1, ptr %_2, align 1, !dbg !12572
  br label %bb3, !dbg !12572

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12572
  br label %bb3, !dbg !12572

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12572, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12572
  br i1 %3, label %bb4, label %bb5, !dbg !12572

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12572, !noundef !25
  %_7 = and i64 %_8, 18014398509481984, !dbg !12572
  %4 = icmp eq i64 %_7, 18014398509481984, !dbg !12572
  %5 = zext i1 %4 to i8, !dbg !12572
  store i8 %5, ptr %0, align 1, !dbg !12572
  br label %bb6, !dbg !12572

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12572
  br label %bb6, !dbg !12572

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12573, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12573
  ret i1 %7, !dbg !12573
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::GRANULARITY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17h3db92b0821f3f099E"(ptr align 8 %self) unnamed_addr #0 !dbg !12574 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12576, metadata !DIExpression()), !dbg !12578
  br i1 false, label %bb2, label %bb1, !dbg !12578

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12578, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12578
  %1 = zext i1 %_5 to i8, !dbg !12578
  store i8 %1, ptr %_2, align 1, !dbg !12578
  br label %bb3, !dbg !12578

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12578
  br label %bb3, !dbg !12578

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12578, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12578
  br i1 %3, label %bb4, label %bb5, !dbg !12578

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12578, !noundef !25
  %_7 = and i64 %_8, 36028797018963968, !dbg !12578
  %4 = icmp eq i64 %_7, 36028797018963968, !dbg !12578
  %5 = zext i1 %4 to i8, !dbg !12578
  store i8 %5, ptr %0, align 1, !dbg !12578
  br label %bb6, !dbg !12578

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12578
  br label %bb6, !dbg !12578

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12579, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12579
  ret i1 %7, !dbg !12579
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_0_15
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517hf5c2d4874442c120E"(ptr align 8 %self) unnamed_addr #0 !dbg !12580 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12582, metadata !DIExpression()), !dbg !12584
  br i1 false, label %bb2, label %bb1, !dbg !12584

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12584, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12584
  %1 = zext i1 %_5 to i8, !dbg !12584
  store i8 %1, ptr %_2, align 1, !dbg !12584
  br label %bb3, !dbg !12584

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12584
  br label %bb3, !dbg !12584

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12584, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12584
  br i1 %3, label %bb4, label %bb5, !dbg !12584

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12584, !noundef !25
  %_7 = and i64 %_8, 65535, !dbg !12584
  %4 = icmp eq i64 %_7, 65535, !dbg !12584
  %5 = zext i1 %4 to i8, !dbg !12584
  store i8 %5, ptr %0, align 1, !dbg !12584
  br label %bb6, !dbg !12584

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12584
  br label %bb6, !dbg !12584

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12585, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12585
  ret i1 %7, !dbg !12585
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_16_19
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917h7b44f61a34338e64E"(ptr align 8 %self) unnamed_addr #0 !dbg !12586 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12588, metadata !DIExpression()), !dbg !12590
  br i1 false, label %bb2, label %bb1, !dbg !12590

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12590, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12590
  %1 = zext i1 %_5 to i8, !dbg !12590
  store i8 %1, ptr %_2, align 1, !dbg !12590
  br label %bb3, !dbg !12590

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12590
  br label %bb3, !dbg !12590

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12590, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12590
  br i1 %3, label %bb4, label %bb5, !dbg !12590

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12590, !noundef !25
  %_7 = and i64 %_8, 4222124650659840, !dbg !12590
  %4 = icmp eq i64 %_7, 4222124650659840, !dbg !12590
  %5 = zext i1 %4 to i8, !dbg !12590
  store i8 %5, ptr %0, align 1, !dbg !12590
  br label %bb6, !dbg !12590

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12590
  br label %bb6, !dbg !12590

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12591, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12591
  ret i1 %7, !dbg !12591
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_0_23
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317hc32522a1c9a5d61bE"(ptr align 8 %self) unnamed_addr #0 !dbg !12592 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12594, metadata !DIExpression()), !dbg !12596
  br i1 false, label %bb2, label %bb1, !dbg !12596

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12596, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12596
  %1 = zext i1 %_5 to i8, !dbg !12596
  store i8 %1, ptr %_2, align 1, !dbg !12596
  br label %bb3, !dbg !12596

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12596
  br label %bb3, !dbg !12596

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12596, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12596
  br i1 %3, label %bb4, label %bb5, !dbg !12596

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12596, !noundef !25
  %_7 = and i64 %_8, 1099511562240, !dbg !12596
  %4 = icmp eq i64 %_7, 1099511562240, !dbg !12596
  %5 = zext i1 %4 to i8, !dbg !12596
  store i8 %5, ptr %0, align 1, !dbg !12596
  br label %bb6, !dbg !12596

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12596
  br label %bb6, !dbg !12596

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12597, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12597
  ret i1 %7, !dbg !12597
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_24_31
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117h4b8bbb422bde4f41E"(ptr align 8 %self) unnamed_addr #0 !dbg !12598 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12600, metadata !DIExpression()), !dbg !12602
  br i1 false, label %bb2, label %bb1, !dbg !12602

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12602, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12602
  %1 = zext i1 %_5 to i8, !dbg !12602
  store i8 %1, ptr %_2, align 1, !dbg !12602
  br label %bb3, !dbg !12602

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12602
  br label %bb3, !dbg !12602

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12602, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12602
  br i1 %3, label %bb4, label %bb5, !dbg !12602

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12602, !noundef !25
  %_7 = and i64 %_8, -72057594037927936, !dbg !12602
  %4 = icmp eq i64 %_7, -72057594037927936, !dbg !12602
  %5 = zext i1 %4 to i8, !dbg !12602
  store i8 %5, ptr %0, align 1, !dbg !12602
  br label %bb6, !dbg !12602

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12602
  br label %bb6, !dbg !12602

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12603, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12603
  ret i1 %7, !dbg !12603
}

; <x86_64::structures::idt::InterruptDescriptorTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN86_$LT$x86_64..structures..idt..InterruptDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h4db79cb1ca045a76E"(ptr align 16 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12604 {
start:
  %values.dbg.spill = alloca { ptr, i64 }, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_58 = alloca ptr, align 8
  %_5 = alloca [26 x { ptr, ptr }], align 8
  %names.dbg.spill = alloca ptr, align 8
  store ptr @alloc_b745c1ab226cb9315275421c6d234d8b, ptr %names.dbg.spill, align 8, !dbg !12630
  call void @llvm.dbg.declare(metadata ptr %names.dbg.spill, metadata !12611, metadata !DIExpression()), !dbg !12630
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !12630
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12609, metadata !DIExpression()), !dbg !12631
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !12630
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12610, metadata !DIExpression()), !dbg !12631
  %_9 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 1, !dbg !12632
  %_11 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 2, !dbg !12633
  %_13 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 3, !dbg !12634
  %_15 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 4, !dbg !12635
  %_17 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 5, !dbg !12636
  %_19 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 6, !dbg !12637
  %_21 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 7, !dbg !12638
  %_23 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 8, !dbg !12639
  %_25 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 9, !dbg !12640
  %_27 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 10, !dbg !12641
  %_29 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 11, !dbg !12642
  %_31 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 12, !dbg !12643
  %_33 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 13, !dbg !12644
  %_35 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 14, !dbg !12645
  %_37 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 15, !dbg !12646
  %_39 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 16, !dbg !12647
  %_41 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 17, !dbg !12648
  %_43 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 18, !dbg !12649
  %_45 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 19, !dbg !12650
  %_47 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 20, !dbg !12651
  %_49 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 21, !dbg !12652
  %_51 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 22, !dbg !12653
  %_53 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 23, !dbg !12654
  %_55 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 24, !dbg !12655
  %0 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 25, !dbg !12656
  store ptr %0, ptr %_58, align 8, !dbg !12656
  %1 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 0, !dbg !12630
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !12630
  store ptr %self, ptr %2, align 8, !dbg !12630
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !12630
  store ptr @vtable.r, ptr %3, align 8, !dbg !12630
  %4 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 1, !dbg !12630
  %5 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 0, !dbg !12630
  store ptr %_9, ptr %5, align 8, !dbg !12630
  %6 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 1, !dbg !12630
  store ptr @vtable.r, ptr %6, align 8, !dbg !12630
  %7 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 2, !dbg !12630
  %8 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 0, !dbg !12630
  store ptr %_11, ptr %8, align 8, !dbg !12630
  %9 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 1, !dbg !12630
  store ptr @vtable.r, ptr %9, align 8, !dbg !12630
  %10 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 3, !dbg !12630
  %11 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 0, !dbg !12630
  store ptr %_13, ptr %11, align 8, !dbg !12630
  %12 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 1, !dbg !12630
  store ptr @vtable.r, ptr %12, align 8, !dbg !12630
  %13 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 4, !dbg !12630
  %14 = getelementptr inbounds { ptr, ptr }, ptr %13, i32 0, i32 0, !dbg !12630
  store ptr %_15, ptr %14, align 8, !dbg !12630
  %15 = getelementptr inbounds { ptr, ptr }, ptr %13, i32 0, i32 1, !dbg !12630
  store ptr @vtable.r, ptr %15, align 8, !dbg !12630
  %16 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 5, !dbg !12630
  %17 = getelementptr inbounds { ptr, ptr }, ptr %16, i32 0, i32 0, !dbg !12630
  store ptr %_17, ptr %17, align 8, !dbg !12630
  %18 = getelementptr inbounds { ptr, ptr }, ptr %16, i32 0, i32 1, !dbg !12630
  store ptr @vtable.r, ptr %18, align 8, !dbg !12630
  %19 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 6, !dbg !12630
  %20 = getelementptr inbounds { ptr, ptr }, ptr %19, i32 0, i32 0, !dbg !12630
  store ptr %_19, ptr %20, align 8, !dbg !12630
  %21 = getelementptr inbounds { ptr, ptr }, ptr %19, i32 0, i32 1, !dbg !12630
  store ptr @vtable.r, ptr %21, align 8, !dbg !12630
  %22 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 7, !dbg !12630
  %23 = getelementptr inbounds { ptr, ptr }, ptr %22, i32 0, i32 0, !dbg !12630
  store ptr %_21, ptr %23, align 8, !dbg !12630
  %24 = getelementptr inbounds { ptr, ptr }, ptr %22, i32 0, i32 1, !dbg !12630
  store ptr @vtable.r, ptr %24, align 8, !dbg !12630
  %25 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 8, !dbg !12630
  %26 = getelementptr inbounds { ptr, ptr }, ptr %25, i32 0, i32 0, !dbg !12630
  store ptr %_23, ptr %26, align 8, !dbg !12630
  %27 = getelementptr inbounds { ptr, ptr }, ptr %25, i32 0, i32 1, !dbg !12630
  store ptr @vtable.s, ptr %27, align 8, !dbg !12630
  %28 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 9, !dbg !12630
  %29 = getelementptr inbounds { ptr, ptr }, ptr %28, i32 0, i32 0, !dbg !12630
  store ptr %_25, ptr %29, align 8, !dbg !12630
  %30 = getelementptr inbounds { ptr, ptr }, ptr %28, i32 0, i32 1, !dbg !12630
  store ptr @vtable.r, ptr %30, align 8, !dbg !12630
  %31 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 10, !dbg !12630
  %32 = getelementptr inbounds { ptr, ptr }, ptr %31, i32 0, i32 0, !dbg !12630
  store ptr %_27, ptr %32, align 8, !dbg !12630
  %33 = getelementptr inbounds { ptr, ptr }, ptr %31, i32 0, i32 1, !dbg !12630
  store ptr @vtable.t, ptr %33, align 8, !dbg !12630
  %34 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 11, !dbg !12630
  %35 = getelementptr inbounds { ptr, ptr }, ptr %34, i32 0, i32 0, !dbg !12630
  store ptr %_29, ptr %35, align 8, !dbg !12630
  %36 = getelementptr inbounds { ptr, ptr }, ptr %34, i32 0, i32 1, !dbg !12630
  store ptr @vtable.t, ptr %36, align 8, !dbg !12630
  %37 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 12, !dbg !12630
  %38 = getelementptr inbounds { ptr, ptr }, ptr %37, i32 0, i32 0, !dbg !12630
  store ptr %_31, ptr %38, align 8, !dbg !12630
  %39 = getelementptr inbounds { ptr, ptr }, ptr %37, i32 0, i32 1, !dbg !12630
  store ptr @vtable.t, ptr %39, align 8, !dbg !12630
  %40 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 13, !dbg !12630
  %41 = getelementptr inbounds { ptr, ptr }, ptr %40, i32 0, i32 0, !dbg !12630
  store ptr %_33, ptr %41, align 8, !dbg !12630
  %42 = getelementptr inbounds { ptr, ptr }, ptr %40, i32 0, i32 1, !dbg !12630
  store ptr @vtable.t, ptr %42, align 8, !dbg !12630
  %43 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 14, !dbg !12630
  %44 = getelementptr inbounds { ptr, ptr }, ptr %43, i32 0, i32 0, !dbg !12630
  store ptr %_35, ptr %44, align 8, !dbg !12630
  %45 = getelementptr inbounds { ptr, ptr }, ptr %43, i32 0, i32 1, !dbg !12630
  store ptr @vtable.u, ptr %45, align 8, !dbg !12630
  %46 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 15, !dbg !12630
  %47 = getelementptr inbounds { ptr, ptr }, ptr %46, i32 0, i32 0, !dbg !12630
  store ptr %_37, ptr %47, align 8, !dbg !12630
  %48 = getelementptr inbounds { ptr, ptr }, ptr %46, i32 0, i32 1, !dbg !12630
  store ptr @vtable.r, ptr %48, align 8, !dbg !12630
  %49 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 16, !dbg !12630
  %50 = getelementptr inbounds { ptr, ptr }, ptr %49, i32 0, i32 0, !dbg !12630
  store ptr %_39, ptr %50, align 8, !dbg !12630
  %51 = getelementptr inbounds { ptr, ptr }, ptr %49, i32 0, i32 1, !dbg !12630
  store ptr @vtable.r, ptr %51, align 8, !dbg !12630
  %52 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 17, !dbg !12630
  %53 = getelementptr inbounds { ptr, ptr }, ptr %52, i32 0, i32 0, !dbg !12630
  store ptr %_41, ptr %53, align 8, !dbg !12630
  %54 = getelementptr inbounds { ptr, ptr }, ptr %52, i32 0, i32 1, !dbg !12630
  store ptr @vtable.t, ptr %54, align 8, !dbg !12630
  %55 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 18, !dbg !12630
  %56 = getelementptr inbounds { ptr, ptr }, ptr %55, i32 0, i32 0, !dbg !12630
  store ptr %_43, ptr %56, align 8, !dbg !12630
  %57 = getelementptr inbounds { ptr, ptr }, ptr %55, i32 0, i32 1, !dbg !12630
  store ptr @vtable.v, ptr %57, align 8, !dbg !12630
  %58 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 19, !dbg !12630
  %59 = getelementptr inbounds { ptr, ptr }, ptr %58, i32 0, i32 0, !dbg !12630
  store ptr %_45, ptr %59, align 8, !dbg !12630
  %60 = getelementptr inbounds { ptr, ptr }, ptr %58, i32 0, i32 1, !dbg !12630
  store ptr @vtable.r, ptr %60, align 8, !dbg !12630
  %61 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 20, !dbg !12630
  %62 = getelementptr inbounds { ptr, ptr }, ptr %61, i32 0, i32 0, !dbg !12630
  store ptr %_47, ptr %62, align 8, !dbg !12630
  %63 = getelementptr inbounds { ptr, ptr }, ptr %61, i32 0, i32 1, !dbg !12630
  store ptr @vtable.r, ptr %63, align 8, !dbg !12630
  %64 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 21, !dbg !12630
  %65 = getelementptr inbounds { ptr, ptr }, ptr %64, i32 0, i32 0, !dbg !12630
  store ptr %_49, ptr %65, align 8, !dbg !12630
  %66 = getelementptr inbounds { ptr, ptr }, ptr %64, i32 0, i32 1, !dbg !12630
  store ptr @vtable.w, ptr %66, align 8, !dbg !12630
  %67 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 22, !dbg !12630
  %68 = getelementptr inbounds { ptr, ptr }, ptr %67, i32 0, i32 0, !dbg !12630
  store ptr %_51, ptr %68, align 8, !dbg !12630
  %69 = getelementptr inbounds { ptr, ptr }, ptr %67, i32 0, i32 1, !dbg !12630
  store ptr @vtable.t, ptr %69, align 8, !dbg !12630
  %70 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 23, !dbg !12630
  %71 = getelementptr inbounds { ptr, ptr }, ptr %70, i32 0, i32 0, !dbg !12630
  store ptr %_53, ptr %71, align 8, !dbg !12630
  %72 = getelementptr inbounds { ptr, ptr }, ptr %70, i32 0, i32 1, !dbg !12630
  store ptr @vtable.t, ptr %72, align 8, !dbg !12630
  %73 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 24, !dbg !12630
  %74 = getelementptr inbounds { ptr, ptr }, ptr %73, i32 0, i32 0, !dbg !12630
  store ptr %_55, ptr %74, align 8, !dbg !12630
  %75 = getelementptr inbounds { ptr, ptr }, ptr %73, i32 0, i32 1, !dbg !12630
  store ptr @vtable.r, ptr %75, align 8, !dbg !12630
  %76 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 25, !dbg !12630
  %77 = getelementptr inbounds { ptr, ptr }, ptr %76, i32 0, i32 0, !dbg !12630
  store ptr %_58, ptr %77, align 8, !dbg !12630
  %78 = getelementptr inbounds { ptr, ptr }, ptr %76, i32 0, i32 1, !dbg !12630
  store ptr @vtable.x, ptr %78, align 8, !dbg !12630
  %79 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 0, !dbg !12630
  store ptr %_5, ptr %79, align 8, !dbg !12630
  %80 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 1, !dbg !12630
  store i64 26, ptr %80, align 8, !dbg !12630
  call void @llvm.dbg.declare(metadata ptr %values.dbg.spill, metadata !12617, metadata !DIExpression()), !dbg !12657
; call core::fmt::Formatter::debug_struct_fields_finish
  %81 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_fields_finish17h99d78cb82fad3c9aE(ptr align 8 %f, ptr align 1 @alloc_c955a8fc1384540f87bc38e4121a6162, i64 24, ptr align 8 @alloc_b745c1ab226cb9315275421c6d234d8b, i64 26, ptr align 8 %_5, i64 26) #8, !dbg !12657
  ret i1 %81, !dbg !12658
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17hf46e72ba336de825E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12659 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_124 = alloca i8, align 1
  %_119 = alloca i8, align 1
  %_115 = alloca i8, align 1
  %_111 = alloca i8, align 1
  %_108 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !12669, metadata !DIExpression()), !dbg !12759
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !12671, metadata !DIExpression()), !dbg !12760
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !12673, metadata !DIExpression()), !dbg !12761
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !12675, metadata !DIExpression()), !dbg !12762
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !12677, metadata !DIExpression()), !dbg !12763
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !12679, metadata !DIExpression()), !dbg !12764
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !12681, metadata !DIExpression()), !dbg !12765
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !12683, metadata !DIExpression()), !dbg !12766
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !12685, metadata !DIExpression()), !dbg !12767
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !12687, metadata !DIExpression()), !dbg !12768
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !12689, metadata !DIExpression()), !dbg !12769
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !12691, metadata !DIExpression()), !dbg !12770
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !12693, metadata !DIExpression()), !dbg !12771
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !12695, metadata !DIExpression()), !dbg !12772
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !12697, metadata !DIExpression()), !dbg !12773
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !12699, metadata !DIExpression()), !dbg !12774
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !12701, metadata !DIExpression()), !dbg !12775
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !12703, metadata !DIExpression()), !dbg !12776
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !12705, metadata !DIExpression()), !dbg !12777
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !12707, metadata !DIExpression()), !dbg !12778
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !12709, metadata !DIExpression()), !dbg !12779
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !12711, metadata !DIExpression()), !dbg !12780
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !12713, metadata !DIExpression()), !dbg !12781
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !12715, metadata !DIExpression()), !dbg !12782
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !12717, metadata !DIExpression()), !dbg !12783
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !12719, metadata !DIExpression()), !dbg !12784
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !12721, metadata !DIExpression()), !dbg !12785
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !12723, metadata !DIExpression()), !dbg !12786
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !12725, metadata !DIExpression()), !dbg !12787
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !12727, metadata !DIExpression()), !dbg !12788
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !12729, metadata !DIExpression()), !dbg !12789
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !12731, metadata !DIExpression()), !dbg !12790
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !12733, metadata !DIExpression()), !dbg !12791
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !12735, metadata !DIExpression()), !dbg !12792
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !12737, metadata !DIExpression()), !dbg !12793
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !12739, metadata !DIExpression()), !dbg !12794
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !12743, metadata !DIExpression()), !dbg !12795
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !12745, metadata !DIExpression()), !dbg !12796
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !12747, metadata !DIExpression()), !dbg !12797
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !12749, metadata !DIExpression()), !dbg !12798
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !12751, metadata !DIExpression()), !dbg !12799
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !12753, metadata !DIExpression()), !dbg !12800
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !12755, metadata !DIExpression()), !dbg !12801
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !12757, metadata !DIExpression()), !dbg !12802
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !12802
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12665, metadata !DIExpression()), !dbg !12803
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !12802
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12666, metadata !DIExpression()), !dbg !12804
  call void @llvm.dbg.declare(metadata ptr %first, metadata !12667, metadata !DIExpression()), !dbg !12805
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !12741, metadata !DIExpression()), !dbg !12806
  store i8 1, ptr %first, align 1, !dbg !12807
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_VIOLATION
  %_4 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17h5069f59689ad6c79E"(ptr align 8 %self) #8, !dbg !12808
  br i1 %_4, label %bb2, label %bb12, !dbg !12808

bb12:                                             ; preds = %bb8, %start
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::CAUSED_BY_WRITE
  %_15 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17h8457ed3c729b9a5dE"(ptr align 8 %self) #8, !dbg !12808
  br i1 %_15, label %bb14, label %bb23, !dbg !12808

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !12809, !range !1562, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !12809
  %_5 = xor i1 %_6, true, !dbg !12810
  br i1 %_5, label %bb3, label %bb8, !dbg !12810

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !12811
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_ad42669f44e92ceb6ee20c82222f5d1b, i64 20) #8, !dbg !12812
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_12) #8, !dbg !12812
  %3 = zext i1 %2 to i8, !dbg !12812
  store i8 %3, ptr %_11, align 1, !dbg !12812
  %4 = load i8, ptr %_11, align 1, !dbg !12812, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !12812
  %_14 = zext i1 %5 to i64, !dbg !12812
  %6 = icmp eq i64 %_14, 0, !dbg !12812
  br i1 %6, label %bb12, label %bb11, !dbg !12812

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12813
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_8) #8, !dbg !12813
  %8 = zext i1 %7 to i8, !dbg !12813
  store i8 %8, ptr %_7, align 1, !dbg !12813
  %9 = load i8, ptr %_7, align 1, !dbg !12813, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !12813
  %_10 = zext i1 %10 to i64, !dbg !12813
  %11 = icmp eq i64 %_10, 0, !dbg !12813
  br i1 %11, label %bb8, label %bb7, !dbg !12813

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12814
  %13 = zext i1 %12 to i8, !dbg !12814
  store i8 %13, ptr %0, align 1, !dbg !12814
  br label %bb122, !dbg !12814

bb122:                                            ; preds = %bb121, %bb120, %bb115, %bb112, %bb107, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !12815, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !12815
  ret i1 %15, !dbg !12815

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12816
  %17 = zext i1 %16 to i8, !dbg !12816
  store i8 %17, ptr %0, align 1, !dbg !12816
  br label %bb122, !dbg !12816

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE
  %_26 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17h6e62cae88f54f67bE"(ptr align 8 %self) #8, !dbg !12808
  br i1 %_26, label %bb25, label %bb34, !dbg !12808

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !12809, !range !1562, !noundef !25
  %_17 = trunc i8 %18 to i1, !dbg !12809
  %_16 = xor i1 %_17, true, !dbg !12810
  br i1 %_16, label %bb15, label %bb19, !dbg !12810

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !12811
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_27dc1e3e8098ed70b6d5c9dc6fecc197, i64 15) #8, !dbg !12812
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_23) #8, !dbg !12812
  %20 = zext i1 %19 to i8, !dbg !12812
  store i8 %20, ptr %_22, align 1, !dbg !12812
  %21 = load i8, ptr %_22, align 1, !dbg !12812, !range !1562, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !12812
  %_25 = zext i1 %22 to i64, !dbg !12812
  %23 = icmp eq i64 %_25, 0, !dbg !12812
  br i1 %23, label %bb23, label %bb22, !dbg !12812

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12813
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_19) #8, !dbg !12813
  %25 = zext i1 %24 to i8, !dbg !12813
  store i8 %25, ptr %_18, align 1, !dbg !12813
  %26 = load i8, ptr %_18, align 1, !dbg !12813, !range !1562, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !12813
  %_21 = zext i1 %27 to i64, !dbg !12813
  %28 = icmp eq i64 %_21, 0, !dbg !12813
  br i1 %28, label %bb19, label %bb18, !dbg !12813

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12817
  %30 = zext i1 %29 to i8, !dbg !12817
  store i8 %30, ptr %0, align 1, !dbg !12817
  br label %bb122, !dbg !12817

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12818
  %32 = zext i1 %31 to i8, !dbg !12818
  store i8 %32, ptr %0, align 1, !dbg !12818
  br label %bb122, !dbg !12818

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::MALFORMED_TABLE
  %_37 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17ha7658e6c7d87c9aeE"(ptr align 8 %self) #8, !dbg !12808
  br i1 %_37, label %bb36, label %bb45, !dbg !12808

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !12809, !range !1562, !noundef !25
  %_28 = trunc i8 %33 to i1, !dbg !12809
  %_27 = xor i1 %_28, true, !dbg !12810
  br i1 %_27, label %bb26, label %bb30, !dbg !12810

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !12811
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_6fc3bfebaa11c75067ee8c67855c0e1b, i64 9) #8, !dbg !12812
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_34) #8, !dbg !12812
  %35 = zext i1 %34 to i8, !dbg !12812
  store i8 %35, ptr %_33, align 1, !dbg !12812
  %36 = load i8, ptr %_33, align 1, !dbg !12812, !range !1562, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !12812
  %_36 = zext i1 %37 to i64, !dbg !12812
  %38 = icmp eq i64 %_36, 0, !dbg !12812
  br i1 %38, label %bb34, label %bb33, !dbg !12812

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12813
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_30) #8, !dbg !12813
  %40 = zext i1 %39 to i8, !dbg !12813
  store i8 %40, ptr %_29, align 1, !dbg !12813
  %41 = load i8, ptr %_29, align 1, !dbg !12813, !range !1562, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !12813
  %_32 = zext i1 %42 to i64, !dbg !12813
  %43 = icmp eq i64 %_32, 0, !dbg !12813
  br i1 %43, label %bb30, label %bb29, !dbg !12813

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12819
  %45 = zext i1 %44 to i8, !dbg !12819
  store i8 %45, ptr %0, align 1, !dbg !12819
  br label %bb122, !dbg !12819

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12820
  %47 = zext i1 %46 to i8, !dbg !12820
  store i8 %47, ptr %0, align 1, !dbg !12820
  br label %bb122, !dbg !12820

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::INSTRUCTION_FETCH
  %_48 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17hac6a57d0276066b8E"(ptr align 8 %self) #8, !dbg !12808
  br i1 %_48, label %bb47, label %bb56, !dbg !12808

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !12809, !range !1562, !noundef !25
  %_39 = trunc i8 %48 to i1, !dbg !12809
  %_38 = xor i1 %_39, true, !dbg !12810
  br i1 %_38, label %bb37, label %bb41, !dbg !12810

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !12811
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_8db982c715f12c3d6fff79a292ea56de, i64 15) #8, !dbg !12812
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_45) #8, !dbg !12812
  %50 = zext i1 %49 to i8, !dbg !12812
  store i8 %50, ptr %_44, align 1, !dbg !12812
  %51 = load i8, ptr %_44, align 1, !dbg !12812, !range !1562, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !12812
  %_47 = zext i1 %52 to i64, !dbg !12812
  %53 = icmp eq i64 %_47, 0, !dbg !12812
  br i1 %53, label %bb45, label %bb44, !dbg !12812

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12813
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_41) #8, !dbg !12813
  %55 = zext i1 %54 to i8, !dbg !12813
  store i8 %55, ptr %_40, align 1, !dbg !12813
  %56 = load i8, ptr %_40, align 1, !dbg !12813, !range !1562, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !12813
  %_43 = zext i1 %57 to i64, !dbg !12813
  %58 = icmp eq i64 %_43, 0, !dbg !12813
  br i1 %58, label %bb41, label %bb40, !dbg !12813

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12821
  %60 = zext i1 %59 to i8, !dbg !12821
  store i8 %60, ptr %0, align 1, !dbg !12821
  br label %bb122, !dbg !12821

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12822
  %62 = zext i1 %61 to i8, !dbg !12822
  store i8 %62, ptr %0, align 1, !dbg !12822
  br label %bb122, !dbg !12822

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
  %_59 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h02492cf2156cd04eE"(ptr align 8 %self) #8, !dbg !12808
  br i1 %_59, label %bb58, label %bb67, !dbg !12808

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !12809, !range !1562, !noundef !25
  %_50 = trunc i8 %63 to i1, !dbg !12809
  %_49 = xor i1 %_50, true, !dbg !12810
  br i1 %_49, label %bb48, label %bb52, !dbg !12810

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !12811
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_bee90358a428637f2b2e924b432c1168, i64 17) #8, !dbg !12812
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_56) #8, !dbg !12812
  %65 = zext i1 %64 to i8, !dbg !12812
  store i8 %65, ptr %_55, align 1, !dbg !12812
  %66 = load i8, ptr %_55, align 1, !dbg !12812, !range !1562, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !12812
  %_58 = zext i1 %67 to i64, !dbg !12812
  %68 = icmp eq i64 %_58, 0, !dbg !12812
  br i1 %68, label %bb56, label %bb55, !dbg !12812

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12813
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_52) #8, !dbg !12813
  %70 = zext i1 %69 to i8, !dbg !12813
  store i8 %70, ptr %_51, align 1, !dbg !12813
  %71 = load i8, ptr %_51, align 1, !dbg !12813, !range !1562, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !12813
  %_54 = zext i1 %72 to i64, !dbg !12813
  %73 = icmp eq i64 %_54, 0, !dbg !12813
  br i1 %73, label %bb52, label %bb51, !dbg !12813

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12823
  %75 = zext i1 %74 to i8, !dbg !12823
  store i8 %75, ptr %0, align 1, !dbg !12823
  br label %bb122, !dbg !12823

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12824
  %77 = zext i1 %76 to i8, !dbg !12824
  store i8 %77, ptr %0, align 1, !dbg !12824
  br label %bb122, !dbg !12824

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SHADOW_STACK
  %_70 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17h9128bb9ce6694d98E"(ptr align 8 %self) #8, !dbg !12808
  br i1 %_70, label %bb69, label %bb78, !dbg !12808

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !12809, !range !1562, !noundef !25
  %_61 = trunc i8 %78 to i1, !dbg !12809
  %_60 = xor i1 %_61, true, !dbg !12810
  br i1 %_60, label %bb59, label %bb63, !dbg !12810

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !12811
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_e0f4f3e313283630a9b8570ed4004a61, i64 14) #8, !dbg !12812
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_67) #8, !dbg !12812
  %80 = zext i1 %79 to i8, !dbg !12812
  store i8 %80, ptr %_66, align 1, !dbg !12812
  %81 = load i8, ptr %_66, align 1, !dbg !12812, !range !1562, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !12812
  %_69 = zext i1 %82 to i64, !dbg !12812
  %83 = icmp eq i64 %_69, 0, !dbg !12812
  br i1 %83, label %bb67, label %bb66, !dbg !12812

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12813
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_63) #8, !dbg !12813
  %85 = zext i1 %84 to i8, !dbg !12813
  store i8 %85, ptr %_62, align 1, !dbg !12813
  %86 = load i8, ptr %_62, align 1, !dbg !12813, !range !1562, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !12813
  %_65 = zext i1 %87 to i64, !dbg !12813
  %88 = icmp eq i64 %_65, 0, !dbg !12813
  br i1 %88, label %bb63, label %bb62, !dbg !12813

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12825
  %90 = zext i1 %89 to i8, !dbg !12825
  store i8 %90, ptr %0, align 1, !dbg !12825
  br label %bb122, !dbg !12825

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12826
  %92 = zext i1 %91 to i8, !dbg !12826
  store i8 %92, ptr %0, align 1, !dbg !12826
  br label %bb122, !dbg !12826

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SGX
  %_81 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17h3e3bc70e805e6aa2E"(ptr align 8 %self) #8, !dbg !12808
  br i1 %_81, label %bb80, label %bb89, !dbg !12808

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !12809, !range !1562, !noundef !25
  %_72 = trunc i8 %93 to i1, !dbg !12809
  %_71 = xor i1 %_72, true, !dbg !12810
  br i1 %_71, label %bb70, label %bb74, !dbg !12810

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !12811
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_965ebe843576369e4be87855c2dd9d5d, i64 12) #8, !dbg !12812
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_78) #8, !dbg !12812
  %95 = zext i1 %94 to i8, !dbg !12812
  store i8 %95, ptr %_77, align 1, !dbg !12812
  %96 = load i8, ptr %_77, align 1, !dbg !12812, !range !1562, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !12812
  %_80 = zext i1 %97 to i64, !dbg !12812
  %98 = icmp eq i64 %_80, 0, !dbg !12812
  br i1 %98, label %bb78, label %bb77, !dbg !12812

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12813
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_74) #8, !dbg !12813
  %100 = zext i1 %99 to i8, !dbg !12813
  store i8 %100, ptr %_73, align 1, !dbg !12813
  %101 = load i8, ptr %_73, align 1, !dbg !12813, !range !1562, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !12813
  %_76 = zext i1 %102 to i64, !dbg !12813
  %103 = icmp eq i64 %_76, 0, !dbg !12813
  br i1 %103, label %bb74, label %bb73, !dbg !12813

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12827
  %105 = zext i1 %104 to i8, !dbg !12827
  store i8 %105, ptr %0, align 1, !dbg !12827
  br label %bb122, !dbg !12827

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12828
  %107 = zext i1 %106 to i8, !dbg !12828
  store i8 %107, ptr %0, align 1, !dbg !12828
  br label %bb122, !dbg !12828

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::RMP
  %_92 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17hd7bd83cfd1465b7fE"(ptr align 8 %self) #8, !dbg !12808
  br i1 %_92, label %bb91, label %bb100, !dbg !12808

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !12809, !range !1562, !noundef !25
  %_83 = trunc i8 %108 to i1, !dbg !12809
  %_82 = xor i1 %_83, true, !dbg !12810
  br i1 %_82, label %bb81, label %bb85, !dbg !12810

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !12811
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_21f34dbfe73bf3c2a46ca560620af5ee, i64 3) #8, !dbg !12812
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_89) #8, !dbg !12812
  %110 = zext i1 %109 to i8, !dbg !12812
  store i8 %110, ptr %_88, align 1, !dbg !12812
  %111 = load i8, ptr %_88, align 1, !dbg !12812, !range !1562, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !12812
  %_91 = zext i1 %112 to i64, !dbg !12812
  %113 = icmp eq i64 %_91, 0, !dbg !12812
  br i1 %113, label %bb89, label %bb88, !dbg !12812

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12813
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_85) #8, !dbg !12813
  %115 = zext i1 %114 to i8, !dbg !12813
  store i8 %115, ptr %_84, align 1, !dbg !12813
  %116 = load i8, ptr %_84, align 1, !dbg !12813, !range !1562, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !12813
  %_87 = zext i1 %117 to i64, !dbg !12813
  %118 = icmp eq i64 %_87, 0, !dbg !12813
  br i1 %118, label %bb85, label %bb84, !dbg !12813

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12829
  %120 = zext i1 %119 to i8, !dbg !12829
  store i8 %120, ptr %0, align 1, !dbg !12829
  br label %bb122, !dbg !12829

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12830
  %122 = zext i1 %121 to i8, !dbg !12830
  store i8 %122, ptr %0, align 1, !dbg !12830
  br label %bb122, !dbg !12830

bb100:                                            ; preds = %bb96, %bb89
  %_104 = load i64, ptr %self, align 8, !dbg !12831, !noundef !25
; call x86_64::structures::idt::PageFaultErrorCode::all
  %123 = call i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode3all17hf9f257c0eaba5f43E() #8, !dbg !12832
  store i64 %123, ptr %_108, align 8, !dbg !12832
; call x86_64::structures::idt::PageFaultErrorCode::bits
  %_106 = call i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17hffa5d587601b9dabE(ptr align 8 %_108) #8, !dbg !12832
  %_105 = xor i64 %_106, -1, !dbg !12833
  %124 = and i64 %_104, %_105, !dbg !12831
  store i64 %124, ptr %extra_bits, align 8, !dbg !12831
  %125 = load i64, ptr %extra_bits, align 8, !dbg !12834, !noundef !25
  %126 = icmp eq i64 %125, 0, !dbg !12834
  br i1 %126, label %bb116, label %bb103, !dbg !12834

bb91:                                             ; preds = %bb89
  %127 = load i8, ptr %first, align 1, !dbg !12809, !range !1562, !noundef !25
  %_94 = trunc i8 %127 to i1, !dbg !12809
  %_93 = xor i1 %_94, true, !dbg !12810
  br i1 %_93, label %bb92, label %bb96, !dbg !12810

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !12811
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_65b5e1b37bb8669586518fe1db400d56, i64 3) #8, !dbg !12812
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %128 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_100) #8, !dbg !12812
  %129 = zext i1 %128 to i8, !dbg !12812
  store i8 %129, ptr %_99, align 1, !dbg !12812
  %130 = load i8, ptr %_99, align 1, !dbg !12812, !range !1562, !noundef !25
  %131 = trunc i8 %130 to i1, !dbg !12812
  %_102 = zext i1 %131 to i64, !dbg !12812
  %132 = icmp eq i64 %_102, 0, !dbg !12812
  br i1 %132, label %bb100, label %bb99, !dbg !12812

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12813
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %133 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_96) #8, !dbg !12813
  %134 = zext i1 %133 to i8, !dbg !12813
  store i8 %134, ptr %_95, align 1, !dbg !12813
  %135 = load i8, ptr %_95, align 1, !dbg !12813, !range !1562, !noundef !25
  %136 = trunc i8 %135 to i1, !dbg !12813
  %_98 = zext i1 %136 to i64, !dbg !12813
  %137 = icmp eq i64 %_98, 0, !dbg !12813
  br i1 %137, label %bb96, label %bb95, !dbg !12813

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %138 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12835
  %139 = zext i1 %138 to i8, !dbg !12835
  store i8 %139, ptr %0, align 1, !dbg !12835
  br label %bb122, !dbg !12835

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %140 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12836
  %141 = zext i1 %140 to i8, !dbg !12836
  store i8 %141, ptr %0, align 1, !dbg !12836
  br label %bb122, !dbg !12836

bb116:                                            ; preds = %bb111, %bb100
  %142 = load i8, ptr %first, align 1, !dbg !12837, !range !1562, !noundef !25
  %_123 = trunc i8 %142 to i1, !dbg !12837
  br i1 %_123, label %bb117, label %bb121, !dbg !12837

bb103:                                            ; preds = %bb100
  %143 = load i8, ptr %first, align 1, !dbg !12838, !range !1562, !noundef !25
  %_110 = trunc i8 %143 to i1, !dbg !12838
  %_109 = xor i1 %_110, true, !dbg !12839
  br i1 %_109, label %bb104, label %bb108, !dbg !12839

bb108:                                            ; preds = %bb104, %bb103
  store i8 0, ptr %first, align 1, !dbg !12840
; call core::fmt::Formatter::write_str
  %_116 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !12841
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_116) #8, !dbg !12841
  %145 = zext i1 %144 to i8, !dbg !12841
  store i8 %145, ptr %_115, align 1, !dbg !12841
  %146 = load i8, ptr %_115, align 1, !dbg !12841, !range !1562, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !12841
  %_118 = zext i1 %147 to i64, !dbg !12841
  %148 = icmp eq i64 %_118, 0, !dbg !12841
  br i1 %148, label %bb111, label %bb112, !dbg !12841

bb104:                                            ; preds = %bb103
; call core::fmt::Formatter::write_str
  %_112 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !12842
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %149 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_112) #8, !dbg !12842
  %150 = zext i1 %149 to i8, !dbg !12842
  store i8 %150, ptr %_111, align 1, !dbg !12842
  %151 = load i8, ptr %_111, align 1, !dbg !12842, !range !1562, !noundef !25
  %152 = trunc i8 %151 to i1, !dbg !12842
  %_114 = zext i1 %152 to i64, !dbg !12842
  %153 = icmp eq i64 %_114, 0, !dbg !12842
  br i1 %153, label %bb108, label %bb107, !dbg !12842

bb107:                                            ; preds = %bb104
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %154 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12843
  %155 = zext i1 %154 to i8, !dbg !12843
  store i8 %155, ptr %0, align 1, !dbg !12843
  br label %bb122, !dbg !12843

bb111:                                            ; preds = %bb108
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_120 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !12844
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %156 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_120) #8, !dbg !12844
  %157 = zext i1 %156 to i8, !dbg !12844
  store i8 %157, ptr %_119, align 1, !dbg !12844
  %158 = load i8, ptr %_119, align 1, !dbg !12844, !range !1562, !noundef !25
  %159 = trunc i8 %158 to i1, !dbg !12844
  %_122 = zext i1 %159 to i64, !dbg !12844
  %160 = icmp eq i64 %_122, 0, !dbg !12844
  br i1 %160, label %bb116, label %bb115, !dbg !12844

bb112:                                            ; preds = %bb108
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %161 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12845
  %162 = zext i1 %161 to i8, !dbg !12845
  store i8 %162, ptr %0, align 1, !dbg !12845
  br label %bb122, !dbg !12845

bb115:                                            ; preds = %bb111
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %163 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12846
  %164 = zext i1 %163 to i8, !dbg !12846
  store i8 %164, ptr %0, align 1, !dbg !12846
  br label %bb122, !dbg !12846

bb121:                                            ; preds = %bb117, %bb116
  store i8 0, ptr %0, align 1, !dbg !12847
  br label %bb122, !dbg !12815

bb117:                                            ; preds = %bb116
; call core::fmt::Formatter::write_str
  %_125 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !12848
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %165 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_125) #8, !dbg !12848
  %166 = zext i1 %165 to i8, !dbg !12848
  store i8 %166, ptr %_124, align 1, !dbg !12848
  %167 = load i8, ptr %_124, align 1, !dbg !12848, !range !1562, !noundef !25
  %168 = trunc i8 %167 to i1, !dbg !12848
  %_127 = zext i1 %168 to i64, !dbg !12848
  %169 = icmp eq i64 %_127, 0, !dbg !12848
  br i1 %169, label %bb121, label %bb120, !dbg !12848

bb120:                                            ; preds = %bb117
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %170 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_db4171ae4a6e4093bf7f382a23d85368) #8, !dbg !12849
  %171 = zext i1 %170 to i8, !dbg !12849
  store i8 %171, ptr %0, align 1, !dbg !12849
  br label %bb122, !dbg !12849

bb6:                                              ; No predecessors!
  unreachable, !dbg !12813
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Binary$GT$3fmt17h7ae77ffcb0017540E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12850 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12853, metadata !DIExpression()), !dbg !12855
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12854, metadata !DIExpression()), !dbg !12856
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hb3d0db20a4887bd6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12857
  ret i1 %0, !dbg !12858
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Octal$GT$3fmt17h687b0652f4f0891eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12859 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12862, metadata !DIExpression()), !dbg !12864
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12863, metadata !DIExpression()), !dbg !12865
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h165a33459d425333E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12866
  ret i1 %0, !dbg !12867
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h2114d7d3d5baf448E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12868 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12871, metadata !DIExpression()), !dbg !12873
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12872, metadata !DIExpression()), !dbg !12874
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12875
  ret i1 %0, !dbg !12876
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hdc1c801f7bf615bbE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12877 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12880, metadata !DIExpression()), !dbg !12882
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12881, metadata !DIExpression()), !dbg !12883
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h01ea4226b9b87a2fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12884
  ret i1 %0, !dbg !12885
}

; x86_64::structures::idt::PageFaultErrorCode::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode3all17hf9f257c0eaba5f43E() unnamed_addr #0 !dbg !12886 {
start:
  %0 = alloca i64, align 8
  store i64 2147516543, ptr %0, align 8, !dbg !12889
  %1 = load i64, ptr %0, align 8, !dbg !12890, !noundef !25
  ret i64 %1, !dbg !12890
}

; x86_64::structures::idt::PageFaultErrorCode::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17hffa5d587601b9dabE(ptr align 8 %self) unnamed_addr #0 !dbg !12891 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12895, metadata !DIExpression()), !dbg !12896
  %0 = load i64, ptr %self, align 8, !dbg !12897, !noundef !25
  ret i64 %0, !dbg !12898
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_VIOLATION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17h5069f59689ad6c79E"(ptr align 8 %self) unnamed_addr #0 !dbg !12899 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12905, metadata !DIExpression()), !dbg !12907
  br i1 false, label %bb2, label %bb1, !dbg !12907

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12907, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12907
  %1 = zext i1 %_5 to i8, !dbg !12907
  store i8 %1, ptr %_2, align 1, !dbg !12907
  br label %bb3, !dbg !12907

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12907
  br label %bb3, !dbg !12907

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12907, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12907
  br i1 %3, label %bb4, label %bb5, !dbg !12907

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12907, !noundef !25
  %_7 = and i64 %_8, 1, !dbg !12907
  %4 = icmp eq i64 %_7, 1, !dbg !12907
  %5 = zext i1 %4 to i8, !dbg !12907
  store i8 %5, ptr %0, align 1, !dbg !12907
  br label %bb6, !dbg !12907

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12907
  br label %bb6, !dbg !12907

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12908, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12908
  ret i1 %7, !dbg !12908
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::CAUSED_BY_WRITE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17h8457ed3c729b9a5dE"(ptr align 8 %self) unnamed_addr #0 !dbg !12909 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12911, metadata !DIExpression()), !dbg !12913
  br i1 false, label %bb2, label %bb1, !dbg !12913

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12913, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12913
  %1 = zext i1 %_5 to i8, !dbg !12913
  store i8 %1, ptr %_2, align 1, !dbg !12913
  br label %bb3, !dbg !12913

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12913
  br label %bb3, !dbg !12913

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12913, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12913
  br i1 %3, label %bb4, label %bb5, !dbg !12913

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12913, !noundef !25
  %_7 = and i64 %_8, 2, !dbg !12913
  %4 = icmp eq i64 %_7, 2, !dbg !12913
  %5 = zext i1 %4 to i8, !dbg !12913
  store i8 %5, ptr %0, align 1, !dbg !12913
  br label %bb6, !dbg !12913

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12913
  br label %bb6, !dbg !12913

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12914, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12914
  ret i1 %7, !dbg !12914
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17h6e62cae88f54f67bE"(ptr align 8 %self) unnamed_addr #0 !dbg !12915 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12917, metadata !DIExpression()), !dbg !12919
  br i1 false, label %bb2, label %bb1, !dbg !12919

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12919, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12919
  %1 = zext i1 %_5 to i8, !dbg !12919
  store i8 %1, ptr %_2, align 1, !dbg !12919
  br label %bb3, !dbg !12919

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12919
  br label %bb3, !dbg !12919

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12919, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12919
  br i1 %3, label %bb4, label %bb5, !dbg !12919

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12919, !noundef !25
  %_7 = and i64 %_8, 4, !dbg !12919
  %4 = icmp eq i64 %_7, 4, !dbg !12919
  %5 = zext i1 %4 to i8, !dbg !12919
  store i8 %5, ptr %0, align 1, !dbg !12919
  br label %bb6, !dbg !12919

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12919
  br label %bb6, !dbg !12919

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12920, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12920
  ret i1 %7, !dbg !12920
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::MALFORMED_TABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17ha7658e6c7d87c9aeE"(ptr align 8 %self) unnamed_addr #0 !dbg !12921 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12923, metadata !DIExpression()), !dbg !12925
  br i1 false, label %bb2, label %bb1, !dbg !12925

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12925, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12925
  %1 = zext i1 %_5 to i8, !dbg !12925
  store i8 %1, ptr %_2, align 1, !dbg !12925
  br label %bb3, !dbg !12925

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12925
  br label %bb3, !dbg !12925

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12925, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12925
  br i1 %3, label %bb4, label %bb5, !dbg !12925

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12925, !noundef !25
  %_7 = and i64 %_8, 8, !dbg !12925
  %4 = icmp eq i64 %_7, 8, !dbg !12925
  %5 = zext i1 %4 to i8, !dbg !12925
  store i8 %5, ptr %0, align 1, !dbg !12925
  br label %bb6, !dbg !12925

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12925
  br label %bb6, !dbg !12925

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12926, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12926
  ret i1 %7, !dbg !12926
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::INSTRUCTION_FETCH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17hac6a57d0276066b8E"(ptr align 8 %self) unnamed_addr #0 !dbg !12927 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12929, metadata !DIExpression()), !dbg !12931
  br i1 false, label %bb2, label %bb1, !dbg !12931

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12931, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12931
  %1 = zext i1 %_5 to i8, !dbg !12931
  store i8 %1, ptr %_2, align 1, !dbg !12931
  br label %bb3, !dbg !12931

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12931
  br label %bb3, !dbg !12931

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12931, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12931
  br i1 %3, label %bb4, label %bb5, !dbg !12931

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12931, !noundef !25
  %_7 = and i64 %_8, 16, !dbg !12931
  %4 = icmp eq i64 %_7, 16, !dbg !12931
  %5 = zext i1 %4 to i8, !dbg !12931
  store i8 %5, ptr %0, align 1, !dbg !12931
  br label %bb6, !dbg !12931

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12931
  br label %bb6, !dbg !12931

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12932, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12932
  ret i1 %7, !dbg !12932
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h02492cf2156cd04eE"(ptr align 8 %self) unnamed_addr #0 !dbg !12933 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12935, metadata !DIExpression()), !dbg !12937
  br i1 false, label %bb2, label %bb1, !dbg !12937

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12937, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12937
  %1 = zext i1 %_5 to i8, !dbg !12937
  store i8 %1, ptr %_2, align 1, !dbg !12937
  br label %bb3, !dbg !12937

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12937
  br label %bb3, !dbg !12937

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12937, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12937
  br i1 %3, label %bb4, label %bb5, !dbg !12937

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12937, !noundef !25
  %_7 = and i64 %_8, 32, !dbg !12937
  %4 = icmp eq i64 %_7, 32, !dbg !12937
  %5 = zext i1 %4 to i8, !dbg !12937
  store i8 %5, ptr %0, align 1, !dbg !12937
  br label %bb6, !dbg !12937

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12937
  br label %bb6, !dbg !12937

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12938, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12938
  ret i1 %7, !dbg !12938
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SHADOW_STACK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17h9128bb9ce6694d98E"(ptr align 8 %self) unnamed_addr #0 !dbg !12939 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12941, metadata !DIExpression()), !dbg !12943
  br i1 false, label %bb2, label %bb1, !dbg !12943

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12943, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12943
  %1 = zext i1 %_5 to i8, !dbg !12943
  store i8 %1, ptr %_2, align 1, !dbg !12943
  br label %bb3, !dbg !12943

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12943
  br label %bb3, !dbg !12943

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12943, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12943
  br i1 %3, label %bb4, label %bb5, !dbg !12943

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12943, !noundef !25
  %_7 = and i64 %_8, 64, !dbg !12943
  %4 = icmp eq i64 %_7, 64, !dbg !12943
  %5 = zext i1 %4 to i8, !dbg !12943
  store i8 %5, ptr %0, align 1, !dbg !12943
  br label %bb6, !dbg !12943

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12943
  br label %bb6, !dbg !12943

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12944, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12944
  ret i1 %7, !dbg !12944
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SGX
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17h3e3bc70e805e6aa2E"(ptr align 8 %self) unnamed_addr #0 !dbg !12945 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12947, metadata !DIExpression()), !dbg !12949
  br i1 false, label %bb2, label %bb1, !dbg !12949

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12949, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12949
  %1 = zext i1 %_5 to i8, !dbg !12949
  store i8 %1, ptr %_2, align 1, !dbg !12949
  br label %bb3, !dbg !12949

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12949
  br label %bb3, !dbg !12949

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12949, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12949
  br i1 %3, label %bb4, label %bb5, !dbg !12949

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12949, !noundef !25
  %_7 = and i64 %_8, 32768, !dbg !12949
  %4 = icmp eq i64 %_7, 32768, !dbg !12949
  %5 = zext i1 %4 to i8, !dbg !12949
  store i8 %5, ptr %0, align 1, !dbg !12949
  br label %bb6, !dbg !12949

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12949
  br label %bb6, !dbg !12949

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12950, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12950
  ret i1 %7, !dbg !12950
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::RMP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17hd7bd83cfd1465b7fE"(ptr align 8 %self) unnamed_addr #0 !dbg !12951 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12953, metadata !DIExpression()), !dbg !12955
  br i1 false, label %bb2, label %bb1, !dbg !12955

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !12955, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !12955
  %1 = zext i1 %_5 to i8, !dbg !12955
  store i8 %1, ptr %_2, align 1, !dbg !12955
  br label %bb3, !dbg !12955

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !12955
  br label %bb3, !dbg !12955

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !12955, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !12955
  br i1 %3, label %bb4, label %bb5, !dbg !12955

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !12955, !noundef !25
  %_7 = and i64 %_8, 2147483648, !dbg !12955
  %4 = icmp eq i64 %_7, 2147483648, !dbg !12955
  %5 = zext i1 %4 to i8, !dbg !12955
  store i8 %5, ptr %0, align 1, !dbg !12955
  br label %bb6, !dbg !12955

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !12955
  br label %bb6, !dbg !12955

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !12956, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !12956
  ret i1 %7, !dbg !12956
}

; <x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h2dc662130ed5d70bE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12957 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12963, metadata !DIExpression()), !dbg !12965
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12964, metadata !DIExpression()), !dbg !12965
  %0 = load i8, ptr %self, align 1, !dbg !12965, !range !5836, !noundef !25
  %_4 = zext i8 %0 to i64, !dbg !12965
  switch i64 %_4, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !12965

bb2:                                              ; preds = %start
  unreachable, !dbg !12965

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12965
  store ptr @alloc_b10b0f7e88f2e6a647488ef7d000dc57, ptr %1, align 8, !dbg !12965
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12965
  store i64 3, ptr %2, align 8, !dbg !12965
  br label %bb5, !dbg !12966

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12965
  store ptr @alloc_6c41f34769b7ae3bdb2c01f429ceb4a6, ptr %3, align 8, !dbg !12965
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12965
  store i64 3, ptr %4, align 8, !dbg !12965
  br label %bb5, !dbg !12966

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12965
  store ptr @alloc_831a0aacdf0f1226b44faf912cfe4c70, ptr %5, align 8, !dbg !12965
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12965
  store i64 3, ptr %6, align 8, !dbg !12965
  br label %bb5, !dbg !12966

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12965
  %8 = load ptr, ptr %7, align 8, !dbg !12965, !nonnull !25, !align !4493, !noundef !25
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12965
  %10 = load i64, ptr %9, align 8, !dbg !12965, !noundef !25
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !12965
  ret i1 %11, !dbg !12967
}

; <x86_64::structures::idt::ExceptionVector as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..idt..ExceptionVector$u20$as$u20$core..fmt..Debug$GT$3fmt17hb3f85d6314a0b79bE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12968 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12974, metadata !DIExpression()), !dbg !12976
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12975, metadata !DIExpression()), !dbg !12976
  %_4 = load i8, ptr %self, align 1, !dbg !12976, !range !12977, !noundef !25
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb6
    i8 4, label %bb7
    i8 5, label %bb8
    i8 6, label %bb9
    i8 7, label %bb10
    i8 8, label %bb11
    i8 10, label %bb12
    i8 11, label %bb13
    i8 12, label %bb14
    i8 13, label %bb15
    i8 14, label %bb16
    i8 16, label %bb17
    i8 17, label %bb18
    i8 18, label %bb19
    i8 19, label %bb20
    i8 20, label %bb21
    i8 21, label %bb22
    i8 28, label %bb23
    i8 29, label %bb24
    i8 30, label %bb1
  ], !dbg !12976

bb2:                                              ; preds = %start
  unreachable, !dbg !12976

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_98d1fdfdfa3e3c6a28fa90462ffc134e, ptr %0, align 8, !dbg !12976
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 8, ptr %1, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_96abca9bcf0289be18b0174890500370, ptr %2, align 8, !dbg !12976
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 5, ptr %3, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_0c6b6138cf71a77dbd5246027014c008, ptr %4, align 8, !dbg !12976
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 20, ptr %5, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb6:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_b7a152112125deca422bf9d901c258b8, ptr %6, align 8, !dbg !12976
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 10, ptr %7, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb7:                                              ; preds = %start
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_8eb7fae8d4a03730c5f6e57ce31b7fe0, ptr %8, align 8, !dbg !12976
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 8, ptr %9, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb8:                                              ; preds = %start
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_239c6a21892f0322d8d6119767691661, ptr %10, align 8, !dbg !12976
  %11 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 10, ptr %11, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb9:                                              ; preds = %start
  %12 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_3a21bdc4d346f56b28c0449f15bf0a4f, ptr %12, align 8, !dbg !12976
  %13 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 13, ptr %13, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb10:                                             ; preds = %start
  %14 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_59d76f6704edfe5daff03d376ffd4f11, ptr %14, align 8, !dbg !12976
  %15 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 18, ptr %15, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb11:                                             ; preds = %start
  %16 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_2cc5d2992d3ac05d8f5c53377da74273, ptr %16, align 8, !dbg !12976
  %17 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 6, ptr %17, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb12:                                             ; preds = %start
  %18 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_fed11176ff4da6a94b16acb7477b7288, ptr %18, align 8, !dbg !12976
  %19 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 10, ptr %19, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb13:                                             ; preds = %start
  %20 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_b61f2032cbc3d090a75b07f8aa767b03, ptr %20, align 8, !dbg !12976
  %21 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 17, ptr %21, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb14:                                             ; preds = %start
  %22 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_6ad77b3be6a3944d6ce80c0365ddb31a, ptr %22, align 8, !dbg !12976
  %23 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 5, ptr %23, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb15:                                             ; preds = %start
  %24 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_64745f184c81f62da7602c9e2b10a4c8, ptr %24, align 8, !dbg !12976
  %25 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 17, ptr %25, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb16:                                             ; preds = %start
  %26 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_80b114fb6ac4f8f512c31de1e61941db, ptr %26, align 8, !dbg !12976
  %27 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 4, ptr %27, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb17:                                             ; preds = %start
  %28 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_c86c3c9eb78bb2acff6ff35bb14839f8, ptr %28, align 8, !dbg !12976
  %29 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 16, ptr %29, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb18:                                             ; preds = %start
  %30 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_09f3893f7c633b1523c5f4f9a23e3cc3, ptr %30, align 8, !dbg !12976
  %31 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 14, ptr %31, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb19:                                             ; preds = %start
  %32 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_1d021a359ec23a646761bad3e1526fa4, ptr %32, align 8, !dbg !12976
  %33 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 12, ptr %33, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb20:                                             ; preds = %start
  %34 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_2c2f7dfa132a9546329c76f0c8be6306, ptr %34, align 8, !dbg !12976
  %35 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 17, ptr %35, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb21:                                             ; preds = %start
  %36 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_4322e2131bfeb91799eb52a37674f543, ptr %36, align 8, !dbg !12976
  %37 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 14, ptr %37, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb22:                                             ; preds = %start
  %38 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_4b712cb8288b26717e06a22c963b4921, ptr %38, align 8, !dbg !12976
  %39 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 17, ptr %39, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb23:                                             ; preds = %start
  %40 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_b59578317741371a4033d59e4adbb89b, ptr %40, align 8, !dbg !12976
  %41 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 19, ptr %41, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb24:                                             ; preds = %start
  %42 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_d04655f6c5018b01ec3c6e09ea9b9b15, ptr %42, align 8, !dbg !12976
  %43 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 16, ptr %43, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb1:                                              ; preds = %start
  %44 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  store ptr @alloc_bc9bdefa257a580b61270336b68a564d, ptr %44, align 8, !dbg !12976
  %45 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  store i64 8, ptr %45, align 8, !dbg !12976
  br label %bb25, !dbg !12978

bb25:                                             ; preds = %bb3, %bb4, %bb5, %bb6, %bb7, %bb8, %bb9, %bb10, %bb11, %bb12, %bb13, %bb14, %bb15, %bb16, %bb17, %bb18, %bb19, %bb20, %bb21, %bb22, %bb23, %bb24, %bb1
  %46 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12976
  %47 = load ptr, ptr %46, align 8, !dbg !12976, !nonnull !25, !align !4493, !noundef !25
  %48 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12976
  %49 = load i64, ptr %48, align 8, !dbg !12976, !noundef !25
; call core::fmt::Formatter::write_str
  %50 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 %47, i64 %49) #8, !dbg !12976
  ret i1 %50, !dbg !12979
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h70abf4cd4eac3317E"(i64 %start_address) unnamed_addr #0 !dbg !12980 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !12982, metadata !DIExpression()), !dbg !12983
  store i64 %start_address, ptr %0, align 8, !dbg !12984
  %1 = load i64, ptr %0, align 8, !dbg !12985
  ret i64 %1, !dbg !12985
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hbb2f50c0f0c661d9E"(i64 %start_address) unnamed_addr #0 !dbg !12986 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !12988, metadata !DIExpression()), !dbg !12989
  store i64 %start_address, ptr %0, align 8, !dbg !12990
  %1 = load i64, ptr %0, align 8, !dbg !12991
  ret i64 %1, !dbg !12991
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hbfe60f470481f49dE"(i64 %start_address) unnamed_addr #0 !dbg !12992 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !12994, metadata !DIExpression()), !dbg !12995
  store i64 %start_address, ptr %0, align 8, !dbg !12996
  %1 = load i64, ptr %0, align 8, !dbg !12997
  ret i64 %1, !dbg !12997
}

; x86_64::structures::paging::frame::PhysFrame<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h461e0cc9fc3332e1E"(i64 %0) unnamed_addr #0 !dbg !12998 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13002, metadata !DIExpression()), !dbg !13003
  %2 = load i64, ptr %self, align 8, !dbg !13004, !noundef !25
  ret i64 %2, !dbg !13005
}

; x86_64::structures::paging::frame::PhysFrame<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hdd36e21c87c3c8e4E"(i64 %0) unnamed_addr #0 !dbg !13006 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13010, metadata !DIExpression()), !dbg !13011
  %2 = load i64, ptr %self, align 8, !dbg !13012, !noundef !25
  ret i64 %2, !dbg !13013
}

; x86_64::structures::paging::frame::PhysFrame<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hfea4ab9daa2da717E"(i64 %0) unnamed_addr #0 !dbg !13014 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13018, metadata !DIExpression()), !dbg !13019
  %2 = load i64, ptr %self, align 8, !dbg !13020, !noundef !25
  ret i64 %2, !dbg !13021
}

; <x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hdcde5f909640da00E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13022 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13027, metadata !DIExpression()), !dbg !13029
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13028, metadata !DIExpression()), !dbg !13029
  %_6 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !13030
  store ptr %self, ptr %_10, align 8, !dbg !13031
; call core::fmt::Formatter::debug_struct_field2_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17h6c429ffc67b52c43E(ptr align 8 %f, ptr align 1 @alloc_70e890022e97a2e07df89c3273dce6d5, i64 15, ptr align 1 @alloc_bf07de937f9dd1f553a71f394fd9dd05, i64 17, ptr align 1 %_6, ptr align 8 @vtable.y, ptr align 1 @alloc_7b2cc78064fe03c3405ca8a2529e3046, i64 13, ptr align 1 %_10, ptr align 8 @vtable.z) #8, !dbg !13029
  ret i1 %0, !dbg !13032
}

; <x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<P> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9c807ed2df3c81b8E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13033 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13039, metadata !DIExpression()), !dbg !13041
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13040, metadata !DIExpression()), !dbg !13041
  store ptr %self, ptr %_7, align 8, !dbg !13042
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17h5672b11427fc5150E(ptr align 8 %f, ptr align 1 @alloc_38e2335b87cc4a299f12c32e03854b05, i64 15, ptr align 1 @alloc_dd40e5863eb869d932ee7b157e155ab8, i64 24, ptr align 1 %_7, ptr align 8 @vtable.A) #8, !dbg !13041
  ret i1 %0, !dbg !13043
}

; <x86_64::structures::paging::mapper::mapped_page_table::PageTableWalkError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN110_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalkError$u20$as$u20$core..fmt..Debug$GT$3fmt17h41b9bffed94cb3b7E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13044 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13050, metadata !DIExpression()), !dbg !13052
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13051, metadata !DIExpression()), !dbg !13052
  %0 = load i8, ptr %self, align 1, !dbg !13052, !range !1562, !noundef !25
  %1 = trunc i8 %0 to i1, !dbg !13052
  %_4 = zext i1 %1 to i64, !dbg !13052
  %2 = icmp eq i64 %_4, 0, !dbg !13052
  br i1 %2, label %bb3, label %bb1, !dbg !13052

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13052
  store ptr @alloc_3ba9f8e95362044024541af4b4058bfe, ptr %3, align 8, !dbg !13052
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13052
  store i64 9, ptr %4, align 8, !dbg !13052
  br label %bb4, !dbg !13053

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13052
  store ptr @alloc_84ae1eb1df5c6189d150b58f2d584f50, ptr %5, align 8, !dbg !13052
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13052
  store i64 16, ptr %6, align 8, !dbg !13052
  br label %bb4, !dbg !13053

bb2:                                              ; No predecessors!
  unreachable, !dbg !13052

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13052
  %8 = load ptr, ptr %7, align 8, !dbg !13052, !nonnull !25, !align !4493, !noundef !25
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13052
  %10 = load i64, ptr %9, align 8, !dbg !13052, !noundef !25
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13052
  ret i1 %11, !dbg !13054
}

; <x86_64::structures::paging::mapper::mapped_page_table::PageTableCreateError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN112_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableCreateError$u20$as$u20$core..fmt..Debug$GT$3fmt17heba14a72b3f724fdE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13055 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13061, metadata !DIExpression()), !dbg !13063
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13062, metadata !DIExpression()), !dbg !13063
  %0 = load i8, ptr %self, align 1, !dbg !13063, !range !1562, !noundef !25
  %1 = trunc i8 %0 to i1, !dbg !13063
  %_4 = zext i1 %1 to i64, !dbg !13063
  %2 = icmp eq i64 %_4, 0, !dbg !13063
  br i1 %2, label %bb3, label %bb1, !dbg !13063

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13063
  store ptr @alloc_84ae1eb1df5c6189d150b58f2d584f50, ptr %3, align 8, !dbg !13063
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13063
  store i64 16, ptr %4, align 8, !dbg !13063
  br label %bb4, !dbg !13064

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13063
  store ptr @alloc_4d43d5d7bf152c99f3bc8ea52b75e43d, ptr %5, align 8, !dbg !13063
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13063
  store i64 21, ptr %6, align 8, !dbg !13063
  br label %bb4, !dbg !13064

bb2:                                              ; No predecessors!
  unreachable, !dbg !13063

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13063
  %8 = load ptr, ptr %7, align 8, !dbg !13063, !nonnull !25, !align !4493, !noundef !25
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13063
  %10 = load i64, ptr %9, align 8, !dbg !13063, !noundef !25
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13063
  ret i1 %11, !dbg !13065
}

; <x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN107_$LT$x86_64..structures..paging..mapper..offset_page_table..OffsetPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hc1ca6cd7d8a94bcdE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13066 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13071, metadata !DIExpression()), !dbg !13073
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13072, metadata !DIExpression()), !dbg !13073
  store ptr %self, ptr %_7, align 8, !dbg !13074
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17h5672b11427fc5150E(ptr align 8 %f, ptr align 1 @alloc_285daa4d0b1023762cfae8e4b10d7b44, i64 15, ptr align 1 @alloc_6c342f467cee9eb46aaa013cf1ccd49c, i64 5, ptr align 1 %_7, ptr align 8 @vtable.B) #8, !dbg !13073
  ret i1 %0, !dbg !13075
}

; <x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN102_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17h4878cb4b0438b2eaE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13076 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13081, metadata !DIExpression()), !dbg !13083
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13082, metadata !DIExpression()), !dbg !13083
  store ptr %self, ptr %_7, align 8, !dbg !13084
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17h5672b11427fc5150E(ptr align 8 %f, ptr align 1 @alloc_d412c2ec2cb2f769019259776819e198, i64 10, ptr align 1 @alloc_f9635e58a8c42009aa8ab4ff7e1c5ca8, i64 6, ptr align 1 %_7, ptr align 8 @vtable.4) #8, !dbg !13083
  ret i1 %0, !dbg !13085
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h4432201cc575cbdcE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13086 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13091, metadata !DIExpression()), !dbg !13093
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13092, metadata !DIExpression()), !dbg !13093
  %0 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !13094
  store ptr %0, ptr %_10, align 8, !dbg !13094
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17h6c429ffc67b52c43E(ptr align 8 %f, ptr align 1 @alloc_1e53ba104d58866e1181caf8b9b4ff0f, i64 18, ptr align 1 @alloc_48e50f37464ed1f26e22a292f2b34de7, i64 2, ptr align 1 %self, ptr align 8 @vtable.C, ptr align 1 @alloc_ac2844eb38dd880c45087eb2263984ec, i64 15, ptr align 1 %_10, ptr align 8 @vtable.D) #8, !dbg !13093
  ret i1 %1, !dbg !13095
}

; <x86_64::structures::paging::mapper::recursive_page_table::InvalidPageTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN111_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hdc0fabe0a11d3fc1E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13096 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13099, metadata !DIExpression()), !dbg !13101
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13100, metadata !DIExpression()), !dbg !13101
  %0 = load i8, ptr %self, align 1, !dbg !13101, !range !1562, !noundef !25
  %1 = trunc i8 %0 to i1, !dbg !13101
  %_4 = zext i1 %1 to i64, !dbg !13101
  %2 = icmp eq i64 %_4, 0, !dbg !13101
  br i1 %2, label %bb3, label %bb1, !dbg !13101

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13101
  store ptr @alloc_bf4db639885a360b75c94e25c1200b09, ptr %3, align 8, !dbg !13101
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13101
  store i64 12, ptr %4, align 8, !dbg !13101
  br label %bb4, !dbg !13102

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13101
  store ptr @alloc_c6ac8b74fec8dabeaf603ceb05cce202, ptr %5, align 8, !dbg !13101
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13101
  store i64 9, ptr %6, align 8, !dbg !13101
  br label %bb4, !dbg !13102

bb2:                                              ; No predecessors!
  unreachable, !dbg !13101

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13101
  %8 = load ptr, ptr %7, align 8, !dbg !13101, !nonnull !25, !align !4493, !noundef !25
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13101
  %10 = load i64, ptr %9, align 8, !dbg !13101, !noundef !25
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13101
  ret i1 %11, !dbg !13103
}

; <x86_64::structures::paging::mapper::TranslateResult as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN88_$LT$x86_64..structures..paging..mapper..TranslateResult$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7dc4bc4a6d7db2E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13104 {
start:
  %__self_1.dbg.spill = alloca ptr, align 8
  %__self_0.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %__self_2 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13110, metadata !DIExpression()), !dbg !13118
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13111, metadata !DIExpression()), !dbg !13118
  call void @llvm.dbg.declare(metadata ptr %__self_2, metadata !13115, metadata !DIExpression()), !dbg !13119
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13116, metadata !DIExpression()), !dbg !13120
  %1 = load i64, ptr %self, align 8, !dbg !13118, !range !13121, !noundef !25
  %2 = sub i64 %1, 3, !dbg !13118
  %3 = icmp ule i64 %2, 1, !dbg !13118
  %4 = add i64 %2, 1, !dbg !13118
  %_3 = select i1 %3, i64 %4, i64 0, !dbg !13118
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13118

bb2:                                              ; preds = %start
  unreachable, !dbg !13118

bb3:                                              ; preds = %start
  store ptr %self, ptr %__self_0.dbg.spill, align 8, !dbg !13122
  call void @llvm.dbg.declare(metadata ptr %__self_0.dbg.spill, metadata !13112, metadata !DIExpression()), !dbg !13123
  %__self_1 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %self, i32 0, i32 1, !dbg !13124
  store ptr %__self_1, ptr %__self_1.dbg.spill, align 8, !dbg !13124
  call void @llvm.dbg.declare(metadata ptr %__self_1.dbg.spill, metadata !13114, metadata !DIExpression()), !dbg !13125
  %5 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %self, i32 0, i32 2, !dbg !13126
  store ptr %5, ptr %__self_2, align 8, !dbg !13126
; call core::fmt::Formatter::debug_struct_field3_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field3_finish17h12785d956ecae453E(ptr align 8 %f, ptr align 1 @alloc_805c84506a9de2c27b85e017759cf18e, i64 6, ptr align 1 @alloc_41c8c1c0eecfc69de30a9c2c27b916de, i64 5, ptr align 1 %self, ptr align 8 @vtable.F, ptr align 1 @alloc_f9635e58a8c42009aa8ab4ff7e1c5ca8, i64 6, ptr align 1 %__self_1, ptr align 8 @vtable.f, ptr align 1 @alloc_33b38ed17f811d2d9c0ae72269382e55, i64 5, ptr align 1 %__self_2, ptr align 8 @vtable.G) #8, !dbg !13127
  %7 = zext i1 %6 to i8, !dbg !13127
  store i8 %7, ptr %0, align 1, !dbg !13127
  br label %bb5, !dbg !13127

bb4:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_3ba9f8e95362044024541af4b4058bfe, i64 9) #8, !dbg !13118
  %9 = zext i1 %8 to i8, !dbg !13118
  store i8 %9, ptr %0, align 1, !dbg !13118
  br label %bb5, !dbg !13118

bb1:                                              ; preds = %start
  %10 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::InvalidFrameAddress", ptr %self, i32 0, i32 1, !dbg !13128
  store ptr %10, ptr %__self_0, align 8, !dbg !13128
; call core::fmt::Formatter::debug_tuple_field1_finish
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h71f3278ec168498fE(ptr align 8 %f, ptr align 1 @alloc_e3e1c33a94341d12adc71a813cabc58a, i64 19, ptr align 1 %__self_0, ptr align 8 @vtable.E) #8, !dbg !13129
  %12 = zext i1 %11 to i8, !dbg !13129
  store i8 %12, ptr %0, align 1, !dbg !13129
  br label %bb5, !dbg !13129

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %13 = load i8, ptr %0, align 1, !dbg !13130, !range !1562, !noundef !25
  %14 = trunc i8 %13 to i1, !dbg !13130
  ret i1 %14, !dbg !13130
}

; <x86_64::structures::paging::mapper::MappedFrame as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..structures..paging..mapper..MappedFrame$u20$as$u20$core..fmt..Debug$GT$3fmt17h58f3dc6d659c625dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13131 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_02 = alloca ptr, align 8
  %__self_01 = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13136, metadata !DIExpression()), !dbg !13144
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13137, metadata !DIExpression()), !dbg !13144
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13138, metadata !DIExpression()), !dbg !13145
  call void @llvm.dbg.declare(metadata ptr %__self_01, metadata !13140, metadata !DIExpression()), !dbg !13146
  call void @llvm.dbg.declare(metadata ptr %__self_02, metadata !13142, metadata !DIExpression()), !dbg !13147
  %_3 = load i64, ptr %self, align 8, !dbg !13144, !range !929, !noundef !25
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13144

bb2:                                              ; preds = %start
  unreachable, !dbg !13144

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size4KiB", ptr %self, i32 0, i32 1, !dbg !13148
  store ptr %1, ptr %__self_0, align 8, !dbg !13148
; call core::fmt::Formatter::debug_tuple_field1_finish
  %2 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h71f3278ec168498fE(ptr align 8 %f, ptr align 1 @alloc_94657c504be2388292c096e8164cb1aa, i64 8, ptr align 1 %__self_0, ptr align 8 @vtable.J) #8, !dbg !13149
  %3 = zext i1 %2 to i8, !dbg !13149
  store i8 %3, ptr %0, align 1, !dbg !13149
  br label %bb5, !dbg !13149

bb4:                                              ; preds = %start
  %4 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size2MiB", ptr %self, i32 0, i32 1, !dbg !13150
  store ptr %4, ptr %__self_01, align 8, !dbg !13150
; call core::fmt::Formatter::debug_tuple_field1_finish
  %5 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h71f3278ec168498fE(ptr align 8 %f, ptr align 1 @alloc_d408b2d4a318285f06540f038d8f9567, i64 8, ptr align 1 %__self_01, ptr align 8 @vtable.I) #8, !dbg !13151
  %6 = zext i1 %5 to i8, !dbg !13151
  store i8 %6, ptr %0, align 1, !dbg !13151
  br label %bb5, !dbg !13151

bb1:                                              ; preds = %start
  %7 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size1GiB", ptr %self, i32 0, i32 1, !dbg !13152
  store ptr %7, ptr %__self_02, align 8, !dbg !13152
; call core::fmt::Formatter::debug_tuple_field1_finish
  %8 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h71f3278ec168498fE(ptr align 8 %f, ptr align 1 @alloc_255a2bfa7c3628a36355234172e1c706, i64 8, ptr align 1 %__self_02, ptr align 8 @vtable.H) #8, !dbg !13153
  %9 = zext i1 %8 to i8, !dbg !13153
  store i8 %9, ptr %0, align 1, !dbg !13153
  br label %bb5, !dbg !13153

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %10 = load i8, ptr %0, align 1, !dbg !13154, !range !1562, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !13154
  ret i1 %11, !dbg !13154
}

; <x86_64::structures::paging::mapper::MapperFlushAll as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..mapper..MapperFlushAll$u20$as$u20$core..fmt..Debug$GT$3fmt17h51385944a620cf75E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13155 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13161, metadata !DIExpression()), !dbg !13163
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13162, metadata !DIExpression()), !dbg !13163
  store ptr %self, ptr %_6, align 8, !dbg !13164
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h71f3278ec168498fE(ptr align 8 %f, ptr align 1 @alloc_566508f82726b088e9b31614fbd7f6c0, i64 14, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !13163
  ret i1 %0, !dbg !13165
}

; <x86_64::structures::paging::mapper::UnmapError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..paging..mapper..UnmapError$u20$as$u20$core..fmt..Debug$GT$3fmt17haf49e3268d59603eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13166 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13172, metadata !DIExpression()), !dbg !13176
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13173, metadata !DIExpression()), !dbg !13176
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13174, metadata !DIExpression()), !dbg !13177
  %_3 = load i64, ptr %self, align 8, !dbg !13176, !range !929, !noundef !25
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13176

bb2:                                              ; preds = %start
  unreachable, !dbg !13176

bb3:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_2c85744c717760a85b03e5ba9dac3a74, i64 19) #8, !dbg !13176
  %2 = zext i1 %1 to i8, !dbg !13176
  store i8 %2, ptr %0, align 1, !dbg !13176
  br label %bb5, !dbg !13176

bb4:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_70d0f5fb7518bbc6fd53a741e94dca51, i64 13) #8, !dbg !13176
  %4 = zext i1 %3 to i8, !dbg !13176
  store i8 %4, ptr %0, align 1, !dbg !13176
  br label %bb5, !dbg !13176

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !13178
  store ptr %5, ptr %__self_0, align 8, !dbg !13178
; call core::fmt::Formatter::debug_tuple_field1_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h71f3278ec168498fE(ptr align 8 %f, ptr align 1 @alloc_e3e1c33a94341d12adc71a813cabc58a, i64 19, ptr align 1 %__self_0, ptr align 8 @vtable.E) #8, !dbg !13179
  %7 = zext i1 %6 to i8, !dbg !13179
  store i8 %7, ptr %0, align 1, !dbg !13179
  br label %bb5, !dbg !13179

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !13180, !range !1562, !noundef !25
  %9 = trunc i8 %8 to i1, !dbg !13180
  ret i1 %9, !dbg !13180
}

; <x86_64::structures::paging::mapper::FlagUpdateError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN88_$LT$x86_64..structures..paging..mapper..FlagUpdateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h0825edc8efb9fceeE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13181 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13187, metadata !DIExpression()), !dbg !13189
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13188, metadata !DIExpression()), !dbg !13189
  %0 = load i8, ptr %self, align 1, !dbg !13189, !range !1562, !noundef !25
  %1 = trunc i8 %0 to i1, !dbg !13189
  %_4 = zext i1 %1 to i64, !dbg !13189
  %2 = icmp eq i64 %_4, 0, !dbg !13189
  br i1 %2, label %bb3, label %bb1, !dbg !13189

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13189
  store ptr @alloc_70d0f5fb7518bbc6fd53a741e94dca51, ptr %3, align 8, !dbg !13189
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13189
  store i64 13, ptr %4, align 8, !dbg !13189
  br label %bb4, !dbg !13190

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13189
  store ptr @alloc_2c85744c717760a85b03e5ba9dac3a74, ptr %5, align 8, !dbg !13189
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13189
  store i64 19, ptr %6, align 8, !dbg !13189
  br label %bb4, !dbg !13190

bb2:                                              ; No predecessors!
  unreachable, !dbg !13189

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13189
  %8 = load ptr, ptr %7, align 8, !dbg !13189, !nonnull !25, !align !4493, !noundef !25
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13189
  %10 = load i64, ptr %9, align 8, !dbg !13189, !noundef !25
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13189
  ret i1 %11, !dbg !13191
}

; <x86_64::structures::paging::mapper::TranslateError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..mapper..TranslateError$u20$as$u20$core..fmt..Debug$GT$3fmt17hebb3412947a610d3E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13192 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13198, metadata !DIExpression()), !dbg !13202
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13199, metadata !DIExpression()), !dbg !13202
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13200, metadata !DIExpression()), !dbg !13203
  %_3 = load i64, ptr %self, align 8, !dbg !13202, !range !929, !noundef !25
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13202

bb2:                                              ; preds = %start
  unreachable, !dbg !13202

bb3:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_70d0f5fb7518bbc6fd53a741e94dca51, i64 13) #8, !dbg !13202
  %2 = zext i1 %1 to i8, !dbg !13202
  store i8 %2, ptr %0, align 1, !dbg !13202
  br label %bb5, !dbg !13202

bb4:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_2c85744c717760a85b03e5ba9dac3a74, i64 19) #8, !dbg !13202
  %4 = zext i1 %3 to i8, !dbg !13202
  store i8 %4, ptr %0, align 1, !dbg !13202
  br label %bb5, !dbg !13202

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !13204
  store ptr %5, ptr %__self_0, align 8, !dbg !13204
; call core::fmt::Formatter::debug_tuple_field1_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h71f3278ec168498fE(ptr align 8 %f, ptr align 1 @alloc_e3e1c33a94341d12adc71a813cabc58a, i64 19, ptr align 1 %__self_0, ptr align 8 @vtable.E) #8, !dbg !13205
  %7 = zext i1 %6 to i8, !dbg !13205
  store i8 %7, ptr %0, align 1, !dbg !13205
  br label %bb5, !dbg !13205

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !13206, !range !1562, !noundef !25
  %9 = trunc i8 %8 to i1, !dbg !13206
  ret i1 %9, !dbg !13206
}

; <x86_64::structures::paging::page::Size4KiB as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..paging..page..Size4KiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h16f8d01b2f7da720E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13207 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13213, metadata !DIExpression()), !dbg !13215
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13214, metadata !DIExpression()), !dbg !13215
  unreachable, !dbg !13215
}

; <x86_64::structures::paging::page::Size2MiB as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..paging..page..Size2MiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h1f1e51a2b79b8be2E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13216 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13222, metadata !DIExpression()), !dbg !13224
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13223, metadata !DIExpression()), !dbg !13224
  unreachable, !dbg !13224
}

; <x86_64::structures::paging::page::Size1GiB as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..paging..page..Size1GiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h05622f47f18727baE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13225 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13231, metadata !DIExpression()), !dbg !13233
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13232, metadata !DIExpression()), !dbg !13233
  unreachable, !dbg !13233
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h671faa1cdbb22442E"(i64 %0) unnamed_addr #0 !dbg !13234 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13238, metadata !DIExpression()), !dbg !13239
  %2 = load i64, ptr %self, align 8, !dbg !13240, !noundef !25
  ret i64 %2, !dbg !13241
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hd3085ee755c87a73E"(i64 %0) unnamed_addr #0 !dbg !13242 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13246, metadata !DIExpression()), !dbg !13247
  %2 = load i64, ptr %self, align 8, !dbg !13248, !noundef !25
  ret i64 %2, !dbg !13249
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hf5c3905edfad20abE"(i64 %0) unnamed_addr #0 !dbg !13250 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13254, metadata !DIExpression()), !dbg !13255
  %2 = load i64, ptr %self, align 8, !dbg !13256, !noundef !25
  ret i64 %2, !dbg !13257
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h7eb1887166ff8f52E"(i64 %0) unnamed_addr #0 !dbg !13258 {
start:
  %1 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13260, metadata !DIExpression()), !dbg !13261
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13262
  %3 = load i64, ptr %1, align 8, !dbg !13262
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h671faa1cdbb22442E"(i64 %3) #8, !dbg !13262
; call x86_64::addr::VirtAddr::p4_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17h84bc5fe801923492E(i64 %_2) #8, !dbg !13262
  ret i16 %4, !dbg !13263
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb152c70cb8ad587dE"(i64 %0) unnamed_addr #0 !dbg !13264 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13268, metadata !DIExpression()), !dbg !13269
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13270
  %3 = load i64, ptr %1, align 8, !dbg !13270
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hf5c3905edfad20abE"(i64 %3) #8, !dbg !13270
; call x86_64::addr::VirtAddr::p4_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17h84bc5fe801923492E(i64 %_2) #8, !dbg !13270
  ret i16 %4, !dbg !13271
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17he9958f65aa0b7833E"(i64 %0) unnamed_addr #0 !dbg !13272 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13276, metadata !DIExpression()), !dbg !13277
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13278
  %3 = load i64, ptr %1, align 8, !dbg !13278
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hd3085ee755c87a73E"(i64 %3) #8, !dbg !13278
; call x86_64::addr::VirtAddr::p4_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17h84bc5fe801923492E(i64 %_2) #8, !dbg !13278
  ret i16 %4, !dbg !13279
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h6b98629b41286843E"(i64 %0) unnamed_addr #0 !dbg !13280 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13282, metadata !DIExpression()), !dbg !13283
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13284
  %3 = load i64, ptr %1, align 8, !dbg !13284
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hf5c3905edfad20abE"(i64 %3) #8, !dbg !13284
; call x86_64::addr::VirtAddr::p3_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17h612e277fed86cb3aE(i64 %_2) #8, !dbg !13284
  ret i16 %4, !dbg !13285
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h7432e7c4a8fe1b9fE"(i64 %0) unnamed_addr #0 !dbg !13286 {
start:
  %1 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13288, metadata !DIExpression()), !dbg !13289
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13290
  %3 = load i64, ptr %1, align 8, !dbg !13290
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h671faa1cdbb22442E"(i64 %3) #8, !dbg !13290
; call x86_64::addr::VirtAddr::p3_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17h612e277fed86cb3aE(i64 %_2) #8, !dbg !13290
  ret i16 %4, !dbg !13291
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h7ff026ff498ede86E"(i64 %0) unnamed_addr #0 !dbg !13292 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13294, metadata !DIExpression()), !dbg !13295
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13296
  %3 = load i64, ptr %1, align 8, !dbg !13296
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hd3085ee755c87a73E"(i64 %3) #8, !dbg !13296
; call x86_64::addr::VirtAddr::p3_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17h612e277fed86cb3aE(i64 %_2) #8, !dbg !13296
  ret i16 %4, !dbg !13297
}

; x86_64::structures::paging::page::Page<S>::p2_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h91c066dfff55d3d2E"(i64 %0) unnamed_addr #0 !dbg !13298 {
start:
  %1 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13300, metadata !DIExpression()), !dbg !13301
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13302
  %3 = load i64, ptr %1, align 8, !dbg !13302
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h671faa1cdbb22442E"(i64 %3) #8, !dbg !13302
; call x86_64::addr::VirtAddr::p2_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h7d68dfe8963e4615E(i64 %_2) #8, !dbg !13302
  ret i16 %4, !dbg !13303
}

; x86_64::structures::paging::page::Page<S>::p2_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h9e292b0c76c86a89E"(i64 %0) unnamed_addr #0 !dbg !13304 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13306, metadata !DIExpression()), !dbg !13307
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13308
  %3 = load i64, ptr %1, align 8, !dbg !13308
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hf5c3905edfad20abE"(i64 %3) #8, !dbg !13308
; call x86_64::addr::VirtAddr::p2_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h7d68dfe8963e4615E(i64 %_2) #8, !dbg !13308
  ret i16 %4, !dbg !13309
}

; <x86_64::structures::paging::page::AddressNotAligned as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN88_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Debug$GT$3fmt17h343c4189266db355E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13310 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13313, metadata !DIExpression()), !dbg !13315
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13314, metadata !DIExpression()), !dbg !13315
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_c4ed32d7a7d7b3c1aeb7ac2cbcf15a10, i64 17) #8, !dbg !13315
  ret i1 %0, !dbg !13316
}

; <x86_64::structures::paging::page_table::FrameError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..page_table..FrameError$u20$as$u20$core..fmt..Debug$GT$3fmt17h3f1dd45f85b5ee2dE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13317 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13323, metadata !DIExpression()), !dbg !13325
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13324, metadata !DIExpression()), !dbg !13325
  %0 = load i8, ptr %self, align 1, !dbg !13325, !range !1562, !noundef !25
  %1 = trunc i8 %0 to i1, !dbg !13325
  %_4 = zext i1 %1 to i64, !dbg !13325
  %2 = icmp eq i64 %_4, 0, !dbg !13325
  br i1 %2, label %bb3, label %bb1, !dbg !13325

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13325
  store ptr @alloc_46c8cf39a32c3e5dbefc978ba68743fb, ptr %3, align 8, !dbg !13325
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13325
  store i64 15, ptr %4, align 8, !dbg !13325
  br label %bb4, !dbg !13326

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13325
  store ptr @alloc_bfd03b28f1eb0f1516855fd7f594e951, ptr %5, align 8, !dbg !13325
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13325
  store i64 9, ptr %6, align 8, !dbg !13325
  br label %bb4, !dbg !13326

bb2:                                              ; No predecessors!
  unreachable, !dbg !13325

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13325
  %8 = load ptr, ptr %7, align 8, !dbg !13325, !nonnull !25, !align !4493, !noundef !25
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13325
  %10 = load i64, ptr %9, align 8, !dbg !13325, !noundef !25
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13325
  ret i1 %11, !dbg !13327
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hf6f75069956d99a0E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13328 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_289 = alloca i8, align 1
  %_284 = alloca i8, align 1
  %_280 = alloca i8, align 1
  %_276 = alloca i8, align 1
  %_273 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_264 = alloca i8, align 1
  %_260 = alloca i8, align 1
  %_253 = alloca i8, align 1
  %_249 = alloca i8, align 1
  %_242 = alloca i8, align 1
  %_238 = alloca i8, align 1
  %_231 = alloca i8, align 1
  %_227 = alloca i8, align 1
  %_220 = alloca i8, align 1
  %_216 = alloca i8, align 1
  %_209 = alloca i8, align 1
  %_205 = alloca i8, align 1
  %_198 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_187 = alloca i8, align 1
  %_183 = alloca i8, align 1
  %_176 = alloca i8, align 1
  %_172 = alloca i8, align 1
  %_165 = alloca i8, align 1
  %_161 = alloca i8, align 1
  %_154 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_139 = alloca i8, align 1
  %_132 = alloca i8, align 1
  %_128 = alloca i8, align 1
  %_121 = alloca i8, align 1
  %_117 = alloca i8, align 1
  %_110 = alloca i8, align 1
  %_106 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_95 = alloca i8, align 1
  %_88 = alloca i8, align 1
  %_84 = alloca i8, align 1
  %_77 = alloca i8, align 1
  %_73 = alloca i8, align 1
  %_66 = alloca i8, align 1
  %_62 = alloca i8, align 1
  %_55 = alloca i8, align 1
  %_51 = alloca i8, align 1
  %_44 = alloca i8, align 1
  %_40 = alloca i8, align 1
  %_33 = alloca i8, align 1
  %_29 = alloca i8, align 1
  %_22 = alloca i8, align 1
  %_18 = alloca i8, align 1
  %_11 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  %val.dbg.spill102 = alloca {}, align 1
  %residual.dbg.spill101 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill100 = alloca {}, align 1
  %residual.dbg.spill99 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill98 = alloca {}, align 1
  %residual.dbg.spill97 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill96 = alloca {}, align 1
  %residual.dbg.spill95 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill94 = alloca {}, align 1
  %residual.dbg.spill93 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill92 = alloca {}, align 1
  %residual.dbg.spill91 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill90 = alloca {}, align 1
  %residual.dbg.spill89 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill88 = alloca {}, align 1
  %residual.dbg.spill87 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill86 = alloca {}, align 1
  %residual.dbg.spill85 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill84 = alloca {}, align 1
  %residual.dbg.spill83 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill82 = alloca {}, align 1
  %residual.dbg.spill81 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill80 = alloca {}, align 1
  %residual.dbg.spill79 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !13337, metadata !DIExpression()), !dbg !13547
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !13339, metadata !DIExpression()), !dbg !13548
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !13341, metadata !DIExpression()), !dbg !13549
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !13343, metadata !DIExpression()), !dbg !13550
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !13345, metadata !DIExpression()), !dbg !13551
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !13347, metadata !DIExpression()), !dbg !13552
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !13349, metadata !DIExpression()), !dbg !13553
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !13351, metadata !DIExpression()), !dbg !13554
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !13353, metadata !DIExpression()), !dbg !13555
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !13355, metadata !DIExpression()), !dbg !13556
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !13357, metadata !DIExpression()), !dbg !13557
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !13359, metadata !DIExpression()), !dbg !13558
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !13361, metadata !DIExpression()), !dbg !13559
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !13363, metadata !DIExpression()), !dbg !13560
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !13365, metadata !DIExpression()), !dbg !13561
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !13367, metadata !DIExpression()), !dbg !13562
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !13369, metadata !DIExpression()), !dbg !13563
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !13371, metadata !DIExpression()), !dbg !13564
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !13373, metadata !DIExpression()), !dbg !13565
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !13375, metadata !DIExpression()), !dbg !13566
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !13377, metadata !DIExpression()), !dbg !13567
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !13379, metadata !DIExpression()), !dbg !13568
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !13381, metadata !DIExpression()), !dbg !13569
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !13383, metadata !DIExpression()), !dbg !13570
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !13385, metadata !DIExpression()), !dbg !13571
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !13387, metadata !DIExpression()), !dbg !13572
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !13389, metadata !DIExpression()), !dbg !13573
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !13391, metadata !DIExpression()), !dbg !13574
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !13393, metadata !DIExpression()), !dbg !13575
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !13395, metadata !DIExpression()), !dbg !13576
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !13397, metadata !DIExpression()), !dbg !13577
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !13399, metadata !DIExpression()), !dbg !13578
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !13401, metadata !DIExpression()), !dbg !13579
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !13403, metadata !DIExpression()), !dbg !13580
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !13405, metadata !DIExpression()), !dbg !13581
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !13407, metadata !DIExpression()), !dbg !13582
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !13409, metadata !DIExpression()), !dbg !13583
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !13411, metadata !DIExpression()), !dbg !13584
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !13413, metadata !DIExpression()), !dbg !13585
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !13415, metadata !DIExpression()), !dbg !13586
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !13417, metadata !DIExpression()), !dbg !13587
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !13419, metadata !DIExpression()), !dbg !13588
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !13421, metadata !DIExpression()), !dbg !13589
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !13423, metadata !DIExpression()), !dbg !13590
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !13425, metadata !DIExpression()), !dbg !13591
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !13427, metadata !DIExpression()), !dbg !13592
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !13429, metadata !DIExpression()), !dbg !13593
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !13431, metadata !DIExpression()), !dbg !13594
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !13433, metadata !DIExpression()), !dbg !13595
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !13435, metadata !DIExpression()), !dbg !13596
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !13437, metadata !DIExpression()), !dbg !13597
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !13439, metadata !DIExpression()), !dbg !13598
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !13441, metadata !DIExpression()), !dbg !13599
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !13443, metadata !DIExpression()), !dbg !13600
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !13445, metadata !DIExpression()), !dbg !13601
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !13447, metadata !DIExpression()), !dbg !13602
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !13449, metadata !DIExpression()), !dbg !13603
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !13451, metadata !DIExpression()), !dbg !13604
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !13453, metadata !DIExpression()), !dbg !13605
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !13455, metadata !DIExpression()), !dbg !13606
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !13457, metadata !DIExpression()), !dbg !13607
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !13459, metadata !DIExpression()), !dbg !13608
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !13461, metadata !DIExpression()), !dbg !13609
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !13463, metadata !DIExpression()), !dbg !13610
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !13465, metadata !DIExpression()), !dbg !13611
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !13467, metadata !DIExpression()), !dbg !13612
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !13469, metadata !DIExpression()), !dbg !13613
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !13471, metadata !DIExpression()), !dbg !13614
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !13473, metadata !DIExpression()), !dbg !13615
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !13475, metadata !DIExpression()), !dbg !13616
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !13477, metadata !DIExpression()), !dbg !13617
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !13479, metadata !DIExpression()), !dbg !13618
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !13481, metadata !DIExpression()), !dbg !13619
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !13483, metadata !DIExpression()), !dbg !13620
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !13485, metadata !DIExpression()), !dbg !13621
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !13487, metadata !DIExpression()), !dbg !13622
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !13489, metadata !DIExpression()), !dbg !13623
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !13491, metadata !DIExpression()), !dbg !13624
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !13493, metadata !DIExpression()), !dbg !13625
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !13495, metadata !DIExpression()), !dbg !13626
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill79, metadata !13497, metadata !DIExpression()), !dbg !13627
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill80, metadata !13499, metadata !DIExpression()), !dbg !13628
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill81, metadata !13501, metadata !DIExpression()), !dbg !13629
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill82, metadata !13503, metadata !DIExpression()), !dbg !13630
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill83, metadata !13505, metadata !DIExpression()), !dbg !13631
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill84, metadata !13507, metadata !DIExpression()), !dbg !13632
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill85, metadata !13509, metadata !DIExpression()), !dbg !13633
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill86, metadata !13511, metadata !DIExpression()), !dbg !13634
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill87, metadata !13513, metadata !DIExpression()), !dbg !13635
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill88, metadata !13515, metadata !DIExpression()), !dbg !13636
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill89, metadata !13517, metadata !DIExpression()), !dbg !13637
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill90, metadata !13519, metadata !DIExpression()), !dbg !13638
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill91, metadata !13521, metadata !DIExpression()), !dbg !13639
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill92, metadata !13523, metadata !DIExpression()), !dbg !13640
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill93, metadata !13525, metadata !DIExpression()), !dbg !13641
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill94, metadata !13527, metadata !DIExpression()), !dbg !13642
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill95, metadata !13531, metadata !DIExpression()), !dbg !13643
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill96, metadata !13533, metadata !DIExpression()), !dbg !13644
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill97, metadata !13535, metadata !DIExpression()), !dbg !13645
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill98, metadata !13537, metadata !DIExpression()), !dbg !13646
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill99, metadata !13539, metadata !DIExpression()), !dbg !13647
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill100, metadata !13541, metadata !DIExpression()), !dbg !13648
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill101, metadata !13543, metadata !DIExpression()), !dbg !13649
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill102, metadata !13545, metadata !DIExpression()), !dbg !13650
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !13650
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13333, metadata !DIExpression()), !dbg !13651
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !13650
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13334, metadata !DIExpression()), !dbg !13652
  call void @llvm.dbg.declare(metadata ptr %first, metadata !13335, metadata !DIExpression()), !dbg !13653
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !13529, metadata !DIExpression()), !dbg !13654
  store i8 1, ptr %first, align 1, !dbg !13655
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
  %_4 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h7cfa6963811564d8E"(ptr align 8 %self) #8, !dbg !13656
  br i1 %_4, label %bb2, label %bb12, !dbg !13656

bb12:                                             ; preds = %bb8, %start
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
  %_15 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17hb6863d562f02f522E"(ptr align 8 %self) #8, !dbg !13656
  br i1 %_15, label %bb14, label %bb23, !dbg !13656

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !13657, !range !1562, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !13657
  %_5 = xor i1 %_6, true, !dbg !13658
  br i1 %_5, label %bb3, label %bb8, !dbg !13658

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !13659
; call core::fmt::Formatter::write_str
  %_12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_eb59454be9eaca43bb58cc5b4a851242, i64 7) #8, !dbg !13660
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_12) #8, !dbg !13660
  %3 = zext i1 %2 to i8, !dbg !13660
  store i8 %3, ptr %_11, align 1, !dbg !13660
  %4 = load i8, ptr %_11, align 1, !dbg !13660, !range !1562, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !13660
  %_14 = zext i1 %5 to i64, !dbg !13660
  %6 = icmp eq i64 %_14, 0, !dbg !13660
  br i1 %6, label %bb12, label %bb11, !dbg !13660

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13661
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_8) #8, !dbg !13661
  %8 = zext i1 %7 to i8, !dbg !13661
  store i8 %8, ptr %_7, align 1, !dbg !13661
  %9 = load i8, ptr %_7, align 1, !dbg !13661, !range !1562, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !13661
  %_10 = zext i1 %10 to i64, !dbg !13661
  %11 = icmp eq i64 %_10, 0, !dbg !13661
  br i1 %11, label %bb8, label %bb7, !dbg !13661

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13662
  %13 = zext i1 %12 to i8, !dbg !13662
  store i8 %13, ptr %0, align 1, !dbg !13662
  br label %bb287, !dbg !13662

bb287:                                            ; preds = %bb286, %bb285, %bb280, %bb277, %bb272, %bb264, %bb260, %bb253, %bb249, %bb242, %bb238, %bb231, %bb227, %bb220, %bb216, %bb209, %bb205, %bb198, %bb194, %bb187, %bb183, %bb176, %bb172, %bb165, %bb161, %bb154, %bb150, %bb143, %bb139, %bb132, %bb128, %bb121, %bb117, %bb110, %bb106, %bb99, %bb95, %bb88, %bb84, %bb77, %bb73, %bb66, %bb62, %bb55, %bb51, %bb44, %bb40, %bb33, %bb29, %bb22, %bb18, %bb11, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !13663, !range !1562, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !13663
  ret i1 %15, !dbg !13663

bb11:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13664
  %17 = zext i1 %16 to i8, !dbg !13664
  store i8 %17, ptr %0, align 1, !dbg !13664
  br label %bb287, !dbg !13664

bb23:                                             ; preds = %bb19, %bb12
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_ACCESSIBLE
  %_26 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17h12bf04c32a76ef9dE"(ptr align 8 %self) #8, !dbg !13656
  br i1 %_26, label %bb25, label %bb34, !dbg !13656

bb14:                                             ; preds = %bb12
  %18 = load i8, ptr %first, align 1, !dbg !13657, !range !1562, !noundef !25
  %_17 = trunc i8 %18 to i1, !dbg !13657
  %_16 = xor i1 %_17, true, !dbg !13658
  br i1 %_16, label %bb15, label %bb19, !dbg !13658

bb19:                                             ; preds = %bb15, %bb14
  store i8 0, ptr %first, align 1, !dbg !13659
; call core::fmt::Formatter::write_str
  %_23 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_4b243310d393492e5217a8107bf07d84, i64 8) #8, !dbg !13660
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_23) #8, !dbg !13660
  %20 = zext i1 %19 to i8, !dbg !13660
  store i8 %20, ptr %_22, align 1, !dbg !13660
  %21 = load i8, ptr %_22, align 1, !dbg !13660, !range !1562, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !13660
  %_25 = zext i1 %22 to i64, !dbg !13660
  %23 = icmp eq i64 %_25, 0, !dbg !13660
  br i1 %23, label %bb23, label %bb22, !dbg !13660

bb15:                                             ; preds = %bb14
; call core::fmt::Formatter::write_str
  %_19 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13661
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_19) #8, !dbg !13661
  %25 = zext i1 %24 to i8, !dbg !13661
  store i8 %25, ptr %_18, align 1, !dbg !13661
  %26 = load i8, ptr %_18, align 1, !dbg !13661, !range !1562, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !13661
  %_21 = zext i1 %27 to i64, !dbg !13661
  %28 = icmp eq i64 %_21, 0, !dbg !13661
  br i1 %28, label %bb19, label %bb18, !dbg !13661

bb18:                                             ; preds = %bb15
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13665
  %30 = zext i1 %29 to i8, !dbg !13665
  store i8 %30, ptr %0, align 1, !dbg !13665
  br label %bb287, !dbg !13665

bb22:                                             ; preds = %bb19
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13666
  %32 = zext i1 %31 to i8, !dbg !13666
  store i8 %32, ptr %0, align 1, !dbg !13666
  br label %bb287, !dbg !13666

bb34:                                             ; preds = %bb30, %bb23
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_THROUGH
  %_37 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17hc1cf31e92d8c0970E"(ptr align 8 %self) #8, !dbg !13656
  br i1 %_37, label %bb36, label %bb45, !dbg !13656

bb25:                                             ; preds = %bb23
  %33 = load i8, ptr %first, align 1, !dbg !13657, !range !1562, !noundef !25
  %_28 = trunc i8 %33 to i1, !dbg !13657
  %_27 = xor i1 %_28, true, !dbg !13658
  br i1 %_27, label %bb26, label %bb30, !dbg !13658

bb30:                                             ; preds = %bb26, %bb25
  store i8 0, ptr %first, align 1, !dbg !13659
; call core::fmt::Formatter::write_str
  %_34 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_4a70e343dc779c31ae78142f428af841, i64 15) #8, !dbg !13660
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_34) #8, !dbg !13660
  %35 = zext i1 %34 to i8, !dbg !13660
  store i8 %35, ptr %_33, align 1, !dbg !13660
  %36 = load i8, ptr %_33, align 1, !dbg !13660, !range !1562, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !13660
  %_36 = zext i1 %37 to i64, !dbg !13660
  %38 = icmp eq i64 %_36, 0, !dbg !13660
  br i1 %38, label %bb34, label %bb33, !dbg !13660

bb26:                                             ; preds = %bb25
; call core::fmt::Formatter::write_str
  %_30 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13661
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_30) #8, !dbg !13661
  %40 = zext i1 %39 to i8, !dbg !13661
  store i8 %40, ptr %_29, align 1, !dbg !13661
  %41 = load i8, ptr %_29, align 1, !dbg !13661, !range !1562, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !13661
  %_32 = zext i1 %42 to i64, !dbg !13661
  %43 = icmp eq i64 %_32, 0, !dbg !13661
  br i1 %43, label %bb30, label %bb29, !dbg !13661

bb29:                                             ; preds = %bb26
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13667
  %45 = zext i1 %44 to i8, !dbg !13667
  store i8 %45, ptr %0, align 1, !dbg !13667
  br label %bb287, !dbg !13667

bb33:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13668
  %47 = zext i1 %46 to i8, !dbg !13668
  store i8 %47, ptr %0, align 1, !dbg !13668
  br label %bb287, !dbg !13668

bb45:                                             ; preds = %bb41, %bb34
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_CACHE
  %_48 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17hf45e169c5e565a8eE"(ptr align 8 %self) #8, !dbg !13656
  br i1 %_48, label %bb47, label %bb56, !dbg !13656

bb36:                                             ; preds = %bb34
  %48 = load i8, ptr %first, align 1, !dbg !13657, !range !1562, !noundef !25
  %_39 = trunc i8 %48 to i1, !dbg !13657
  %_38 = xor i1 %_39, true, !dbg !13658
  br i1 %_38, label %bb37, label %bb41, !dbg !13658

bb41:                                             ; preds = %bb37, %bb36
  store i8 0, ptr %first, align 1, !dbg !13659
; call core::fmt::Formatter::write_str
  %_45 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_dafaffa2078a5eff3d59803b86ffd622, i64 13) #8, !dbg !13660
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_45) #8, !dbg !13660
  %50 = zext i1 %49 to i8, !dbg !13660
  store i8 %50, ptr %_44, align 1, !dbg !13660
  %51 = load i8, ptr %_44, align 1, !dbg !13660, !range !1562, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !13660
  %_47 = zext i1 %52 to i64, !dbg !13660
  %53 = icmp eq i64 %_47, 0, !dbg !13660
  br i1 %53, label %bb45, label %bb44, !dbg !13660

bb37:                                             ; preds = %bb36
; call core::fmt::Formatter::write_str
  %_41 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13661
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_41) #8, !dbg !13661
  %55 = zext i1 %54 to i8, !dbg !13661
  store i8 %55, ptr %_40, align 1, !dbg !13661
  %56 = load i8, ptr %_40, align 1, !dbg !13661, !range !1562, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !13661
  %_43 = zext i1 %57 to i64, !dbg !13661
  %58 = icmp eq i64 %_43, 0, !dbg !13661
  br i1 %58, label %bb41, label %bb40, !dbg !13661

bb40:                                             ; preds = %bb37
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13669
  %60 = zext i1 %59 to i8, !dbg !13669
  store i8 %60, ptr %0, align 1, !dbg !13669
  br label %bb287, !dbg !13669

bb44:                                             ; preds = %bb41
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13670
  %62 = zext i1 %61 to i8, !dbg !13670
  store i8 %62, ptr %0, align 1, !dbg !13670
  br label %bb287, !dbg !13670

bb56:                                             ; preds = %bb52, %bb45
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
  %_59 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17hb5db8181f83ba529E"(ptr align 8 %self) #8, !dbg !13656
  br i1 %_59, label %bb58, label %bb67, !dbg !13656

bb47:                                             ; preds = %bb45
  %63 = load i8, ptr %first, align 1, !dbg !13657, !range !1562, !noundef !25
  %_50 = trunc i8 %63 to i1, !dbg !13657
  %_49 = xor i1 %_50, true, !dbg !13658
  br i1 %_49, label %bb48, label %bb52, !dbg !13658

bb52:                                             ; preds = %bb48, %bb47
  store i8 0, ptr %first, align 1, !dbg !13659
; call core::fmt::Formatter::write_str
  %_56 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_df690a2a46b93ddfad910ba9bbe39b79, i64 8) #8, !dbg !13660
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_56) #8, !dbg !13660
  %65 = zext i1 %64 to i8, !dbg !13660
  store i8 %65, ptr %_55, align 1, !dbg !13660
  %66 = load i8, ptr %_55, align 1, !dbg !13660, !range !1562, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !13660
  %_58 = zext i1 %67 to i64, !dbg !13660
  %68 = icmp eq i64 %_58, 0, !dbg !13660
  br i1 %68, label %bb56, label %bb55, !dbg !13660

bb48:                                             ; preds = %bb47
; call core::fmt::Formatter::write_str
  %_52 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13661
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_52) #8, !dbg !13661
  %70 = zext i1 %69 to i8, !dbg !13661
  store i8 %70, ptr %_51, align 1, !dbg !13661
  %71 = load i8, ptr %_51, align 1, !dbg !13661, !range !1562, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !13661
  %_54 = zext i1 %72 to i64, !dbg !13661
  %73 = icmp eq i64 %_54, 0, !dbg !13661
  br i1 %73, label %bb52, label %bb51, !dbg !13661

bb51:                                             ; preds = %bb48
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13671
  %75 = zext i1 %74 to i8, !dbg !13671
  store i8 %75, ptr %0, align 1, !dbg !13671
  br label %bb287, !dbg !13671

bb55:                                             ; preds = %bb52
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13672
  %77 = zext i1 %76 to i8, !dbg !13672
  store i8 %77, ptr %0, align 1, !dbg !13672
  br label %bb287, !dbg !13672

bb67:                                             ; preds = %bb63, %bb56
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRTY
  %_70 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17hdc2d9114e8ad34b3E"(ptr align 8 %self) #8, !dbg !13656
  br i1 %_70, label %bb69, label %bb78, !dbg !13656

bb58:                                             ; preds = %bb56
  %78 = load i8, ptr %first, align 1, !dbg !13657, !range !1562, !noundef !25
  %_61 = trunc i8 %78 to i1, !dbg !13657
  %_60 = xor i1 %_61, true, !dbg !13658
  br i1 %_60, label %bb59, label %bb63, !dbg !13658

bb63:                                             ; preds = %bb59, %bb58
  store i8 0, ptr %first, align 1, !dbg !13659
; call core::fmt::Formatter::write_str
  %_67 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_19d3aa44fa870b709dc54905bd836d40, i64 8) #8, !dbg !13660
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_67) #8, !dbg !13660
  %80 = zext i1 %79 to i8, !dbg !13660
  store i8 %80, ptr %_66, align 1, !dbg !13660
  %81 = load i8, ptr %_66, align 1, !dbg !13660, !range !1562, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !13660
  %_69 = zext i1 %82 to i64, !dbg !13660
  %83 = icmp eq i64 %_69, 0, !dbg !13660
  br i1 %83, label %bb67, label %bb66, !dbg !13660

bb59:                                             ; preds = %bb58
; call core::fmt::Formatter::write_str
  %_63 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13661
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_63) #8, !dbg !13661
  %85 = zext i1 %84 to i8, !dbg !13661
  store i8 %85, ptr %_62, align 1, !dbg !13661
  %86 = load i8, ptr %_62, align 1, !dbg !13661, !range !1562, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !13661
  %_65 = zext i1 %87 to i64, !dbg !13661
  %88 = icmp eq i64 %_65, 0, !dbg !13661
  br i1 %88, label %bb63, label %bb62, !dbg !13661

bb62:                                             ; preds = %bb59
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13673
  %90 = zext i1 %89 to i8, !dbg !13673
  store i8 %90, ptr %0, align 1, !dbg !13673
  br label %bb287, !dbg !13673

bb66:                                             ; preds = %bb63
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13674
  %92 = zext i1 %91 to i8, !dbg !13674
  store i8 %92, ptr %0, align 1, !dbg !13674
  br label %bb287, !dbg !13674

bb78:                                             ; preds = %bb74, %bb67
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::HUGE_PAGE
  %_81 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17h86afa5c45e4bbbd2E"(ptr align 8 %self) #8, !dbg !13656
  br i1 %_81, label %bb80, label %bb89, !dbg !13656

bb69:                                             ; preds = %bb67
  %93 = load i8, ptr %first, align 1, !dbg !13657, !range !1562, !noundef !25
  %_72 = trunc i8 %93 to i1, !dbg !13657
  %_71 = xor i1 %_72, true, !dbg !13658
  br i1 %_71, label %bb70, label %bb74, !dbg !13658

bb74:                                             ; preds = %bb70, %bb69
  store i8 0, ptr %first, align 1, !dbg !13659
; call core::fmt::Formatter::write_str
  %_78 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_41a8ce9be0bffda31b3d408290af97da, i64 5) #8, !dbg !13660
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_78) #8, !dbg !13660
  %95 = zext i1 %94 to i8, !dbg !13660
  store i8 %95, ptr %_77, align 1, !dbg !13660
  %96 = load i8, ptr %_77, align 1, !dbg !13660, !range !1562, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !13660
  %_80 = zext i1 %97 to i64, !dbg !13660
  %98 = icmp eq i64 %_80, 0, !dbg !13660
  br i1 %98, label %bb78, label %bb77, !dbg !13660

bb70:                                             ; preds = %bb69
; call core::fmt::Formatter::write_str
  %_74 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13661
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_74) #8, !dbg !13661
  %100 = zext i1 %99 to i8, !dbg !13661
  store i8 %100, ptr %_73, align 1, !dbg !13661
  %101 = load i8, ptr %_73, align 1, !dbg !13661, !range !1562, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !13661
  %_76 = zext i1 %102 to i64, !dbg !13661
  %103 = icmp eq i64 %_76, 0, !dbg !13661
  br i1 %103, label %bb74, label %bb73, !dbg !13661

bb73:                                             ; preds = %bb70
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13675
  %105 = zext i1 %104 to i8, !dbg !13675
  store i8 %105, ptr %0, align 1, !dbg !13675
  br label %bb287, !dbg !13675

bb77:                                             ; preds = %bb74
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13676
  %107 = zext i1 %106 to i8, !dbg !13676
  store i8 %107, ptr %0, align 1, !dbg !13676
  br label %bb287, !dbg !13676

bb89:                                             ; preds = %bb85, %bb78
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL
  %_92 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17h7ca5239b6be8ae6cE"(ptr align 8 %self) #8, !dbg !13656
  br i1 %_92, label %bb91, label %bb100, !dbg !13656

bb80:                                             ; preds = %bb78
  %108 = load i8, ptr %first, align 1, !dbg !13657, !range !1562, !noundef !25
  %_83 = trunc i8 %108 to i1, !dbg !13657
  %_82 = xor i1 %_83, true, !dbg !13658
  br i1 %_82, label %bb81, label %bb85, !dbg !13658

bb85:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !13659
; call core::fmt::Formatter::write_str
  %_89 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_54d135570180754451080559d9111855, i64 9) #8, !dbg !13660
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_89) #8, !dbg !13660
  %110 = zext i1 %109 to i8, !dbg !13660
  store i8 %110, ptr %_88, align 1, !dbg !13660
  %111 = load i8, ptr %_88, align 1, !dbg !13660, !range !1562, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !13660
  %_91 = zext i1 %112 to i64, !dbg !13660
  %113 = icmp eq i64 %_91, 0, !dbg !13660
  br i1 %113, label %bb89, label %bb88, !dbg !13660

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_85 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13661
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_85) #8, !dbg !13661
  %115 = zext i1 %114 to i8, !dbg !13661
  store i8 %115, ptr %_84, align 1, !dbg !13661
  %116 = load i8, ptr %_84, align 1, !dbg !13661, !range !1562, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !13661
  %_87 = zext i1 %117 to i64, !dbg !13661
  %118 = icmp eq i64 %_87, 0, !dbg !13661
  br i1 %118, label %bb85, label %bb84, !dbg !13661

bb84:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13677
  %120 = zext i1 %119 to i8, !dbg !13677
  store i8 %120, ptr %0, align 1, !dbg !13677
  br label %bb287, !dbg !13677

bb88:                                             ; preds = %bb85
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13678
  %122 = zext i1 %121 to i8, !dbg !13678
  store i8 %122, ptr %0, align 1, !dbg !13678
  br label %bb287, !dbg !13678

bb100:                                            ; preds = %bb96, %bb89
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_9
  %_103 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917h65b0c1fdfd10bafaE"(ptr align 8 %self) #8, !dbg !13656
  br i1 %_103, label %bb102, label %bb111, !dbg !13656

bb91:                                             ; preds = %bb89
  %123 = load i8, ptr %first, align 1, !dbg !13657, !range !1562, !noundef !25
  %_94 = trunc i8 %123 to i1, !dbg !13657
  %_93 = xor i1 %_94, true, !dbg !13658
  br i1 %_93, label %bb92, label %bb96, !dbg !13658

bb96:                                             ; preds = %bb92, %bb91
  store i8 0, ptr %first, align 1, !dbg !13659
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_f42e391d754b8bfb22f215449ac9bf70, i64 6) #8, !dbg !13660
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_100) #8, !dbg !13660
  %125 = zext i1 %124 to i8, !dbg !13660
  store i8 %125, ptr %_99, align 1, !dbg !13660
  %126 = load i8, ptr %_99, align 1, !dbg !13660, !range !1562, !noundef !25
  %127 = trunc i8 %126 to i1, !dbg !13660
  %_102 = zext i1 %127 to i64, !dbg !13660
  %128 = icmp eq i64 %_102, 0, !dbg !13660
  br i1 %128, label %bb100, label %bb99, !dbg !13660

bb92:                                             ; preds = %bb91
; call core::fmt::Formatter::write_str
  %_96 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13661
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_96) #8, !dbg !13661
  %130 = zext i1 %129 to i8, !dbg !13661
  store i8 %130, ptr %_95, align 1, !dbg !13661
  %131 = load i8, ptr %_95, align 1, !dbg !13661, !range !1562, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !13661
  %_98 = zext i1 %132 to i64, !dbg !13661
  %133 = icmp eq i64 %_98, 0, !dbg !13661
  br i1 %133, label %bb96, label %bb95, !dbg !13661

bb95:                                             ; preds = %bb92
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13679
  %135 = zext i1 %134 to i8, !dbg !13679
  store i8 %135, ptr %0, align 1, !dbg !13679
  br label %bb287, !dbg !13679

bb99:                                             ; preds = %bb96
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13680
  %137 = zext i1 %136 to i8, !dbg !13680
  store i8 %137, ptr %0, align 1, !dbg !13680
  br label %bb287, !dbg !13680

bb111:                                            ; preds = %bb107, %bb100
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_10
  %_114 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017hbf1e5cdd2c7dba37E"(ptr align 8 %self) #8, !dbg !13656
  br i1 %_114, label %bb113, label %bb122, !dbg !13656

bb102:                                            ; preds = %bb100
  %138 = load i8, ptr %first, align 1, !dbg !13657, !range !1562, !noundef !25
  %_105 = trunc i8 %138 to i1, !dbg !13657
  %_104 = xor i1 %_105, true, !dbg !13658
  br i1 %_104, label %bb103, label %bb107, !dbg !13658

bb107:                                            ; preds = %bb103, %bb102
  store i8 0, ptr %first, align 1, !dbg !13659
; call core::fmt::Formatter::write_str
  %_111 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_3ace88701dbfa5797defbe569bd66cce, i64 5) #8, !dbg !13660
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_111) #8, !dbg !13660
  %140 = zext i1 %139 to i8, !dbg !13660
  store i8 %140, ptr %_110, align 1, !dbg !13660
  %141 = load i8, ptr %_110, align 1, !dbg !13660, !range !1562, !noundef !25
  %142 = trunc i8 %141 to i1, !dbg !13660
  %_113 = zext i1 %142 to i64, !dbg !13660
  %143 = icmp eq i64 %_113, 0, !dbg !13660
  br i1 %143, label %bb111, label %bb110, !dbg !13660

bb103:                                            ; preds = %bb102
; call core::fmt::Formatter::write_str
  %_107 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13661
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_107) #8, !dbg !13661
  %145 = zext i1 %144 to i8, !dbg !13661
  store i8 %145, ptr %_106, align 1, !dbg !13661
  %146 = load i8, ptr %_106, align 1, !dbg !13661, !range !1562, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !13661
  %_109 = zext i1 %147 to i64, !dbg !13661
  %148 = icmp eq i64 %_109, 0, !dbg !13661
  br i1 %148, label %bb107, label %bb106, !dbg !13661

bb106:                                            ; preds = %bb103
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13681
  %150 = zext i1 %149 to i8, !dbg !13681
  store i8 %150, ptr %0, align 1, !dbg !13681
  br label %bb287, !dbg !13681

bb110:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13682
  %152 = zext i1 %151 to i8, !dbg !13682
  store i8 %152, ptr %0, align 1, !dbg !13682
  br label %bb287, !dbg !13682

bb122:                                            ; preds = %bb118, %bb111
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_11
  %_125 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117he1410f59360d556bE"(ptr align 8 %self) #8, !dbg !13656
  br i1 %_125, label %bb124, label %bb133, !dbg !13656

bb113:                                            ; preds = %bb111
  %153 = load i8, ptr %first, align 1, !dbg !13657, !range !1562, !noundef !25
  %_116 = trunc i8 %153 to i1, !dbg !13657
  %_115 = xor i1 %_116, true, !dbg !13658
  br i1 %_115, label %bb114, label %bb118, !dbg !13658

bb118:                                            ; preds = %bb114, %bb113
  store i8 0, ptr %first, align 1, !dbg !13659
; call core::fmt::Formatter::write_str
  %_122 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_ceacba38f9a100163241bf15528d8f0b, i64 6) #8, !dbg !13660
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_122) #8, !dbg !13660
  %155 = zext i1 %154 to i8, !dbg !13660
  store i8 %155, ptr %_121, align 1, !dbg !13660
  %156 = load i8, ptr %_121, align 1, !dbg !13660, !range !1562, !noundef !25
  %157 = trunc i8 %156 to i1, !dbg !13660
  %_124 = zext i1 %157 to i64, !dbg !13660
  %158 = icmp eq i64 %_124, 0, !dbg !13660
  br i1 %158, label %bb122, label %bb121, !dbg !13660

bb114:                                            ; preds = %bb113
; call core::fmt::Formatter::write_str
  %_118 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13661
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_118) #8, !dbg !13661
  %160 = zext i1 %159 to i8, !dbg !13661
  store i8 %160, ptr %_117, align 1, !dbg !13661
  %161 = load i8, ptr %_117, align 1, !dbg !13661, !range !1562, !noundef !25
  %162 = trunc i8 %161 to i1, !dbg !13661
  %_120 = zext i1 %162 to i64, !dbg !13661
  %163 = icmp eq i64 %_120, 0, !dbg !13661
  br i1 %163, label %bb118, label %bb117, !dbg !13661

bb117:                                            ; preds = %bb114
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13683
  %165 = zext i1 %164 to i8, !dbg !13683
  store i8 %165, ptr %0, align 1, !dbg !13683
  br label %bb287, !dbg !13683

bb121:                                            ; preds = %bb118
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13684
  %167 = zext i1 %166 to i8, !dbg !13684
  store i8 %167, ptr %0, align 1, !dbg !13684
  br label %bb287, !dbg !13684

bb133:                                            ; preds = %bb129, %bb122
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_52
  %_136 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217h10cae0dce07d2309E"(ptr align 8 %self) #8, !dbg !13656
  br i1 %_136, label %bb135, label %bb144, !dbg !13656

bb124:                                            ; preds = %bb122
  %168 = load i8, ptr %first, align 1, !dbg !13657, !range !1562, !noundef !25
  %_127 = trunc i8 %168 to i1, !dbg !13657
  %_126 = xor i1 %_127, true, !dbg !13658
  br i1 %_126, label %bb125, label %bb129, !dbg !13658

bb129:                                            ; preds = %bb125, %bb124
  store i8 0, ptr %first, align 1, !dbg !13659
; call core::fmt::Formatter::write_str
  %_133 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_92edb757e61ffda4211bf210439c8bfe, i64 6) #8, !dbg !13660
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_133) #8, !dbg !13660
  %170 = zext i1 %169 to i8, !dbg !13660
  store i8 %170, ptr %_132, align 1, !dbg !13660
  %171 = load i8, ptr %_132, align 1, !dbg !13660, !range !1562, !noundef !25
  %172 = trunc i8 %171 to i1, !dbg !13660
  %_135 = zext i1 %172 to i64, !dbg !13660
  %173 = icmp eq i64 %_135, 0, !dbg !13660
  br i1 %173, label %bb133, label %bb132, !dbg !13660

bb125:                                            ; preds = %bb124
; call core::fmt::Formatter::write_str
  %_129 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13661
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_129) #8, !dbg !13661
  %175 = zext i1 %174 to i8, !dbg !13661
  store i8 %175, ptr %_128, align 1, !dbg !13661
  %176 = load i8, ptr %_128, align 1, !dbg !13661, !range !1562, !noundef !25
  %177 = trunc i8 %176 to i1, !dbg !13661
  %_131 = zext i1 %177 to i64, !dbg !13661
  %178 = icmp eq i64 %_131, 0, !dbg !13661
  br i1 %178, label %bb129, label %bb128, !dbg !13661

bb128:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13685
  %180 = zext i1 %179 to i8, !dbg !13685
  store i8 %180, ptr %0, align 1, !dbg !13685
  br label %bb287, !dbg !13685

bb132:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13686
  %182 = zext i1 %181 to i8, !dbg !13686
  store i8 %182, ptr %0, align 1, !dbg !13686
  br label %bb287, !dbg !13686

bb144:                                            ; preds = %bb140, %bb133
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_53
  %_147 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317he728ff41592fec9eE"(ptr align 8 %self) #8, !dbg !13656
  br i1 %_147, label %bb146, label %bb155, !dbg !13656

bb135:                                            ; preds = %bb133
  %183 = load i8, ptr %first, align 1, !dbg !13657, !range !1562, !noundef !25
  %_138 = trunc i8 %183 to i1, !dbg !13657
  %_137 = xor i1 %_138, true, !dbg !13658
  br i1 %_137, label %bb136, label %bb140, !dbg !13658

bb140:                                            ; preds = %bb136, %bb135
  store i8 0, ptr %first, align 1, !dbg !13659
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_5a7eac48c026860f717ab651c379a98d, i64 6) #8, !dbg !13660
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_144) #8, !dbg !13660
  %185 = zext i1 %184 to i8, !dbg !13660
  store i8 %185, ptr %_143, align 1, !dbg !13660
  %186 = load i8, ptr %_143, align 1, !dbg !13660, !range !1562, !noundef !25
  %187 = trunc i8 %186 to i1, !dbg !13660
  %_146 = zext i1 %187 to i64, !dbg !13660
  %188 = icmp eq i64 %_146, 0, !dbg !13660
  br i1 %188, label %bb144, label %bb143, !dbg !13660

bb136:                                            ; preds = %bb135
; call core::fmt::Formatter::write_str
  %_140 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13661
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_140) #8, !dbg !13661
  %190 = zext i1 %189 to i8, !dbg !13661
  store i8 %190, ptr %_139, align 1, !dbg !13661
  %191 = load i8, ptr %_139, align 1, !dbg !13661, !range !1562, !noundef !25
  %192 = trunc i8 %191 to i1, !dbg !13661
  %_142 = zext i1 %192 to i64, !dbg !13661
  %193 = icmp eq i64 %_142, 0, !dbg !13661
  br i1 %193, label %bb140, label %bb139, !dbg !13661

bb139:                                            ; preds = %bb136
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13687
  %195 = zext i1 %194 to i8, !dbg !13687
  store i8 %195, ptr %0, align 1, !dbg !13687
  br label %bb287, !dbg !13687

bb143:                                            ; preds = %bb140
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13688
  %197 = zext i1 %196 to i8, !dbg !13688
  store i8 %197, ptr %0, align 1, !dbg !13688
  br label %bb287, !dbg !13688

bb155:                                            ; preds = %bb151, %bb144
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_54
  %_158 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417hbb61f00f006b7ad5E"(ptr align 8 %self) #8, !dbg !13656
  br i1 %_158, label %bb157, label %bb166, !dbg !13656

bb146:                                            ; preds = %bb144
  %198 = load i8, ptr %first, align 1, !dbg !13657, !range !1562, !noundef !25
  %_149 = trunc i8 %198 to i1, !dbg !13657
  %_148 = xor i1 %_149, true, !dbg !13658
  br i1 %_148, label %bb147, label %bb151, !dbg !13658

bb151:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !13659
; call core::fmt::Formatter::write_str
  %_155 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_eafdc2fc022de29bf3865126c27f395d, i64 6) #8, !dbg !13660
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_155) #8, !dbg !13660
  %200 = zext i1 %199 to i8, !dbg !13660
  store i8 %200, ptr %_154, align 1, !dbg !13660
  %201 = load i8, ptr %_154, align 1, !dbg !13660, !range !1562, !noundef !25
  %202 = trunc i8 %201 to i1, !dbg !13660
  %_157 = zext i1 %202 to i64, !dbg !13660
  %203 = icmp eq i64 %_157, 0, !dbg !13660
  br i1 %203, label %bb155, label %bb154, !dbg !13660

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13661
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_151) #8, !dbg !13661
  %205 = zext i1 %204 to i8, !dbg !13661
  store i8 %205, ptr %_150, align 1, !dbg !13661
  %206 = load i8, ptr %_150, align 1, !dbg !13661, !range !1562, !noundef !25
  %207 = trunc i8 %206 to i1, !dbg !13661
  %_153 = zext i1 %207 to i64, !dbg !13661
  %208 = icmp eq i64 %_153, 0, !dbg !13661
  br i1 %208, label %bb151, label %bb150, !dbg !13661

bb150:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13689
  %210 = zext i1 %209 to i8, !dbg !13689
  store i8 %210, ptr %0, align 1, !dbg !13689
  br label %bb287, !dbg !13689

bb154:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13690
  %212 = zext i1 %211 to i8, !dbg !13690
  store i8 %212, ptr %0, align 1, !dbg !13690
  br label %bb287, !dbg !13690

bb166:                                            ; preds = %bb162, %bb155
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_55
  %_169 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517hde88ed6d77469469E"(ptr align 8 %self) #8, !dbg !13656
  br i1 %_169, label %bb168, label %bb177, !dbg !13656

bb157:                                            ; preds = %bb155
  %213 = load i8, ptr %first, align 1, !dbg !13657, !range !1562, !noundef !25
  %_160 = trunc i8 %213 to i1, !dbg !13657
  %_159 = xor i1 %_160, true, !dbg !13658
  br i1 %_159, label %bb158, label %bb162, !dbg !13658

bb162:                                            ; preds = %bb158, %bb157
  store i8 0, ptr %first, align 1, !dbg !13659
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_c96d9278b59346ccfdcb09ad903ad7ac, i64 6) #8, !dbg !13660
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_166) #8, !dbg !13660
  %215 = zext i1 %214 to i8, !dbg !13660
  store i8 %215, ptr %_165, align 1, !dbg !13660
  %216 = load i8, ptr %_165, align 1, !dbg !13660, !range !1562, !noundef !25
  %217 = trunc i8 %216 to i1, !dbg !13660
  %_168 = zext i1 %217 to i64, !dbg !13660
  %218 = icmp eq i64 %_168, 0, !dbg !13660
  br i1 %218, label %bb166, label %bb165, !dbg !13660

bb158:                                            ; preds = %bb157
; call core::fmt::Formatter::write_str
  %_162 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13661
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_162) #8, !dbg !13661
  %220 = zext i1 %219 to i8, !dbg !13661
  store i8 %220, ptr %_161, align 1, !dbg !13661
  %221 = load i8, ptr %_161, align 1, !dbg !13661, !range !1562, !noundef !25
  %222 = trunc i8 %221 to i1, !dbg !13661
  %_164 = zext i1 %222 to i64, !dbg !13661
  %223 = icmp eq i64 %_164, 0, !dbg !13661
  br i1 %223, label %bb162, label %bb161, !dbg !13661

bb161:                                            ; preds = %bb158
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13691
  %225 = zext i1 %224 to i8, !dbg !13691
  store i8 %225, ptr %0, align 1, !dbg !13691
  br label %bb287, !dbg !13691

bb165:                                            ; preds = %bb162
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13692
  %227 = zext i1 %226 to i8, !dbg !13692
  store i8 %227, ptr %0, align 1, !dbg !13692
  br label %bb287, !dbg !13692

bb177:                                            ; preds = %bb173, %bb166
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_56
  %_180 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617h13899afc77749856E"(ptr align 8 %self) #8, !dbg !13656
  br i1 %_180, label %bb179, label %bb188, !dbg !13656

bb168:                                            ; preds = %bb166
  %228 = load i8, ptr %first, align 1, !dbg !13657, !range !1562, !noundef !25
  %_171 = trunc i8 %228 to i1, !dbg !13657
  %_170 = xor i1 %_171, true, !dbg !13658
  br i1 %_170, label %bb169, label %bb173, !dbg !13658

bb173:                                            ; preds = %bb169, %bb168
  store i8 0, ptr %first, align 1, !dbg !13659
; call core::fmt::Formatter::write_str
  %_177 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_29b2c604ae79ad34fd4794fe8fe1e55d, i64 6) #8, !dbg !13660
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_177) #8, !dbg !13660
  %230 = zext i1 %229 to i8, !dbg !13660
  store i8 %230, ptr %_176, align 1, !dbg !13660
  %231 = load i8, ptr %_176, align 1, !dbg !13660, !range !1562, !noundef !25
  %232 = trunc i8 %231 to i1, !dbg !13660
  %_179 = zext i1 %232 to i64, !dbg !13660
  %233 = icmp eq i64 %_179, 0, !dbg !13660
  br i1 %233, label %bb177, label %bb176, !dbg !13660

bb169:                                            ; preds = %bb168
; call core::fmt::Formatter::write_str
  %_173 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13661
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_173) #8, !dbg !13661
  %235 = zext i1 %234 to i8, !dbg !13661
  store i8 %235, ptr %_172, align 1, !dbg !13661
  %236 = load i8, ptr %_172, align 1, !dbg !13661, !range !1562, !noundef !25
  %237 = trunc i8 %236 to i1, !dbg !13661
  %_175 = zext i1 %237 to i64, !dbg !13661
  %238 = icmp eq i64 %_175, 0, !dbg !13661
  br i1 %238, label %bb173, label %bb172, !dbg !13661

bb172:                                            ; preds = %bb169
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13693
  %240 = zext i1 %239 to i8, !dbg !13693
  store i8 %240, ptr %0, align 1, !dbg !13693
  br label %bb287, !dbg !13693

bb176:                                            ; preds = %bb173
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13694
  %242 = zext i1 %241 to i8, !dbg !13694
  store i8 %242, ptr %0, align 1, !dbg !13694
  br label %bb287, !dbg !13694

bb188:                                            ; preds = %bb184, %bb177
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_57
  %_191 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717he1e8903ada32aa8dE"(ptr align 8 %self) #8, !dbg !13656
  br i1 %_191, label %bb190, label %bb199, !dbg !13656

bb179:                                            ; preds = %bb177
  %243 = load i8, ptr %first, align 1, !dbg !13657, !range !1562, !noundef !25
  %_182 = trunc i8 %243 to i1, !dbg !13657
  %_181 = xor i1 %_182, true, !dbg !13658
  br i1 %_181, label %bb180, label %bb184, !dbg !13658

bb184:                                            ; preds = %bb180, %bb179
  store i8 0, ptr %first, align 1, !dbg !13659
; call core::fmt::Formatter::write_str
  %_188 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_9cfed65a90167f569ceede92e32ecd41, i64 6) #8, !dbg !13660
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %244 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_188) #8, !dbg !13660
  %245 = zext i1 %244 to i8, !dbg !13660
  store i8 %245, ptr %_187, align 1, !dbg !13660
  %246 = load i8, ptr %_187, align 1, !dbg !13660, !range !1562, !noundef !25
  %247 = trunc i8 %246 to i1, !dbg !13660
  %_190 = zext i1 %247 to i64, !dbg !13660
  %248 = icmp eq i64 %_190, 0, !dbg !13660
  br i1 %248, label %bb188, label %bb187, !dbg !13660

bb180:                                            ; preds = %bb179
; call core::fmt::Formatter::write_str
  %_184 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13661
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %249 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_184) #8, !dbg !13661
  %250 = zext i1 %249 to i8, !dbg !13661
  store i8 %250, ptr %_183, align 1, !dbg !13661
  %251 = load i8, ptr %_183, align 1, !dbg !13661, !range !1562, !noundef !25
  %252 = trunc i8 %251 to i1, !dbg !13661
  %_186 = zext i1 %252 to i64, !dbg !13661
  %253 = icmp eq i64 %_186, 0, !dbg !13661
  br i1 %253, label %bb184, label %bb183, !dbg !13661

bb183:                                            ; preds = %bb180
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %254 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13695
  %255 = zext i1 %254 to i8, !dbg !13695
  store i8 %255, ptr %0, align 1, !dbg !13695
  br label %bb287, !dbg !13695

bb187:                                            ; preds = %bb184
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %256 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13696
  %257 = zext i1 %256 to i8, !dbg !13696
  store i8 %257, ptr %0, align 1, !dbg !13696
  br label %bb287, !dbg !13696

bb199:                                            ; preds = %bb195, %bb188
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_58
  %_202 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817h9681c21077e46ef7E"(ptr align 8 %self) #8, !dbg !13656
  br i1 %_202, label %bb201, label %bb210, !dbg !13656

bb190:                                            ; preds = %bb188
  %258 = load i8, ptr %first, align 1, !dbg !13657, !range !1562, !noundef !25
  %_193 = trunc i8 %258 to i1, !dbg !13657
  %_192 = xor i1 %_193, true, !dbg !13658
  br i1 %_192, label %bb191, label %bb195, !dbg !13658

bb195:                                            ; preds = %bb191, %bb190
  store i8 0, ptr %first, align 1, !dbg !13659
; call core::fmt::Formatter::write_str
  %_199 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_ef70afa07e97f03ea0d6b174f2b260dc, i64 6) #8, !dbg !13660
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %259 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_199) #8, !dbg !13660
  %260 = zext i1 %259 to i8, !dbg !13660
  store i8 %260, ptr %_198, align 1, !dbg !13660
  %261 = load i8, ptr %_198, align 1, !dbg !13660, !range !1562, !noundef !25
  %262 = trunc i8 %261 to i1, !dbg !13660
  %_201 = zext i1 %262 to i64, !dbg !13660
  %263 = icmp eq i64 %_201, 0, !dbg !13660
  br i1 %263, label %bb199, label %bb198, !dbg !13660

bb191:                                            ; preds = %bb190
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13661
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %264 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_195) #8, !dbg !13661
  %265 = zext i1 %264 to i8, !dbg !13661
  store i8 %265, ptr %_194, align 1, !dbg !13661
  %266 = load i8, ptr %_194, align 1, !dbg !13661, !range !1562, !noundef !25
  %267 = trunc i8 %266 to i1, !dbg !13661
  %_197 = zext i1 %267 to i64, !dbg !13661
  %268 = icmp eq i64 %_197, 0, !dbg !13661
  br i1 %268, label %bb195, label %bb194, !dbg !13661

bb194:                                            ; preds = %bb191
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %269 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13697
  %270 = zext i1 %269 to i8, !dbg !13697
  store i8 %270, ptr %0, align 1, !dbg !13697
  br label %bb287, !dbg !13697

bb198:                                            ; preds = %bb195
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %271 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13698
  %272 = zext i1 %271 to i8, !dbg !13698
  store i8 %272, ptr %0, align 1, !dbg !13698
  br label %bb287, !dbg !13698

bb210:                                            ; preds = %bb206, %bb199
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_59
  %_213 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917h6ee0acb2fa66cf01E"(ptr align 8 %self) #8, !dbg !13656
  br i1 %_213, label %bb212, label %bb221, !dbg !13656

bb201:                                            ; preds = %bb199
  %273 = load i8, ptr %first, align 1, !dbg !13657, !range !1562, !noundef !25
  %_204 = trunc i8 %273 to i1, !dbg !13657
  %_203 = xor i1 %_204, true, !dbg !13658
  br i1 %_203, label %bb202, label %bb206, !dbg !13658

bb206:                                            ; preds = %bb202, %bb201
  store i8 0, ptr %first, align 1, !dbg !13659
; call core::fmt::Formatter::write_str
  %_210 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_b5acc0dad1b60c33a9330540645b56db, i64 6) #8, !dbg !13660
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %274 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_210) #8, !dbg !13660
  %275 = zext i1 %274 to i8, !dbg !13660
  store i8 %275, ptr %_209, align 1, !dbg !13660
  %276 = load i8, ptr %_209, align 1, !dbg !13660, !range !1562, !noundef !25
  %277 = trunc i8 %276 to i1, !dbg !13660
  %_212 = zext i1 %277 to i64, !dbg !13660
  %278 = icmp eq i64 %_212, 0, !dbg !13660
  br i1 %278, label %bb210, label %bb209, !dbg !13660

bb202:                                            ; preds = %bb201
; call core::fmt::Formatter::write_str
  %_206 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13661
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %279 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_206) #8, !dbg !13661
  %280 = zext i1 %279 to i8, !dbg !13661
  store i8 %280, ptr %_205, align 1, !dbg !13661
  %281 = load i8, ptr %_205, align 1, !dbg !13661, !range !1562, !noundef !25
  %282 = trunc i8 %281 to i1, !dbg !13661
  %_208 = zext i1 %282 to i64, !dbg !13661
  %283 = icmp eq i64 %_208, 0, !dbg !13661
  br i1 %283, label %bb206, label %bb205, !dbg !13661

bb205:                                            ; preds = %bb202
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %284 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13699
  %285 = zext i1 %284 to i8, !dbg !13699
  store i8 %285, ptr %0, align 1, !dbg !13699
  br label %bb287, !dbg !13699

bb209:                                            ; preds = %bb206
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %286 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13700
  %287 = zext i1 %286 to i8, !dbg !13700
  store i8 %287, ptr %0, align 1, !dbg !13700
  br label %bb287, !dbg !13700

bb221:                                            ; preds = %bb217, %bb210
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_60
  %_224 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017h23ecbefcdc7d9d64E"(ptr align 8 %self) #8, !dbg !13656
  br i1 %_224, label %bb223, label %bb232, !dbg !13656

bb212:                                            ; preds = %bb210
  %288 = load i8, ptr %first, align 1, !dbg !13657, !range !1562, !noundef !25
  %_215 = trunc i8 %288 to i1, !dbg !13657
  %_214 = xor i1 %_215, true, !dbg !13658
  br i1 %_214, label %bb213, label %bb217, !dbg !13658

bb217:                                            ; preds = %bb213, %bb212
  store i8 0, ptr %first, align 1, !dbg !13659
; call core::fmt::Formatter::write_str
  %_221 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_6ac50574536ff49aa367f62b88c020ad, i64 6) #8, !dbg !13660
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %289 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_221) #8, !dbg !13660
  %290 = zext i1 %289 to i8, !dbg !13660
  store i8 %290, ptr %_220, align 1, !dbg !13660
  %291 = load i8, ptr %_220, align 1, !dbg !13660, !range !1562, !noundef !25
  %292 = trunc i8 %291 to i1, !dbg !13660
  %_223 = zext i1 %292 to i64, !dbg !13660
  %293 = icmp eq i64 %_223, 0, !dbg !13660
  br i1 %293, label %bb221, label %bb220, !dbg !13660

bb213:                                            ; preds = %bb212
; call core::fmt::Formatter::write_str
  %_217 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13661
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %294 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_217) #8, !dbg !13661
  %295 = zext i1 %294 to i8, !dbg !13661
  store i8 %295, ptr %_216, align 1, !dbg !13661
  %296 = load i8, ptr %_216, align 1, !dbg !13661, !range !1562, !noundef !25
  %297 = trunc i8 %296 to i1, !dbg !13661
  %_219 = zext i1 %297 to i64, !dbg !13661
  %298 = icmp eq i64 %_219, 0, !dbg !13661
  br i1 %298, label %bb217, label %bb216, !dbg !13661

bb216:                                            ; preds = %bb213
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %299 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13701
  %300 = zext i1 %299 to i8, !dbg !13701
  store i8 %300, ptr %0, align 1, !dbg !13701
  br label %bb287, !dbg !13701

bb220:                                            ; preds = %bb217
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %301 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13702
  %302 = zext i1 %301 to i8, !dbg !13702
  store i8 %302, ptr %0, align 1, !dbg !13702
  br label %bb287, !dbg !13702

bb232:                                            ; preds = %bb228, %bb221
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_61
  %_235 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117h164bb2a3e8b80966E"(ptr align 8 %self) #8, !dbg !13656
  br i1 %_235, label %bb234, label %bb243, !dbg !13656

bb223:                                            ; preds = %bb221
  %303 = load i8, ptr %first, align 1, !dbg !13657, !range !1562, !noundef !25
  %_226 = trunc i8 %303 to i1, !dbg !13657
  %_225 = xor i1 %_226, true, !dbg !13658
  br i1 %_225, label %bb224, label %bb228, !dbg !13658

bb228:                                            ; preds = %bb224, %bb223
  store i8 0, ptr %first, align 1, !dbg !13659
; call core::fmt::Formatter::write_str
  %_232 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_84a60f40cc665e993380e8869e013c65, i64 6) #8, !dbg !13660
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %304 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_232) #8, !dbg !13660
  %305 = zext i1 %304 to i8, !dbg !13660
  store i8 %305, ptr %_231, align 1, !dbg !13660
  %306 = load i8, ptr %_231, align 1, !dbg !13660, !range !1562, !noundef !25
  %307 = trunc i8 %306 to i1, !dbg !13660
  %_234 = zext i1 %307 to i64, !dbg !13660
  %308 = icmp eq i64 %_234, 0, !dbg !13660
  br i1 %308, label %bb232, label %bb231, !dbg !13660

bb224:                                            ; preds = %bb223
; call core::fmt::Formatter::write_str
  %_228 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13661
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %309 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_228) #8, !dbg !13661
  %310 = zext i1 %309 to i8, !dbg !13661
  store i8 %310, ptr %_227, align 1, !dbg !13661
  %311 = load i8, ptr %_227, align 1, !dbg !13661, !range !1562, !noundef !25
  %312 = trunc i8 %311 to i1, !dbg !13661
  %_230 = zext i1 %312 to i64, !dbg !13661
  %313 = icmp eq i64 %_230, 0, !dbg !13661
  br i1 %313, label %bb228, label %bb227, !dbg !13661

bb227:                                            ; preds = %bb224
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %314 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13703
  %315 = zext i1 %314 to i8, !dbg !13703
  store i8 %315, ptr %0, align 1, !dbg !13703
  br label %bb287, !dbg !13703

bb231:                                            ; preds = %bb228
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %316 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13704
  %317 = zext i1 %316 to i8, !dbg !13704
  store i8 %317, ptr %0, align 1, !dbg !13704
  br label %bb287, !dbg !13704

bb243:                                            ; preds = %bb239, %bb232
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_62
  %_246 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217h3eb085a67697ec2aE"(ptr align 8 %self) #8, !dbg !13656
  br i1 %_246, label %bb245, label %bb254, !dbg !13656

bb234:                                            ; preds = %bb232
  %318 = load i8, ptr %first, align 1, !dbg !13657, !range !1562, !noundef !25
  %_237 = trunc i8 %318 to i1, !dbg !13657
  %_236 = xor i1 %_237, true, !dbg !13658
  br i1 %_236, label %bb235, label %bb239, !dbg !13658

bb239:                                            ; preds = %bb235, %bb234
  store i8 0, ptr %first, align 1, !dbg !13659
; call core::fmt::Formatter::write_str
  %_243 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_c1ee36a2ca5655f338c32dfb0848c1c2, i64 6) #8, !dbg !13660
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %319 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_243) #8, !dbg !13660
  %320 = zext i1 %319 to i8, !dbg !13660
  store i8 %320, ptr %_242, align 1, !dbg !13660
  %321 = load i8, ptr %_242, align 1, !dbg !13660, !range !1562, !noundef !25
  %322 = trunc i8 %321 to i1, !dbg !13660
  %_245 = zext i1 %322 to i64, !dbg !13660
  %323 = icmp eq i64 %_245, 0, !dbg !13660
  br i1 %323, label %bb243, label %bb242, !dbg !13660

bb235:                                            ; preds = %bb234
; call core::fmt::Formatter::write_str
  %_239 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13661
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %324 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_239) #8, !dbg !13661
  %325 = zext i1 %324 to i8, !dbg !13661
  store i8 %325, ptr %_238, align 1, !dbg !13661
  %326 = load i8, ptr %_238, align 1, !dbg !13661, !range !1562, !noundef !25
  %327 = trunc i8 %326 to i1, !dbg !13661
  %_241 = zext i1 %327 to i64, !dbg !13661
  %328 = icmp eq i64 %_241, 0, !dbg !13661
  br i1 %328, label %bb239, label %bb238, !dbg !13661

bb238:                                            ; preds = %bb235
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %329 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13705
  %330 = zext i1 %329 to i8, !dbg !13705
  store i8 %330, ptr %0, align 1, !dbg !13705
  br label %bb287, !dbg !13705

bb242:                                            ; preds = %bb239
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %331 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13706
  %332 = zext i1 %331 to i8, !dbg !13706
  store i8 %332, ptr %0, align 1, !dbg !13706
  br label %bb287, !dbg !13706

bb254:                                            ; preds = %bb250, %bb243
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE
  %_257 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17h3c1cb8115bd25da6E"(ptr align 8 %self) #8, !dbg !13656
  br i1 %_257, label %bb256, label %bb265, !dbg !13656

bb245:                                            ; preds = %bb243
  %333 = load i8, ptr %first, align 1, !dbg !13657, !range !1562, !noundef !25
  %_248 = trunc i8 %333 to i1, !dbg !13657
  %_247 = xor i1 %_248, true, !dbg !13658
  br i1 %_247, label %bb246, label %bb250, !dbg !13658

bb250:                                            ; preds = %bb246, %bb245
  store i8 0, ptr %first, align 1, !dbg !13659
; call core::fmt::Formatter::write_str
  %_254 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_6c9c238293b27621b285d3f3f0315ab2, i64 6) #8, !dbg !13660
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %334 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_254) #8, !dbg !13660
  %335 = zext i1 %334 to i8, !dbg !13660
  store i8 %335, ptr %_253, align 1, !dbg !13660
  %336 = load i8, ptr %_253, align 1, !dbg !13660, !range !1562, !noundef !25
  %337 = trunc i8 %336 to i1, !dbg !13660
  %_256 = zext i1 %337 to i64, !dbg !13660
  %338 = icmp eq i64 %_256, 0, !dbg !13660
  br i1 %338, label %bb254, label %bb253, !dbg !13660

bb246:                                            ; preds = %bb245
; call core::fmt::Formatter::write_str
  %_250 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13661
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %339 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_250) #8, !dbg !13661
  %340 = zext i1 %339 to i8, !dbg !13661
  store i8 %340, ptr %_249, align 1, !dbg !13661
  %341 = load i8, ptr %_249, align 1, !dbg !13661, !range !1562, !noundef !25
  %342 = trunc i8 %341 to i1, !dbg !13661
  %_252 = zext i1 %342 to i64, !dbg !13661
  %343 = icmp eq i64 %_252, 0, !dbg !13661
  br i1 %343, label %bb250, label %bb249, !dbg !13661

bb249:                                            ; preds = %bb246
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %344 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13707
  %345 = zext i1 %344 to i8, !dbg !13707
  store i8 %345, ptr %0, align 1, !dbg !13707
  br label %bb287, !dbg !13707

bb253:                                            ; preds = %bb250
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %346 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13708
  %347 = zext i1 %346 to i8, !dbg !13708
  store i8 %347, ptr %0, align 1, !dbg !13708
  br label %bb287, !dbg !13708

bb265:                                            ; preds = %bb261, %bb254
  %_269 = load i64, ptr %self, align 8, !dbg !13709, !noundef !25
; call x86_64::structures::paging::page_table::PageTableFlags::all
  %348 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17he481180a68f60e6fE() #8, !dbg !13710
  store i64 %348, ptr %_273, align 8, !dbg !13710
; call x86_64::structures::paging::page_table::PageTableFlags::bits
  %_271 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17h08916bee8023530eE(ptr align 8 %_273) #8, !dbg !13710
  %_270 = xor i64 %_271, -1, !dbg !13711
  %349 = and i64 %_269, %_270, !dbg !13709
  store i64 %349, ptr %extra_bits, align 8, !dbg !13709
  %350 = load i64, ptr %extra_bits, align 8, !dbg !13712, !noundef !25
  %351 = icmp eq i64 %350, 0, !dbg !13712
  br i1 %351, label %bb281, label %bb268, !dbg !13712

bb256:                                            ; preds = %bb254
  %352 = load i8, ptr %first, align 1, !dbg !13657, !range !1562, !noundef !25
  %_259 = trunc i8 %352 to i1, !dbg !13657
  %_258 = xor i1 %_259, true, !dbg !13658
  br i1 %_258, label %bb257, label %bb261, !dbg !13658

bb261:                                            ; preds = %bb257, %bb256
  store i8 0, ptr %first, align 1, !dbg !13659
; call core::fmt::Formatter::write_str
  %_265 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_d6e90771ba36bcbd7a76cdf267ebff76, i64 10) #8, !dbg !13660
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %353 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_265) #8, !dbg !13660
  %354 = zext i1 %353 to i8, !dbg !13660
  store i8 %354, ptr %_264, align 1, !dbg !13660
  %355 = load i8, ptr %_264, align 1, !dbg !13660, !range !1562, !noundef !25
  %356 = trunc i8 %355 to i1, !dbg !13660
  %_267 = zext i1 %356 to i64, !dbg !13660
  %357 = icmp eq i64 %_267, 0, !dbg !13660
  br i1 %357, label %bb265, label %bb264, !dbg !13660

bb257:                                            ; preds = %bb256
; call core::fmt::Formatter::write_str
  %_261 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13661
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %358 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_261) #8, !dbg !13661
  %359 = zext i1 %358 to i8, !dbg !13661
  store i8 %359, ptr %_260, align 1, !dbg !13661
  %360 = load i8, ptr %_260, align 1, !dbg !13661, !range !1562, !noundef !25
  %361 = trunc i8 %360 to i1, !dbg !13661
  %_263 = zext i1 %361 to i64, !dbg !13661
  %362 = icmp eq i64 %_263, 0, !dbg !13661
  br i1 %362, label %bb261, label %bb260, !dbg !13661

bb260:                                            ; preds = %bb257
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %363 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13713
  %364 = zext i1 %363 to i8, !dbg !13713
  store i8 %364, ptr %0, align 1, !dbg !13713
  br label %bb287, !dbg !13713

bb264:                                            ; preds = %bb261
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %365 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13714
  %366 = zext i1 %365 to i8, !dbg !13714
  store i8 %366, ptr %0, align 1, !dbg !13714
  br label %bb287, !dbg !13714

bb281:                                            ; preds = %bb276, %bb265
  %367 = load i8, ptr %first, align 1, !dbg !13715, !range !1562, !noundef !25
  %_288 = trunc i8 %367 to i1, !dbg !13715
  br i1 %_288, label %bb282, label %bb286, !dbg !13715

bb268:                                            ; preds = %bb265
  %368 = load i8, ptr %first, align 1, !dbg !13716, !range !1562, !noundef !25
  %_275 = trunc i8 %368 to i1, !dbg !13716
  %_274 = xor i1 %_275, true, !dbg !13717
  br i1 %_274, label %bb269, label %bb273, !dbg !13717

bb273:                                            ; preds = %bb269, %bb268
  store i8 0, ptr %first, align 1, !dbg !13718
; call core::fmt::Formatter::write_str
  %_281 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_83d8d36e705c58ed11bda7b90dabc655, i64 2) #8, !dbg !13719
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %369 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_281) #8, !dbg !13719
  %370 = zext i1 %369 to i8, !dbg !13719
  store i8 %370, ptr %_280, align 1, !dbg !13719
  %371 = load i8, ptr %_280, align 1, !dbg !13719, !range !1562, !noundef !25
  %372 = trunc i8 %371 to i1, !dbg !13719
  %_283 = zext i1 %372 to i64, !dbg !13719
  %373 = icmp eq i64 %_283, 0, !dbg !13719
  br i1 %373, label %bb276, label %bb277, !dbg !13719

bb269:                                            ; preds = %bb268
; call core::fmt::Formatter::write_str
  %_277 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_a73d0e35045fd787c81346701178a687, i64 3) #8, !dbg !13720
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %374 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_277) #8, !dbg !13720
  %375 = zext i1 %374 to i8, !dbg !13720
  store i8 %375, ptr %_276, align 1, !dbg !13720
  %376 = load i8, ptr %_276, align 1, !dbg !13720, !range !1562, !noundef !25
  %377 = trunc i8 %376 to i1, !dbg !13720
  %_279 = zext i1 %377 to i64, !dbg !13720
  %378 = icmp eq i64 %_279, 0, !dbg !13720
  br i1 %378, label %bb273, label %bb272, !dbg !13720

bb272:                                            ; preds = %bb269
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %379 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13721
  %380 = zext i1 %379 to i8, !dbg !13721
  store i8 %380, ptr %0, align 1, !dbg !13721
  br label %bb287, !dbg !13721

bb276:                                            ; preds = %bb273
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_285 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !13722
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %381 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_285) #8, !dbg !13722
  %382 = zext i1 %381 to i8, !dbg !13722
  store i8 %382, ptr %_284, align 1, !dbg !13722
  %383 = load i8, ptr %_284, align 1, !dbg !13722, !range !1562, !noundef !25
  %384 = trunc i8 %383 to i1, !dbg !13722
  %_287 = zext i1 %384 to i64, !dbg !13722
  %385 = icmp eq i64 %_287, 0, !dbg !13722
  br i1 %385, label %bb281, label %bb280, !dbg !13722

bb277:                                            ; preds = %bb273
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %386 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13723
  %387 = zext i1 %386 to i8, !dbg !13723
  store i8 %387, ptr %0, align 1, !dbg !13723
  br label %bb287, !dbg !13723

bb280:                                            ; preds = %bb276
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %388 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13724
  %389 = zext i1 %388 to i8, !dbg !13724
  store i8 %389, ptr %0, align 1, !dbg !13724
  br label %bb287, !dbg !13724

bb286:                                            ; preds = %bb282, %bb281
  store i8 0, ptr %0, align 1, !dbg !13725
  br label %bb287, !dbg !13663

bb282:                                            ; preds = %bb281
; call core::fmt::Formatter::write_str
  %_290 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 @alloc_3c9121c73b3ca7bd4d0dc09458e4ca54, i64 7) #8, !dbg !13726
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %390 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext %_290) #8, !dbg !13726
  %391 = zext i1 %390 to i8, !dbg !13726
  store i8 %391, ptr %_289, align 1, !dbg !13726
  %392 = load i8, ptr %_289, align 1, !dbg !13726, !range !1562, !noundef !25
  %393 = trunc i8 %392 to i1, !dbg !13726
  %_292 = zext i1 %393 to i64, !dbg !13726
  %394 = icmp eq i64 %_292, 0, !dbg !13726
  br i1 %394, label %bb286, label %bb285, !dbg !13726

bb285:                                            ; preds = %bb282
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %395 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8 @alloc_56ac6cc87769dce11ccb7c003db4b3c2) #8, !dbg !13727
  %396 = zext i1 %395 to i8, !dbg !13727
  store i8 %396, ptr %0, align 1, !dbg !13727
  br label %bb287, !dbg !13727

bb6:                                              ; No predecessors!
  unreachable, !dbg !13661
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN92_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hcd6d7d7a36c76839E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13728 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13731, metadata !DIExpression()), !dbg !13733
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13732, metadata !DIExpression()), !dbg !13734
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hb3d0db20a4887bd6E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13735
  ret i1 %0, !dbg !13736
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h499ef349dec6bd7aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13737 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13740, metadata !DIExpression()), !dbg !13742
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13741, metadata !DIExpression()), !dbg !13743
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h165a33459d425333E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13744
  ret i1 %0, !dbg !13745
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hcfd5b59f80c05f8fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13746 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13749, metadata !DIExpression()), !dbg !13751
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13750, metadata !DIExpression()), !dbg !13752
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13753
  ret i1 %0, !dbg !13754
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h6680f466b8d8ceffE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13755 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13758, metadata !DIExpression()), !dbg !13760
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13759, metadata !DIExpression()), !dbg !13761
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h01ea4226b9b87a2fE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13762
  ret i1 %0, !dbg !13763
}

; x86_64::structures::paging::page_table::PageTableFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17he481180a68f60e6fE() unnamed_addr #0 !dbg !13764 {
start:
  %0 = alloca i64, align 8
  store i64 -4503599627366401, ptr %0, align 8, !dbg !13767
  %1 = load i64, ptr %0, align 8, !dbg !13768, !noundef !25
  ret i64 %1, !dbg !13768
}

; x86_64::structures::paging::page_table::PageTableFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17h08916bee8023530eE(ptr align 8 %self) unnamed_addr #0 !dbg !13769 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13773, metadata !DIExpression()), !dbg !13774
  %0 = load i64, ptr %self, align 8, !dbg !13775, !noundef !25
  ret i64 %0, !dbg !13776
}

; x86_64::structures::paging::page_table::PageTableFlags::from_bits_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17ha970d045845270b4E(i64 %bits) unnamed_addr #0 !dbg !13777 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !13781, metadata !DIExpression()), !dbg !13782
; call x86_64::structures::paging::page_table::PageTableFlags::all
  %_4 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17he481180a68f60e6fE() #8, !dbg !13783
  %_2 = and i64 %bits, %_4, !dbg !13784
  store i64 %_2, ptr %0, align 8, !dbg !13785
  %1 = load i64, ptr %0, align 8, !dbg !13786, !noundef !25
  ret i64 %1, !dbg !13786
}

; x86_64::structures::paging::page_table::PageTableFlags::contains
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17hb4881fd27eca1eb4E(ptr align 8 %self, i64 %other) unnamed_addr #0 !dbg !13787 {
start:
  %other.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13791, metadata !DIExpression()), !dbg !13793
  store i64 %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !13792, metadata !DIExpression()), !dbg !13794
  %_4 = load i64, ptr %self, align 8, !dbg !13795, !noundef !25
  %_3 = and i64 %_4, %other, !dbg !13796
  %0 = icmp eq i64 %_3, %other, !dbg !13796
  ret i1 %0, !dbg !13797
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17hbb7959a49dd74c92E"(i64 %self, i64 %other) unnamed_addr #0 !dbg !13798 {
start:
  %other.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13803, metadata !DIExpression()), !dbg !13805
  store i64 %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !13804, metadata !DIExpression()), !dbg !13806
  %_3 = or i64 %self, %other, !dbg !13807
  store i64 %_3, ptr %0, align 8, !dbg !13808
  %1 = load i64, ptr %0, align 8, !dbg !13809, !noundef !25
  ret i64 %1, !dbg !13809
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h7cfa6963811564d8E"(ptr align 8 %self) unnamed_addr #0 !dbg !13810 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13816, metadata !DIExpression()), !dbg !13818
  br i1 false, label %bb2, label %bb1, !dbg !13818

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13818, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13818
  %1 = zext i1 %_5 to i8, !dbg !13818
  store i8 %1, ptr %_2, align 1, !dbg !13818
  br label %bb3, !dbg !13818

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13818
  br label %bb3, !dbg !13818

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13818, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13818
  br i1 %3, label %bb4, label %bb5, !dbg !13818

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13818, !noundef !25
  %_7 = and i64 %_8, 1, !dbg !13818
  %4 = icmp eq i64 %_7, 1, !dbg !13818
  %5 = zext i1 %4 to i8, !dbg !13818
  store i8 %5, ptr %0, align 1, !dbg !13818
  br label %bb6, !dbg !13818

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13818
  br label %bb6, !dbg !13818

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13819, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13819
  ret i1 %7, !dbg !13819
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17hb6863d562f02f522E"(ptr align 8 %self) unnamed_addr #0 !dbg !13820 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13822, metadata !DIExpression()), !dbg !13824
  br i1 false, label %bb2, label %bb1, !dbg !13824

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13824, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13824
  %1 = zext i1 %_5 to i8, !dbg !13824
  store i8 %1, ptr %_2, align 1, !dbg !13824
  br label %bb3, !dbg !13824

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13824
  br label %bb3, !dbg !13824

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13824, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13824
  br i1 %3, label %bb4, label %bb5, !dbg !13824

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13824, !noundef !25
  %_7 = and i64 %_8, 2, !dbg !13824
  %4 = icmp eq i64 %_7, 2, !dbg !13824
  %5 = zext i1 %4 to i8, !dbg !13824
  store i8 %5, ptr %0, align 1, !dbg !13824
  br label %bb6, !dbg !13824

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13824
  br label %bb6, !dbg !13824

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13825, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13825
  ret i1 %7, !dbg !13825
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_ACCESSIBLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17h12bf04c32a76ef9dE"(ptr align 8 %self) unnamed_addr #0 !dbg !13826 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13828, metadata !DIExpression()), !dbg !13830
  br i1 false, label %bb2, label %bb1, !dbg !13830

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13830, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13830
  %1 = zext i1 %_5 to i8, !dbg !13830
  store i8 %1, ptr %_2, align 1, !dbg !13830
  br label %bb3, !dbg !13830

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13830
  br label %bb3, !dbg !13830

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13830, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13830
  br i1 %3, label %bb4, label %bb5, !dbg !13830

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13830, !noundef !25
  %_7 = and i64 %_8, 4, !dbg !13830
  %4 = icmp eq i64 %_7, 4, !dbg !13830
  %5 = zext i1 %4 to i8, !dbg !13830
  store i8 %5, ptr %0, align 1, !dbg !13830
  br label %bb6, !dbg !13830

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13830
  br label %bb6, !dbg !13830

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13831, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13831
  ret i1 %7, !dbg !13831
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_THROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17hc1cf31e92d8c0970E"(ptr align 8 %self) unnamed_addr #0 !dbg !13832 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13834, metadata !DIExpression()), !dbg !13836
  br i1 false, label %bb2, label %bb1, !dbg !13836

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13836, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13836
  %1 = zext i1 %_5 to i8, !dbg !13836
  store i8 %1, ptr %_2, align 1, !dbg !13836
  br label %bb3, !dbg !13836

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13836
  br label %bb3, !dbg !13836

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13836, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13836
  br i1 %3, label %bb4, label %bb5, !dbg !13836

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13836, !noundef !25
  %_7 = and i64 %_8, 8, !dbg !13836
  %4 = icmp eq i64 %_7, 8, !dbg !13836
  %5 = zext i1 %4 to i8, !dbg !13836
  store i8 %5, ptr %0, align 1, !dbg !13836
  br label %bb6, !dbg !13836

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13836
  br label %bb6, !dbg !13836

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13837, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13837
  ret i1 %7, !dbg !13837
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_CACHE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17hf45e169c5e565a8eE"(ptr align 8 %self) unnamed_addr #0 !dbg !13838 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13840, metadata !DIExpression()), !dbg !13842
  br i1 false, label %bb2, label %bb1, !dbg !13842

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13842, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13842
  %1 = zext i1 %_5 to i8, !dbg !13842
  store i8 %1, ptr %_2, align 1, !dbg !13842
  br label %bb3, !dbg !13842

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13842
  br label %bb3, !dbg !13842

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13842, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13842
  br i1 %3, label %bb4, label %bb5, !dbg !13842

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13842, !noundef !25
  %_7 = and i64 %_8, 16, !dbg !13842
  %4 = icmp eq i64 %_7, 16, !dbg !13842
  %5 = zext i1 %4 to i8, !dbg !13842
  store i8 %5, ptr %0, align 1, !dbg !13842
  br label %bb6, !dbg !13842

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13842
  br label %bb6, !dbg !13842

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13843, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13843
  ret i1 %7, !dbg !13843
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17hb5db8181f83ba529E"(ptr align 8 %self) unnamed_addr #0 !dbg !13844 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13846, metadata !DIExpression()), !dbg !13848
  br i1 false, label %bb2, label %bb1, !dbg !13848

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13848, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13848
  %1 = zext i1 %_5 to i8, !dbg !13848
  store i8 %1, ptr %_2, align 1, !dbg !13848
  br label %bb3, !dbg !13848

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13848
  br label %bb3, !dbg !13848

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13848, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13848
  br i1 %3, label %bb4, label %bb5, !dbg !13848

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13848, !noundef !25
  %_7 = and i64 %_8, 32, !dbg !13848
  %4 = icmp eq i64 %_7, 32, !dbg !13848
  %5 = zext i1 %4 to i8, !dbg !13848
  store i8 %5, ptr %0, align 1, !dbg !13848
  br label %bb6, !dbg !13848

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13848
  br label %bb6, !dbg !13848

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13849, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13849
  ret i1 %7, !dbg !13849
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRTY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17hdc2d9114e8ad34b3E"(ptr align 8 %self) unnamed_addr #0 !dbg !13850 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13852, metadata !DIExpression()), !dbg !13854
  br i1 false, label %bb2, label %bb1, !dbg !13854

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13854, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13854
  %1 = zext i1 %_5 to i8, !dbg !13854
  store i8 %1, ptr %_2, align 1, !dbg !13854
  br label %bb3, !dbg !13854

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13854
  br label %bb3, !dbg !13854

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13854, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13854
  br i1 %3, label %bb4, label %bb5, !dbg !13854

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13854, !noundef !25
  %_7 = and i64 %_8, 64, !dbg !13854
  %4 = icmp eq i64 %_7, 64, !dbg !13854
  %5 = zext i1 %4 to i8, !dbg !13854
  store i8 %5, ptr %0, align 1, !dbg !13854
  br label %bb6, !dbg !13854

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13854
  br label %bb6, !dbg !13854

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13855, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13855
  ret i1 %7, !dbg !13855
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::HUGE_PAGE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17h86afa5c45e4bbbd2E"(ptr align 8 %self) unnamed_addr #0 !dbg !13856 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13858, metadata !DIExpression()), !dbg !13860
  br i1 false, label %bb2, label %bb1, !dbg !13860

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13860, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13860
  %1 = zext i1 %_5 to i8, !dbg !13860
  store i8 %1, ptr %_2, align 1, !dbg !13860
  br label %bb3, !dbg !13860

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13860
  br label %bb3, !dbg !13860

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13860, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13860
  br i1 %3, label %bb4, label %bb5, !dbg !13860

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13860, !noundef !25
  %_7 = and i64 %_8, 128, !dbg !13860
  %4 = icmp eq i64 %_7, 128, !dbg !13860
  %5 = zext i1 %4 to i8, !dbg !13860
  store i8 %5, ptr %0, align 1, !dbg !13860
  br label %bb6, !dbg !13860

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13860
  br label %bb6, !dbg !13860

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13861, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13861
  ret i1 %7, !dbg !13861
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17h7ca5239b6be8ae6cE"(ptr align 8 %self) unnamed_addr #0 !dbg !13862 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13864, metadata !DIExpression()), !dbg !13866
  br i1 false, label %bb2, label %bb1, !dbg !13866

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13866, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13866
  %1 = zext i1 %_5 to i8, !dbg !13866
  store i8 %1, ptr %_2, align 1, !dbg !13866
  br label %bb3, !dbg !13866

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13866
  br label %bb3, !dbg !13866

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13866, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13866
  br i1 %3, label %bb4, label %bb5, !dbg !13866

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13866, !noundef !25
  %_7 = and i64 %_8, 256, !dbg !13866
  %4 = icmp eq i64 %_7, 256, !dbg !13866
  %5 = zext i1 %4 to i8, !dbg !13866
  store i8 %5, ptr %0, align 1, !dbg !13866
  br label %bb6, !dbg !13866

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13866
  br label %bb6, !dbg !13866

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13867, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13867
  ret i1 %7, !dbg !13867
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_9
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917h65b0c1fdfd10bafaE"(ptr align 8 %self) unnamed_addr #0 !dbg !13868 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13870, metadata !DIExpression()), !dbg !13872
  br i1 false, label %bb2, label %bb1, !dbg !13872

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13872, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13872
  %1 = zext i1 %_5 to i8, !dbg !13872
  store i8 %1, ptr %_2, align 1, !dbg !13872
  br label %bb3, !dbg !13872

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13872
  br label %bb3, !dbg !13872

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13872, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13872
  br i1 %3, label %bb4, label %bb5, !dbg !13872

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13872, !noundef !25
  %_7 = and i64 %_8, 512, !dbg !13872
  %4 = icmp eq i64 %_7, 512, !dbg !13872
  %5 = zext i1 %4 to i8, !dbg !13872
  store i8 %5, ptr %0, align 1, !dbg !13872
  br label %bb6, !dbg !13872

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13872
  br label %bb6, !dbg !13872

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13873, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13873
  ret i1 %7, !dbg !13873
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_10
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017hbf1e5cdd2c7dba37E"(ptr align 8 %self) unnamed_addr #0 !dbg !13874 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13876, metadata !DIExpression()), !dbg !13878
  br i1 false, label %bb2, label %bb1, !dbg !13878

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13878, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13878
  %1 = zext i1 %_5 to i8, !dbg !13878
  store i8 %1, ptr %_2, align 1, !dbg !13878
  br label %bb3, !dbg !13878

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13878
  br label %bb3, !dbg !13878

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13878, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13878
  br i1 %3, label %bb4, label %bb5, !dbg !13878

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13878, !noundef !25
  %_7 = and i64 %_8, 1024, !dbg !13878
  %4 = icmp eq i64 %_7, 1024, !dbg !13878
  %5 = zext i1 %4 to i8, !dbg !13878
  store i8 %5, ptr %0, align 1, !dbg !13878
  br label %bb6, !dbg !13878

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13878
  br label %bb6, !dbg !13878

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13879, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13879
  ret i1 %7, !dbg !13879
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_11
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117he1410f59360d556bE"(ptr align 8 %self) unnamed_addr #0 !dbg !13880 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13882, metadata !DIExpression()), !dbg !13884
  br i1 false, label %bb2, label %bb1, !dbg !13884

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13884, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13884
  %1 = zext i1 %_5 to i8, !dbg !13884
  store i8 %1, ptr %_2, align 1, !dbg !13884
  br label %bb3, !dbg !13884

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13884
  br label %bb3, !dbg !13884

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13884, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13884
  br i1 %3, label %bb4, label %bb5, !dbg !13884

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13884, !noundef !25
  %_7 = and i64 %_8, 2048, !dbg !13884
  %4 = icmp eq i64 %_7, 2048, !dbg !13884
  %5 = zext i1 %4 to i8, !dbg !13884
  store i8 %5, ptr %0, align 1, !dbg !13884
  br label %bb6, !dbg !13884

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13884
  br label %bb6, !dbg !13884

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13885, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13885
  ret i1 %7, !dbg !13885
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_52
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217h10cae0dce07d2309E"(ptr align 8 %self) unnamed_addr #0 !dbg !13886 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13888, metadata !DIExpression()), !dbg !13890
  br i1 false, label %bb2, label %bb1, !dbg !13890

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13890, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13890
  %1 = zext i1 %_5 to i8, !dbg !13890
  store i8 %1, ptr %_2, align 1, !dbg !13890
  br label %bb3, !dbg !13890

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13890
  br label %bb3, !dbg !13890

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13890, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13890
  br i1 %3, label %bb4, label %bb5, !dbg !13890

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13890, !noundef !25
  %_7 = and i64 %_8, 4503599627370496, !dbg !13890
  %4 = icmp eq i64 %_7, 4503599627370496, !dbg !13890
  %5 = zext i1 %4 to i8, !dbg !13890
  store i8 %5, ptr %0, align 1, !dbg !13890
  br label %bb6, !dbg !13890

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13890
  br label %bb6, !dbg !13890

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13891, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13891
  ret i1 %7, !dbg !13891
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_53
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317he728ff41592fec9eE"(ptr align 8 %self) unnamed_addr #0 !dbg !13892 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13894, metadata !DIExpression()), !dbg !13896
  br i1 false, label %bb2, label %bb1, !dbg !13896

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13896, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13896
  %1 = zext i1 %_5 to i8, !dbg !13896
  store i8 %1, ptr %_2, align 1, !dbg !13896
  br label %bb3, !dbg !13896

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13896
  br label %bb3, !dbg !13896

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13896, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13896
  br i1 %3, label %bb4, label %bb5, !dbg !13896

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13896, !noundef !25
  %_7 = and i64 %_8, 9007199254740992, !dbg !13896
  %4 = icmp eq i64 %_7, 9007199254740992, !dbg !13896
  %5 = zext i1 %4 to i8, !dbg !13896
  store i8 %5, ptr %0, align 1, !dbg !13896
  br label %bb6, !dbg !13896

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13896
  br label %bb6, !dbg !13896

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13897, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13897
  ret i1 %7, !dbg !13897
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_54
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417hbb61f00f006b7ad5E"(ptr align 8 %self) unnamed_addr #0 !dbg !13898 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13900, metadata !DIExpression()), !dbg !13902
  br i1 false, label %bb2, label %bb1, !dbg !13902

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13902, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13902
  %1 = zext i1 %_5 to i8, !dbg !13902
  store i8 %1, ptr %_2, align 1, !dbg !13902
  br label %bb3, !dbg !13902

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13902
  br label %bb3, !dbg !13902

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13902, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13902
  br i1 %3, label %bb4, label %bb5, !dbg !13902

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13902, !noundef !25
  %_7 = and i64 %_8, 18014398509481984, !dbg !13902
  %4 = icmp eq i64 %_7, 18014398509481984, !dbg !13902
  %5 = zext i1 %4 to i8, !dbg !13902
  store i8 %5, ptr %0, align 1, !dbg !13902
  br label %bb6, !dbg !13902

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13902
  br label %bb6, !dbg !13902

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13903, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13903
  ret i1 %7, !dbg !13903
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_55
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517hde88ed6d77469469E"(ptr align 8 %self) unnamed_addr #0 !dbg !13904 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13906, metadata !DIExpression()), !dbg !13908
  br i1 false, label %bb2, label %bb1, !dbg !13908

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13908, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13908
  %1 = zext i1 %_5 to i8, !dbg !13908
  store i8 %1, ptr %_2, align 1, !dbg !13908
  br label %bb3, !dbg !13908

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13908
  br label %bb3, !dbg !13908

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13908, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13908
  br i1 %3, label %bb4, label %bb5, !dbg !13908

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13908, !noundef !25
  %_7 = and i64 %_8, 36028797018963968, !dbg !13908
  %4 = icmp eq i64 %_7, 36028797018963968, !dbg !13908
  %5 = zext i1 %4 to i8, !dbg !13908
  store i8 %5, ptr %0, align 1, !dbg !13908
  br label %bb6, !dbg !13908

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13908
  br label %bb6, !dbg !13908

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13909, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13909
  ret i1 %7, !dbg !13909
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_56
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617h13899afc77749856E"(ptr align 8 %self) unnamed_addr #0 !dbg !13910 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13912, metadata !DIExpression()), !dbg !13914
  br i1 false, label %bb2, label %bb1, !dbg !13914

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13914, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13914
  %1 = zext i1 %_5 to i8, !dbg !13914
  store i8 %1, ptr %_2, align 1, !dbg !13914
  br label %bb3, !dbg !13914

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13914
  br label %bb3, !dbg !13914

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13914, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13914
  br i1 %3, label %bb4, label %bb5, !dbg !13914

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13914, !noundef !25
  %_7 = and i64 %_8, 72057594037927936, !dbg !13914
  %4 = icmp eq i64 %_7, 72057594037927936, !dbg !13914
  %5 = zext i1 %4 to i8, !dbg !13914
  store i8 %5, ptr %0, align 1, !dbg !13914
  br label %bb6, !dbg !13914

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13914
  br label %bb6, !dbg !13914

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13915, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13915
  ret i1 %7, !dbg !13915
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_57
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717he1e8903ada32aa8dE"(ptr align 8 %self) unnamed_addr #0 !dbg !13916 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13918, metadata !DIExpression()), !dbg !13920
  br i1 false, label %bb2, label %bb1, !dbg !13920

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13920, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13920
  %1 = zext i1 %_5 to i8, !dbg !13920
  store i8 %1, ptr %_2, align 1, !dbg !13920
  br label %bb3, !dbg !13920

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13920
  br label %bb3, !dbg !13920

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13920, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13920
  br i1 %3, label %bb4, label %bb5, !dbg !13920

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13920, !noundef !25
  %_7 = and i64 %_8, 144115188075855872, !dbg !13920
  %4 = icmp eq i64 %_7, 144115188075855872, !dbg !13920
  %5 = zext i1 %4 to i8, !dbg !13920
  store i8 %5, ptr %0, align 1, !dbg !13920
  br label %bb6, !dbg !13920

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13920
  br label %bb6, !dbg !13920

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13921, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13921
  ret i1 %7, !dbg !13921
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_58
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817h9681c21077e46ef7E"(ptr align 8 %self) unnamed_addr #0 !dbg !13922 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13924, metadata !DIExpression()), !dbg !13926
  br i1 false, label %bb2, label %bb1, !dbg !13926

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13926, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13926
  %1 = zext i1 %_5 to i8, !dbg !13926
  store i8 %1, ptr %_2, align 1, !dbg !13926
  br label %bb3, !dbg !13926

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13926
  br label %bb3, !dbg !13926

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13926, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13926
  br i1 %3, label %bb4, label %bb5, !dbg !13926

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13926, !noundef !25
  %_7 = and i64 %_8, 288230376151711744, !dbg !13926
  %4 = icmp eq i64 %_7, 288230376151711744, !dbg !13926
  %5 = zext i1 %4 to i8, !dbg !13926
  store i8 %5, ptr %0, align 1, !dbg !13926
  br label %bb6, !dbg !13926

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13926
  br label %bb6, !dbg !13926

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13927, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13927
  ret i1 %7, !dbg !13927
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_59
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917h6ee0acb2fa66cf01E"(ptr align 8 %self) unnamed_addr #0 !dbg !13928 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13930, metadata !DIExpression()), !dbg !13932
  br i1 false, label %bb2, label %bb1, !dbg !13932

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13932, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13932
  %1 = zext i1 %_5 to i8, !dbg !13932
  store i8 %1, ptr %_2, align 1, !dbg !13932
  br label %bb3, !dbg !13932

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13932
  br label %bb3, !dbg !13932

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13932, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13932
  br i1 %3, label %bb4, label %bb5, !dbg !13932

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13932, !noundef !25
  %_7 = and i64 %_8, 576460752303423488, !dbg !13932
  %4 = icmp eq i64 %_7, 576460752303423488, !dbg !13932
  %5 = zext i1 %4 to i8, !dbg !13932
  store i8 %5, ptr %0, align 1, !dbg !13932
  br label %bb6, !dbg !13932

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13932
  br label %bb6, !dbg !13932

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13933, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13933
  ret i1 %7, !dbg !13933
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_60
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017h23ecbefcdc7d9d64E"(ptr align 8 %self) unnamed_addr #0 !dbg !13934 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13936, metadata !DIExpression()), !dbg !13938
  br i1 false, label %bb2, label %bb1, !dbg !13938

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13938, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13938
  %1 = zext i1 %_5 to i8, !dbg !13938
  store i8 %1, ptr %_2, align 1, !dbg !13938
  br label %bb3, !dbg !13938

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13938
  br label %bb3, !dbg !13938

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13938, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13938
  br i1 %3, label %bb4, label %bb5, !dbg !13938

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13938, !noundef !25
  %_7 = and i64 %_8, 1152921504606846976, !dbg !13938
  %4 = icmp eq i64 %_7, 1152921504606846976, !dbg !13938
  %5 = zext i1 %4 to i8, !dbg !13938
  store i8 %5, ptr %0, align 1, !dbg !13938
  br label %bb6, !dbg !13938

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13938
  br label %bb6, !dbg !13938

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13939, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13939
  ret i1 %7, !dbg !13939
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_61
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117h164bb2a3e8b80966E"(ptr align 8 %self) unnamed_addr #0 !dbg !13940 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13942, metadata !DIExpression()), !dbg !13944
  br i1 false, label %bb2, label %bb1, !dbg !13944

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13944, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13944
  %1 = zext i1 %_5 to i8, !dbg !13944
  store i8 %1, ptr %_2, align 1, !dbg !13944
  br label %bb3, !dbg !13944

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13944
  br label %bb3, !dbg !13944

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13944, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13944
  br i1 %3, label %bb4, label %bb5, !dbg !13944

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13944, !noundef !25
  %_7 = and i64 %_8, 2305843009213693952, !dbg !13944
  %4 = icmp eq i64 %_7, 2305843009213693952, !dbg !13944
  %5 = zext i1 %4 to i8, !dbg !13944
  store i8 %5, ptr %0, align 1, !dbg !13944
  br label %bb6, !dbg !13944

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13944
  br label %bb6, !dbg !13944

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13945, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13945
  ret i1 %7, !dbg !13945
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_62
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217h3eb085a67697ec2aE"(ptr align 8 %self) unnamed_addr #0 !dbg !13946 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13948, metadata !DIExpression()), !dbg !13950
  br i1 false, label %bb2, label %bb1, !dbg !13950

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13950, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13950
  %1 = zext i1 %_5 to i8, !dbg !13950
  store i8 %1, ptr %_2, align 1, !dbg !13950
  br label %bb3, !dbg !13950

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13950
  br label %bb3, !dbg !13950

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13950, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13950
  br i1 %3, label %bb4, label %bb5, !dbg !13950

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13950, !noundef !25
  %_7 = and i64 %_8, 4611686018427387904, !dbg !13950
  %4 = icmp eq i64 %_7, 4611686018427387904, !dbg !13950
  %5 = zext i1 %4 to i8, !dbg !13950
  store i8 %5, ptr %0, align 1, !dbg !13950
  br label %bb6, !dbg !13950

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13950
  br label %bb6, !dbg !13950

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13951, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13951
  ret i1 %7, !dbg !13951
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17h3c1cb8115bd25da6E"(ptr align 8 %self) unnamed_addr #0 !dbg !13952 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13954, metadata !DIExpression()), !dbg !13956
  br i1 false, label %bb2, label %bb1, !dbg !13956

bb2:                                              ; preds = %start
  %_6 = load i64, ptr %self, align 8, !dbg !13956, !noundef !25
  %_5 = icmp ne i64 %_6, 0, !dbg !13956
  %1 = zext i1 %_5 to i8, !dbg !13956
  store i8 %1, ptr %_2, align 1, !dbg !13956
  br label %bb3, !dbg !13956

bb1:                                              ; preds = %start
  store i8 0, ptr %_2, align 1, !dbg !13956
  br label %bb3, !dbg !13956

bb3:                                              ; preds = %bb2, %bb1
  %2 = load i8, ptr %_2, align 1, !dbg !13956, !range !1562, !noundef !25
  %3 = trunc i8 %2 to i1, !dbg !13956
  br i1 %3, label %bb4, label %bb5, !dbg !13956

bb5:                                              ; preds = %bb3
  %_8 = load i64, ptr %self, align 8, !dbg !13956, !noundef !25
  %_7 = and i64 %_8, -9223372036854775808, !dbg !13956
  %4 = icmp eq i64 %_7, -9223372036854775808, !dbg !13956
  %5 = zext i1 %4 to i8, !dbg !13956
  store i8 %5, ptr %0, align 1, !dbg !13956
  br label %bb6, !dbg !13956

bb4:                                              ; preds = %bb3
  store i8 0, ptr %0, align 1, !dbg !13956
  br label %bb6, !dbg !13956

bb6:                                              ; preds = %bb5, %bb4
  %6 = load i8, ptr %0, align 1, !dbg !13957, !range !1562, !noundef !25
  %7 = trunc i8 %6 to i1, !dbg !13957
  ret i1 %7, !dbg !13957
}

; <x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableIndex$u20$as$u20$core..fmt..Debug$GT$3fmt17h89a7985d2fd5064dE"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13958 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13963, metadata !DIExpression()), !dbg !13965
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13964, metadata !DIExpression()), !dbg !13965
  store ptr %self, ptr %_6, align 8, !dbg !13966
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h71f3278ec168498fE(ptr align 8 %f, ptr align 1 @alloc_51c708f532f8bd3b460099dd591760ff, i64 14, ptr align 1 %_6, ptr align 8 @vtable.n) #8, !dbg !13965
  ret i1 %0, !dbg !13967
}

; <x86_64::structures::paging::page_table::PageOffset as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..page_table..PageOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17he8dddf25702e2fdbE"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13968 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13974, metadata !DIExpression()), !dbg !13976
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13975, metadata !DIExpression()), !dbg !13976
  store ptr %self, ptr %_6, align 8, !dbg !13977
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h71f3278ec168498fE(ptr align 8 %f, ptr align 1 @alloc_a8ce44ce3845b24ba5dfeef8cfda2d65, i64 10, ptr align 1 %_6, ptr align 8 @vtable.n) #8, !dbg !13976
  ret i1 %0, !dbg !13978
}

; <x86_64::structures::paging::page_table::PageTableLevel as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17ha51e1541ec2f6019E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13979 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13985, metadata !DIExpression()), !dbg !13987
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13986, metadata !DIExpression()), !dbg !13987
  %0 = load i8, ptr %self, align 1, !dbg !13987, !range !7815, !noundef !25
  %_4 = zext i8 %0 to i64, !dbg !13987
  switch i64 %_4, label %bb2 [
    i64 1, label %bb3
    i64 2, label %bb4
    i64 3, label %bb5
    i64 4, label %bb1
  ], !dbg !13987

bb2:                                              ; preds = %start
  unreachable, !dbg !13987

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13987
  store ptr @alloc_e813fda33c33e38665803c55f01a1a57, ptr %1, align 8, !dbg !13987
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13987
  store i64 3, ptr %2, align 8, !dbg !13987
  br label %bb6, !dbg !13988

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13987
  store ptr @alloc_da1d77dfe6c47b0702ad778dd22ebff8, ptr %3, align 8, !dbg !13987
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13987
  store i64 3, ptr %4, align 8, !dbg !13987
  br label %bb6, !dbg !13988

bb5:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13987
  store ptr @alloc_460442126579dd15a4cc4f66a722a171, ptr %5, align 8, !dbg !13987
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13987
  store i64 5, ptr %6, align 8, !dbg !13987
  br label %bb6, !dbg !13988

bb1:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13987
  store ptr @alloc_c80e08efdaead885d3a45381e5cd20f1, ptr %7, align 8, !dbg !13987
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13987
  store i64 4, ptr %8, align 8, !dbg !13987
  br label %bb6, !dbg !13988

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13987
  %10 = load ptr, ptr %9, align 8, !dbg !13987, !nonnull !25, !align !4493, !noundef !25
  %11 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13987
  %12 = load i64, ptr %11, align 8, !dbg !13987, !noundef !25
; call core::fmt::Formatter::write_str
  %13 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 %10, i64 %12) #8, !dbg !13987
  ret i1 %13, !dbg !13989
}

; <x86_64::structures::tss::TaskStateSegment as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..structures..tss..TaskStateSegment$u20$as$u20$core..fmt..Debug$GT$3fmt17h0811c80101769a5dE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13990 {
start:
  %values.dbg.spill = alloca { ptr, i64 }, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_27 = alloca i16, align 2
  %_26 = alloca ptr, align 8
  %_23 = alloca i16, align 2
  %_20 = alloca i64, align 8
  %_17 = alloca [7 x i64], align 8
  %_14 = alloca i64, align 8
  %_11 = alloca [3 x i64], align 8
  %_8 = alloca i32, align 4
  %_5 = alloca [7 x { ptr, ptr }], align 8
  %names.dbg.spill = alloca ptr, align 8
  store ptr @alloc_2b5f13e3e381e4ce480fe877b2654bbe, ptr %names.dbg.spill, align 8, !dbg !14015
  call void @llvm.dbg.declare(metadata ptr %names.dbg.spill, metadata !14009, metadata !DIExpression()), !dbg !14015
  store ptr %self, ptr %self.dbg.spill, align 8, !dbg !14015
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !14007, metadata !DIExpression()), !dbg !14016
  store ptr %f, ptr %f.dbg.spill, align 8, !dbg !14015
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !14008, metadata !DIExpression()), !dbg !14016
  %0 = load i32, ptr %self, align 4, !dbg !14017, !noundef !25
  store i32 %0, ptr %_8, align 4, !dbg !14017
  %1 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 1, !dbg !14018
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_11, ptr align 4 %1, i64 24, i1 false), !dbg !14018
  %2 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 2, !dbg !14019
  %3 = load i64, ptr %2, align 4, !dbg !14019, !noundef !25
  store i64 %3, ptr %_14, align 8, !dbg !14019
  %4 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 3, !dbg !14020
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_17, ptr align 4 %4, i64 56, i1 false), !dbg !14020
  %5 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 4, !dbg !14021
  %6 = load i64, ptr %5, align 4, !dbg !14021, !noundef !25
  store i64 %6, ptr %_20, align 8, !dbg !14021
  %7 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 5, !dbg !14022
  %8 = load i16, ptr %7, align 4, !dbg !14022, !noundef !25
  store i16 %8, ptr %_23, align 2, !dbg !14022
  %9 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 6, !dbg !14023
  %10 = load i16, ptr %9, align 2, !dbg !14023, !noundef !25
  store i16 %10, ptr %_27, align 2, !dbg !14023
  store ptr %_27, ptr %_26, align 8, !dbg !14023
  %11 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 0, !dbg !14015
  %12 = getelementptr inbounds { ptr, ptr }, ptr %11, i32 0, i32 0, !dbg !14015
  store ptr %_8, ptr %12, align 8, !dbg !14015
  %13 = getelementptr inbounds { ptr, ptr }, ptr %11, i32 0, i32 1, !dbg !14015
  store ptr @vtable.K, ptr %13, align 8, !dbg !14015
  %14 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 1, !dbg !14015
  %15 = getelementptr inbounds { ptr, ptr }, ptr %14, i32 0, i32 0, !dbg !14015
  store ptr %_11, ptr %15, align 8, !dbg !14015
  %16 = getelementptr inbounds { ptr, ptr }, ptr %14, i32 0, i32 1, !dbg !14015
  store ptr @vtable.L, ptr %16, align 8, !dbg !14015
  %17 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 2, !dbg !14015
  %18 = getelementptr inbounds { ptr, ptr }, ptr %17, i32 0, i32 0, !dbg !14015
  store ptr %_14, ptr %18, align 8, !dbg !14015
  %19 = getelementptr inbounds { ptr, ptr }, ptr %17, i32 0, i32 1, !dbg !14015
  store ptr @vtable.f, ptr %19, align 8, !dbg !14015
  %20 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 3, !dbg !14015
  %21 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 0, !dbg !14015
  store ptr %_17, ptr %21, align 8, !dbg !14015
  %22 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 1, !dbg !14015
  store ptr @vtable.M, ptr %22, align 8, !dbg !14015
  %23 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 4, !dbg !14015
  %24 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 0, !dbg !14015
  store ptr %_20, ptr %24, align 8, !dbg !14015
  %25 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 1, !dbg !14015
  store ptr @vtable.f, ptr %25, align 8, !dbg !14015
  %26 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 5, !dbg !14015
  %27 = getelementptr inbounds { ptr, ptr }, ptr %26, i32 0, i32 0, !dbg !14015
  store ptr %_23, ptr %27, align 8, !dbg !14015
  %28 = getelementptr inbounds { ptr, ptr }, ptr %26, i32 0, i32 1, !dbg !14015
  store ptr @vtable.b, ptr %28, align 8, !dbg !14015
  %29 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 6, !dbg !14015
  %30 = getelementptr inbounds { ptr, ptr }, ptr %29, i32 0, i32 0, !dbg !14015
  store ptr %_26, ptr %30, align 8, !dbg !14015
  %31 = getelementptr inbounds { ptr, ptr }, ptr %29, i32 0, i32 1, !dbg !14015
  store ptr @vtable.n, ptr %31, align 8, !dbg !14015
  %32 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 0, !dbg !14015
  store ptr %_5, ptr %32, align 8, !dbg !14015
  %33 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 1, !dbg !14015
  store i64 7, ptr %33, align 8, !dbg !14015
  call void @llvm.dbg.declare(metadata ptr %values.dbg.spill, metadata !14013, metadata !DIExpression()), !dbg !14024
; call core::fmt::Formatter::debug_struct_fields_finish
  %34 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_fields_finish17h99d78cb82fad3c9aE(ptr align 8 %f, ptr align 1 @alloc_e5e0822bae167f253a4cb2947d762ec0, i64 16, ptr align 8 @alloc_2b5f13e3e381e4ce480fe877b2654bbe, i64 7, ptr align 8 %_5, i64 7) #8, !dbg !14024
  ret i1 %34, !dbg !14025
}

; <x86_64::structures::DescriptorTablePointer as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..DescriptorTablePointer$u20$as$u20$core..fmt..Debug$GT$3fmt17hc78463a5370b4ecfE"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !14026 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_12 = alloca i64, align 8
  %_11 = alloca ptr, align 8
  %_7 = alloca i16, align 2
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !14033, metadata !DIExpression()), !dbg !14035
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !14034, metadata !DIExpression()), !dbg !14035
  %0 = load i16, ptr %self, align 2, !dbg !14036, !noundef !25
  store i16 %0, ptr %_7, align 2, !dbg !14036
  %1 = getelementptr inbounds %"structures::DescriptorTablePointer", ptr %self, i32 0, i32 1, !dbg !14037
  %2 = load i64, ptr %1, align 2, !dbg !14037, !noundef !25
  store i64 %2, ptr %_12, align 8, !dbg !14037
  store ptr %_12, ptr %_11, align 8, !dbg !14037
; call core::fmt::Formatter::debug_struct_field2_finish
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17h6c429ffc67b52c43E(ptr align 8 %f, ptr align 1 @alloc_e935021b2c7ba681913f048554e1c5c1, i64 22, ptr align 1 @alloc_2024958bb37f15a1794a32079e00722f, i64 5, ptr align 1 %_7, ptr align 8 @vtable.b, ptr align 1 @alloc_bd79480061b020810849620981049cb4, i64 4, ptr align 1 %_11, ptr align 8 @vtable.4) #8, !dbg !14035
  ret i1 %3, !dbg !14038
}

; <x86_64::PrivilegeLevel as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17hc47d62c2b573f05eE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !14039 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !14045, metadata !DIExpression()), !dbg !14047
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !14046, metadata !DIExpression()), !dbg !14047
  %_4 = load i8, ptr %self, align 1, !dbg !14047, !range !3113, !noundef !25
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb1
  ], !dbg !14047

bb2:                                              ; preds = %start
  unreachable, !dbg !14047

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !14047
  store ptr @alloc_ed571738fca5c0da22b89e04bb9ebe9a, ptr %0, align 8, !dbg !14047
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !14047
  store i64 5, ptr %1, align 8, !dbg !14047
  br label %bb6, !dbg !14048

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !14047
  store ptr @alloc_1f0cb997af4f3e81a37f09e897bba0b3, ptr %2, align 8, !dbg !14047
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !14047
  store i64 5, ptr %3, align 8, !dbg !14047
  br label %bb6, !dbg !14048

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !14047
  store ptr @alloc_e85c31827ed554be766c198415c741b5, ptr %4, align 8, !dbg !14047
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !14047
  store i64 5, ptr %5, align 8, !dbg !14047
  br label %bb6, !dbg !14048

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !14047
  store ptr @alloc_2b7001d9e7e041cffc3e8ea213d6350c, ptr %6, align 8, !dbg !14047
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !14047
  store i64 5, ptr %7, align 8, !dbg !14047
  br label %bb6, !dbg !14048

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !14047
  %9 = load ptr, ptr %8, align 8, !dbg !14047, !nonnull !25, !align !4493, !noundef !25
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !14047
  %11 = load i64, ptr %10, align 8, !dbg !14047, !noundef !25
; call core::fmt::Formatter::write_str
  %12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8 %f, ptr align 1 %9, i64 %11) #8, !dbg !14047
  ret i1 %12, !dbg !14049
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare void @llvm.dbg.declare(metadata, metadata, metadata) #2

; <bool as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN43_$LT$bool$u20$as$u20$core..fmt..Display$GT$3fmt17h197926100ff98508E"(ptr align 1, ptr align 8) unnamed_addr #1

; core::panicking::panic
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking5panic17hee5d285669f2f2eaE(ptr align 1, i64, ptr align 8) unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(none)
declare i1 @llvm.expect.i1(i1, i1) #4

; core::fmt::Formatter::debug_list
; Function Attrs: noredzone nounwind
declare void @_ZN4core3fmt9Formatter10debug_list17hf1974179f011a722E(ptr sret(%"core::fmt::builders::DebugList<'_, '_>"), ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugList::finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17h5bf6f3fccb162768E(ptr align 8) unnamed_addr #1

; <&T as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN44_$LT$$RF$T$u20$as$u20$core..fmt..Display$GT$3fmt17h2ef6c62611e54bd4E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::imp::<impl core::fmt::Display for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h7b15d66a3cc3c709E"(ptr align 2, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::LowerHex for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17h9773a71a321a8182E"(ptr align 2, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h8c05c56d455588a4E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_lower_hex
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h2595f6c4dce32c44E(ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_upper_hex
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17hee7f03ecfe742ca0E(ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u16$GT$3fmt17h8ac041ba337521a8E"(ptr align 2, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17hc21c0b8e5f1039baE"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17hdc2678856f438f94E"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::imp::<impl core::fmt::Display for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17h1ddadbd1dbe693e2E"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h01ea4226b9b87a2fE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::imp::<impl core::fmt::Display for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h2966e4c84c59f7b0E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugList::entry
; Function Attrs: noredzone nounwind
declare align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17hcf060530d5828f51E(ptr align 8, ptr align 1, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h2ade5ec816f5c9c9E"(ptr align 8, ptr align 8) unnamed_addr #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.uadd.with.overflow.i64(i64, i64) #2

; core::panicking::panic_fmt
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking9panic_fmt17hdd6269d09ded55c6E(ptr, ptr align 8) unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i64 @llvm.ctpop.i64(i64) #2

; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: readwrite)
declare void @llvm.memcpy.p0.p0.i64(ptr noalias nocapture writeonly, ptr noalias nocapture readonly, i64, i1 immarg) #5

; core::panicking::panic_nounwind
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking14panic_nounwind17h8eea4b7bcc6cf983E(ptr align 1, i64) unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(inaccessiblemem: readwrite)
declare void @llvm.assume(i1 noundef) #6

; core::option::expect_failed
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core6option13expect_failed17hab6252fde23f0cccE(ptr align 1, i64, ptr align 8) unnamed_addr #3

; core::result::unwrap_failed
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core6result13unwrap_failed17h38341f387bdc7b80E(ptr align 1, i64, ptr align 1, ptr align 8, ptr align 8) unnamed_addr #3

; core::fmt::Formatter::debug_tuple
; Function Attrs: noredzone nounwind
declare void @_ZN4core3fmt9Formatter11debug_tuple17hfc72c00c4593e648E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>"), ptr align 8, ptr align 1, i64) unnamed_addr #1

; <core::fmt::Arguments as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN57_$LT$core..fmt..Arguments$u20$as$u20$core..fmt..Debug$GT$3fmt17hbb801d1889646ca4E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugTuple::field
; Function Attrs: noredzone nounwind
declare align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17h464005bb33284104E(ptr align 8, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugTuple::finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17h51766f58ddbff499E(ptr align 8) unnamed_addr #1

; <core::option::Option<T> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
declare { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h7b62b2cb42ae545bE"(i64, i64) unnamed_addr #0

; <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
; Function Attrs: inlinehint noredzone nounwind
declare { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17hd8adc44809f47a12E"() unnamed_addr #0

; core::result::Result<T,E>::ok
; Function Attrs: inlinehint noredzone nounwind
declare { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h8df6cd1e629877f1E"(i64, i64) unnamed_addr #0

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i8, i1 } @llvm.umul.with.overflow.i8(i8, i8) #2

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i8, i1 } @llvm.uadd.with.overflow.i8(i8, i8) #2

; core::fmt::Formatter::debug_struct
; Function Attrs: noredzone nounwind
declare void @_ZN4core3fmt9Formatter12debug_struct17hab9fc504319eeca9E(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>"), ptr align 8, ptr align 1, i64) unnamed_addr #1

; core::fmt::builders::DebugStruct::field
; Function Attrs: noredzone nounwind
declare align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17hbcb15a4af3aee994E(ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugStruct::finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h0f9665b9deab506cE(ptr align 8) unnamed_addr #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.umul.with.overflow.i64(i64, i64) #2

; core::fmt::Formatter::write_fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hb146cbeb39ba29efE(ptr align 8, ptr) unnamed_addr #1

; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: write)
declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1 immarg) #7

; core::panicking::panic_bounds_check
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking18panic_bounds_check17hba7ddab648238e64E(i64, i64, ptr align 8) unnamed_addr #3

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8119719e0b5e45cE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_tuple_field1_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17h71f3278ec168498fE(ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::write_str
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter9write_str17h976b58a68dc35af9E(ptr align 8, ptr align 1, i64) unnamed_addr #1

; core::fmt::Formatter::debug_tuple_field2_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field2_finish17h8e265c1d3109420eE(ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_struct_field2_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17h6c429ffc67b52c43E(ptr align 8, ptr align 1, i64, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3020251e8554a194E"(ptr align 8, ptr align 8) unnamed_addr #1

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
declare zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h47acc48859de4937E"(i1 zeroext) unnamed_addr #0

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
declare zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h8ed040367b2ad258E"(ptr align 8) unnamed_addr #0

; core::fmt::num::<impl core::fmt::Binary for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17hb3d0db20a4887bd6E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Octal for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17h165a33459d425333E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_struct_field1_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17h5672b11427fc5150E(ptr align 8, ptr align 1, i64, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hae57f7b465e52088E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Binary for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u32$GT$3fmt17h4b7aec31fc765cbfE"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Octal for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u32$GT$3fmt17h3288b39bc74d84a0E"(ptr align 4, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd4224e8d11c6d6c3E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_struct_fields_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_fields_finish17h99d78cb82fad3c9aE(ptr align 8, ptr align 1, i64, ptr align 8, i64, ptr align 8, i64) unnamed_addr #1

; core::fmt::Formatter::debug_struct_field3_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field3_finish17h12785d956ecae453E(ptr align 8, ptr align 1, i64, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

attributes #0 = { inlinehint noredzone nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #1 = { noredzone nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #2 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #3 = { cold noinline noredzone noreturn nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #4 = { nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nocallback nofree nounwind willreturn memory(argmem: readwrite) }
attributes #6 = { nocallback nofree nosync nounwind willreturn memory(inaccessiblemem: readwrite) }
attributes #7 = { nocallback nofree nounwind willreturn memory(argmem: write) }
attributes #8 = { nounwind }
attributes #9 = { noreturn nounwind }
attributes #10 = { memory(inaccessiblemem: readwrite) }

!llvm.module.flags = !{!771, !772, !773}
!llvm.dbg.cu = !{!774}

!0 = !DIGlobalVariableExpression(var: !1, expr: !DIExpression())
!1 = distinct !DIGlobalVariable(name: "<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !3, isLocal: true, isDefinition: true)
!2 = !DIFile(filename: "<unknown>", directory: "")
!3 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !4, vtableHolder: !12, templateParams: !25, identifier: "bbbbf50846a21e3dff98769fbbd30d61")
!4 = !{!5, !8, !10, !11}
!5 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !3, file: !2, baseType: !6, size: 64, align: 64)
!6 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const ()", baseType: !7, size: 64, align: 64, dwarfAddressSpace: 0)
!7 = !DIBasicType(name: "()", encoding: DW_ATE_unsigned)
!8 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !3, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!9 = !DIBasicType(name: "usize", size: 64, encoding: DW_ATE_unsigned)
!10 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !3, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!11 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !3, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!12 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!13 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", scope: !14, file: !2, size: 128, align: 32, elements: !17, templateParams: !54, identifier: "171e9df7499988aaf6e9da18ef844b5b")
!14 = !DINamespace(name: "idt", scope: !15)
!15 = !DINamespace(name: "structures", scope: !16)
!16 = !DINamespace(name: "x86_64", scope: null)
!17 = !{!18, !20, !21, !26, !27, !29, !30}
!18 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !13, file: !2, baseType: !19, size: 16, align: 16)
!19 = !DIBasicType(name: "u16", size: 16, encoding: DW_ATE_unsigned)
!20 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !13, file: !2, baseType: !19, size: 16, align: 16, offset: 16)
!21 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !13, file: !2, baseType: !22, size: 16, align: 16, offset: 32)
!22 = !DICompositeType(tag: DW_TAG_structure_type, name: "EntryOptions", scope: !14, file: !2, size: 16, align: 16, elements: !23, templateParams: !25, identifier: "5592dfd2062be2d91f128b0f03b8b90d")
!23 = !{!24}
!24 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !22, file: !2, baseType: !19, size: 16, align: 16)
!25 = !{}
!26 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !13, file: !2, baseType: !19, size: 16, align: 16, offset: 48)
!27 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !13, file: !2, baseType: !28, size: 32, align: 32, offset: 64)
!28 = !DIBasicType(name: "u32", size: 32, encoding: DW_ATE_unsigned)
!29 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !13, file: !2, baseType: !28, size: 32, align: 32, offset: 96)
!30 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !13, file: !2, baseType: !31, align: 8, offset: 128)
!31 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !34, identifier: "340f5ae25e8187e2f86520a9bb878fe")
!32 = !DINamespace(name: "marker", scope: !33)
!33 = !DINamespace(name: "core", scope: null)
!34 = !{!35}
!35 = !DITemplateTypeParameter(name: "T", type: !36)
!36 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)", baseType: !37, size: 64, align: 64, dwarfAddressSpace: 0)
!37 = !DISubroutineType(types: !38)
!38 = !{null, !39}
!39 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptStackFrame", scope: !14, file: !2, size: 320, align: 64, elements: !40, templateParams: !25, identifier: "5f280c6ac0e6eab8884f6b975a6d0f0e")
!40 = !{!41}
!41 = !DIDerivedType(tag: DW_TAG_member, name: "value", scope: !39, file: !2, baseType: !42, size: 320, align: 64)
!42 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptStackFrameValue", scope: !14, file: !2, size: 320, align: 64, elements: !43, templateParams: !25, identifier: "3be99d543e6592ca6704e6cc7362b9fa")
!43 = !{!44, !50, !51, !52, !53}
!44 = !DIDerivedType(tag: DW_TAG_member, name: "instruction_pointer", scope: !42, file: !2, baseType: !45, size: 64, align: 64)
!45 = !DICompositeType(tag: DW_TAG_structure_type, name: "VirtAddr", scope: !46, file: !2, size: 64, align: 64, elements: !47, templateParams: !25, identifier: "a865f6ef71f9ef435bb28424bd43a85d")
!46 = !DINamespace(name: "addr", scope: !16)
!47 = !{!48}
!48 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !45, file: !2, baseType: !49, size: 64, align: 64)
!49 = !DIBasicType(name: "u64", size: 64, encoding: DW_ATE_unsigned)
!50 = !DIDerivedType(tag: DW_TAG_member, name: "code_segment", scope: !42, file: !2, baseType: !49, size: 64, align: 64, offset: 64)
!51 = !DIDerivedType(tag: DW_TAG_member, name: "cpu_flags", scope: !42, file: !2, baseType: !49, size: 64, align: 64, offset: 128)
!52 = !DIDerivedType(tag: DW_TAG_member, name: "stack_pointer", scope: !42, file: !2, baseType: !45, size: 64, align: 64, offset: 192)
!53 = !DIDerivedType(tag: DW_TAG_member, name: "stack_segment", scope: !42, file: !2, baseType: !49, size: 64, align: 64, offset: 256)
!54 = !{!55}
!55 = !DITemplateTypeParameter(name: "F", type: !36)
!56 = !DIGlobalVariableExpression(var: !57, expr: !DIExpression())
!57 = distinct !DIGlobalVariable(name: "<&x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !58, isLocal: true, isDefinition: true)
!58 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !59, vtableHolder: !64, templateParams: !25, identifier: "7ca76dbbb7fbeb4ab3ca0e9f64a8044a")
!59 = !{!60, !61, !62, !63}
!60 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !58, file: !2, baseType: !6, size: 64, align: 64)
!61 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !58, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!62 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !58, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!63 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !58, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!64 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::VirtAddr", baseType: !45, size: 64, align: 64, dwarfAddressSpace: 0)
!65 = !DIGlobalVariableExpression(var: !66, expr: !DIExpression())
!66 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !67, isLocal: true, isDefinition: true)
!67 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !68, vtableHolder: !73, templateParams: !25, identifier: "2a00c5337363f958468227aaceb88009")
!68 = !{!69, !70, !71, !72}
!69 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !67, file: !2, baseType: !6, size: 64, align: 64)
!70 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !67, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!71 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !67, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!72 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !67, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!73 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableEntry", baseType: !74, size: 64, align: 64, dwarfAddressSpace: 0)
!74 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableEntry", scope: !75, file: !2, size: 64, align: 64, elements: !77, templateParams: !25, identifier: "538c9aadd268247d9910ac6c0d61a41d")
!75 = !DINamespace(name: "page_table", scope: !76)
!76 = !DINamespace(name: "paging", scope: !15)
!77 = !{!78}
!78 = !DIDerivedType(tag: DW_TAG_member, name: "entry", scope: !74, file: !2, baseType: !49, size: 64, align: 64)
!79 = !DIGlobalVariableExpression(var: !80, expr: !DIExpression())
!80 = distinct !DIGlobalVariable(name: "<&u64 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !81, isLocal: true, isDefinition: true)
!81 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&u64 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !82, vtableHolder: !87, templateParams: !25, identifier: "5c9b642d090cea89cc0aa5549e7c7ec1")
!82 = !{!83, !84, !85, !86}
!83 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !81, file: !2, baseType: !6, size: 64, align: 64)
!84 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !81, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!85 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !81, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!86 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !81, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!87 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&u64", baseType: !49, size: 64, align: 64, dwarfAddressSpace: 0)
!88 = !DIGlobalVariableExpression(var: !89, expr: !DIExpression())
!89 = distinct !DIGlobalVariable(name: "<x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !90, isLocal: true, isDefinition: true)
!90 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !91, vtableHolder: !96, templateParams: !25, identifier: "b6964dd881415f13f04bed68e8c75357")
!91 = !{!92, !93, !94, !95}
!92 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !90, file: !2, baseType: !6, size: 64, align: 64)
!93 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !90, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!94 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !90, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!95 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !90, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!96 = !DICompositeType(tag: DW_TAG_structure_type, name: "VirtAddrNotValid", scope: !46, file: !2, size: 64, align: 64, elements: !97, templateParams: !25, identifier: "515c6726eeee08cd55a3677226e6b1fc")
!97 = !{!98}
!98 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !96, file: !2, baseType: !49, size: 64, align: 64)
!99 = !DIGlobalVariableExpression(var: !100, expr: !DIExpression())
!100 = distinct !DIGlobalVariable(name: "<core::fmt::Arguments as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !101, isLocal: true, isDefinition: true)
!101 = !DICompositeType(tag: DW_TAG_structure_type, name: "<core::fmt::Arguments as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !102, vtableHolder: !107, templateParams: !25, identifier: "b6439f1b9ca184e396849aac27b75f54")
!102 = !{!103, !104, !105, !106}
!103 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !101, file: !2, baseType: !6, size: 64, align: 64)
!104 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !101, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!105 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !101, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!106 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !101, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!107 = !DICompositeType(tag: DW_TAG_structure_type, name: "Arguments", scope: !108, file: !2, size: 384, align: 64, elements: !109, templateParams: !25, identifier: "84f4de322c722d4ecf7f26fdd881a12a")
!108 = !DINamespace(name: "fmt", scope: !33)
!109 = !{!110, !122, !173}
!110 = !DIDerivedType(tag: DW_TAG_member, name: "pieces", scope: !107, file: !2, baseType: !111, size: 128, align: 64)
!111 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[&str]", file: !2, size: 128, align: 64, elements: !112, templateParams: !25, identifier: "d76b83877ddcb5cca61caf6bdca727ac")
!112 = !{!113, !121}
!113 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !111, file: !2, baseType: !114, size: 64, align: 64)
!114 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !115, size: 64, align: 64, dwarfAddressSpace: 0)
!115 = !DICompositeType(tag: DW_TAG_structure_type, name: "&str", file: !2, size: 128, align: 64, elements: !116, templateParams: !25, identifier: "857c99401054bcaa39f98e6e0c6d74b")
!116 = !{!117, !120}
!117 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !115, file: !2, baseType: !118, size: 64, align: 64)
!118 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !119, size: 64, align: 64, dwarfAddressSpace: 0)
!119 = !DIBasicType(name: "u8", size: 8, encoding: DW_ATE_unsigned)
!120 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !115, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!121 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !111, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!122 = !DIDerivedType(tag: DW_TAG_member, name: "fmt", scope: !107, file: !2, baseType: !123, size: 128, align: 64, offset: 256)
!123 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&[core::fmt::rt::Placeholder]>", scope: !124, file: !2, size: 128, align: 64, elements: !125, templateParams: !25, identifier: "45e7676749e8833fc9f6788a752fa233")
!124 = !DINamespace(name: "option", scope: !33)
!125 = !{!126}
!126 = !DICompositeType(tag: DW_TAG_variant_part, scope: !123, file: !2, size: 128, align: 64, elements: !127, templateParams: !25, identifier: "78fc5675d20b0b054937c9b243721b04", discriminator: !172)
!127 = !{!128, !168}
!128 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !126, file: !2, baseType: !129, size: 128, align: 64, extraData: i64 0)
!129 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !123, file: !2, size: 128, align: 64, elements: !25, templateParams: !130, identifier: "7d6e0642c5fd326d5dedec8db5f1b626")
!130 = !{!131}
!131 = !DITemplateTypeParameter(name: "T", type: !132)
!132 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[core::fmt::rt::Placeholder]", file: !2, size: 128, align: 64, elements: !133, templateParams: !25, identifier: "2bdd0a1d249b9615818490cbe02637d0")
!133 = !{!134, !167}
!134 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !132, file: !2, baseType: !135, size: 64, align: 64)
!135 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !136, size: 64, align: 64, dwarfAddressSpace: 0)
!136 = !DICompositeType(tag: DW_TAG_structure_type, name: "Placeholder", scope: !137, file: !2, size: 448, align: 64, elements: !138, templateParams: !25, identifier: "60d1cd8e27ed5e572e6b6b32ddcefdd4")
!137 = !DINamespace(name: "rt", scope: !108)
!138 = !{!139, !140, !142, !149, !150, !166}
!139 = !DIDerivedType(tag: DW_TAG_member, name: "position", scope: !136, file: !2, baseType: !9, size: 64, align: 64, offset: 256)
!140 = !DIDerivedType(tag: DW_TAG_member, name: "fill", scope: !136, file: !2, baseType: !141, size: 32, align: 32, offset: 320)
!141 = !DIBasicType(name: "char", size: 32, encoding: DW_ATE_UTF)
!142 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !136, file: !2, baseType: !143, size: 8, align: 8, offset: 384)
!143 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "Alignment", scope: !137, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !144)
!144 = !{!145, !146, !147, !148}
!145 = !DIEnumerator(name: "Left", value: 0, isUnsigned: true)
!146 = !DIEnumerator(name: "Right", value: 1, isUnsigned: true)
!147 = !DIEnumerator(name: "Center", value: 2, isUnsigned: true)
!148 = !DIEnumerator(name: "Unknown", value: 3, isUnsigned: true)
!149 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !136, file: !2, baseType: !28, size: 32, align: 32, offset: 352)
!150 = !DIDerivedType(tag: DW_TAG_member, name: "precision", scope: !136, file: !2, baseType: !151, size: 128, align: 64)
!151 = !DICompositeType(tag: DW_TAG_structure_type, name: "Count", scope: !137, file: !2, size: 128, align: 64, elements: !152, templateParams: !25, identifier: "8e436bf796d1bd1040afe66a54932e93")
!152 = !{!153}
!153 = !DICompositeType(tag: DW_TAG_variant_part, scope: !151, file: !2, size: 128, align: 64, elements: !154, templateParams: !25, identifier: "a16b1bf0ef6abe7338d550f54b3197c9", discriminator: !165)
!154 = !{!155, !159, !163}
!155 = !DIDerivedType(tag: DW_TAG_member, name: "Is", scope: !153, file: !2, baseType: !156, size: 128, align: 64, extraData: i64 0)
!156 = !DICompositeType(tag: DW_TAG_structure_type, name: "Is", scope: !151, file: !2, size: 128, align: 64, elements: !157, templateParams: !25, identifier: "bb2788de63ecf655614eae44833a9683")
!157 = !{!158}
!158 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !156, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!159 = !DIDerivedType(tag: DW_TAG_member, name: "Param", scope: !153, file: !2, baseType: !160, size: 128, align: 64, extraData: i64 1)
!160 = !DICompositeType(tag: DW_TAG_structure_type, name: "Param", scope: !151, file: !2, size: 128, align: 64, elements: !161, templateParams: !25, identifier: "45b8dfec94a90db1ad28af7e19954195")
!161 = !{!162}
!162 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !160, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!163 = !DIDerivedType(tag: DW_TAG_member, name: "Implied", scope: !153, file: !2, baseType: !164, size: 128, align: 64, extraData: i64 2)
!164 = !DICompositeType(tag: DW_TAG_structure_type, name: "Implied", scope: !151, file: !2, size: 128, align: 64, elements: !25, identifier: "b2dd58a70f39c2d6f76f6e2aef3afc0e")
!165 = !DIDerivedType(tag: DW_TAG_member, scope: !151, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!166 = !DIDerivedType(tag: DW_TAG_member, name: "width", scope: !136, file: !2, baseType: !151, size: 128, align: 64, offset: 128)
!167 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !132, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!168 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !126, file: !2, baseType: !169, size: 128, align: 64)
!169 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !123, file: !2, size: 128, align: 64, elements: !170, templateParams: !130, identifier: "17825c15133f27503bca321877d808b")
!170 = !{!171}
!171 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !169, file: !2, baseType: !132, size: 128, align: 64)
!172 = !DIDerivedType(tag: DW_TAG_member, scope: !123, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!173 = !DIDerivedType(tag: DW_TAG_member, name: "args", scope: !107, file: !2, baseType: !174, size: 128, align: 64, offset: 128)
!174 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[core::fmt::rt::Argument]", file: !2, size: 128, align: 64, elements: !175, templateParams: !25, identifier: "b8c00ffcd99aa185b2b067e76efe6873")
!175 = !{!176, !238}
!176 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !174, file: !2, baseType: !177, size: 64, align: 64)
!177 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !178, size: 64, align: 64, dwarfAddressSpace: 0)
!178 = !DICompositeType(tag: DW_TAG_structure_type, name: "Argument", scope: !137, file: !2, size: 128, align: 64, elements: !179, templateParams: !25, identifier: "92df9959c1cdfbcdd7133c99bcf5419")
!179 = !{!180, !184}
!180 = !DIDerivedType(tag: DW_TAG_member, name: "value", scope: !178, file: !2, baseType: !181, size: 64, align: 64)
!181 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::fmt::rt::{extern#0}::Opaque", baseType: !182, size: 64, align: 64, dwarfAddressSpace: 0)
!182 = !DICompositeType(tag: DW_TAG_structure_type, name: "Opaque", scope: !183, file: !2, align: 8, elements: !25, identifier: "9b221ef387fa4c24dae3649531e7392e")
!183 = !DINamespace(name: "{extern#0}", scope: !137)
!184 = !DIDerivedType(tag: DW_TAG_member, name: "formatter", scope: !178, file: !2, baseType: !185, size: 64, align: 64, offset: 64)
!185 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&core::fmt::rt::{extern#0}::Opaque, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !186, size: 64, align: 64, dwarfAddressSpace: 0)
!186 = !DISubroutineType(types: !187)
!187 = !{!188, !181, !206}
!188 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(), core::fmt::Error>", scope: !189, file: !2, size: 8, align: 8, elements: !190, templateParams: !25, identifier: "c7c3ce2bbdc31e3d58704c1a88c0824e")
!189 = !DINamespace(name: "result", scope: !33)
!190 = !{!191}
!191 = !DICompositeType(tag: DW_TAG_variant_part, scope: !188, file: !2, size: 8, align: 8, elements: !192, templateParams: !25, identifier: "74931662ea2e848975e6c7d35e314c42", discriminator: !205)
!192 = !{!193, !201}
!193 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !191, file: !2, baseType: !194, size: 8, align: 8, extraData: i64 0)
!194 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !188, file: !2, size: 8, align: 8, elements: !195, templateParams: !197, identifier: "d91e207f895b5ed21304fa16506e0f28")
!195 = !{!196}
!196 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !194, file: !2, baseType: !7, align: 8, offset: 8)
!197 = !{!198, !199}
!198 = !DITemplateTypeParameter(name: "T", type: !7)
!199 = !DITemplateTypeParameter(name: "E", type: !200)
!200 = !DICompositeType(tag: DW_TAG_structure_type, name: "Error", scope: !108, file: !2, align: 8, elements: !25, identifier: "e283c74b9cbd588272e9778de24cf5a7")
!201 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !191, file: !2, baseType: !202, size: 8, align: 8, extraData: i64 1)
!202 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !188, file: !2, size: 8, align: 8, elements: !203, templateParams: !197, identifier: "d8a7c61bfdd1bc42e5e7ca612a3d7525")
!203 = !{!204}
!204 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !202, file: !2, baseType: !200, align: 8, offset: 8)
!205 = !DIDerivedType(tag: DW_TAG_member, scope: !188, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!206 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::fmt::Formatter", baseType: !207, size: 64, align: 64, dwarfAddressSpace: 0)
!207 = !DICompositeType(tag: DW_TAG_structure_type, name: "Formatter", scope: !108, file: !2, size: 512, align: 64, elements: !208, templateParams: !25, identifier: "bc7f0caae71140a04b17743f5a695b51")
!208 = !{!209, !210, !211, !212, !226, !227}
!209 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !207, file: !2, baseType: !28, size: 32, align: 32, offset: 416)
!210 = !DIDerivedType(tag: DW_TAG_member, name: "fill", scope: !207, file: !2, baseType: !141, size: 32, align: 32, offset: 384)
!211 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !207, file: !2, baseType: !143, size: 8, align: 8, offset: 448)
!212 = !DIDerivedType(tag: DW_TAG_member, name: "width", scope: !207, file: !2, baseType: !213, size: 128, align: 64)
!213 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<usize>", scope: !124, file: !2, size: 128, align: 64, elements: !214, templateParams: !25, identifier: "8ea6b5cb0daf623655668c8afb3a46")
!214 = !{!215}
!215 = !DICompositeType(tag: DW_TAG_variant_part, scope: !213, file: !2, size: 128, align: 64, elements: !216, templateParams: !25, identifier: "7e31bac4b704be2591b521f49ce53126", discriminator: !225)
!216 = !{!217, !221}
!217 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !215, file: !2, baseType: !218, size: 128, align: 64, extraData: i64 0)
!218 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !213, file: !2, size: 128, align: 64, elements: !25, templateParams: !219, identifier: "728f4cb196695ca2ab2ce43263435122")
!219 = !{!220}
!220 = !DITemplateTypeParameter(name: "T", type: !9)
!221 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !215, file: !2, baseType: !222, size: 128, align: 64, extraData: i64 1)
!222 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !213, file: !2, size: 128, align: 64, elements: !223, templateParams: !219, identifier: "2b2f9f3a1d6e4246fb431560905aff2f")
!223 = !{!224}
!224 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !222, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!225 = !DIDerivedType(tag: DW_TAG_member, scope: !213, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!226 = !DIDerivedType(tag: DW_TAG_member, name: "precision", scope: !207, file: !2, baseType: !213, size: 128, align: 64, offset: 128)
!227 = !DIDerivedType(tag: DW_TAG_member, name: "buf", scope: !207, file: !2, baseType: !228, size: 128, align: 64, offset: 256)
!228 = !DICompositeType(tag: DW_TAG_structure_type, name: "&mut dyn core::fmt::Write", file: !2, size: 128, align: 64, elements: !229, templateParams: !25, identifier: "2cf87fbd87715f36bd216baa1303cbf0")
!229 = !{!230, !233}
!230 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !228, file: !2, baseType: !231, size: 64, align: 64)
!231 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !232, size: 64, align: 64, dwarfAddressSpace: 0)
!232 = !DICompositeType(tag: DW_TAG_structure_type, name: "dyn core::fmt::Write", file: !2, align: 8, elements: !25, identifier: "a80c365aa420df7c35abe384a2fa122f")
!233 = !DIDerivedType(tag: DW_TAG_member, name: "vtable", scope: !228, file: !2, baseType: !234, size: 64, align: 64, offset: 64)
!234 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[usize; 3]", baseType: !235, size: 64, align: 64, dwarfAddressSpace: 0)
!235 = !DICompositeType(tag: DW_TAG_array_type, baseType: !9, size: 192, align: 64, elements: !236)
!236 = !{!237}
!237 = !DISubrange(count: 3, lowerBound: 0)
!238 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !174, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!239 = !DIGlobalVariableExpression(var: !240, expr: !DIExpression())
!240 = distinct !DIGlobalVariable(name: "<u16 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !241, isLocal: true, isDefinition: true)
!241 = !DICompositeType(tag: DW_TAG_structure_type, name: "<u16 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !242, vtableHolder: !19, templateParams: !25, identifier: "12af6e2defad22563f8ef1f1b4db6125")
!242 = !{!243, !244, !245, !246}
!243 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !241, file: !2, baseType: !6, size: 64, align: 64)
!244 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !241, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!245 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !241, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!246 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !241, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!247 = !DIGlobalVariableExpression(var: !248, expr: !DIExpression())
!248 = distinct !DIGlobalVariable(name: "<x86_64::PrivilegeLevel as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !249, isLocal: true, isDefinition: true)
!249 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::PrivilegeLevel as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !250, vtableHolder: !255, templateParams: !25, identifier: "abbd156a94897490cd858e7048d38410")
!250 = !{!251, !252, !253, !254}
!251 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !249, file: !2, baseType: !6, size: 64, align: 64)
!252 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !249, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!253 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !249, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!254 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !249, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!255 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PrivilegeLevel", scope: !16, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !256)
!256 = !{!257, !258, !259, !260}
!257 = !DIEnumerator(name: "Ring0", value: 0, isUnsigned: true)
!258 = !DIEnumerator(name: "Ring1", value: 1, isUnsigned: true)
!259 = !DIEnumerator(name: "Ring2", value: 2, isUnsigned: true)
!260 = !DIEnumerator(name: "Ring3", value: 3, isUnsigned: true)
!261 = !DIGlobalVariableExpression(var: !262, expr: !DIExpression())
!262 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::EntryOptions as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !263, isLocal: true, isDefinition: true)
!263 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::EntryOptions as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !264, vtableHolder: !22, templateParams: !25, identifier: "167d23d63a8e2be9a6ece7f4ac46a950")
!264 = !{!265, !266, !267, !268}
!265 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !263, file: !2, baseType: !6, size: 64, align: 64)
!266 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !263, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!267 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !263, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!268 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !263, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!269 = !DIGlobalVariableExpression(var: !270, expr: !DIExpression())
!270 = distinct !DIGlobalVariable(name: "<x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !271, isLocal: true, isDefinition: true)
!271 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !272, vtableHolder: !45, templateParams: !25, identifier: "9473a4c94b93f39d26b021afbfc2763a")
!272 = !{!273, !274, !275, !276}
!273 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !271, file: !2, baseType: !6, size: 64, align: 64)
!274 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !271, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!275 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !271, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!276 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !271, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!277 = !DIGlobalVariableExpression(var: !278, expr: !DIExpression())
!278 = distinct !DIGlobalVariable(name: "<u64 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !279, isLocal: true, isDefinition: true)
!279 = !DICompositeType(tag: DW_TAG_structure_type, name: "<u64 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !280, vtableHolder: !49, templateParams: !25, identifier: "526a65e0a0b6e4762937133201e80178")
!280 = !{!281, !282, !283, !284}
!281 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !279, file: !2, baseType: !6, size: 64, align: 64)
!282 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !279, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!283 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !279, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!284 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !279, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!285 = !DIGlobalVariableExpression(var: !286, expr: !DIExpression())
!286 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::{impl#11}::fmt::Hex as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !287, isLocal: true, isDefinition: true)
!287 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::{impl#11}::fmt::Hex as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !288, vtableHolder: !293, templateParams: !25, identifier: "a6d0cdc80aa1c39152b1bdb50be115b3")
!288 = !{!289, !290, !291, !292}
!289 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !287, file: !2, baseType: !6, size: 64, align: 64)
!290 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !287, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!291 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !287, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!292 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !287, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!293 = !DICompositeType(tag: DW_TAG_structure_type, name: "Hex", scope: !294, file: !2, size: 64, align: 64, elements: !296, templateParams: !25, identifier: "f965e9658a8a477c41a8be69545f8ac7")
!294 = !DINamespace(name: "fmt", scope: !295)
!295 = !DINamespace(name: "{impl#11}", scope: !14)
!296 = !{!297}
!297 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !293, file: !2, baseType: !49, size: 64, align: 64)
!298 = !DIGlobalVariableExpression(var: !299, expr: !DIExpression())
!299 = distinct !DIGlobalVariable(name: "<bool as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !300, isLocal: true, isDefinition: true)
!300 = !DICompositeType(tag: DW_TAG_structure_type, name: "<bool as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !301, vtableHolder: !306, templateParams: !25, identifier: "b40b152e9971b32bdc56ea76d81ae47b")
!301 = !{!302, !303, !304, !305}
!302 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !300, file: !2, baseType: !6, size: 64, align: 64)
!303 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !300, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!304 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !300, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!305 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !300, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!306 = !DIBasicType(name: "bool", size: 8, encoding: DW_ATE_boolean)
!307 = !DIGlobalVariableExpression(var: !308, expr: !DIExpression())
!308 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !309, isLocal: true, isDefinition: true)
!309 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !310, vtableHolder: !315, templateParams: !25, identifier: "2cbc6460efb07554faaf7b449894a99d")
!310 = !{!311, !312, !313, !314}
!311 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !309, file: !2, baseType: !6, size: 64, align: 64)
!312 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !309, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!313 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !309, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!314 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !309, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!315 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "DescriptorTable", scope: !14, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !316)
!316 = !{!317, !318, !319}
!317 = !DIEnumerator(name: "Gdt", value: 0, isUnsigned: true)
!318 = !DIEnumerator(name: "Idt", value: 1, isUnsigned: true)
!319 = !DIEnumerator(name: "Ldt", value: 2, isUnsigned: true)
!320 = !DIGlobalVariableExpression(var: !321, expr: !DIExpression())
!321 = distinct !DIGlobalVariable(name: "_ASSERT_OBJECT_SAFE", linkageName: "_ZN6x86_6410structures6paging6mapper19_ASSERT_OBJECT_SAFE17h14506dcac3f86777E", scope: !322, file: !323, line: 486, type: !324, isLocal: true, isDefinition: true, align: 64)
!322 = !DINamespace(name: "mapper", scope: !76)
!323 = !DIFile(filename: "src/structures/paging/mapper/mod.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0dd5f33c2cee14124470d88449502bc1")
!324 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)>", scope: !124, file: !2, size: 128, align: 64, elements: !325, templateParams: !25, identifier: "9d58fbabba9d5e904bc403b744926b52")
!325 = !{!326}
!326 = !DICompositeType(tag: DW_TAG_variant_part, scope: !324, file: !2, size: 128, align: 64, elements: !327, templateParams: !25, identifier: "c8e73b1c7d4be87ed41c3ec2d53c957d", discriminator: !342)
!327 = !{!328, !338}
!328 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !326, file: !2, baseType: !329, size: 128, align: 64, extraData: i64 0)
!329 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !324, file: !2, size: 128, align: 64, elements: !25, templateParams: !330, identifier: "604d95245499e8f29dd059500fa142e1")
!330 = !{!331}
!331 = !DITemplateTypeParameter(name: "T", type: !332)
!332 = !DICompositeType(tag: DW_TAG_structure_type, name: "&(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)", file: !2, size: 128, align: 64, elements: !333, templateParams: !25, identifier: "54b300dcefc0a530e5485d417a1f4978")
!333 = !{!334, !337}
!334 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !332, file: !2, baseType: !335, size: 64, align: 64)
!335 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !336, size: 64, align: 64, dwarfAddressSpace: 0)
!336 = !DICompositeType(tag: DW_TAG_structure_type, name: "(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)", file: !2, align: 8, elements: !25, identifier: "e66cb93ede455dc72a379fb8bb5eb6c3")
!337 = !DIDerivedType(tag: DW_TAG_member, name: "vtable", scope: !332, file: !2, baseType: !234, size: 64, align: 64, offset: 64)
!338 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !326, file: !2, baseType: !339, size: 128, align: 64)
!339 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !324, file: !2, size: 128, align: 64, elements: !340, templateParams: !330, identifier: "5e7fea68f7b9e58782c422a9f6c56369")
!340 = !{!341}
!341 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !339, file: !2, baseType: !332, size: 128, align: 64)
!342 = !DIDerivedType(tag: DW_TAG_member, scope: !324, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!343 = !DIGlobalVariableExpression(var: !344, expr: !DIExpression())
!344 = distinct !DIGlobalVariable(name: "<x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !345, isLocal: true, isDefinition: true)
!345 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !346, vtableHolder: !351, templateParams: !25, identifier: "c4b79f09c348020adeecf474fe363b41")
!346 = !{!347, !348, !349, !350}
!347 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !345, file: !2, baseType: !6, size: 64, align: 64)
!348 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !345, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!349 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !345, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!350 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !345, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!351 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysAddr", scope: !46, file: !2, size: 64, align: 64, elements: !352, templateParams: !25, identifier: "454d649b171e0eb34ca7cf6217a2981")
!352 = !{!353}
!353 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !351, file: !2, baseType: !49, size: 64, align: 64)
!354 = !DIGlobalVariableExpression(var: !355, expr: !DIExpression())
!355 = distinct !DIGlobalVariable(name: "<x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !356, isLocal: true, isDefinition: true)
!356 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !357, vtableHolder: !362, templateParams: !25, identifier: "78080effe77aa5cdb383cdefe2f639d1")
!357 = !{!358, !359, !360, !361}
!358 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !356, file: !2, baseType: !6, size: 64, align: 64)
!359 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !356, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!360 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !356, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!361 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !356, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!362 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableFlags", scope: !75, file: !2, size: 64, align: 64, elements: !363, templateParams: !25, identifier: "a876c41038f39bad182144114dab9b0")
!363 = !{!364}
!364 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !362, file: !2, baseType: !49, size: 64, align: 64)
!365 = !DIGlobalVariableExpression(var: !366, expr: !DIExpression())
!366 = distinct !DIGlobalVariable(name: "<&() as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !367, isLocal: true, isDefinition: true)
!367 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&() as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !368, vtableHolder: !373, templateParams: !25, identifier: "3797886b1181472f24dee80adf5f122a")
!368 = !{!369, !370, !371, !372}
!369 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !367, file: !2, baseType: !6, size: 64, align: 64)
!370 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !367, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!371 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !367, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!372 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !367, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!373 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&()", baseType: !7, size: 64, align: 64, dwarfAddressSpace: 0)
!374 = !DIGlobalVariableExpression(var: !375, expr: !DIExpression())
!375 = distinct !DIGlobalVariable(name: "<&x86_64::instructions::tlb::Pcid as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !376, isLocal: true, isDefinition: true)
!376 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::instructions::tlb::Pcid as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !377, vtableHolder: !382, templateParams: !25, identifier: "f6629843a7f782b06f121839bb2964e9")
!377 = !{!378, !379, !380, !381}
!378 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !376, file: !2, baseType: !6, size: 64, align: 64)
!379 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !376, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!380 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !376, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!381 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !376, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!382 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::tlb::Pcid", baseType: !383, size: 64, align: 64, dwarfAddressSpace: 0)
!383 = !DICompositeType(tag: DW_TAG_structure_type, name: "Pcid", scope: !384, file: !2, size: 16, align: 16, elements: !386, templateParams: !25, identifier: "de510763ce6846c9d4404f5d57c3b25b")
!384 = !DINamespace(name: "tlb", scope: !385)
!385 = !DINamespace(name: "instructions", scope: !16)
!386 = !{!387}
!387 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !383, file: !2, baseType: !19, size: 16, align: 16)
!388 = !DIGlobalVariableExpression(var: !389, expr: !DIExpression())
!389 = distinct !DIGlobalVariable(name: "<&u16 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !390, isLocal: true, isDefinition: true)
!390 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&u16 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !391, vtableHolder: !396, templateParams: !25, identifier: "db5993be187303fad0258d1c414877ab")
!391 = !{!392, !393, !394, !395}
!392 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !390, file: !2, baseType: !6, size: 64, align: 64)
!393 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !390, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!394 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !390, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!395 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !390, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!396 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&u16", baseType: !19, size: 64, align: 64, dwarfAddressSpace: 0)
!397 = !DIGlobalVariableExpression(var: !398, expr: !DIExpression())
!398 = distinct !DIGlobalVariable(name: "<&u32 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !399, isLocal: true, isDefinition: true)
!399 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&u32 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !400, vtableHolder: !405, templateParams: !25, identifier: "b3aa151398ffbe642710d5f6e4b07370")
!400 = !{!401, !402, !403, !404}
!401 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !399, file: !2, baseType: !6, size: 64, align: 64)
!402 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !399, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!403 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !399, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!404 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !399, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!405 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&u32", baseType: !28, size: 64, align: 64, dwarfAddressSpace: 0)
!406 = !DIGlobalVariableExpression(var: !407, expr: !DIExpression())
!407 = distinct !DIGlobalVariable(name: "<[u64; 8] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !408, isLocal: true, isDefinition: true)
!408 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[u64; 8] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !409, vtableHolder: !414, templateParams: !25, identifier: "a03343e3c0755dd5fbc75a98e3e0cd1c")
!409 = !{!410, !411, !412, !413}
!410 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !408, file: !2, baseType: !6, size: 64, align: 64)
!411 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !408, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!412 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !408, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!413 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !408, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!414 = !DICompositeType(tag: DW_TAG_array_type, baseType: !49, size: 512, align: 64, elements: !415)
!415 = !{!416}
!416 = !DISubrange(count: 8, lowerBound: 0)
!417 = !DIGlobalVariableExpression(var: !418, expr: !DIExpression())
!418 = distinct !DIGlobalVariable(name: "<&usize as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !419, isLocal: true, isDefinition: true)
!419 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&usize as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !420, vtableHolder: !425, templateParams: !25, identifier: "da32a52a413c99a1fb5b3d5369da51b1")
!420 = !{!421, !422, !423, !424}
!421 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !419, file: !2, baseType: !6, size: 64, align: 64)
!422 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !419, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!423 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !419, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!424 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !419, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!425 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&usize", baseType: !9, size: 64, align: 64, dwarfAddressSpace: 0)
!426 = !DIGlobalVariableExpression(var: !427, expr: !DIExpression())
!427 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !428, isLocal: true, isDefinition: true)
!428 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !429, vtableHolder: !13, templateParams: !25, identifier: "7bcc731109e2ee721dfec76c29c78be7")
!429 = !{!430, !431, !432, !433}
!430 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !428, file: !2, baseType: !6, size: 64, align: 64)
!431 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !428, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!432 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !428, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!433 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !428, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!434 = !DIGlobalVariableExpression(var: !435, expr: !DIExpression())
!435 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !436, isLocal: true, isDefinition: true)
!436 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !437, vtableHolder: !442, templateParams: !25, identifier: "f29765d1647125fcf8cf6caca9fcd38d")
!437 = !{!438, !439, !440, !441}
!438 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !436, file: !2, baseType: !6, size: 64, align: 64)
!439 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !436, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!440 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !436, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!441 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !436, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!442 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", scope: !14, file: !2, size: 128, align: 32, elements: !443, templateParams: !458, identifier: "51f347da4eecc639ef6fd69f32008155")
!443 = !{!444, !445, !446, !447, !448, !449, !450}
!444 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !442, file: !2, baseType: !19, size: 16, align: 16)
!445 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !442, file: !2, baseType: !19, size: 16, align: 16, offset: 16)
!446 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !442, file: !2, baseType: !22, size: 16, align: 16, offset: 32)
!447 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !442, file: !2, baseType: !19, size: 16, align: 16, offset: 48)
!448 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !442, file: !2, baseType: !28, size: 32, align: 32, offset: 64)
!449 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !442, file: !2, baseType: !28, size: 32, align: 32, offset: 96)
!450 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !442, file: !2, baseType: !451, align: 8, offset: 128)
!451 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !452, identifier: "24d5549e54850ac7895116688834bdee")
!452 = !{!453}
!453 = !DITemplateTypeParameter(name: "T", type: !454)
!454 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !", baseType: !455, size: 64, align: 64, dwarfAddressSpace: 0)
!455 = !DISubroutineType(types: !456)
!456 = !{!457, !39, !49}
!457 = !DIBasicType(name: "!", encoding: DW_ATE_unsigned)
!458 = !{!459}
!459 = !DITemplateTypeParameter(name: "F", type: !454)
!460 = !DIGlobalVariableExpression(var: !461, expr: !DIExpression())
!461 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !462, isLocal: true, isDefinition: true)
!462 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !463, vtableHolder: !468, templateParams: !25, identifier: "4293b4ac38a13436272cca3b69985bb")
!463 = !{!464, !465, !466, !467}
!464 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !462, file: !2, baseType: !6, size: 64, align: 64)
!465 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !462, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!466 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !462, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!467 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !462, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!468 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", scope: !14, file: !2, size: 128, align: 32, elements: !469, templateParams: !483, identifier: "59b60b7a6bd44ba18158e502162579d9")
!469 = !{!470, !471, !472, !473, !474, !475, !476}
!470 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !468, file: !2, baseType: !19, size: 16, align: 16)
!471 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !468, file: !2, baseType: !19, size: 16, align: 16, offset: 16)
!472 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !468, file: !2, baseType: !22, size: 16, align: 16, offset: 32)
!473 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !468, file: !2, baseType: !19, size: 16, align: 16, offset: 48)
!474 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !468, file: !2, baseType: !28, size: 32, align: 32, offset: 64)
!475 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !468, file: !2, baseType: !28, size: 32, align: 32, offset: 96)
!476 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !468, file: !2, baseType: !477, align: 8, offset: 128)
!477 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !478, identifier: "a98ca8f12ccf5761c7f937b6204bdeb")
!478 = !{!479}
!479 = !DITemplateTypeParameter(name: "T", type: !480)
!480 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)", baseType: !481, size: 64, align: 64, dwarfAddressSpace: 0)
!481 = !DISubroutineType(types: !482)
!482 = !{null, !39, !49}
!483 = !{!484}
!484 = !DITemplateTypeParameter(name: "F", type: !480)
!485 = !DIGlobalVariableExpression(var: !486, expr: !DIExpression())
!486 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !487, isLocal: true, isDefinition: true)
!487 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !488, vtableHolder: !493, templateParams: !25, identifier: "fc37f4b967aa35d1da3854c4847affb3")
!488 = !{!489, !490, !491, !492}
!489 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !487, file: !2, baseType: !6, size: 64, align: 64)
!490 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !487, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!491 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !487, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!492 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !487, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!493 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", scope: !14, file: !2, size: 128, align: 32, elements: !494, templateParams: !511, identifier: "ad1c5e7ae5b81c3ef7527e8bb8e85829")
!494 = !{!495, !496, !497, !498, !499, !500, !501}
!495 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !493, file: !2, baseType: !19, size: 16, align: 16)
!496 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !493, file: !2, baseType: !19, size: 16, align: 16, offset: 16)
!497 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !493, file: !2, baseType: !22, size: 16, align: 16, offset: 32)
!498 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !493, file: !2, baseType: !19, size: 16, align: 16, offset: 48)
!499 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !493, file: !2, baseType: !28, size: 32, align: 32, offset: 64)
!500 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !493, file: !2, baseType: !28, size: 32, align: 32, offset: 96)
!501 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !493, file: !2, baseType: !502, align: 8, offset: 128)
!502 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !503, identifier: "10bc7c5552fdac59ec9e652fa21135ea")
!503 = !{!504}
!504 = !DITemplateTypeParameter(name: "T", type: !505)
!505 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)", baseType: !506, size: 64, align: 64, dwarfAddressSpace: 0)
!506 = !DISubroutineType(types: !507)
!507 = !{null, !39, !508}
!508 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageFaultErrorCode", scope: !14, file: !2, size: 64, align: 64, elements: !509, templateParams: !25, identifier: "8f3e882a1793521be61f54c4c3fa8e16")
!509 = !{!510}
!510 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !508, file: !2, baseType: !49, size: 64, align: 64)
!511 = !{!512}
!512 = !DITemplateTypeParameter(name: "F", type: !505)
!513 = !DIGlobalVariableExpression(var: !514, expr: !DIExpression())
!514 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !515, isLocal: true, isDefinition: true)
!515 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !516, vtableHolder: !521, templateParams: !25, identifier: "9e156287f2b5e28c3f0a5a1117ee77f8")
!516 = !{!517, !518, !519, !520}
!517 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !515, file: !2, baseType: !6, size: 64, align: 64)
!518 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !515, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!519 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !515, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!520 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !515, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!521 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", scope: !14, file: !2, size: 128, align: 32, elements: !522, templateParams: !536, identifier: "7556d76a724377cfdaaa0b923fb77692")
!522 = !{!523, !524, !525, !526, !527, !528, !529}
!523 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !521, file: !2, baseType: !19, size: 16, align: 16)
!524 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !521, file: !2, baseType: !19, size: 16, align: 16, offset: 16)
!525 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !521, file: !2, baseType: !22, size: 16, align: 16, offset: 32)
!526 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !521, file: !2, baseType: !19, size: 16, align: 16, offset: 48)
!527 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !521, file: !2, baseType: !28, size: 32, align: 32, offset: 64)
!528 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !521, file: !2, baseType: !28, size: 32, align: 32, offset: 96)
!529 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !521, file: !2, baseType: !530, align: 8, offset: 128)
!530 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !531, identifier: "1833a67908d8e4a5d5e5542ce2fdb")
!531 = !{!532}
!532 = !DITemplateTypeParameter(name: "T", type: !533)
!533 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !", baseType: !534, size: 64, align: 64, dwarfAddressSpace: 0)
!534 = !DISubroutineType(types: !535)
!535 = !{!457, !39}
!536 = !{!537}
!537 = !DITemplateTypeParameter(name: "F", type: !533)
!538 = !DIGlobalVariableExpression(var: !539, expr: !DIExpression())
!539 = distinct !DIGlobalVariable(name: "<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !540, isLocal: true, isDefinition: true)
!540 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !541, vtableHolder: !546, templateParams: !25, identifier: "312c688c4040207e7a66e5dfaf3bac8a")
!541 = !{!542, !543, !544, !545}
!542 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !540, file: !2, baseType: !6, size: 64, align: 64)
!543 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !540, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!544 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !540, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!545 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !540, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!546 = !DICompositeType(tag: DW_TAG_array_type, baseType: !13, size: 1024, align: 32, elements: !415)
!547 = !DIGlobalVariableExpression(var: !548, expr: !DIExpression())
!548 = distinct !DIGlobalVariable(name: "<&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !549, isLocal: true, isDefinition: true)
!549 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !550, vtableHolder: !555, templateParams: !25, identifier: "5810995805993853cd9be5a231b3e8b8")
!550 = !{!551, !552, !553, !554}
!551 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !549, file: !2, baseType: !6, size: 64, align: 64)
!552 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !549, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!553 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !549, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!554 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !549, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!555 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]", baseType: !556, size: 64, align: 64, dwarfAddressSpace: 0)
!556 = !DICompositeType(tag: DW_TAG_array_type, baseType: !13, size: 28672, align: 32, elements: !557)
!557 = !{!558}
!558 = !DISubrange(count: 224, lowerBound: 0)
!559 = !DIGlobalVariableExpression(var: !560, expr: !DIExpression())
!560 = distinct !DIGlobalVariable(name: "<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !561, isLocal: true, isDefinition: true)
!561 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !562, vtableHolder: !567, templateParams: !25, identifier: "da6baaf3ba4a8a66494e664d642d2ccc")
!562 = !{!563, !564, !565, !566}
!563 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !561, file: !2, baseType: !6, size: 64, align: 64)
!564 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !561, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!565 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !561, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!566 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !561, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!567 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", scope: !568, file: !2, size: 64, align: 64, elements: !569, templateParams: !575, identifier: "f1d25a98b324e6ad145fcaffb6dcc91")
!568 = !DINamespace(name: "mapped_page_table", scope: !322)
!569 = !{!570}
!570 = !DIDerivedType(tag: DW_TAG_member, name: "page_table_frame_mapping", scope: !567, file: !2, baseType: !571, size: 64, align: 64)
!571 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysOffset", scope: !572, file: !2, size: 64, align: 64, elements: !573, templateParams: !25, identifier: "5580cd497ad5ed6cec97a514ef38926b")
!572 = !DINamespace(name: "offset_page_table", scope: !322)
!573 = !{!574}
!574 = !DIDerivedType(tag: DW_TAG_member, name: "offset", scope: !571, file: !2, baseType: !45, size: 64, align: 64)
!575 = !{!576}
!576 = !DITemplateTypeParameter(name: "P", type: !571)
!577 = !DIGlobalVariableExpression(var: !578, expr: !DIExpression())
!578 = distinct !DIGlobalVariable(name: "<&&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !579, isLocal: true, isDefinition: true)
!579 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !580, vtableHolder: !585, templateParams: !25, identifier: "3dd0d33726ab8abe8c83faef6556141")
!580 = !{!581, !582, !583, !584}
!581 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !579, file: !2, baseType: !6, size: 64, align: 64)
!582 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !579, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!583 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !579, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!584 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !579, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!585 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&mut x86_64::structures::paging::page_table::PageTable", baseType: !586, size: 64, align: 64, dwarfAddressSpace: 0)
!586 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::page_table::PageTable", baseType: !587, size: 64, align: 64, dwarfAddressSpace: 0)
!587 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTable", scope: !75, file: !2, size: 32768, align: 32768, elements: !588, templateParams: !25, identifier: "283f128080391e9c8a369b6a3876c49c")
!588 = !{!589}
!589 = !DIDerivedType(tag: DW_TAG_member, name: "entries", scope: !587, file: !2, baseType: !590, size: 32768, align: 64)
!590 = !DICompositeType(tag: DW_TAG_array_type, baseType: !74, size: 32768, align: 64, elements: !591)
!591 = !{!592}
!592 = !DISubrange(count: 512, lowerBound: 0)
!593 = !DIGlobalVariableExpression(var: !594, expr: !DIExpression())
!594 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !595, isLocal: true, isDefinition: true)
!595 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !596, vtableHolder: !601, templateParams: !25, identifier: "3c952e9ac49e6c8d26c4eff6848390c5")
!596 = !{!597, !598, !599, !600}
!597 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !595, file: !2, baseType: !6, size: 64, align: 64)
!598 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !595, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!599 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !595, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!600 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !595, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!601 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::offset_page_table::PhysOffset", baseType: !571, size: 64, align: 64, dwarfAddressSpace: 0)
!602 = !DIGlobalVariableExpression(var: !603, expr: !DIExpression())
!603 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !604, isLocal: true, isDefinition: true)
!604 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !605, vtableHolder: !610, templateParams: !25, identifier: "880bd356a5242f966704922fc81f9cf")
!605 = !{!606, !607, !608, !609}
!606 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !604, file: !2, baseType: !6, size: 64, align: 64)
!607 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !604, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!608 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !604, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!609 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !604, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!610 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !611, size: 64, align: 64, dwarfAddressSpace: 0)
!611 = !DICompositeType(tag: DW_TAG_structure_type, name: "MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", scope: !568, file: !2, size: 128, align: 64, elements: !612, templateParams: !575, identifier: "ae4b1ae721e0a1d49079979424a791db")
!612 = !{!613, !614}
!613 = !DIDerivedType(tag: DW_TAG_member, name: "page_table_walker", scope: !611, file: !2, baseType: !567, size: 64, align: 64, offset: 64)
!614 = !DIDerivedType(tag: DW_TAG_member, name: "level_4_table", scope: !611, file: !2, baseType: !586, size: 64, align: 64)
!615 = !DIGlobalVariableExpression(var: !616, expr: !DIExpression())
!616 = distinct !DIGlobalVariable(name: "<&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !617, isLocal: true, isDefinition: true)
!617 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !618, vtableHolder: !586, templateParams: !25, identifier: "75cf40bc03b4bf727563216d777796af")
!618 = !{!619, !620, !621, !622}
!619 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !617, file: !2, baseType: !6, size: 64, align: 64)
!620 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !617, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!621 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !617, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!622 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !617, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!623 = !DIGlobalVariableExpression(var: !624, expr: !DIExpression())
!624 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !625, isLocal: true, isDefinition: true)
!625 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !626, vtableHolder: !631, templateParams: !25, identifier: "ba2c83d698dd69a84a0a9d74a770917")
!626 = !{!627, !628, !629, !630}
!627 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !625, file: !2, baseType: !6, size: 64, align: 64)
!628 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !625, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!629 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !625, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!630 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !625, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!631 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableIndex", baseType: !632, size: 64, align: 64, dwarfAddressSpace: 0)
!632 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableIndex", scope: !75, file: !2, size: 16, align: 16, elements: !633, templateParams: !25, identifier: "66546fd119d4d07867e955cf6507d1c0")
!633 = !{!634}
!634 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !632, file: !2, baseType: !19, size: 16, align: 16)
!635 = !DIGlobalVariableExpression(var: !636, expr: !DIExpression())
!636 = distinct !DIGlobalVariable(name: "<&x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !637, isLocal: true, isDefinition: true)
!637 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !638, vtableHolder: !643, templateParams: !25, identifier: "da4011955e57e3a96df83afa098e3a36")
!638 = !{!639, !640, !641, !642}
!639 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !637, file: !2, baseType: !6, size: 64, align: 64)
!640 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !637, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!641 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !637, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!642 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !637, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!643 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::PhysAddr", baseType: !351, size: 64, align: 64, dwarfAddressSpace: 0)
!644 = !DIGlobalVariableExpression(var: !645, expr: !DIExpression())
!645 = distinct !DIGlobalVariable(name: "<x86_64::structures::paging::mapper::MappedFrame as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !646, isLocal: true, isDefinition: true)
!646 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::paging::mapper::MappedFrame as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !647, vtableHolder: !652, templateParams: !25, identifier: "dff1cfdcdd53c1335df0bc771c7acff5")
!647 = !{!648, !649, !650, !651}
!648 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !646, file: !2, baseType: !6, size: 64, align: 64)
!649 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !646, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!650 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !646, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!651 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !646, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!652 = !DICompositeType(tag: DW_TAG_structure_type, name: "MappedFrame", scope: !322, file: !2, size: 128, align: 64, elements: !653, templateParams: !25, identifier: "e931aa28c85c9a0b4dd75989482a6ed7")
!653 = !{!654}
!654 = !DICompositeType(tag: DW_TAG_variant_part, scope: !652, file: !2, size: 128, align: 64, elements: !655, templateParams: !25, identifier: "c6fd7de27f15254df06f83e2429ca27a", discriminator: !706)
!655 = !{!656, !674, !690}
!656 = !DIDerivedType(tag: DW_TAG_member, name: "Size4KiB", scope: !654, file: !2, baseType: !657, size: 128, align: 64, extraData: i64 0)
!657 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size4KiB", scope: !652, file: !2, size: 128, align: 64, elements: !658, templateParams: !25, identifier: "3d59f7ee9d489ed8e52561af1af96e25")
!658 = !{!659}
!659 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !657, file: !2, baseType: !660, size: 64, align: 64, offset: 64)
!660 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size4KiB>", scope: !661, file: !2, size: 64, align: 64, elements: !662, templateParams: !672, identifier: "3592c90fa4b0becd7a57e5cfb32a1878")
!661 = !DINamespace(name: "frame", scope: !76)
!662 = !{!663, !664}
!663 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !660, file: !2, baseType: !351, size: 64, align: 64)
!664 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !660, file: !2, baseType: !665, align: 8, offset: 64)
!665 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size4KiB>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !666, identifier: "dac299b5d0e019ce752106fdab9f6143")
!666 = !{!667}
!667 = !DITemplateTypeParameter(name: "T", type: !668)
!668 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size4KiB", scope: !669, file: !2, align: 8, elements: !670, templateParams: !25, identifier: "9f1fdb20be7cae47dbf5403d24ff84c")
!669 = !DINamespace(name: "page", scope: !76)
!670 = !{!671}
!671 = !DICompositeType(tag: DW_TAG_variant_part, scope: !668, file: !2, align: 8, elements: !25, identifier: "34ea8f89d8956a268d0e74aed478f1e")
!672 = !{!673}
!673 = !DITemplateTypeParameter(name: "S", type: !668)
!674 = !DIDerivedType(tag: DW_TAG_member, name: "Size2MiB", scope: !654, file: !2, baseType: !675, size: 128, align: 64, extraData: i64 1)
!675 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size2MiB", scope: !652, file: !2, size: 128, align: 64, elements: !676, templateParams: !25, identifier: "131fe13274ba3251853da10916b3536")
!676 = !{!677}
!677 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !675, file: !2, baseType: !678, size: 64, align: 64, offset: 64)
!678 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size2MiB>", scope: !661, file: !2, size: 64, align: 64, elements: !679, templateParams: !688, identifier: "e085e797019db6df41e84e9fb8b98325")
!679 = !{!680, !681}
!680 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !678, file: !2, baseType: !351, size: 64, align: 64)
!681 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !678, file: !2, baseType: !682, align: 8, offset: 64)
!682 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size2MiB>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !683, identifier: "b547655f46ea5588e9bf7ebde765ccbf")
!683 = !{!684}
!684 = !DITemplateTypeParameter(name: "T", type: !685)
!685 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size2MiB", scope: !669, file: !2, align: 8, elements: !686, templateParams: !25, identifier: "d644ec73c87f7e31f033a1760c5319f9")
!686 = !{!687}
!687 = !DICompositeType(tag: DW_TAG_variant_part, scope: !685, file: !2, align: 8, elements: !25, identifier: "87b04f1014311581a926e0e5abb97243")
!688 = !{!689}
!689 = !DITemplateTypeParameter(name: "S", type: !685)
!690 = !DIDerivedType(tag: DW_TAG_member, name: "Size1GiB", scope: !654, file: !2, baseType: !691, size: 128, align: 64, extraData: i64 2)
!691 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size1GiB", scope: !652, file: !2, size: 128, align: 64, elements: !692, templateParams: !25, identifier: "df02cbefac43d15359a36aab7075f429")
!692 = !{!693}
!693 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !691, file: !2, baseType: !694, size: 64, align: 64, offset: 64)
!694 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size1GiB>", scope: !661, file: !2, size: 64, align: 64, elements: !695, templateParams: !704, identifier: "fd5acf1643dacacf54164de32f2d6a17")
!695 = !{!696, !697}
!696 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !694, file: !2, baseType: !351, size: 64, align: 64)
!697 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !694, file: !2, baseType: !698, align: 8, offset: 64)
!698 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size1GiB>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !699, identifier: "3f123f63a36076244938718d0cf2acdd")
!699 = !{!700}
!700 = !DITemplateTypeParameter(name: "T", type: !701)
!701 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size1GiB", scope: !669, file: !2, align: 8, elements: !702, templateParams: !25, identifier: "9a6b19e77550cfa9f802d4ad407e75aa")
!702 = !{!703}
!703 = !DICompositeType(tag: DW_TAG_variant_part, scope: !701, file: !2, align: 8, elements: !25, identifier: "92d9f83d03bac71b3b5430b7d4ed9359")
!704 = !{!705}
!705 = !DITemplateTypeParameter(name: "S", type: !701)
!706 = !DIDerivedType(tag: DW_TAG_member, scope: !652, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!707 = !DIGlobalVariableExpression(var: !708, expr: !DIExpression())
!708 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !709, isLocal: true, isDefinition: true)
!709 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !710, vtableHolder: !715, templateParams: !25, identifier: "4e3568de5139473624d3c533577f04aa")
!710 = !{!711, !712, !713, !714}
!711 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !709, file: !2, baseType: !6, size: 64, align: 64)
!712 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !709, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!713 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !709, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!714 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !709, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!715 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableFlags", baseType: !362, size: 64, align: 64, dwarfAddressSpace: 0)
!716 = !DIGlobalVariableExpression(var: !717, expr: !DIExpression())
!717 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !718, isLocal: true, isDefinition: true)
!718 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !719, vtableHolder: !724, templateParams: !25, identifier: "9363dbf85bc80b39b3beddd5ed4d6f5e")
!719 = !{!720, !721, !722, !723}
!720 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !718, file: !2, baseType: !6, size: 64, align: 64)
!721 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !718, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!722 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !718, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!723 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !718, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!724 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>", baseType: !694, size: 64, align: 64, dwarfAddressSpace: 0)
!725 = !DIGlobalVariableExpression(var: !726, expr: !DIExpression())
!726 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !727, isLocal: true, isDefinition: true)
!727 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !728, vtableHolder: !733, templateParams: !25, identifier: "9c820dafa0f83729ceb7786382e02c36")
!728 = !{!729, !730, !731, !732}
!729 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !727, file: !2, baseType: !6, size: 64, align: 64)
!730 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !727, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!731 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !727, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!732 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !727, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!733 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>", baseType: !678, size: 64, align: 64, dwarfAddressSpace: 0)
!734 = !DIGlobalVariableExpression(var: !735, expr: !DIExpression())
!735 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !736, isLocal: true, isDefinition: true)
!736 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !737, vtableHolder: !742, templateParams: !25, identifier: "aaff67a2e8a3a6a0963a8d258073903f")
!737 = !{!738, !739, !740, !741}
!738 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !736, file: !2, baseType: !6, size: 64, align: 64)
!739 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !736, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!740 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !736, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!741 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !736, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!742 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>", baseType: !660, size: 64, align: 64, dwarfAddressSpace: 0)
!743 = !DIGlobalVariableExpression(var: !744, expr: !DIExpression())
!744 = distinct !DIGlobalVariable(name: "<u32 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !745, isLocal: true, isDefinition: true)
!745 = !DICompositeType(tag: DW_TAG_structure_type, name: "<u32 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !746, vtableHolder: !28, templateParams: !25, identifier: "ef74019fc63f729ffd8c4847060dda43")
!746 = !{!747, !748, !749, !750}
!747 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !745, file: !2, baseType: !6, size: 64, align: 64)
!748 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !745, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!749 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !745, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!750 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !745, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!751 = !DIGlobalVariableExpression(var: !752, expr: !DIExpression())
!752 = distinct !DIGlobalVariable(name: "<[x86_64::addr::VirtAddr; 3] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !753, isLocal: true, isDefinition: true)
!753 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[x86_64::addr::VirtAddr; 3] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !754, vtableHolder: !759, templateParams: !25, identifier: "33e13d175a4eb2fea8e1290e36a848e")
!754 = !{!755, !756, !757, !758}
!755 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !753, file: !2, baseType: !6, size: 64, align: 64)
!756 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !753, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!757 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !753, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!758 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !753, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!759 = !DICompositeType(tag: DW_TAG_array_type, baseType: !45, size: 192, align: 64, elements: !236)
!760 = !DIGlobalVariableExpression(var: !761, expr: !DIExpression())
!761 = distinct !DIGlobalVariable(name: "<[x86_64::addr::VirtAddr; 7] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !762, isLocal: true, isDefinition: true)
!762 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[x86_64::addr::VirtAddr; 7] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !763, vtableHolder: !768, templateParams: !25, identifier: "953c27b2c3c8c89214b392576fbfdad")
!763 = !{!764, !765, !766, !767}
!764 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !762, file: !2, baseType: !6, size: 64, align: 64)
!765 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !762, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!766 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !762, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!767 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !762, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!768 = !DICompositeType(tag: DW_TAG_array_type, baseType: !45, size: 448, align: 64, elements: !769)
!769 = !{!770}
!770 = !DISubrange(count: 7, lowerBound: 0)
!771 = !{i32 8, !"PIC Level", i32 2}
!772 = !{i32 2, !"Dwarf Version", i32 4}
!773 = !{i32 2, !"Debug Info Version", i32 3}
!774 = distinct !DICompileUnit(language: DW_LANG_Rust, file: !775, producer: "clang LLVM (rustc version 1.71.0-nightly (dbba59457 2023-05-01))", isOptimized: false, runtimeVersion: 0, emissionKind: FullDebug, enums: !776, globals: !849, splitDebugInlining: false)
!775 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10/src/lib.rs/@/x86_64.dab99c68691af0d2-cgu.0", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10")
!776 = !{!143, !255, !315, !777, !785, !791, !795, !801, !805, !810, !816, !841, !845}
!777 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "BreakpointSize", scope: !778, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !780)
!778 = !DINamespace(name: "debug", scope: !779)
!779 = !DINamespace(name: "registers", scope: !16)
!780 = !{!781, !782, !783, !784}
!781 = !DIEnumerator(name: "Length1B", value: 0, isUnsigned: true)
!782 = !DIEnumerator(name: "Length2B", value: 1, isUnsigned: true)
!783 = !DIEnumerator(name: "Length8B", value: 2, isUnsigned: true)
!784 = !DIEnumerator(name: "Length4B", value: 3, isUnsigned: true)
!785 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "BreakpointCondition", scope: !778, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !786)
!786 = !{!787, !788, !789, !790}
!787 = !DIEnumerator(name: "InstructionExecution", value: 0, isUnsigned: true)
!788 = !DIEnumerator(name: "DataWrites", value: 1, isUnsigned: true)
!789 = !DIEnumerator(name: "IoReadsWrites", value: 2, isUnsigned: true)
!790 = !DIEnumerator(name: "DataReadsWrites", value: 3, isUnsigned: true)
!791 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "FrameError", scope: !75, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !792)
!792 = !{!793, !794}
!793 = !DIEnumerator(name: "FrameNotPresent", value: 0, isUnsigned: true)
!794 = !DIEnumerator(name: "HugeFrame", value: 1, isUnsigned: true)
!795 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "DebugAddressRegisterNumber", scope: !778, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !796)
!796 = !{!797, !798, !799, !800}
!797 = !DIEnumerator(name: "Dr0", value: 0, isUnsigned: true)
!798 = !DIEnumerator(name: "Dr1", value: 1, isUnsigned: true)
!799 = !DIEnumerator(name: "Dr2", value: 2, isUnsigned: true)
!800 = !DIEnumerator(name: "Dr3", value: 3, isUnsigned: true)
!801 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "FlagUpdateError", scope: !322, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !802)
!802 = !{!803, !804}
!803 = !DIEnumerator(name: "PageNotMapped", value: 0, isUnsigned: true)
!804 = !DIEnumerator(name: "ParentEntryHugePage", value: 1, isUnsigned: true)
!805 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "InvalidPageTable", scope: !806, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !807)
!806 = !DINamespace(name: "recursive_page_table", scope: !322)
!807 = !{!808, !809}
!808 = !DIEnumerator(name: "NotRecursive", value: 0, isUnsigned: true)
!809 = !DIEnumerator(name: "NotActive", value: 1, isUnsigned: true)
!810 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PageTableLevel", scope: !75, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !811)
!811 = !{!812, !813, !814, !815}
!812 = !DIEnumerator(name: "One", value: 1, isUnsigned: true)
!813 = !DIEnumerator(name: "Two", value: 2, isUnsigned: true)
!814 = !DIEnumerator(name: "Three", value: 3, isUnsigned: true)
!815 = !DIEnumerator(name: "Four", value: 4, isUnsigned: true)
!816 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "ExceptionVector", scope: !14, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !817)
!817 = !{!818, !819, !820, !821, !822, !823, !824, !825, !826, !827, !828, !829, !830, !831, !832, !833, !834, !835, !836, !837, !838, !839, !840}
!818 = !DIEnumerator(name: "Division", value: 0, isUnsigned: true)
!819 = !DIEnumerator(name: "Debug", value: 1, isUnsigned: true)
!820 = !DIEnumerator(name: "NonMaskableInterrupt", value: 2, isUnsigned: true)
!821 = !DIEnumerator(name: "Breakpoint", value: 3, isUnsigned: true)
!822 = !DIEnumerator(name: "Overflow", value: 4, isUnsigned: true)
!823 = !DIEnumerator(name: "BoundRange", value: 5, isUnsigned: true)
!824 = !DIEnumerator(name: "InvalidOpcode", value: 6, isUnsigned: true)
!825 = !DIEnumerator(name: "DeviceNotAvailable", value: 7, isUnsigned: true)
!826 = !DIEnumerator(name: "Double", value: 8, isUnsigned: true)
!827 = !DIEnumerator(name: "InvalidTss", value: 10, isUnsigned: true)
!828 = !DIEnumerator(name: "SegmentNotPresent", value: 11, isUnsigned: true)
!829 = !DIEnumerator(name: "Stack", value: 12, isUnsigned: true)
!830 = !DIEnumerator(name: "GeneralProtection", value: 13, isUnsigned: true)
!831 = !DIEnumerator(name: "Page", value: 14, isUnsigned: true)
!832 = !DIEnumerator(name: "X87FloatingPoint", value: 16, isUnsigned: true)
!833 = !DIEnumerator(name: "AlignmentCheck", value: 17, isUnsigned: true)
!834 = !DIEnumerator(name: "MachineCheck", value: 18, isUnsigned: true)
!835 = !DIEnumerator(name: "SimdFloatingPoint", value: 19, isUnsigned: true)
!836 = !DIEnumerator(name: "Virtualization", value: 20, isUnsigned: true)
!837 = !DIEnumerator(name: "ControlProtection", value: 21, isUnsigned: true)
!838 = !DIEnumerator(name: "HypervisorInjection", value: 28, isUnsigned: true)
!839 = !DIEnumerator(name: "VmmCommunication", value: 29, isUnsigned: true)
!840 = !DIEnumerator(name: "Security", value: 30, isUnsigned: true)
!841 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PageTableWalkError", scope: !568, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !842)
!842 = !{!843, !844}
!843 = !DIEnumerator(name: "NotMapped", value: 0, isUnsigned: true)
!844 = !DIEnumerator(name: "MappedToHugePage", value: 1, isUnsigned: true)
!845 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PageTableCreateError", scope: !568, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !846)
!846 = !{!847, !848}
!847 = !DIEnumerator(name: "MappedToHugePage", value: 0, isUnsigned: true)
!848 = !DIEnumerator(name: "FrameAllocationFailed", value: 1, isUnsigned: true)
!849 = !{!0, !56, !65, !79, !88, !99, !239, !247, !261, !269, !277, !285, !298, !307, !320, !343, !354, !365, !374, !388, !397, !406, !417, !426, !434, !460, !485, !513, !538, !547, !559, !577, !593, !602, !615, !623, !635, !644, !707, !716, !725, !734, !743, !751, !760}
!850 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h2ca1559f8ac8ae9fE", scope: !852, file: !851, line: 1959, type: !853, scopeLine: 1959, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !925, retainedNodes: !921)
!851 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/result.rs", directory: "", checksumkind: CSK_MD5, checksum: "2f5ea4225648c8122dcfad60e08bb96c")
!852 = !DINamespace(name: "{impl#27}", scope: !189)
!853 = !DISubroutineType(types: !854)
!854 = !{!855, !895, !913}
!855 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !189, file: !2, size: 192, align: 64, elements: !856, templateParams: !25, identifier: "85a233ad9ccc5e27a0e01e62ab658c0a")
!856 = !{!857}
!857 = !DICompositeType(tag: DW_TAG_variant_part, scope: !855, file: !2, size: 192, align: 64, elements: !858, templateParams: !25, identifier: "2b2fa356b07cf813caaef93615c38c3b", discriminator: !894)
!858 = !{!859, !890}
!859 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !857, file: !2, baseType: !860, size: 192, align: 64, extraData: i64 0)
!860 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !855, file: !2, size: 192, align: 64, elements: !861, templateParams: !874, identifier: "d45eb32ba6f263c3c65ac674dae25c89")
!861 = !{!862}
!862 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !860, file: !2, baseType: !863, size: 128, align: 64, offset: 64)
!863 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>)", file: !2, size: 128, align: 64, elements: !864, templateParams: !25, identifier: "7d058ea9e6d752c8d280823235497b88")
!864 = !{!865, !866}
!865 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !863, file: !2, baseType: !694, size: 64, align: 64)
!866 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !863, file: !2, baseType: !867, size: 64, align: 64, offset: 64)
!867 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size1GiB>", scope: !322, file: !2, size: 64, align: 64, elements: !868, templateParams: !704, identifier: "4056ec0ffcfd116ee8c6dd3f1f6df7e7")
!868 = !{!869}
!869 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !867, file: !2, baseType: !870, size: 64, align: 64)
!870 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size1GiB>", scope: !669, file: !2, size: 64, align: 64, elements: !871, templateParams: !704, identifier: "cf2494624db7ea81afd8f2c8a2455e5d")
!871 = !{!872, !873}
!872 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !870, file: !2, baseType: !45, size: 64, align: 64)
!873 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !870, file: !2, baseType: !698, align: 8, offset: 64)
!874 = !{!875, !876}
!875 = !DITemplateTypeParameter(name: "T", type: !863)
!876 = !DITemplateTypeParameter(name: "E", type: !877)
!877 = !DICompositeType(tag: DW_TAG_structure_type, name: "UnmapError", scope: !322, file: !2, size: 128, align: 64, elements: !878, templateParams: !25, identifier: "c7b6977582bf64f4cb767f130cfd0322")
!878 = !{!879}
!879 = !DICompositeType(tag: DW_TAG_variant_part, scope: !877, file: !2, size: 128, align: 64, elements: !880, templateParams: !25, identifier: "b52e820f7ae1fdc6869e67cbdf9563ff", discriminator: !889)
!880 = !{!881, !883, !885}
!881 = !DIDerivedType(tag: DW_TAG_member, name: "ParentEntryHugePage", scope: !879, file: !2, baseType: !882, size: 128, align: 64, extraData: i64 0)
!882 = !DICompositeType(tag: DW_TAG_structure_type, name: "ParentEntryHugePage", scope: !877, file: !2, size: 128, align: 64, elements: !25, identifier: "faf0bb5bed3195294a60708dbbfaf629")
!883 = !DIDerivedType(tag: DW_TAG_member, name: "PageNotMapped", scope: !879, file: !2, baseType: !884, size: 128, align: 64, extraData: i64 1)
!884 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageNotMapped", scope: !877, file: !2, size: 128, align: 64, elements: !25, identifier: "277a4c40170ea64f27ce982e3c7d6b0c")
!885 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !879, file: !2, baseType: !886, size: 128, align: 64, extraData: i64 2)
!886 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !877, file: !2, size: 128, align: 64, elements: !887, templateParams: !25, identifier: "8e81f8b3328e3f1bbf6b2217b9c20f6")
!887 = !{!888}
!888 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !886, file: !2, baseType: !351, size: 64, align: 64, offset: 64)
!889 = !DIDerivedType(tag: DW_TAG_member, scope: !877, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!890 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !857, file: !2, baseType: !891, size: 192, align: 64, extraData: i64 1)
!891 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !855, file: !2, size: 192, align: 64, elements: !892, templateParams: !874, identifier: "6a4d1c0d78a0375730746ca710a0b692")
!892 = !{!893}
!893 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !891, file: !2, baseType: !877, size: 128, align: 64, offset: 64)
!894 = !DIDerivedType(tag: DW_TAG_member, scope: !855, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!895 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>", scope: !189, file: !2, size: 128, align: 64, elements: !896, templateParams: !25, identifier: "a765c425d300dd07b5eac69188c5344d")
!896 = !{!897}
!897 = !DICompositeType(tag: DW_TAG_variant_part, scope: !895, file: !2, size: 128, align: 64, elements: !898, templateParams: !25, identifier: "49c9dc71656119f350b437e90dceeb83")
!898 = !{!899, !909}
!899 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !897, file: !2, baseType: !900, size: 128, align: 64)
!900 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !895, file: !2, size: 128, align: 64, elements: !901, templateParams: !907, identifier: "a2f1cced2a213d16582babfbb06bff6d")
!901 = !{!902}
!902 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !900, file: !2, baseType: !903, align: 8)
!903 = !DICompositeType(tag: DW_TAG_structure_type, name: "Infallible", scope: !904, file: !2, align: 8, elements: !905, templateParams: !25, identifier: "33771e1960043c76ff356e361bc81a5")
!904 = !DINamespace(name: "convert", scope: !33)
!905 = !{!906}
!906 = !DICompositeType(tag: DW_TAG_variant_part, scope: !903, file: !2, align: 8, elements: !25, identifier: "75162751df9d48d24116d7ae8044fbdf")
!907 = !{!908, !876}
!908 = !DITemplateTypeParameter(name: "T", type: !903)
!909 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !897, file: !2, baseType: !910, size: 128, align: 64)
!910 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !895, file: !2, size: 128, align: 64, elements: !911, templateParams: !907, identifier: "b64a214a227f4483b9ace3b7c3943dc6")
!911 = !{!912}
!912 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !910, file: !2, baseType: !877, size: 128, align: 64)
!913 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::panic::location::Location", baseType: !914, size: 64, align: 64, dwarfAddressSpace: 0)
!914 = !DICompositeType(tag: DW_TAG_structure_type, name: "Location", scope: !915, file: !2, size: 192, align: 64, elements: !917, templateParams: !25, identifier: "58edb26be50e546f2f545926f1f4db80")
!915 = !DINamespace(name: "location", scope: !916)
!916 = !DINamespace(name: "panic", scope: !33)
!917 = !{!918, !919, !920}
!918 = !DIDerivedType(tag: DW_TAG_member, name: "file", scope: !914, file: !2, baseType: !115, size: 128, align: 64)
!919 = !DIDerivedType(tag: DW_TAG_member, name: "line", scope: !914, file: !2, baseType: !28, size: 32, align: 32, offset: 128)
!920 = !DIDerivedType(tag: DW_TAG_member, name: "col", scope: !914, file: !2, baseType: !28, size: 32, align: 32, offset: 160)
!921 = !{!922, !923}
!922 = !DILocalVariable(name: "residual", arg: 1, scope: !850, file: !851, line: 1959, type: !895)
!923 = !DILocalVariable(name: "e", scope: !924, file: !851, line: 1961, type: !877, align: 8)
!924 = distinct !DILexicalBlock(scope: !850, file: !851, line: 1961, column: 13)
!925 = !{!875, !876, !926}
!926 = !DITemplateTypeParameter(name: "F", type: !877)
!927 = !DILocation(line: 1959, column: 22, scope: !850)
!928 = !DILocation(line: 1961, column: 17, scope: !850)
!929 = !{i64 0, i64 3}
!930 = !DILocation(line: 1961, column: 17, scope: !924)
!931 = !DILocalVariable(name: "t", arg: 1, scope: !932, file: !933, line: 726, type: !877)
!932 = distinct !DISubprogram(name: "from<x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17hf7e43557583f43d7E", scope: !934, file: !933, line: 726, type: !935, scopeLine: 726, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !938, retainedNodes: !937)
!933 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/convert/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "5ed58a16a1636c00df27e10b1a9ddc20")
!934 = !DINamespace(name: "{impl#4}", scope: !904)
!935 = !DISubroutineType(types: !936)
!936 = !{!877, !877}
!937 = !{!931}
!938 = !{!939}
!939 = !DITemplateTypeParameter(name: "T", type: !877)
!940 = !DILocation(line: 726, column: 13, scope: !932, inlinedAt: !941)
!941 = distinct !DILocation(line: 1961, column: 27, scope: !924)
!942 = !DILocation(line: 728, column: 6, scope: !932, inlinedAt: !941)
!943 = !DILocation(line: 1961, column: 27, scope: !924)
!944 = !DILocation(line: 1961, column: 23, scope: !924)
!945 = !DILocation(line: 1963, column: 6, scope: !850)
!946 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h49b2e551c72547eaE", scope: !852, file: !851, line: 1959, type: !947, scopeLine: 1959, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !979, retainedNodes: !975)
!947 = !DISubroutineType(types: !948)
!948 = !{!949, !895, !913}
!949 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !189, file: !2, size: 192, align: 64, elements: !950, templateParams: !25, identifier: "d4a4c2649c0886281e0a447ff70bbbbe")
!950 = !{!951}
!951 = !DICompositeType(tag: DW_TAG_variant_part, scope: !949, file: !2, size: 192, align: 64, elements: !952, templateParams: !25, identifier: "44b53292da215a9425d527b69740e2c9", discriminator: !974)
!952 = !{!953, !970}
!953 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !951, file: !2, baseType: !954, size: 192, align: 64, extraData: i64 0)
!954 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !949, file: !2, size: 192, align: 64, elements: !955, templateParams: !968, identifier: "6ae003503f7ad13c7731006f23efee86")
!955 = !{!956}
!956 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !954, file: !2, baseType: !957, size: 128, align: 64, offset: 64)
!957 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>)", file: !2, size: 128, align: 64, elements: !958, templateParams: !25, identifier: "95640b98544f9d28c9b1a99ec050362")
!958 = !{!959, !960}
!959 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !957, file: !2, baseType: !678, size: 64, align: 64)
!960 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !957, file: !2, baseType: !961, size: 64, align: 64, offset: 64)
!961 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size2MiB>", scope: !322, file: !2, size: 64, align: 64, elements: !962, templateParams: !688, identifier: "43051c84f8aec42a1653f268c70cdaa9")
!962 = !{!963}
!963 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !961, file: !2, baseType: !964, size: 64, align: 64)
!964 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size2MiB>", scope: !669, file: !2, size: 64, align: 64, elements: !965, templateParams: !688, identifier: "a501ca1f0e49b744722f05932b60643d")
!965 = !{!966, !967}
!966 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !964, file: !2, baseType: !45, size: 64, align: 64)
!967 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !964, file: !2, baseType: !682, align: 8, offset: 64)
!968 = !{!969, !876}
!969 = !DITemplateTypeParameter(name: "T", type: !957)
!970 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !951, file: !2, baseType: !971, size: 192, align: 64, extraData: i64 1)
!971 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !949, file: !2, size: 192, align: 64, elements: !972, templateParams: !968, identifier: "8d468a665c1bfb58d7734800f49c86bd")
!972 = !{!973}
!973 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !971, file: !2, baseType: !877, size: 128, align: 64, offset: 64)
!974 = !DIDerivedType(tag: DW_TAG_member, scope: !949, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!975 = !{!976, !977}
!976 = !DILocalVariable(name: "residual", arg: 1, scope: !946, file: !851, line: 1959, type: !895)
!977 = !DILocalVariable(name: "e", scope: !978, file: !851, line: 1961, type: !877, align: 8)
!978 = distinct !DILexicalBlock(scope: !946, file: !851, line: 1961, column: 13)
!979 = !{!969, !876, !926}
!980 = !DILocation(line: 1959, column: 22, scope: !946)
!981 = !DILocation(line: 1961, column: 17, scope: !946)
!982 = !DILocation(line: 1961, column: 17, scope: !978)
!983 = !DILocation(line: 726, column: 13, scope: !932, inlinedAt: !984)
!984 = distinct !DILocation(line: 1961, column: 27, scope: !978)
!985 = !DILocation(line: 728, column: 6, scope: !932, inlinedAt: !984)
!986 = !DILocation(line: 1961, column: 27, scope: !978)
!987 = !DILocation(line: 1961, column: 23, scope: !978)
!988 = !DILocation(line: 1963, column: 6, scope: !946)
!989 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hd280af6463ba3f63E", scope: !852, file: !851, line: 1959, type: !990, scopeLine: 1959, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1022, retainedNodes: !1018)
!990 = !DISubroutineType(types: !991)
!991 = !{!992, !895, !913}
!992 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !189, file: !2, size: 192, align: 64, elements: !993, templateParams: !25, identifier: "e168c982251a70c4e51e82b55d102ae4")
!993 = !{!994}
!994 = !DICompositeType(tag: DW_TAG_variant_part, scope: !992, file: !2, size: 192, align: 64, elements: !995, templateParams: !25, identifier: "19a32075460234db540e0a23eef8c295", discriminator: !1017)
!995 = !{!996, !1013}
!996 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !994, file: !2, baseType: !997, size: 192, align: 64, extraData: i64 0)
!997 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !992, file: !2, size: 192, align: 64, elements: !998, templateParams: !1011, identifier: "c8bc1f285f661aef19cb3218f6ee69a7")
!998 = !{!999}
!999 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !997, file: !2, baseType: !1000, size: 128, align: 64, offset: 64)
!1000 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>)", file: !2, size: 128, align: 64, elements: !1001, templateParams: !25, identifier: "1020a36daae3c0b2cdee5e7907babbfd")
!1001 = !{!1002, !1003}
!1002 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1000, file: !2, baseType: !660, size: 64, align: 64)
!1003 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !1000, file: !2, baseType: !1004, size: 64, align: 64, offset: 64)
!1004 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size4KiB>", scope: !322, file: !2, size: 64, align: 64, elements: !1005, templateParams: !672, identifier: "efb833a67cfbf672ce917306b4051575")
!1005 = !{!1006}
!1006 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1004, file: !2, baseType: !1007, size: 64, align: 64)
!1007 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size4KiB>", scope: !669, file: !2, size: 64, align: 64, elements: !1008, templateParams: !672, identifier: "19807eab26f40fb69a278017808eeacd")
!1008 = !{!1009, !1010}
!1009 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !1007, file: !2, baseType: !45, size: 64, align: 64)
!1010 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !1007, file: !2, baseType: !665, align: 8, offset: 64)
!1011 = !{!1012, !876}
!1012 = !DITemplateTypeParameter(name: "T", type: !1000)
!1013 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !994, file: !2, baseType: !1014, size: 192, align: 64, extraData: i64 1)
!1014 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !992, file: !2, size: 192, align: 64, elements: !1015, templateParams: !1011, identifier: "4ad27d259af606a66d17e2d901329824")
!1015 = !{!1016}
!1016 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1014, file: !2, baseType: !877, size: 128, align: 64, offset: 64)
!1017 = !DIDerivedType(tag: DW_TAG_member, scope: !992, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!1018 = !{!1019, !1020}
!1019 = !DILocalVariable(name: "residual", arg: 1, scope: !989, file: !851, line: 1959, type: !895)
!1020 = !DILocalVariable(name: "e", scope: !1021, file: !851, line: 1961, type: !877, align: 8)
!1021 = distinct !DILexicalBlock(scope: !989, file: !851, line: 1961, column: 13)
!1022 = !{!1012, !876, !926}
!1023 = !DILocation(line: 1959, column: 22, scope: !989)
!1024 = !DILocation(line: 1961, column: 17, scope: !989)
!1025 = !DILocation(line: 1961, column: 17, scope: !1021)
!1026 = !DILocation(line: 726, column: 13, scope: !932, inlinedAt: !1027)
!1027 = distinct !DILocation(line: 1961, column: 27, scope: !1021)
!1028 = !DILocation(line: 728, column: 6, scope: !932, inlinedAt: !1027)
!1029 = !DILocation(line: 1961, column: 27, scope: !1021)
!1030 = !DILocation(line: 1961, column: 23, scope: !1021)
!1031 = !DILocation(line: 1963, column: 6, scope: !989)
!1032 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c00b4762040bc4bE", scope: !1034, file: !1033, line: 2287, type: !1035, scopeLine: 2287, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !1038)
!1033 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "ef87442911d64d819773d1c3d54b7ba2")
!1034 = !DINamespace(name: "{impl#12}", scope: !108)
!1035 = !DISubroutineType(types: !1036)
!1036 = !{!188, !1037, !206}
!1037 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&bool", baseType: !306, size: 64, align: 64, dwarfAddressSpace: 0)
!1038 = !{!1039, !1040}
!1039 = !DILocalVariable(name: "self", arg: 1, scope: !1032, file: !1033, line: 2287, type: !1037)
!1040 = !DILocalVariable(name: "f", arg: 2, scope: !1032, file: !1033, line: 2287, type: !206)
!1041 = !DILocation(line: 2287, column: 12, scope: !1032)
!1042 = !DILocation(line: 2287, column: 19, scope: !1032)
!1043 = !DILocation(line: 2288, column: 9, scope: !1032)
!1044 = !DILocation(line: 2289, column: 6, scope: !1032)
!1045 = distinct !DISubprogram(name: "fmt<[u64]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h098690ae1b4248faE", scope: !1046, file: !1033, line: 2258, type: !1047, scopeLine: 2258, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !1055)
!1046 = !DINamespace(name: "{impl#53}", scope: !108)
!1047 = !DISubroutineType(types: !1048)
!1048 = !{!188, !1049, !206}
!1049 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[u64]", baseType: !1050, size: 64, align: 64, dwarfAddressSpace: 0)
!1050 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[u64]", file: !2, size: 128, align: 64, elements: !1051, templateParams: !25, identifier: "803397eb995586ff4ed3b1ff505b0687")
!1051 = !{!1052, !1054}
!1052 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1050, file: !2, baseType: !1053, size: 64, align: 64)
!1053 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !49, size: 64, align: 64, dwarfAddressSpace: 0)
!1054 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1050, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1055 = !{!1056, !1057}
!1056 = !DILocalVariable(name: "self", arg: 1, scope: !1045, file: !1033, line: 2258, type: !1049)
!1057 = !DILocalVariable(name: "f", arg: 2, scope: !1045, file: !1033, line: 2258, type: !206)
!1058 = !{!1059}
!1059 = !DITemplateTypeParameter(name: "T", type: !49)
!1060 = !DILocation(line: 2258, column: 20, scope: !1045)
!1061 = !DILocation(line: 2258, column: 27, scope: !1045)
!1062 = !DILocation(line: 2258, column: 71, scope: !1045)
!1063 = !{i64 8}
!1064 = !DILocation(line: 2258, column: 62, scope: !1045)
!1065 = !DILocation(line: 2258, column: 84, scope: !1045)
!1066 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0c933de8499f0347E", scope: !1046, file: !1033, line: 2258, type: !1067, scopeLine: 2258, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1073, retainedNodes: !1070)
!1067 = !DISubroutineType(types: !1068)
!1068 = !{!188, !1069, !206}
!1069 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::mapper::offset_page_table::PhysOffset", baseType: !601, size: 64, align: 64, dwarfAddressSpace: 0)
!1070 = !{!1071, !1072}
!1071 = !DILocalVariable(name: "self", arg: 1, scope: !1066, file: !1033, line: 2258, type: !1069)
!1072 = !DILocalVariable(name: "f", arg: 2, scope: !1066, file: !1033, line: 2258, type: !206)
!1073 = !{!1074}
!1074 = !DITemplateTypeParameter(name: "T", type: !571)
!1075 = !DILocation(line: 2258, column: 20, scope: !1066)
!1076 = !DILocation(line: 2258, column: 27, scope: !1066)
!1077 = !DILocation(line: 2258, column: 71, scope: !1066)
!1078 = !DILocation(line: 2258, column: 62, scope: !1066)
!1079 = !DILocation(line: 2258, column: 84, scope: !1066)
!1080 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1ae904742803989aE", scope: !1046, file: !1033, line: 2258, type: !1081, scopeLine: 2258, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1087, retainedNodes: !1084)
!1081 = !DISubroutineType(types: !1082)
!1082 = !{!188, !1083, !206}
!1083 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>", baseType: !742, size: 64, align: 64, dwarfAddressSpace: 0)
!1084 = !{!1085, !1086}
!1085 = !DILocalVariable(name: "self", arg: 1, scope: !1080, file: !1033, line: 2258, type: !1083)
!1086 = !DILocalVariable(name: "f", arg: 2, scope: !1080, file: !1033, line: 2258, type: !206)
!1087 = !{!1088}
!1088 = !DITemplateTypeParameter(name: "T", type: !660)
!1089 = !DILocation(line: 2258, column: 20, scope: !1080)
!1090 = !DILocation(line: 2258, column: 27, scope: !1080)
!1091 = !DILocation(line: 2258, column: 71, scope: !1080)
!1092 = !DILocation(line: 2258, column: 62, scope: !1080)
!1093 = !DILocation(line: 2258, column: 84, scope: !1080)
!1094 = distinct !DISubprogram(name: "fmt<&mut x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h36c331e9ac6be485E", scope: !1046, file: !1033, line: 2258, type: !1095, scopeLine: 2258, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1101, retainedNodes: !1098)
!1095 = !DISubroutineType(types: !1096)
!1096 = !{!188, !1097, !206}
!1097 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&&mut x86_64::structures::paging::page_table::PageTable", baseType: !585, size: 64, align: 64, dwarfAddressSpace: 0)
!1098 = !{!1099, !1100}
!1099 = !DILocalVariable(name: "self", arg: 1, scope: !1094, file: !1033, line: 2258, type: !1097)
!1100 = !DILocalVariable(name: "f", arg: 2, scope: !1094, file: !1033, line: 2258, type: !206)
!1101 = !{!1102}
!1102 = !DITemplateTypeParameter(name: "T", type: !586)
!1103 = !DILocation(line: 2258, column: 20, scope: !1094)
!1104 = !DILocation(line: 2258, column: 27, scope: !1094)
!1105 = !DILocation(line: 2258, column: 71, scope: !1094)
!1106 = !DILocation(line: 2258, column: 62, scope: !1094)
!1107 = !DILocation(line: 2258, column: 84, scope: !1094)
!1108 = distinct !DISubprogram(name: "fmt<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3f2f2142b9a965faE", scope: !1046, file: !1033, line: 2258, type: !1109, scopeLine: 2258, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1115, retainedNodes: !1112)
!1109 = !DISubroutineType(types: !1110)
!1110 = !{!188, !1111, !206}
!1111 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]", baseType: !555, size: 64, align: 64, dwarfAddressSpace: 0)
!1112 = !{!1113, !1114}
!1113 = !DILocalVariable(name: "self", arg: 1, scope: !1108, file: !1033, line: 2258, type: !1111)
!1114 = !DILocalVariable(name: "f", arg: 2, scope: !1108, file: !1033, line: 2258, type: !206)
!1115 = !{!1116}
!1116 = !DITemplateTypeParameter(name: "T", type: !556)
!1117 = !DILocation(line: 2258, column: 20, scope: !1108)
!1118 = !DILocation(line: 2258, column: 27, scope: !1108)
!1119 = !DILocation(line: 2258, column: 71, scope: !1108)
!1120 = !{i64 4}
!1121 = !DILocation(line: 2258, column: 62, scope: !1108)
!1122 = !DILocation(line: 2258, column: 84, scope: !1108)
!1123 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h43b4e916d6c15fc5E", scope: !1046, file: !1033, line: 2258, type: !1124, scopeLine: 2258, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1130, retainedNodes: !1127)
!1124 = !DISubroutineType(types: !1125)
!1125 = !{!188, !1126, !206}
!1126 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::addr::VirtAddr", baseType: !64, size: 64, align: 64, dwarfAddressSpace: 0)
!1127 = !{!1128, !1129}
!1128 = !DILocalVariable(name: "self", arg: 1, scope: !1123, file: !1033, line: 2258, type: !1126)
!1129 = !DILocalVariable(name: "f", arg: 2, scope: !1123, file: !1033, line: 2258, type: !206)
!1130 = !{!1131}
!1131 = !DITemplateTypeParameter(name: "T", type: !45)
!1132 = !DILocation(line: 2258, column: 20, scope: !1123)
!1133 = !DILocation(line: 2258, column: 27, scope: !1123)
!1134 = !DILocation(line: 2258, column: 71, scope: !1123)
!1135 = !DILocation(line: 2258, column: 62, scope: !1123)
!1136 = !DILocation(line: 2258, column: 84, scope: !1123)
!1137 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h501dd85251b91bf0E", scope: !1046, file: !1033, line: 2258, type: !1138, scopeLine: 2258, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1144, retainedNodes: !1141)
!1138 = !DISubroutineType(types: !1139)
!1139 = !{!188, !1140, !206}
!1140 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::page_table::PageTableEntry", baseType: !73, size: 64, align: 64, dwarfAddressSpace: 0)
!1141 = !{!1142, !1143}
!1142 = !DILocalVariable(name: "self", arg: 1, scope: !1137, file: !1033, line: 2258, type: !1140)
!1143 = !DILocalVariable(name: "f", arg: 2, scope: !1137, file: !1033, line: 2258, type: !206)
!1144 = !{!1145}
!1145 = !DITemplateTypeParameter(name: "T", type: !74)
!1146 = !DILocation(line: 2258, column: 20, scope: !1137)
!1147 = !DILocation(line: 2258, column: 27, scope: !1137)
!1148 = !DILocation(line: 2258, column: 71, scope: !1137)
!1149 = !DILocation(line: 2258, column: 62, scope: !1137)
!1150 = !DILocation(line: 2258, column: 84, scope: !1137)
!1151 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6387105086592d85E", scope: !1046, file: !1033, line: 2258, type: !1152, scopeLine: 2258, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1158, retainedNodes: !1155)
!1152 = !DISubroutineType(types: !1153)
!1153 = !{!188, !1154, !206}
!1154 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !610, size: 64, align: 64, dwarfAddressSpace: 0)
!1155 = !{!1156, !1157}
!1156 = !DILocalVariable(name: "self", arg: 1, scope: !1151, file: !1033, line: 2258, type: !1154)
!1157 = !DILocalVariable(name: "f", arg: 2, scope: !1151, file: !1033, line: 2258, type: !206)
!1158 = !{!1159}
!1159 = !DITemplateTypeParameter(name: "T", type: !611)
!1160 = !DILocation(line: 2258, column: 20, scope: !1151)
!1161 = !DILocation(line: 2258, column: 27, scope: !1151)
!1162 = !DILocation(line: 2258, column: 71, scope: !1151)
!1163 = !DILocation(line: 2258, column: 62, scope: !1151)
!1164 = !DILocation(line: 2258, column: 84, scope: !1151)
!1165 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h75711132660b0c0bE", scope: !1046, file: !1033, line: 2258, type: !1166, scopeLine: 2258, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1172, retainedNodes: !1169)
!1166 = !DISubroutineType(types: !1167)
!1167 = !{!188, !1168, !206}
!1168 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !12, size: 64, align: 64, dwarfAddressSpace: 0)
!1169 = !{!1170, !1171}
!1170 = !DILocalVariable(name: "self", arg: 1, scope: !1165, file: !1033, line: 2258, type: !1168)
!1171 = !DILocalVariable(name: "f", arg: 2, scope: !1165, file: !1033, line: 2258, type: !206)
!1172 = !{!1173}
!1173 = !DITemplateTypeParameter(name: "T", type: !13)
!1174 = !DILocation(line: 2258, column: 20, scope: !1165)
!1175 = !DILocation(line: 2258, column: 27, scope: !1165)
!1176 = !DILocation(line: 2258, column: 71, scope: !1165)
!1177 = !DILocation(line: 2258, column: 62, scope: !1165)
!1178 = !DILocation(line: 2258, column: 84, scope: !1165)
!1179 = distinct !DISubprogram(name: "fmt<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h8951f1de809b794aE", scope: !1046, file: !1033, line: 2258, type: !1180, scopeLine: 2258, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1172, retainedNodes: !1188)
!1180 = !DISubroutineType(types: !1181)
!1181 = !{!188, !1182, !206}
!1182 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>]", baseType: !1183, size: 64, align: 64, dwarfAddressSpace: 0)
!1183 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>]", file: !2, size: 128, align: 64, elements: !1184, templateParams: !25, identifier: "1b7a022f77ad329d5045491a25e412b4")
!1184 = !{!1185, !1187}
!1185 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1183, file: !2, baseType: !1186, size: 64, align: 64)
!1186 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!1187 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1183, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1188 = !{!1189, !1190}
!1189 = !DILocalVariable(name: "self", arg: 1, scope: !1179, file: !1033, line: 2258, type: !1182)
!1190 = !DILocalVariable(name: "f", arg: 2, scope: !1179, file: !1033, line: 2258, type: !206)
!1191 = !DILocation(line: 2258, column: 20, scope: !1179)
!1192 = !DILocation(line: 2258, column: 27, scope: !1179)
!1193 = !DILocation(line: 2258, column: 71, scope: !1179)
!1194 = !DILocation(line: 2258, column: 62, scope: !1179)
!1195 = !DILocation(line: 2258, column: 84, scope: !1179)
!1196 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableFlags>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9ba9e982986847ceE", scope: !1046, file: !1033, line: 2258, type: !1197, scopeLine: 2258, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1203, retainedNodes: !1200)
!1197 = !DISubroutineType(types: !1198)
!1198 = !{!188, !1199, !206}
!1199 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::page_table::PageTableFlags", baseType: !715, size: 64, align: 64, dwarfAddressSpace: 0)
!1200 = !{!1201, !1202}
!1201 = !DILocalVariable(name: "self", arg: 1, scope: !1196, file: !1033, line: 2258, type: !1199)
!1202 = !DILocalVariable(name: "f", arg: 2, scope: !1196, file: !1033, line: 2258, type: !206)
!1203 = !{!1204}
!1204 = !DITemplateTypeParameter(name: "T", type: !362)
!1205 = !DILocation(line: 2258, column: 20, scope: !1196)
!1206 = !DILocation(line: 2258, column: 27, scope: !1196)
!1207 = !DILocation(line: 2258, column: 71, scope: !1196)
!1208 = !DILocation(line: 2258, column: 62, scope: !1196)
!1209 = !DILocation(line: 2258, column: 84, scope: !1196)
!1210 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17ha755f005f551b567E", scope: !1046, file: !1033, line: 2258, type: !1211, scopeLine: 2258, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1217, retainedNodes: !1214)
!1211 = !DISubroutineType(types: !1212)
!1212 = !{!188, !1213, !206}
!1213 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>", baseType: !733, size: 64, align: 64, dwarfAddressSpace: 0)
!1214 = !{!1215, !1216}
!1215 = !DILocalVariable(name: "self", arg: 1, scope: !1210, file: !1033, line: 2258, type: !1213)
!1216 = !DILocalVariable(name: "f", arg: 2, scope: !1210, file: !1033, line: 2258, type: !206)
!1217 = !{!1218}
!1218 = !DITemplateTypeParameter(name: "T", type: !678)
!1219 = !DILocation(line: 2258, column: 20, scope: !1210)
!1220 = !DILocation(line: 2258, column: 27, scope: !1210)
!1221 = !DILocation(line: 2258, column: 71, scope: !1210)
!1222 = !DILocation(line: 2258, column: 62, scope: !1210)
!1223 = !DILocation(line: 2258, column: 84, scope: !1210)
!1224 = distinct !DISubprogram(name: "fmt<x86_64::addr::PhysAddr>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hb136fb8b6cdba603E", scope: !1046, file: !1033, line: 2258, type: !1225, scopeLine: 2258, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1231, retainedNodes: !1228)
!1225 = !DISubroutineType(types: !1226)
!1226 = !{!188, !1227, !206}
!1227 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::addr::PhysAddr", baseType: !643, size: 64, align: 64, dwarfAddressSpace: 0)
!1228 = !{!1229, !1230}
!1229 = !DILocalVariable(name: "self", arg: 1, scope: !1224, file: !1033, line: 2258, type: !1227)
!1230 = !DILocalVariable(name: "f", arg: 2, scope: !1224, file: !1033, line: 2258, type: !206)
!1231 = !{!1232}
!1232 = !DITemplateTypeParameter(name: "T", type: !351)
!1233 = !DILocation(line: 2258, column: 20, scope: !1224)
!1234 = !DILocation(line: 2258, column: 27, scope: !1224)
!1235 = !DILocation(line: 2258, column: 71, scope: !1224)
!1236 = !DILocation(line: 2258, column: 62, scope: !1224)
!1237 = !DILocation(line: 2258, column: 84, scope: !1224)
!1238 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableIndex>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hbc86aacafafdb14dE", scope: !1046, file: !1033, line: 2258, type: !1239, scopeLine: 2258, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1245, retainedNodes: !1242)
!1239 = !DISubroutineType(types: !1240)
!1240 = !{!188, !1241, !206}
!1241 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::page_table::PageTableIndex", baseType: !631, size: 64, align: 64, dwarfAddressSpace: 0)
!1242 = !{!1243, !1244}
!1243 = !DILocalVariable(name: "self", arg: 1, scope: !1238, file: !1033, line: 2258, type: !1241)
!1244 = !DILocalVariable(name: "f", arg: 2, scope: !1238, file: !1033, line: 2258, type: !206)
!1245 = !{!1246}
!1246 = !DITemplateTypeParameter(name: "T", type: !632)
!1247 = !DILocation(line: 2258, column: 20, scope: !1238)
!1248 = !DILocation(line: 2258, column: 27, scope: !1238)
!1249 = !DILocation(line: 2258, column: 71, scope: !1238)
!1250 = !{i64 2}
!1251 = !DILocation(line: 2258, column: 62, scope: !1238)
!1252 = !DILocation(line: 2258, column: 84, scope: !1238)
!1253 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd5f788d6d03ac36bE", scope: !1046, file: !1033, line: 2258, type: !1254, scopeLine: 2258, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1260, retainedNodes: !1257)
!1254 = !DISubroutineType(types: !1255)
!1255 = !{!188, !1256, !206}
!1256 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>", baseType: !724, size: 64, align: 64, dwarfAddressSpace: 0)
!1257 = !{!1258, !1259}
!1258 = !DILocalVariable(name: "self", arg: 1, scope: !1253, file: !1033, line: 2258, type: !1256)
!1259 = !DILocalVariable(name: "f", arg: 2, scope: !1253, file: !1033, line: 2258, type: !206)
!1260 = !{!1261}
!1261 = !DITemplateTypeParameter(name: "T", type: !694)
!1262 = !DILocation(line: 2258, column: 20, scope: !1253)
!1263 = !DILocation(line: 2258, column: 27, scope: !1253)
!1264 = !DILocation(line: 2258, column: 71, scope: !1253)
!1265 = !DILocation(line: 2258, column: 62, scope: !1253)
!1266 = !DILocation(line: 2258, column: 84, scope: !1253)
!1267 = distinct !DISubprogram(name: "fmt<[x86_64::addr::VirtAddr]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd896c1a61058187bE", scope: !1046, file: !1033, line: 2258, type: !1268, scopeLine: 2258, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1130, retainedNodes: !1276)
!1268 = !DISubroutineType(types: !1269)
!1269 = !{!188, !1270, !206}
!1270 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[x86_64::addr::VirtAddr]", baseType: !1271, size: 64, align: 64, dwarfAddressSpace: 0)
!1271 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[x86_64::addr::VirtAddr]", file: !2, size: 128, align: 64, elements: !1272, templateParams: !25, identifier: "34240b73a1e487ba810e47c8c4f24563")
!1272 = !{!1273, !1275}
!1273 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1271, file: !2, baseType: !1274, size: 64, align: 64)
!1274 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !45, size: 64, align: 64, dwarfAddressSpace: 0)
!1275 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1271, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1276 = !{!1277, !1278}
!1277 = !DILocalVariable(name: "self", arg: 1, scope: !1267, file: !1033, line: 2258, type: !1270)
!1278 = !DILocalVariable(name: "f", arg: 2, scope: !1267, file: !1033, line: 2258, type: !206)
!1279 = !DILocation(line: 2258, column: 20, scope: !1267)
!1280 = !DILocation(line: 2258, column: 27, scope: !1267)
!1281 = !DILocation(line: 2258, column: 71, scope: !1267)
!1282 = !DILocation(line: 2258, column: 62, scope: !1267)
!1283 = !DILocation(line: 2258, column: 84, scope: !1267)
!1284 = distinct !DISubprogram(name: "fmt<x86_64::instructions::tlb::Pcid>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hfe825c4db9f8b0cdE", scope: !1046, file: !1033, line: 2258, type: !1285, scopeLine: 2258, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1291, retainedNodes: !1288)
!1285 = !DISubroutineType(types: !1286)
!1286 = !{!188, !1287, !206}
!1287 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::instructions::tlb::Pcid", baseType: !382, size: 64, align: 64, dwarfAddressSpace: 0)
!1288 = !{!1289, !1290}
!1289 = !DILocalVariable(name: "self", arg: 1, scope: !1284, file: !1033, line: 2258, type: !1287)
!1290 = !DILocalVariable(name: "f", arg: 2, scope: !1284, file: !1033, line: 2258, type: !206)
!1291 = !{!1292}
!1292 = !DITemplateTypeParameter(name: "T", type: !383)
!1293 = !DILocation(line: 2258, column: 20, scope: !1284)
!1294 = !DILocation(line: 2258, column: 27, scope: !1284)
!1295 = !DILocation(line: 2258, column: 71, scope: !1284)
!1296 = !DILocation(line: 2258, column: 62, scope: !1284)
!1297 = !DILocation(line: 2258, column: 84, scope: !1284)
!1298 = distinct !DISubprogram(name: "get_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17h48417a45d4964cfbE", scope: !1300, file: !1299, line: 224, type: !1302, scopeLine: 224, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1319, retainedNodes: !1312)
!1299 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/bit_field-0.10.2/src/lib.rs", directory: "", checksumkind: CSK_MD5, checksum: "2f61be3e42d6221d30b5488a425dbc01")
!1300 = !DINamespace(name: "{impl#2}", scope: !1301)
!1301 = !DINamespace(name: "bit_field", scope: null)
!1302 = !DISubroutineType(types: !1303)
!1303 = !{!19, !396, !1304, !913}
!1304 = !DICompositeType(tag: DW_TAG_structure_type, name: "Range<usize>", scope: !1305, file: !2, size: 128, align: 64, elements: !1307, templateParams: !1310, identifier: "b280d2e9ec4e159a265eba43d83ca756")
!1305 = !DINamespace(name: "range", scope: !1306)
!1306 = !DINamespace(name: "ops", scope: !33)
!1307 = !{!1308, !1309}
!1308 = !DIDerivedType(tag: DW_TAG_member, name: "start", scope: !1304, file: !2, baseType: !9, size: 64, align: 64)
!1309 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1304, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1310 = !{!1311}
!1311 = !DITemplateTypeParameter(name: "Idx", type: !9)
!1312 = !{!1313, !1314, !1315, !1317}
!1313 = !DILocalVariable(name: "self", arg: 1, scope: !1298, file: !1299, line: 224, type: !396)
!1314 = !DILocalVariable(name: "range", arg: 2, scope: !1298, file: !1299, line: 224, type: !1304)
!1315 = !DILocalVariable(name: "range", scope: !1316, file: !1299, line: 225, type: !1304, align: 8)
!1316 = distinct !DILexicalBlock(scope: !1298, file: !1299, line: 225, column: 17)
!1317 = !DILocalVariable(name: "bits", scope: !1318, file: !1299, line: 232, type: !19, align: 2)
!1318 = distinct !DILexicalBlock(scope: !1316, file: !1299, line: 232, column: 17)
!1319 = !{!1320}
!1320 = !DITemplateTypeParameter(name: "T", type: !1304)
!1321 = !DILocation(line: 224, column: 48, scope: !1298)
!1322 = !DILocation(line: 224, column: 55, scope: !1298)
!1323 = !DILocation(line: 225, column: 29, scope: !1298)
!1324 = !DILocation(line: 225, column: 21, scope: !1316)
!1325 = !DILocation(line: 227, column: 25, scope: !1316)
!1326 = !DILocation(line: 227, column: 17, scope: !1316)
!1327 = !DILocation(line: 228, column: 25, scope: !1316)
!1328 = !DILocation(line: 228, column: 17, scope: !1316)
!1329 = !DILocation(line: 229, column: 25, scope: !1316)
!1330 = !DILocation(line: 229, column: 17, scope: !1316)
!1331 = !DILocation(line: 232, column: 28, scope: !1316)
!1332 = !DILocation(line: 232, column: 37, scope: !1316)
!1333 = !DILocation(line: 232, column: 71, scope: !1316)
!1334 = !DILocation(line: 232, column: 21, scope: !1318)
!1335 = !DILocation(line: 235, column: 17, scope: !1318)
!1336 = !DILocation(line: 236, column: 14, scope: !1298)
!1337 = distinct !DISubprogram(name: "get_bit", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17hff3660829660db68E", scope: !1338, file: !1299, line: 216, type: !1339, scopeLine: 216, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !1341)
!1338 = !DINamespace(name: "{impl#4}", scope: !1301)
!1339 = !DISubroutineType(types: !1340)
!1340 = !{!306, !87, !9, !913}
!1341 = !{!1342, !1343}
!1342 = !DILocalVariable(name: "self", arg: 1, scope: !1337, file: !1299, line: 216, type: !87)
!1343 = !DILocalVariable(name: "bit", arg: 2, scope: !1337, file: !1299, line: 216, type: !9)
!1344 = !DILocation(line: 216, column: 24, scope: !1337)
!1345 = !DILocation(line: 216, column: 31, scope: !1337)
!1346 = !DILocation(line: 217, column: 25, scope: !1337)
!1347 = !DILocation(line: 217, column: 17, scope: !1337)
!1348 = !DILocation(line: 219, column: 18, scope: !1337)
!1349 = !DILocation(line: 219, column: 26, scope: !1337)
!1350 = !DILocation(line: 219, column: 17, scope: !1337)
!1351 = !DILocation(line: 220, column: 14, scope: !1337)
!1352 = distinct !DISubprogram(name: "get_bits<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17hb9272ce87e566387E", scope: !1338, file: !1299, line: 224, type: !1353, scopeLine: 224, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1365, retainedNodes: !1358)
!1353 = !DISubroutineType(types: !1354)
!1354 = !{!49, !87, !1355, !913}
!1355 = !DICompositeType(tag: DW_TAG_structure_type, name: "RangeFrom<usize>", scope: !1305, file: !2, size: 64, align: 64, elements: !1356, templateParams: !1310, identifier: "2668e65a3bef064e94a5b96532772a1a")
!1356 = !{!1357}
!1357 = !DIDerivedType(tag: DW_TAG_member, name: "start", scope: !1355, file: !2, baseType: !9, size: 64, align: 64)
!1358 = !{!1359, !1360, !1361, !1363}
!1359 = !DILocalVariable(name: "self", arg: 1, scope: !1352, file: !1299, line: 224, type: !87)
!1360 = !DILocalVariable(name: "range", arg: 2, scope: !1352, file: !1299, line: 224, type: !1355)
!1361 = !DILocalVariable(name: "range", scope: !1362, file: !1299, line: 225, type: !1304, align: 8)
!1362 = distinct !DILexicalBlock(scope: !1352, file: !1299, line: 225, column: 17)
!1363 = !DILocalVariable(name: "bits", scope: !1364, file: !1299, line: 232, type: !49, align: 8)
!1364 = distinct !DILexicalBlock(scope: !1362, file: !1299, line: 232, column: 17)
!1365 = !{!1366}
!1366 = !DITemplateTypeParameter(name: "T", type: !1355)
!1367 = !DILocation(line: 224, column: 48, scope: !1352)
!1368 = !DILocation(line: 224, column: 55, scope: !1352)
!1369 = !DILocation(line: 225, column: 29, scope: !1352)
!1370 = !DILocation(line: 225, column: 21, scope: !1362)
!1371 = !DILocation(line: 227, column: 25, scope: !1362)
!1372 = !DILocation(line: 227, column: 17, scope: !1362)
!1373 = !DILocation(line: 228, column: 25, scope: !1362)
!1374 = !DILocation(line: 228, column: 17, scope: !1362)
!1375 = !DILocation(line: 229, column: 25, scope: !1362)
!1376 = !DILocation(line: 229, column: 17, scope: !1362)
!1377 = !DILocation(line: 232, column: 28, scope: !1362)
!1378 = !DILocation(line: 232, column: 37, scope: !1362)
!1379 = !DILocation(line: 232, column: 71, scope: !1362)
!1380 = !DILocation(line: 232, column: 21, scope: !1364)
!1381 = !DILocation(line: 235, column: 17, scope: !1364)
!1382 = !DILocation(line: 236, column: 14, scope: !1352)
!1383 = distinct !DISubprogram(name: "get_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17he4f5670e12b12112E", scope: !1338, file: !1299, line: 224, type: !1384, scopeLine: 224, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1319, retainedNodes: !1386)
!1384 = !DISubroutineType(types: !1385)
!1385 = !{!49, !87, !1304, !913}
!1386 = !{!1387, !1388, !1389, !1391}
!1387 = !DILocalVariable(name: "self", arg: 1, scope: !1383, file: !1299, line: 224, type: !87)
!1388 = !DILocalVariable(name: "range", arg: 2, scope: !1383, file: !1299, line: 224, type: !1304)
!1389 = !DILocalVariable(name: "range", scope: !1390, file: !1299, line: 225, type: !1304, align: 8)
!1390 = distinct !DILexicalBlock(scope: !1383, file: !1299, line: 225, column: 17)
!1391 = !DILocalVariable(name: "bits", scope: !1392, file: !1299, line: 232, type: !49, align: 8)
!1392 = distinct !DILexicalBlock(scope: !1390, file: !1299, line: 232, column: 17)
!1393 = !DILocation(line: 224, column: 48, scope: !1383)
!1394 = !DILocation(line: 224, column: 55, scope: !1383)
!1395 = !DILocation(line: 225, column: 29, scope: !1383)
!1396 = !DILocation(line: 225, column: 21, scope: !1390)
!1397 = !DILocation(line: 227, column: 25, scope: !1390)
!1398 = !DILocation(line: 227, column: 17, scope: !1390)
!1399 = !DILocation(line: 228, column: 25, scope: !1390)
!1400 = !DILocation(line: 228, column: 17, scope: !1390)
!1401 = !DILocation(line: 229, column: 25, scope: !1390)
!1402 = !DILocation(line: 229, column: 17, scope: !1390)
!1403 = !DILocation(line: 232, column: 28, scope: !1390)
!1404 = !DILocation(line: 232, column: 37, scope: !1390)
!1405 = !DILocation(line: 232, column: 71, scope: !1390)
!1406 = !DILocation(line: 232, column: 21, scope: !1392)
!1407 = !DILocation(line: 235, column: 17, scope: !1392)
!1408 = !DILocation(line: 236, column: 14, scope: !1383)
!1409 = distinct !DISubprogram(name: "set_bits<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hb125d6a58bfa12f9E", scope: !1338, file: !1299, line: 254, type: !1410, scopeLine: 254, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1365, retainedNodes: !1413)
!1410 = !DISubroutineType(types: !1411)
!1411 = !{!1412, !1412, !1355, !49, !913}
!1412 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut u64", baseType: !49, size: 64, align: 64, dwarfAddressSpace: 0)
!1413 = !{!1414, !1415, !1416, !1417, !1419}
!1414 = !DILocalVariable(name: "self", arg: 1, scope: !1409, file: !1299, line: 254, type: !1412)
!1415 = !DILocalVariable(name: "range", arg: 2, scope: !1409, file: !1299, line: 254, type: !1355)
!1416 = !DILocalVariable(name: "value", arg: 3, scope: !1409, file: !1299, line: 254, type: !49)
!1417 = !DILocalVariable(name: "range", scope: !1418, file: !1299, line: 255, type: !1304, align: 8)
!1418 = distinct !DILexicalBlock(scope: !1409, file: !1299, line: 255, column: 17)
!1419 = !DILocalVariable(name: "bitmask", scope: !1420, file: !1299, line: 264, type: !49, align: 8)
!1420 = distinct !DILexicalBlock(scope: !1418, file: !1299, line: 264, column: 17)
!1421 = !DILocation(line: 254, column: 48, scope: !1409)
!1422 = !DILocation(line: 254, column: 59, scope: !1409)
!1423 = !DILocation(line: 254, column: 69, scope: !1409)
!1424 = !DILocation(line: 255, column: 29, scope: !1409)
!1425 = !DILocation(line: 255, column: 21, scope: !1418)
!1426 = !DILocation(line: 257, column: 25, scope: !1418)
!1427 = !DILocation(line: 257, column: 17, scope: !1418)
!1428 = !DILocation(line: 258, column: 25, scope: !1418)
!1429 = !DILocation(line: 258, column: 17, scope: !1418)
!1430 = !DILocation(line: 259, column: 25, scope: !1418)
!1431 = !DILocation(line: 259, column: 17, scope: !1418)
!1432 = !DILocation(line: 260, column: 54, scope: !1418)
!1433 = !DILocation(line: 260, column: 34, scope: !1418)
!1434 = !DILocation(line: 260, column: 25, scope: !1418)
!1435 = !DILocation(line: 261, column: 45, scope: !1418)
!1436 = !DILocation(line: 261, column: 25, scope: !1418)
!1437 = !DILocation(line: 260, column: 17, scope: !1418)
!1438 = !DILocation(line: 264, column: 45, scope: !1418)
!1439 = !DILocation(line: 264, column: 39, scope: !1418)
!1440 = !DILocation(line: 265, column: 37, scope: !1418)
!1441 = !DILocation(line: 264, column: 38, scope: !1418)
!1442 = !DILocation(line: 264, column: 37, scope: !1418)
!1443 = !DILocation(line: 264, column: 21, scope: !1420)
!1444 = !DILocation(line: 269, column: 26, scope: !1420)
!1445 = !DILocation(line: 269, column: 25, scope: !1420)
!1446 = !DILocation(line: 269, column: 45, scope: !1420)
!1447 = !DILocation(line: 269, column: 17, scope: !1420)
!1448 = !DILocation(line: 272, column: 14, scope: !1409)
!1449 = distinct !DISubprogram(name: "set_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17he37129cf6158cf36E", scope: !1338, file: !1299, line: 254, type: !1450, scopeLine: 254, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1319, retainedNodes: !1452)
!1450 = !DISubroutineType(types: !1451)
!1451 = !{!1412, !1412, !1304, !49, !913}
!1452 = !{!1453, !1454, !1455, !1456, !1458}
!1453 = !DILocalVariable(name: "self", arg: 1, scope: !1449, file: !1299, line: 254, type: !1412)
!1454 = !DILocalVariable(name: "range", arg: 2, scope: !1449, file: !1299, line: 254, type: !1304)
!1455 = !DILocalVariable(name: "value", arg: 3, scope: !1449, file: !1299, line: 254, type: !49)
!1456 = !DILocalVariable(name: "range", scope: !1457, file: !1299, line: 255, type: !1304, align: 8)
!1457 = distinct !DILexicalBlock(scope: !1449, file: !1299, line: 255, column: 17)
!1458 = !DILocalVariable(name: "bitmask", scope: !1459, file: !1299, line: 264, type: !49, align: 8)
!1459 = distinct !DILexicalBlock(scope: !1457, file: !1299, line: 264, column: 17)
!1460 = !DILocation(line: 254, column: 48, scope: !1449)
!1461 = !DILocation(line: 254, column: 59, scope: !1449)
!1462 = !DILocation(line: 254, column: 69, scope: !1449)
!1463 = !DILocation(line: 255, column: 29, scope: !1449)
!1464 = !DILocation(line: 255, column: 21, scope: !1457)
!1465 = !DILocation(line: 257, column: 25, scope: !1457)
!1466 = !DILocation(line: 257, column: 17, scope: !1457)
!1467 = !DILocation(line: 258, column: 25, scope: !1457)
!1468 = !DILocation(line: 258, column: 17, scope: !1457)
!1469 = !DILocation(line: 259, column: 25, scope: !1457)
!1470 = !DILocation(line: 259, column: 17, scope: !1457)
!1471 = !DILocation(line: 260, column: 54, scope: !1457)
!1472 = !DILocation(line: 260, column: 34, scope: !1457)
!1473 = !DILocation(line: 260, column: 25, scope: !1457)
!1474 = !DILocation(line: 261, column: 45, scope: !1457)
!1475 = !DILocation(line: 261, column: 25, scope: !1457)
!1476 = !DILocation(line: 260, column: 17, scope: !1457)
!1477 = !DILocation(line: 264, column: 45, scope: !1457)
!1478 = !DILocation(line: 264, column: 39, scope: !1457)
!1479 = !DILocation(line: 265, column: 37, scope: !1457)
!1480 = !DILocation(line: 264, column: 38, scope: !1457)
!1481 = !DILocation(line: 264, column: 37, scope: !1457)
!1482 = !DILocation(line: 264, column: 21, scope: !1459)
!1483 = !DILocation(line: 269, column: 26, scope: !1459)
!1484 = !DILocation(line: 269, column: 25, scope: !1459)
!1485 = !DILocation(line: 269, column: 45, scope: !1459)
!1486 = !DILocation(line: 269, column: 17, scope: !1459)
!1487 = !DILocation(line: 272, column: 14, scope: !1449)
!1488 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h0a8ed5434d14b8c4E", scope: !1489, file: !1033, line: 2483, type: !1490, scopeLine: 2483, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1144, retainedNodes: !1497)
!1489 = !DINamespace(name: "{impl#24}", scope: !108)
!1490 = !DISubroutineType(types: !1491)
!1491 = !{!188, !1492, !206}
!1492 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[x86_64::structures::paging::page_table::PageTableEntry]", file: !2, size: 128, align: 64, elements: !1493, templateParams: !25, identifier: "562b365a170a68513d01e9f729eb0e8")
!1493 = !{!1494, !1496}
!1494 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1492, file: !2, baseType: !1495, size: 64, align: 64)
!1495 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !74, size: 64, align: 64, dwarfAddressSpace: 0)
!1496 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1492, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1497 = !{!1498, !1499}
!1498 = !DILocalVariable(name: "self", arg: 1, scope: !1488, file: !1033, line: 2483, type: !1492)
!1499 = !DILocalVariable(name: "f", arg: 2, scope: !1488, file: !1033, line: 2483, type: !206)
!1500 = !DILocation(line: 2483, column: 12, scope: !1488)
!1501 = !DILocation(line: 2483, column: 19, scope: !1488)
!1502 = !DILocation(line: 2484, column: 9, scope: !1488)
!1503 = !DILocation(line: 2484, column: 32, scope: !1488)
!1504 = !DILocation(line: 2485, column: 6, scope: !1488)
!1505 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h4a253a0b56290e90E", scope: !1489, file: !1033, line: 2483, type: !1506, scopeLine: 2483, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1130, retainedNodes: !1508)
!1506 = !DISubroutineType(types: !1507)
!1507 = !{!188, !1271, !206}
!1508 = !{!1509, !1510}
!1509 = !DILocalVariable(name: "self", arg: 1, scope: !1505, file: !1033, line: 2483, type: !1271)
!1510 = !DILocalVariable(name: "f", arg: 2, scope: !1505, file: !1033, line: 2483, type: !206)
!1511 = !DILocation(line: 2483, column: 12, scope: !1505)
!1512 = !DILocation(line: 2483, column: 19, scope: !1505)
!1513 = !DILocation(line: 2484, column: 9, scope: !1505)
!1514 = !DILocation(line: 2484, column: 32, scope: !1505)
!1515 = !DILocation(line: 2485, column: 6, scope: !1505)
!1516 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6e027a992d63037eE", scope: !1489, file: !1033, line: 2483, type: !1517, scopeLine: 2483, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1172, retainedNodes: !1519)
!1517 = !DISubroutineType(types: !1518)
!1518 = !{!188, !1183, !206}
!1519 = !{!1520, !1521}
!1520 = !DILocalVariable(name: "self", arg: 1, scope: !1516, file: !1033, line: 2483, type: !1183)
!1521 = !DILocalVariable(name: "f", arg: 2, scope: !1516, file: !1033, line: 2483, type: !206)
!1522 = !DILocation(line: 2483, column: 12, scope: !1516)
!1523 = !DILocation(line: 2483, column: 19, scope: !1516)
!1524 = !DILocation(line: 2484, column: 9, scope: !1516)
!1525 = !DILocation(line: 2484, column: 32, scope: !1516)
!1526 = !DILocation(line: 2485, column: 6, scope: !1516)
!1527 = distinct !DISubprogram(name: "fmt<u64>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h6f6116f4377ed0d4E", scope: !1489, file: !1033, line: 2483, type: !1528, scopeLine: 2483, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !1530)
!1528 = !DISubroutineType(types: !1529)
!1529 = !{!188, !1050, !206}
!1530 = !{!1531, !1532}
!1531 = !DILocalVariable(name: "self", arg: 1, scope: !1527, file: !1033, line: 2483, type: !1050)
!1532 = !DILocalVariable(name: "f", arg: 2, scope: !1527, file: !1033, line: 2483, type: !206)
!1533 = !DILocation(line: 2483, column: 12, scope: !1527)
!1534 = !DILocation(line: 2483, column: 19, scope: !1527)
!1535 = !DILocation(line: 2484, column: 9, scope: !1527)
!1536 = !DILocation(line: 2484, column: 32, scope: !1527)
!1537 = !DILocation(line: 2485, column: 6, scope: !1527)
!1538 = distinct !DISubprogram(name: "{constructor#0}", linkageName: "_ZN4core3fmt2rt5Count2Is17h1f3c0af428c779c0E", scope: !1540, file: !1539, line: 48, type: !1542, scopeLine: 48, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !1544)
!1539 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/rt.rs", directory: "", checksumkind: CSK_MD5, checksum: "113796e3f7e0ea158177fb3be1c4c32b")
!1540 = !DINamespace(name: "Is", scope: !1541)
!1541 = !DINamespace(name: "Count", scope: !137)
!1542 = !DISubroutineType(types: !1543)
!1543 = !{!151, !9}
!1544 = !{!1545}
!1545 = !DILocalVariable(arg: 1, scope: !1538, file: !1539, line: 48, type: !9)
!1546 = !DILocation(line: 48, column: 5, scope: !1538)
!1547 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17hf1b77ab37755590fE", scope: !1549, file: !1548, line: 185, type: !1551, scopeLine: 185, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !1553)
!1548 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/num.rs", directory: "", checksumkind: CSK_MD5, checksum: "02359a317e793c1b82de7b934f87f847")
!1549 = !DINamespace(name: "{impl#85}", scope: !1550)
!1550 = !DINamespace(name: "num", scope: !108)
!1551 = !DISubroutineType(types: !1552)
!1552 = !{!188, !396, !206}
!1553 = !{!1554, !1555}
!1554 = !DILocalVariable(name: "self", arg: 1, scope: !1547, file: !1548, line: 185, type: !396)
!1555 = !DILocalVariable(name: "f", arg: 2, scope: !1547, file: !1548, line: 185, type: !206)
!1556 = !DILocation(line: 185, column: 20, scope: !1547)
!1557 = !DILocation(line: 185, column: 27, scope: !1547)
!1558 = !DILocation(line: 186, column: 20, scope: !1547)
!1559 = !DILocation(line: 188, column: 27, scope: !1547)
!1560 = !DILocation(line: 187, column: 21, scope: !1547)
!1561 = !DILocation(line: 193, column: 14, scope: !1547)
!1562 = !{i8 0, i8 2}
!1563 = !DILocation(line: 191, column: 21, scope: !1547)
!1564 = !DILocation(line: 189, column: 21, scope: !1547)
!1565 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17h92cd584bc3c2809cE", scope: !1566, file: !1548, line: 185, type: !1567, scopeLine: 185, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !1569)
!1566 = !DINamespace(name: "{impl#86}", scope: !1550)
!1567 = !DISubroutineType(types: !1568)
!1568 = !{!188, !405, !206}
!1569 = !{!1570, !1571}
!1570 = !DILocalVariable(name: "self", arg: 1, scope: !1565, file: !1548, line: 185, type: !405)
!1571 = !DILocalVariable(name: "f", arg: 2, scope: !1565, file: !1548, line: 185, type: !206)
!1572 = !DILocation(line: 185, column: 20, scope: !1565)
!1573 = !DILocation(line: 185, column: 27, scope: !1565)
!1574 = !DILocation(line: 186, column: 20, scope: !1565)
!1575 = !DILocation(line: 188, column: 27, scope: !1565)
!1576 = !DILocation(line: 187, column: 21, scope: !1565)
!1577 = !DILocation(line: 193, column: 14, scope: !1565)
!1578 = !DILocation(line: 191, column: 21, scope: !1565)
!1579 = !DILocation(line: 189, column: 21, scope: !1565)
!1580 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17h484df00c7c740075E", scope: !1581, file: !1548, line: 185, type: !1582, scopeLine: 185, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !1584)
!1581 = !DINamespace(name: "{impl#87}", scope: !1550)
!1582 = !DISubroutineType(types: !1583)
!1583 = !{!188, !87, !206}
!1584 = !{!1585, !1586}
!1585 = !DILocalVariable(name: "self", arg: 1, scope: !1580, file: !1548, line: 185, type: !87)
!1586 = !DILocalVariable(name: "f", arg: 2, scope: !1580, file: !1548, line: 185, type: !206)
!1587 = !DILocation(line: 185, column: 20, scope: !1580)
!1588 = !DILocation(line: 185, column: 27, scope: !1580)
!1589 = !DILocation(line: 186, column: 20, scope: !1580)
!1590 = !DILocation(line: 188, column: 27, scope: !1580)
!1591 = !DILocation(line: 187, column: 21, scope: !1580)
!1592 = !DILocation(line: 193, column: 14, scope: !1580)
!1593 = !DILocation(line: 191, column: 21, scope: !1580)
!1594 = !DILocation(line: 189, column: 21, scope: !1580)
!1595 = distinct !DISubprogram(name: "entries<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::slice::iter::Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17h58a4aaf22ee82983E", scope: !1597, file: !1596, line: 627, type: !1606, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1632, retainedNodes: !1625)
!1596 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/builders.rs", directory: "", checksumkind: CSK_MD5, checksum: "1d369067f6435760f7cc849d2e066cf9")
!1597 = !DICompositeType(tag: DW_TAG_structure_type, name: "DebugList", scope: !1598, file: !2, size: 128, align: 64, elements: !1599, templateParams: !25, identifier: "ab31d9b407d373e78ca29a0b34b90e88")
!1598 = !DINamespace(name: "builders", scope: !108)
!1599 = !{!1600}
!1600 = !DIDerivedType(tag: DW_TAG_member, name: "inner", scope: !1597, file: !2, baseType: !1601, size: 128, align: 64)
!1601 = !DICompositeType(tag: DW_TAG_structure_type, name: "DebugInner", scope: !1598, file: !2, size: 128, align: 64, elements: !1602, templateParams: !25, identifier: "830eeb0057f638e4fd4c27985f378fc8")
!1602 = !{!1603, !1604, !1605}
!1603 = !DIDerivedType(tag: DW_TAG_member, name: "fmt", scope: !1601, file: !2, baseType: !206, size: 64, align: 64)
!1604 = !DIDerivedType(tag: DW_TAG_member, name: "result", scope: !1601, file: !2, baseType: !188, size: 8, align: 8, offset: 64)
!1605 = !DIDerivedType(tag: DW_TAG_member, name: "has_fields", scope: !1601, file: !2, baseType: !306, size: 8, align: 8, offset: 72)
!1606 = !DISubroutineType(types: !1607)
!1607 = !{!1608, !1608, !1609}
!1608 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::fmt::builders::DebugList", baseType: !1597, size: 64, align: 64, dwarfAddressSpace: 0)
!1609 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !1610, file: !2, size: 128, align: 64, elements: !1612, templateParams: !1172, identifier: "966342194bc0e21d15c7d7f4b8bcadb")
!1610 = !DINamespace(name: "iter", scope: !1611)
!1611 = !DINamespace(name: "slice", scope: !33)
!1612 = !{!1613, !1620, !1621}
!1613 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1609, file: !2, baseType: !1614, size: 64, align: 64)
!1614 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !1615, file: !2, size: 64, align: 64, elements: !1617, templateParams: !1172, identifier: "80b35706b5960a436506e576dfbc33d2")
!1615 = !DINamespace(name: "non_null", scope: !1616)
!1616 = !DINamespace(name: "ptr", scope: !33)
!1617 = !{!1618}
!1618 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1614, file: !2, baseType: !1619, size: 64, align: 64)
!1619 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!1620 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1609, file: !2, baseType: !1619, size: 64, align: 64, offset: 64)
!1621 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1609, file: !2, baseType: !1622, align: 8)
!1622 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !1623, identifier: "104d27298e3f68c3ec60980d21913a08")
!1623 = !{!1624}
!1624 = !DITemplateTypeParameter(name: "T", type: !12)
!1625 = !{!1626, !1627, !1628, !1630}
!1626 = !DILocalVariable(name: "self", arg: 1, scope: !1595, file: !1596, line: 627, type: !1608)
!1627 = !DILocalVariable(name: "entries", arg: 2, scope: !1595, file: !1596, line: 627, type: !1609)
!1628 = !DILocalVariable(name: "iter", scope: !1629, file: !1596, line: 632, type: !1609, align: 8)
!1629 = distinct !DILexicalBlock(scope: !1595, file: !1596, line: 632, column: 9)
!1630 = !DILocalVariable(name: "entry", scope: !1631, file: !1596, line: 632, type: !12, align: 8)
!1631 = distinct !DILexicalBlock(scope: !1629, file: !1596, line: 632, column: 30)
!1632 = !{!1633, !1634}
!1633 = !DITemplateTypeParameter(name: "D", type: !12)
!1634 = !DITemplateTypeParameter(name: "I", type: !1609)
!1635 = !DILocation(line: 627, column: 26, scope: !1595)
!1636 = !DILocation(line: 627, column: 37, scope: !1595)
!1637 = !DILocation(line: 632, column: 22, scope: !1629)
!1638 = !DILocation(line: 632, column: 13, scope: !1631)
!1639 = !DILocation(line: 632, column: 22, scope: !1595)
!1640 = !DILocation(line: 632, column: 9, scope: !1629)
!1641 = !DILocation(line: 636, column: 6, scope: !1595)
!1642 = !DILocation(line: 632, column: 13, scope: !1629)
!1643 = !DILocation(line: 633, column: 13, scope: !1631)
!1644 = !DILocation(line: 634, column: 9, scope: !1629)
!1645 = distinct !DISubprogram(name: "entries<&x86_64::addr::VirtAddr, core::slice::iter::Iter<x86_64::addr::VirtAddr>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17h617b467ffb3d9559E", scope: !1597, file: !1596, line: 627, type: !1646, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1667, retainedNodes: !1660)
!1646 = !DISubroutineType(types: !1647)
!1647 = !{!1608, !1608, !1648}
!1648 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<x86_64::addr::VirtAddr>", scope: !1610, file: !2, size: 128, align: 64, elements: !1649, templateParams: !1130, identifier: "e351aa20de1019a3c3fe881e0b6d82f7")
!1649 = !{!1650, !1655, !1656}
!1650 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1648, file: !2, baseType: !1651, size: 64, align: 64)
!1651 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<x86_64::addr::VirtAddr>", scope: !1615, file: !2, size: 64, align: 64, elements: !1652, templateParams: !1130, identifier: "6e3a00f44342c21f5096ba03fbf66a9d")
!1652 = !{!1653}
!1653 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1651, file: !2, baseType: !1654, size: 64, align: 64)
!1654 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::addr::VirtAddr", baseType: !45, size: 64, align: 64, dwarfAddressSpace: 0)
!1655 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1648, file: !2, baseType: !1654, size: 64, align: 64, offset: 64)
!1656 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1648, file: !2, baseType: !1657, align: 8)
!1657 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&x86_64::addr::VirtAddr>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !1658, identifier: "3c8bcd6bf343267371cbfedf4a1731f1")
!1658 = !{!1659}
!1659 = !DITemplateTypeParameter(name: "T", type: !64)
!1660 = !{!1661, !1662, !1663, !1665}
!1661 = !DILocalVariable(name: "self", arg: 1, scope: !1645, file: !1596, line: 627, type: !1608)
!1662 = !DILocalVariable(name: "entries", arg: 2, scope: !1645, file: !1596, line: 627, type: !1648)
!1663 = !DILocalVariable(name: "iter", scope: !1664, file: !1596, line: 632, type: !1648, align: 8)
!1664 = distinct !DILexicalBlock(scope: !1645, file: !1596, line: 632, column: 9)
!1665 = !DILocalVariable(name: "entry", scope: !1666, file: !1596, line: 632, type: !64, align: 8)
!1666 = distinct !DILexicalBlock(scope: !1664, file: !1596, line: 632, column: 30)
!1667 = !{!1668, !1669}
!1668 = !DITemplateTypeParameter(name: "D", type: !64)
!1669 = !DITemplateTypeParameter(name: "I", type: !1648)
!1670 = !DILocation(line: 627, column: 26, scope: !1645)
!1671 = !DILocation(line: 627, column: 37, scope: !1645)
!1672 = !DILocation(line: 632, column: 22, scope: !1664)
!1673 = !DILocation(line: 632, column: 13, scope: !1666)
!1674 = !DILocation(line: 632, column: 22, scope: !1645)
!1675 = !DILocation(line: 632, column: 9, scope: !1664)
!1676 = !DILocation(line: 636, column: 6, scope: !1645)
!1677 = !DILocation(line: 632, column: 13, scope: !1664)
!1678 = !DILocation(line: 633, column: 13, scope: !1666)
!1679 = !DILocation(line: 634, column: 9, scope: !1664)
!1680 = distinct !DISubprogram(name: "entries<&x86_64::structures::paging::page_table::PageTableEntry, core::slice::iter::Iter<x86_64::structures::paging::page_table::PageTableEntry>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17hd34ca07a9c20e949E", scope: !1597, file: !1596, line: 627, type: !1681, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1702, retainedNodes: !1695)
!1681 = !DISubroutineType(types: !1682)
!1682 = !{!1608, !1608, !1683}
!1683 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<x86_64::structures::paging::page_table::PageTableEntry>", scope: !1610, file: !2, size: 128, align: 64, elements: !1684, templateParams: !1144, identifier: "405fd22d1a38bcf55d197839ec2322aa")
!1684 = !{!1685, !1690, !1691}
!1685 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1683, file: !2, baseType: !1686, size: 64, align: 64)
!1686 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<x86_64::structures::paging::page_table::PageTableEntry>", scope: !1615, file: !2, size: 64, align: 64, elements: !1687, templateParams: !1144, identifier: "73b9e8fb69cd9c762de8b98f5c726128")
!1687 = !{!1688}
!1688 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1686, file: !2, baseType: !1689, size: 64, align: 64)
!1689 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::structures::paging::page_table::PageTableEntry", baseType: !74, size: 64, align: 64, dwarfAddressSpace: 0)
!1690 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1683, file: !2, baseType: !1689, size: 64, align: 64, offset: 64)
!1691 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1683, file: !2, baseType: !1692, align: 8)
!1692 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&x86_64::structures::paging::page_table::PageTableEntry>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !1693, identifier: "231494b9166422406fde8d82e1c75a79")
!1693 = !{!1694}
!1694 = !DITemplateTypeParameter(name: "T", type: !73)
!1695 = !{!1696, !1697, !1698, !1700}
!1696 = !DILocalVariable(name: "self", arg: 1, scope: !1680, file: !1596, line: 627, type: !1608)
!1697 = !DILocalVariable(name: "entries", arg: 2, scope: !1680, file: !1596, line: 627, type: !1683)
!1698 = !DILocalVariable(name: "iter", scope: !1699, file: !1596, line: 632, type: !1683, align: 8)
!1699 = distinct !DILexicalBlock(scope: !1680, file: !1596, line: 632, column: 9)
!1700 = !DILocalVariable(name: "entry", scope: !1701, file: !1596, line: 632, type: !73, align: 8)
!1701 = distinct !DILexicalBlock(scope: !1699, file: !1596, line: 632, column: 30)
!1702 = !{!1703, !1704}
!1703 = !DITemplateTypeParameter(name: "D", type: !73)
!1704 = !DITemplateTypeParameter(name: "I", type: !1683)
!1705 = !DILocation(line: 627, column: 26, scope: !1680)
!1706 = !DILocation(line: 627, column: 37, scope: !1680)
!1707 = !DILocation(line: 632, column: 22, scope: !1699)
!1708 = !DILocation(line: 632, column: 13, scope: !1701)
!1709 = !DILocation(line: 632, column: 22, scope: !1680)
!1710 = !DILocation(line: 632, column: 9, scope: !1699)
!1711 = !DILocation(line: 636, column: 6, scope: !1680)
!1712 = !DILocation(line: 632, column: 13, scope: !1699)
!1713 = !DILocation(line: 633, column: 13, scope: !1701)
!1714 = !DILocation(line: 634, column: 9, scope: !1699)
!1715 = distinct !DISubprogram(name: "entries<&u64, core::slice::iter::Iter<u64>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17hdf6b0134c5dcaefcE", scope: !1597, file: !1596, line: 627, type: !1716, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1737, retainedNodes: !1730)
!1716 = !DISubroutineType(types: !1717)
!1717 = !{!1608, !1608, !1718}
!1718 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<u64>", scope: !1610, file: !2, size: 128, align: 64, elements: !1719, templateParams: !1058, identifier: "927fb4dfe6e13cff8e79e5773d1b80a9")
!1719 = !{!1720, !1725, !1726}
!1720 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1718, file: !2, baseType: !1721, size: 64, align: 64)
!1721 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<u64>", scope: !1615, file: !2, size: 64, align: 64, elements: !1722, templateParams: !1058, identifier: "94001fb372c8b40dc63e75043bfa464e")
!1722 = !{!1723}
!1723 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1721, file: !2, baseType: !1724, size: 64, align: 64)
!1724 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const u64", baseType: !49, size: 64, align: 64, dwarfAddressSpace: 0)
!1725 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1718, file: !2, baseType: !1724, size: 64, align: 64, offset: 64)
!1726 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1718, file: !2, baseType: !1727, align: 8)
!1727 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&u64>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !1728, identifier: "137d0202024bf26526d41e627845db79")
!1728 = !{!1729}
!1729 = !DITemplateTypeParameter(name: "T", type: !87)
!1730 = !{!1731, !1732, !1733, !1735}
!1731 = !DILocalVariable(name: "self", arg: 1, scope: !1715, file: !1596, line: 627, type: !1608)
!1732 = !DILocalVariable(name: "entries", arg: 2, scope: !1715, file: !1596, line: 627, type: !1718)
!1733 = !DILocalVariable(name: "iter", scope: !1734, file: !1596, line: 632, type: !1718, align: 8)
!1734 = distinct !DILexicalBlock(scope: !1715, file: !1596, line: 632, column: 9)
!1735 = !DILocalVariable(name: "entry", scope: !1736, file: !1596, line: 632, type: !87, align: 8)
!1736 = distinct !DILexicalBlock(scope: !1734, file: !1596, line: 632, column: 30)
!1737 = !{!1738, !1739}
!1738 = !DITemplateTypeParameter(name: "D", type: !87)
!1739 = !DITemplateTypeParameter(name: "I", type: !1718)
!1740 = !DILocation(line: 627, column: 26, scope: !1715)
!1741 = !DILocation(line: 627, column: 37, scope: !1715)
!1742 = !DILocation(line: 632, column: 22, scope: !1734)
!1743 = !DILocation(line: 632, column: 13, scope: !1736)
!1744 = !DILocation(line: 632, column: 22, scope: !1715)
!1745 = !DILocation(line: 632, column: 9, scope: !1734)
!1746 = !DILocation(line: 636, column: 6, scope: !1715)
!1747 = !DILocation(line: 632, column: 13, scope: !1734)
!1748 = !DILocation(line: 633, column: 13, scope: !1736)
!1749 = !DILocation(line: 634, column: 9, scope: !1734)
!1750 = distinct !DISubprogram(name: "new_v1_formatted", linkageName: "_ZN4core3fmt9Arguments16new_v1_formatted17hd767e41811a81507E", scope: !107, file: !1033, line: 322, type: !1751, scopeLine: 322, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !1756)
!1751 = !DISubroutineType(types: !1752)
!1752 = !{!107, !111, !174, !132, !1753}
!1753 = !DICompositeType(tag: DW_TAG_structure_type, name: "UnsafeArg", scope: !137, file: !2, align: 8, elements: !1754, templateParams: !25, identifier: "55fe6b511cd99a799fff4683a92f71be")
!1754 = !{!1755}
!1755 = !DIDerivedType(tag: DW_TAG_member, name: "_private", scope: !1753, file: !2, baseType: !7, align: 8)
!1756 = !{!1757, !1758, !1759, !1760, !1761}
!1757 = !DILocalVariable(name: "pieces", arg: 1, scope: !1750, file: !1033, line: 323, type: !111)
!1758 = !DILocalVariable(name: "args", arg: 2, scope: !1750, file: !1033, line: 324, type: !174)
!1759 = !DILocalVariable(name: "fmt", arg: 3, scope: !1750, file: !1033, line: 325, type: !132)
!1760 = !DILocalVariable(name: "_unsafe_arg", scope: !1750, file: !1033, line: 326, type: !1753, align: 1)
!1761 = !DILocalVariable(arg: 4, scope: !1750, file: !1033, line: 326, type: !1753)
!1762 = !DILocation(line: 326, column: 9, scope: !1750)
!1763 = !DILocation(line: 323, column: 9, scope: !1750)
!1764 = !DILocation(line: 324, column: 9, scope: !1750)
!1765 = !DILocation(line: 325, column: 9, scope: !1750)
!1766 = !DILocation(line: 328, column: 34, scope: !1750)
!1767 = !DILocation(line: 328, column: 9, scope: !1750)
!1768 = !DILocation(line: 329, column: 6, scope: !1750)
!1769 = distinct !DISubprogram(name: "new_v1", linkageName: "_ZN4core3fmt9Arguments6new_v117hed4dc3a9bba83716E", scope: !107, file: !1033, line: 307, type: !1770, scopeLine: 307, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !1772)
!1770 = !DISubroutineType(types: !1771)
!1771 = !{!107, !111, !174}
!1772 = !{!1773, !1774}
!1773 = !DILocalVariable(name: "pieces", arg: 1, scope: !1769, file: !1033, line: 307, type: !111)
!1774 = !DILocalVariable(name: "args", arg: 2, scope: !1769, file: !1033, line: 307, type: !174)
!1775 = !DILocation(line: 307, column: 19, scope: !1769)
!1776 = !DILocation(line: 307, column: 47, scope: !1769)
!1777 = !DILocation(line: 308, column: 12, scope: !1769)
!1778 = !DILocation(line: 308, column: 56, scope: !1769)
!1779 = !DILocation(line: 308, column: 41, scope: !1769)
!1780 = !DILocation(line: 311, column: 34, scope: !1769)
!1781 = !DILocation(line: 311, column: 9, scope: !1769)
!1782 = !DILocation(line: 312, column: 6, scope: !1769)
!1783 = !DILocation(line: 309, column: 13, scope: !1769)
!1784 = distinct !DISubprogram(name: "new_const", linkageName: "_ZN4core3fmt9Arguments9new_const17h708fe4ccf54ef1d3E", scope: !107, file: !1033, line: 297, type: !1785, scopeLine: 297, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !1787)
!1785 = !DISubroutineType(types: !1786)
!1786 = !{!107, !111}
!1787 = !{!1788}
!1788 = !DILocalVariable(name: "pieces", arg: 1, scope: !1784, file: !1033, line: 297, type: !111)
!1789 = !DILocation(line: 297, column: 28, scope: !1784)
!1790 = !DILocation(line: 298, column: 12, scope: !1784)
!1791 = !DILocation(line: 301, column: 34, scope: !1784)
!1792 = !DILocation(line: 301, column: 9, scope: !1784)
!1793 = !DILocation(line: 302, column: 6, scope: !1784)
!1794 = !DILocation(line: 299, column: 13, scope: !1784)
!1795 = distinct !DISubprogram(name: "checked_add", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17h30d6b4a9e92f5b6eE", scope: !1797, file: !1796, line: 460, type: !1799, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !1812)
!1796 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/num/uint_macros.rs", directory: "", checksumkind: CSK_MD5, checksum: "9f9a8c2611080e433b531f707b01187e")
!1797 = !DINamespace(name: "{impl#9}", scope: !1798)
!1798 = !DINamespace(name: "num", scope: !33)
!1799 = !DISubroutineType(types: !1800)
!1800 = !{!1801, !49, !49}
!1801 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<u64>", scope: !124, file: !2, size: 128, align: 64, elements: !1802, templateParams: !25, identifier: "10175054adb2e8be3a355d702d304a92")
!1802 = !{!1803}
!1803 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1801, file: !2, size: 128, align: 64, elements: !1804, templateParams: !25, identifier: "39e3861d327f45c03aff792e672f3726", discriminator: !1811)
!1804 = !{!1805, !1807}
!1805 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !1803, file: !2, baseType: !1806, size: 128, align: 64, extraData: i64 0)
!1806 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !1801, file: !2, size: 128, align: 64, elements: !25, templateParams: !1058, identifier: "7c68210c3d3dacf1df035bcd8f8e566d")
!1807 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !1803, file: !2, baseType: !1808, size: 128, align: 64, extraData: i64 1)
!1808 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !1801, file: !2, size: 128, align: 64, elements: !1809, templateParams: !1058, identifier: "d021dcaf67010b97687753702feb976")
!1809 = !{!1810}
!1810 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1808, file: !2, baseType: !49, size: 64, align: 64, offset: 64)
!1811 = !DIDerivedType(tag: DW_TAG_member, scope: !1801, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!1812 = !{!1813, !1814, !1815, !1817}
!1813 = !DILocalVariable(name: "self", arg: 1, scope: !1795, file: !1796, line: 460, type: !49)
!1814 = !DILocalVariable(name: "rhs", arg: 2, scope: !1795, file: !1796, line: 460, type: !49)
!1815 = !DILocalVariable(name: "a", scope: !1816, file: !1796, line: 461, type: !49, align: 8)
!1816 = distinct !DILexicalBlock(scope: !1795, file: !1796, line: 461, column: 13)
!1817 = !DILocalVariable(name: "b", scope: !1816, file: !1796, line: 461, type: !306, align: 1)
!1818 = !DILocation(line: 460, column: 34, scope: !1795)
!1819 = !DILocation(line: 460, column: 40, scope: !1795)
!1820 = !DILocalVariable(name: "self", arg: 1, scope: !1821, file: !1796, line: 1504, type: !49)
!1821 = distinct !DISubprogram(name: "overflowing_add", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15overflowing_add17h1c08f2ff021a65cfE", scope: !1797, file: !1796, line: 1504, type: !1822, scopeLine: 1504, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !1828)
!1822 = !DISubroutineType(types: !1823)
!1823 = !{!1824, !49, !49}
!1824 = !DICompositeType(tag: DW_TAG_structure_type, name: "(u64, bool)", file: !2, size: 128, align: 64, elements: !1825, templateParams: !25, identifier: "b667db5d4bbbc6234f6c0852846e1065")
!1825 = !{!1826, !1827}
!1826 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1824, file: !2, baseType: !49, size: 64, align: 64)
!1827 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !1824, file: !2, baseType: !306, size: 8, align: 8, offset: 64)
!1828 = !{!1820, !1829, !1830, !1832}
!1829 = !DILocalVariable(name: "rhs", arg: 2, scope: !1821, file: !1796, line: 1504, type: !49)
!1830 = !DILocalVariable(name: "a", scope: !1831, file: !1796, line: 1505, type: !49, align: 8)
!1831 = distinct !DILexicalBlock(scope: !1821, file: !1796, line: 1505, column: 13)
!1832 = !DILocalVariable(name: "b", scope: !1831, file: !1796, line: 1505, type: !306, align: 1)
!1833 = !DILocation(line: 1504, column: 38, scope: !1821, inlinedAt: !1834)
!1834 = distinct !DILocation(line: 461, column: 26, scope: !1795)
!1835 = !DILocation(line: 1504, column: 44, scope: !1821, inlinedAt: !1834)
!1836 = !DILocation(line: 1505, column: 26, scope: !1821, inlinedAt: !1834)
!1837 = !DILocation(line: 1505, column: 18, scope: !1821, inlinedAt: !1834)
!1838 = !DILocation(line: 1505, column: 18, scope: !1831, inlinedAt: !1834)
!1839 = !DILocation(line: 1505, column: 21, scope: !1821, inlinedAt: !1834)
!1840 = !DILocation(line: 1505, column: 21, scope: !1831, inlinedAt: !1834)
!1841 = !DILocation(line: 1506, column: 13, scope: !1831, inlinedAt: !1834)
!1842 = !DILocation(line: 1507, column: 10, scope: !1821, inlinedAt: !1834)
!1843 = !DILocation(line: 461, column: 26, scope: !1795)
!1844 = !DILocation(line: 461, column: 18, scope: !1795)
!1845 = !DILocation(line: 461, column: 18, scope: !1816)
!1846 = !DILocation(line: 461, column: 21, scope: !1795)
!1847 = !DILocation(line: 461, column: 21, scope: !1816)
!1848 = !DILocation(line: 462, column: 16, scope: !1816)
!1849 = !DILocation(line: 462, column: 42, scope: !1816)
!1850 = !DILocation(line: 462, column: 13, scope: !1816)
!1851 = !DILocation(line: 462, column: 30, scope: !1816)
!1852 = !DILocation(line: 463, column: 10, scope: !1795)
!1853 = !{i64 0, i64 2}
!1854 = distinct !DISubprogram(name: "checked_sub", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h10143f04aa51fac7E", scope: !1797, file: !1796, line: 529, type: !1799, scopeLine: 529, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !1855)
!1855 = !{!1856, !1857, !1858, !1860}
!1856 = !DILocalVariable(name: "self", arg: 1, scope: !1854, file: !1796, line: 529, type: !49)
!1857 = !DILocalVariable(name: "rhs", arg: 2, scope: !1854, file: !1796, line: 529, type: !49)
!1858 = !DILocalVariable(name: "a", scope: !1859, file: !1796, line: 530, type: !49, align: 8)
!1859 = distinct !DILexicalBlock(scope: !1854, file: !1796, line: 530, column: 13)
!1860 = !DILocalVariable(name: "b", scope: !1859, file: !1796, line: 530, type: !306, align: 1)
!1861 = !DILocation(line: 529, column: 34, scope: !1854)
!1862 = !DILocation(line: 529, column: 40, scope: !1854)
!1863 = !DILocalVariable(name: "self", arg: 1, scope: !1864, file: !1796, line: 1603, type: !49)
!1864 = distinct !DISubprogram(name: "overflowing_sub", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15overflowing_sub17hda6847e3fd425487E", scope: !1797, file: !1796, line: 1603, type: !1822, scopeLine: 1603, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !1865)
!1865 = !{!1863, !1866, !1867, !1869}
!1866 = !DILocalVariable(name: "rhs", arg: 2, scope: !1864, file: !1796, line: 1603, type: !49)
!1867 = !DILocalVariable(name: "a", scope: !1868, file: !1796, line: 1604, type: !49, align: 8)
!1868 = distinct !DILexicalBlock(scope: !1864, file: !1796, line: 1604, column: 13)
!1869 = !DILocalVariable(name: "b", scope: !1868, file: !1796, line: 1604, type: !306, align: 1)
!1870 = !DILocation(line: 1603, column: 38, scope: !1864, inlinedAt: !1871)
!1871 = distinct !DILocation(line: 530, column: 26, scope: !1854)
!1872 = !DILocation(line: 1603, column: 44, scope: !1864, inlinedAt: !1871)
!1873 = !DILocation(line: 1604, column: 26, scope: !1864, inlinedAt: !1871)
!1874 = !DILocation(line: 1604, column: 18, scope: !1864, inlinedAt: !1871)
!1875 = !DILocation(line: 1604, column: 18, scope: !1868, inlinedAt: !1871)
!1876 = !DILocation(line: 1604, column: 21, scope: !1864, inlinedAt: !1871)
!1877 = !DILocation(line: 1604, column: 21, scope: !1868, inlinedAt: !1871)
!1878 = !DILocation(line: 1605, column: 13, scope: !1868, inlinedAt: !1871)
!1879 = !DILocation(line: 1606, column: 10, scope: !1864, inlinedAt: !1871)
!1880 = !DILocation(line: 530, column: 26, scope: !1854)
!1881 = !DILocation(line: 530, column: 18, scope: !1854)
!1882 = !DILocation(line: 530, column: 18, scope: !1859)
!1883 = !DILocation(line: 530, column: 21, scope: !1854)
!1884 = !DILocation(line: 530, column: 21, scope: !1859)
!1885 = !DILocation(line: 531, column: 16, scope: !1859)
!1886 = !DILocation(line: 531, column: 42, scope: !1859)
!1887 = !DILocation(line: 531, column: 13, scope: !1859)
!1888 = !DILocation(line: 531, column: 30, scope: !1859)
!1889 = !DILocation(line: 532, column: 10, scope: !1854)
!1890 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::{impl#11}::fmt::Hex>", linkageName: "_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17ha623ea8d959e0959E", scope: !1616, file: !1891, line: 491, type: !1892, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1897, retainedNodes: !1895)
!1891 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "d71cbcc5c5af3689983c051fcd9aec72")
!1892 = !DISubroutineType(types: !1893)
!1893 = !{null, !1894}
!1894 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::{impl#11}::fmt::Hex", baseType: !293, size: 64, align: 64, dwarfAddressSpace: 0)
!1895 = !{!1896}
!1896 = !DILocalVariable(arg: 1, scope: !1890, file: !1891, line: 491, type: !1894)
!1897 = !{!1898}
!1898 = !DITemplateTypeParameter(name: "T", type: !293)
!1899 = !DILocation(line: 491, column: 1, scope: !1890)
!1900 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>", linkageName: "_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$17h6a8b4c5f1cabce93E", scope: !1616, file: !1891, line: 491, type: !1901, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1906, retainedNodes: !1904)
!1901 = !DISubroutineType(types: !1902)
!1902 = !{null, !1903}
!1903 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>", baseType: !724, size: 64, align: 64, dwarfAddressSpace: 0)
!1904 = !{!1905}
!1905 = !DILocalVariable(arg: 1, scope: !1900, file: !1891, line: 491, type: !1903)
!1906 = !{!1907}
!1907 = !DITemplateTypeParameter(name: "T", type: !724)
!1908 = !DILocation(line: 491, column: 1, scope: !1900)
!1909 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>", linkageName: "_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$17h408be4634cf1a512E", scope: !1616, file: !1891, line: 491, type: !1910, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1915, retainedNodes: !1913)
!1910 = !DISubroutineType(types: !1911)
!1911 = !{null, !1912}
!1912 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>", baseType: !733, size: 64, align: 64, dwarfAddressSpace: 0)
!1913 = !{!1914}
!1914 = !DILocalVariable(arg: 1, scope: !1909, file: !1891, line: 491, type: !1912)
!1915 = !{!1916}
!1916 = !DITemplateTypeParameter(name: "T", type: !733)
!1917 = !DILocation(line: 491, column: 1, scope: !1909)
!1918 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr152drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17h58a209862c0e5777E", scope: !1616, file: !1891, line: 491, type: !1919, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1172, retainedNodes: !1922)
!1919 = !DISubroutineType(types: !1920)
!1920 = !{null, !1921}
!1921 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!1922 = !{!1923}
!1923 = !DILocalVariable(arg: 1, scope: !1918, file: !1891, line: 491, type: !1921)
!1924 = !DILocation(line: 491, column: 1, scope: !1918)
!1925 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr156drop_in_place$LT$$RF$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17ha020541692658cd9E", scope: !1616, file: !1891, line: 491, type: !1926, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1623, retainedNodes: !1929)
!1926 = !DISubroutineType(types: !1927)
!1927 = !{null, !1928}
!1928 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !12, size: 64, align: 64, dwarfAddressSpace: 0)
!1929 = !{!1930}
!1930 = !DILocalVariable(arg: 1, scope: !1925, file: !1891, line: 491, type: !1928)
!1931 = !DILocation(line: 491, column: 1, scope: !1925)
!1932 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>>", linkageName: "_ZN4core3ptr158drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$GT$$GT$17hd5ae378c6fc6c672E", scope: !1616, file: !1891, line: 491, type: !1933, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1938, retainedNodes: !1936)
!1933 = !DISubroutineType(types: !1934)
!1934 = !{null, !1935}
!1935 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", baseType: !468, size: 64, align: 64, dwarfAddressSpace: 0)
!1936 = !{!1937}
!1937 = !DILocalVariable(arg: 1, scope: !1932, file: !1891, line: 491, type: !1935)
!1938 = !{!1939}
!1939 = !DITemplateTypeParameter(name: "T", type: !468)
!1940 = !DILocation(line: 491, column: 1, scope: !1932)
!1941 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>", linkageName: "_ZN4core3ptr164drop_in_place$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h0b42f1d04b8288b2E", scope: !1616, file: !1891, line: 491, type: !1942, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1947, retainedNodes: !1945)
!1942 = !DISubroutineType(types: !1943)
!1943 = !{null, !1944}
!1944 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !567, size: 64, align: 64, dwarfAddressSpace: 0)
!1945 = !{!1946}
!1946 = !DILocalVariable(arg: 1, scope: !1941, file: !1891, line: 491, type: !1944)
!1947 = !{!1948}
!1948 = !DITemplateTypeParameter(name: "T", type: !567)
!1949 = !DILocation(line: 491, column: 1, scope: !1941)
!1950 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>", linkageName: "_ZN4core3ptr168drop_in_place$LT$$RF$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h33127708b13bc4ccE", scope: !1616, file: !1891, line: 491, type: !1951, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1956, retainedNodes: !1954)
!1951 = !DISubroutineType(types: !1952)
!1952 = !{null, !1953}
!1953 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !610, size: 64, align: 64, dwarfAddressSpace: 0)
!1954 = !{!1955}
!1955 = !DILocalVariable(arg: 1, scope: !1950, file: !1891, line: 491, type: !1953)
!1956 = !{!1957}
!1957 = !DITemplateTypeParameter(name: "T", type: !610)
!1958 = !DILocation(line: 491, column: 1, scope: !1950)
!1959 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>>", linkageName: "_ZN4core3ptr172drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h7626b50af5290e24E", scope: !1616, file: !1891, line: 491, type: !1960, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1965, retainedNodes: !1963)
!1960 = !DISubroutineType(types: !1961)
!1961 = !{null, !1962}
!1962 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", baseType: !521, size: 64, align: 64, dwarfAddressSpace: 0)
!1963 = !{!1964}
!1964 = !DILocalVariable(arg: 1, scope: !1959, file: !1891, line: 491, type: !1962)
!1965 = !{!1966}
!1966 = !DITemplateTypeParameter(name: "T", type: !521)
!1967 = !DILocation(line: 491, column: 1, scope: !1959)
!1968 = distinct !DISubprogram(name: "drop_in_place<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8]>", linkageName: "_ZN4core3ptr173drop_in_place$LT$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$8$u5d$$GT$17hffc52aacb21b0ca4E", scope: !1616, file: !1891, line: 491, type: !1969, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1974, retainedNodes: !1972)
!1969 = !DISubroutineType(types: !1970)
!1970 = !{null, !1971}
!1971 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8]", baseType: !546, size: 64, align: 64, dwarfAddressSpace: 0)
!1972 = !{!1973}
!1973 = !DILocalVariable(arg: 1, scope: !1968, file: !1891, line: 491, type: !1971)
!1974 = !{!1975}
!1975 = !DITemplateTypeParameter(name: "T", type: !546)
!1976 = !DILocation(line: 491, column: 1, scope: !1968)
!1977 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>>", linkageName: "_ZN4core3ptr178drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17h7ffc6b28b5dc13d2E", scope: !1616, file: !1891, line: 491, type: !1978, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1983, retainedNodes: !1981)
!1978 = !DISubroutineType(types: !1979)
!1979 = !{null, !1980}
!1980 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", baseType: !442, size: 64, align: 64, dwarfAddressSpace: 0)
!1981 = !{!1982}
!1982 = !DILocalVariable(arg: 1, scope: !1977, file: !1891, line: 491, type: !1980)
!1983 = !{!1984}
!1984 = !DITemplateTypeParameter(name: "T", type: !442)
!1985 = !DILocation(line: 491, column: 1, scope: !1977)
!1986 = distinct !DISubprogram(name: "drop_in_place<&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]>", linkageName: "_ZN4core3ptr179drop_in_place$LT$$RF$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$224$u5d$$GT$17h3221e2d0d430b287E", scope: !1616, file: !1891, line: 491, type: !1987, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1992, retainedNodes: !1990)
!1987 = !DISubroutineType(types: !1988)
!1988 = !{null, !1989}
!1989 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]", baseType: !555, size: 64, align: 64, dwarfAddressSpace: 0)
!1990 = !{!1991}
!1991 = !DILocalVariable(arg: 1, scope: !1986, file: !1891, line: 491, type: !1989)
!1992 = !{!1993}
!1993 = !DITemplateTypeParameter(name: "T", type: !555)
!1994 = !DILocation(line: 491, column: 1, scope: !1986)
!1995 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>>", linkageName: "_ZN4core3ptr198drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$x86_64..structures..idt..PageFaultErrorCode$RP$$GT$$GT$17ha9bb5c4dd951fcf9E", scope: !1616, file: !1891, line: 491, type: !1996, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2001, retainedNodes: !1999)
!1996 = !DISubroutineType(types: !1997)
!1997 = !{null, !1998}
!1998 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", baseType: !493, size: 64, align: 64, dwarfAddressSpace: 0)
!1999 = !{!2000}
!2000 = !DILocalVariable(arg: 1, scope: !1995, file: !1891, line: 491, type: !1998)
!2001 = !{!2002}
!2002 = !DITemplateTypeParameter(name: "T", type: !493)
!2003 = !DILocation(line: 491, column: 1, scope: !1995)
!2004 = distinct !DISubprogram(name: "drop_in_place<u16>", linkageName: "_ZN4core3ptr24drop_in_place$LT$u16$GT$17h8eb9792ac83877bbE", scope: !1616, file: !1891, line: 491, type: !2005, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2010, retainedNodes: !2008)
!2005 = !DISubroutineType(types: !2006)
!2006 = !{null, !2007}
!2007 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u16", baseType: !19, size: 64, align: 64, dwarfAddressSpace: 0)
!2008 = !{!2009}
!2009 = !DILocalVariable(arg: 1, scope: !2004, file: !1891, line: 491, type: !2007)
!2010 = !{!2011}
!2011 = !DITemplateTypeParameter(name: "T", type: !19)
!2012 = !DILocation(line: 491, column: 1, scope: !2004)
!2013 = distinct !DISubprogram(name: "drop_in_place<u32>", linkageName: "_ZN4core3ptr24drop_in_place$LT$u32$GT$17h36e3e03b2b29f44eE", scope: !1616, file: !1891, line: 491, type: !2014, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2019, retainedNodes: !2017)
!2014 = !DISubroutineType(types: !2015)
!2015 = !{null, !2016}
!2016 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u32", baseType: !28, size: 64, align: 64, dwarfAddressSpace: 0)
!2017 = !{!2018}
!2018 = !DILocalVariable(arg: 1, scope: !2013, file: !1891, line: 491, type: !2016)
!2019 = !{!2020}
!2020 = !DITemplateTypeParameter(name: "T", type: !28)
!2021 = !DILocation(line: 491, column: 1, scope: !2013)
!2022 = distinct !DISubprogram(name: "drop_in_place<u64>", linkageName: "_ZN4core3ptr24drop_in_place$LT$u64$GT$17hbbf6ab2025dd175cE", scope: !1616, file: !1891, line: 491, type: !2023, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !2026)
!2023 = !DISubroutineType(types: !2024)
!2024 = !{null, !2025}
!2025 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u64", baseType: !49, size: 64, align: 64, dwarfAddressSpace: 0)
!2026 = !{!2027}
!2027 = !DILocalVariable(arg: 1, scope: !2022, file: !1891, line: 491, type: !2025)
!2028 = !DILocation(line: 491, column: 1, scope: !2022)
!2029 = distinct !DISubprogram(name: "drop_in_place<bool>", linkageName: "_ZN4core3ptr25drop_in_place$LT$bool$GT$17h739e1c80b4ceaacfE", scope: !1616, file: !1891, line: 491, type: !2030, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2035, retainedNodes: !2033)
!2030 = !DISubroutineType(types: !2031)
!2031 = !{null, !2032}
!2032 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut bool", baseType: !306, size: 64, align: 64, dwarfAddressSpace: 0)
!2033 = !{!2034}
!2034 = !DILocalVariable(arg: 1, scope: !2029, file: !1891, line: 491, type: !2032)
!2035 = !{!2036}
!2036 = !DITemplateTypeParameter(name: "T", type: !306)
!2037 = !DILocation(line: 491, column: 1, scope: !2029)
!2038 = distinct !DISubprogram(name: "drop_in_place<&u16>", linkageName: "_ZN4core3ptr28drop_in_place$LT$$RF$u16$GT$17h559f7a7c5ca89614E", scope: !1616, file: !1891, line: 491, type: !2039, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2044, retainedNodes: !2042)
!2039 = !DISubroutineType(types: !2040)
!2040 = !{null, !2041}
!2041 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &u16", baseType: !396, size: 64, align: 64, dwarfAddressSpace: 0)
!2042 = !{!2043}
!2043 = !DILocalVariable(arg: 1, scope: !2038, file: !1891, line: 491, type: !2041)
!2044 = !{!2045}
!2045 = !DITemplateTypeParameter(name: "T", type: !396)
!2046 = !DILocation(line: 491, column: 1, scope: !2038)
!2047 = distinct !DISubprogram(name: "drop_in_place<&u32>", linkageName: "_ZN4core3ptr28drop_in_place$LT$$RF$u32$GT$17h0051fe1d591b8b73E", scope: !1616, file: !1891, line: 491, type: !2048, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2053, retainedNodes: !2051)
!2048 = !DISubroutineType(types: !2049)
!2049 = !{null, !2050}
!2050 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &u32", baseType: !405, size: 64, align: 64, dwarfAddressSpace: 0)
!2051 = !{!2052}
!2052 = !DILocalVariable(arg: 1, scope: !2047, file: !1891, line: 491, type: !2050)
!2053 = !{!2054}
!2054 = !DITemplateTypeParameter(name: "T", type: !405)
!2055 = !DILocation(line: 491, column: 1, scope: !2047)
!2056 = distinct !DISubprogram(name: "drop_in_place<&u64>", linkageName: "_ZN4core3ptr28drop_in_place$LT$$RF$u64$GT$17he0ee7e055afc7eceE", scope: !1616, file: !1891, line: 491, type: !2057, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1728, retainedNodes: !2060)
!2057 = !DISubroutineType(types: !2058)
!2058 = !{null, !2059}
!2059 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &u64", baseType: !87, size: 64, align: 64, dwarfAddressSpace: 0)
!2060 = !{!2061}
!2061 = !DILocalVariable(arg: 1, scope: !2056, file: !1891, line: 491, type: !2059)
!2062 = !DILocation(line: 491, column: 1, scope: !2056)
!2063 = distinct !DISubprogram(name: "drop_in_place<&usize>", linkageName: "_ZN4core3ptr30drop_in_place$LT$$RF$usize$GT$17hb5745a569234b8dcE", scope: !1616, file: !1891, line: 491, type: !2064, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2069, retainedNodes: !2067)
!2064 = !DISubroutineType(types: !2065)
!2065 = !{null, !2066}
!2066 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &usize", baseType: !425, size: 64, align: 64, dwarfAddressSpace: 0)
!2067 = !{!2068}
!2068 = !DILocalVariable(arg: 1, scope: !2063, file: !1891, line: 491, type: !2066)
!2069 = !{!2070}
!2070 = !DITemplateTypeParameter(name: "T", type: !425)
!2071 = !DILocation(line: 491, column: 1, scope: !2063)
!2072 = distinct !DISubprogram(name: "drop_in_place<&()>", linkageName: "_ZN4core3ptr33drop_in_place$LT$$RF$$LP$$RP$$GT$17h9c72d43f0267a8e7E", scope: !1616, file: !1891, line: 491, type: !2073, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2078, retainedNodes: !2076)
!2073 = !DISubroutineType(types: !2074)
!2074 = !{null, !2075}
!2075 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &()", baseType: !373, size: 64, align: 64, dwarfAddressSpace: 0)
!2076 = !{!2077}
!2077 = !DILocalVariable(arg: 1, scope: !2072, file: !1891, line: 491, type: !2075)
!2078 = !{!2079}
!2079 = !DITemplateTypeParameter(name: "T", type: !373)
!2080 = !DILocation(line: 491, column: 1, scope: !2072)
!2081 = distinct !DISubprogram(name: "drop_in_place<core::fmt::Arguments>", linkageName: "_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17h4b9284cd39dfcc1aE", scope: !1616, file: !1891, line: 491, type: !2082, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2087, retainedNodes: !2085)
!2082 = !DISubroutineType(types: !2083)
!2083 = !{null, !2084}
!2084 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut core::fmt::Arguments", baseType: !107, size: 64, align: 64, dwarfAddressSpace: 0)
!2085 = !{!2086}
!2086 = !DILocalVariable(arg: 1, scope: !2081, file: !1891, line: 491, type: !2084)
!2087 = !{!2088}
!2088 = !DITemplateTypeParameter(name: "T", type: !107)
!2089 = !DILocation(line: 491, column: 1, scope: !2081)
!2090 = distinct !DISubprogram(name: "drop_in_place<x86_64::PrivilegeLevel>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17h825a0442f99299fdE", scope: !1616, file: !1891, line: 491, type: !2091, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2096, retainedNodes: !2094)
!2091 = !DISubroutineType(types: !2092)
!2092 = !{null, !2093}
!2093 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::PrivilegeLevel", baseType: !255, size: 64, align: 64, dwarfAddressSpace: 0)
!2094 = !{!2095}
!2095 = !DILocalVariable(arg: 1, scope: !2090, file: !1891, line: 491, type: !2093)
!2096 = !{!2097}
!2097 = !DITemplateTypeParameter(name: "T", type: !255)
!2098 = !DILocation(line: 491, column: 1, scope: !2090)
!2099 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::PhysAddr>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17h53ebc6b49a759491E", scope: !1616, file: !1891, line: 491, type: !2100, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1231, retainedNodes: !2103)
!2100 = !DISubroutineType(types: !2101)
!2101 = !{null, !2102}
!2102 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::PhysAddr", baseType: !351, size: 64, align: 64, dwarfAddressSpace: 0)
!2103 = !{!2104}
!2104 = !DILocalVariable(arg: 1, scope: !2099, file: !1891, line: 491, type: !2102)
!2105 = !DILocation(line: 491, column: 1, scope: !2099)
!2106 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17h4bca2b3900863530E", scope: !1616, file: !1891, line: 491, type: !2107, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1130, retainedNodes: !2110)
!2107 = !DISubroutineType(types: !2108)
!2108 = !{null, !2109}
!2109 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::VirtAddr", baseType: !45, size: 64, align: 64, dwarfAddressSpace: 0)
!2110 = !{!2111}
!2111 = !DILocalVariable(arg: 1, scope: !2106, file: !1891, line: 491, type: !2109)
!2112 = !DILocation(line: 491, column: 1, scope: !2106)
!2113 = distinct !DISubprogram(name: "drop_in_place<[u64; 8]>", linkageName: "_ZN4core3ptr45drop_in_place$LT$$u5b$u64$u3b$$u20$8$u5d$$GT$17hb4a9c210e05aa45fE", scope: !1616, file: !1891, line: 491, type: !2114, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2119, retainedNodes: !2117)
!2114 = !DISubroutineType(types: !2115)
!2115 = !{null, !2116}
!2116 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [u64; 8]", baseType: !414, size: 64, align: 64, dwarfAddressSpace: 0)
!2117 = !{!2118}
!2118 = !DILocalVariable(arg: 1, scope: !2113, file: !1891, line: 491, type: !2116)
!2119 = !{!2120}
!2120 = !DITemplateTypeParameter(name: "T", type: !414)
!2121 = !DILocation(line: 491, column: 1, scope: !2113)
!2122 = distinct !DISubprogram(name: "drop_in_place<&x86_64::addr::PhysAddr>", linkageName: "_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..PhysAddr$GT$17hc4b0846396c1ea58E", scope: !1616, file: !1891, line: 491, type: !2123, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2128, retainedNodes: !2126)
!2123 = !DISubroutineType(types: !2124)
!2124 = !{null, !2125}
!2125 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::addr::PhysAddr", baseType: !643, size: 64, align: 64, dwarfAddressSpace: 0)
!2126 = !{!2127}
!2127 = !DILocalVariable(arg: 1, scope: !2122, file: !1891, line: 491, type: !2125)
!2128 = !{!2129}
!2129 = !DITemplateTypeParameter(name: "T", type: !643)
!2130 = !DILocation(line: 491, column: 1, scope: !2122)
!2131 = distinct !DISubprogram(name: "drop_in_place<&x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..VirtAddr$GT$17hbeeddfb7383c1240E", scope: !1616, file: !1891, line: 491, type: !2132, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1658, retainedNodes: !2135)
!2132 = !DISubroutineType(types: !2133)
!2133 = !{null, !2134}
!2134 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::addr::VirtAddr", baseType: !64, size: 64, align: 64, dwarfAddressSpace: 0)
!2135 = !{!2136}
!2136 = !DILocalVariable(arg: 1, scope: !2131, file: !1891, line: 491, type: !2134)
!2137 = !DILocation(line: 491, column: 1, scope: !2131)
!2138 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::VirtAddrNotValid>", linkageName: "_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17h98df55804ba5804fE", scope: !1616, file: !1891, line: 491, type: !2139, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2144, retainedNodes: !2142)
!2139 = !DISubroutineType(types: !2140)
!2140 = !{null, !2141}
!2141 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::VirtAddrNotValid", baseType: !96, size: 64, align: 64, dwarfAddressSpace: 0)
!2142 = !{!2143}
!2143 = !DILocalVariable(arg: 1, scope: !2138, file: !1891, line: 491, type: !2141)
!2144 = !{!2145}
!2145 = !DITemplateTypeParameter(name: "T", type: !96)
!2146 = !DILocation(line: 491, column: 1, scope: !2138)
!2147 = distinct !DISubprogram(name: "drop_in_place<&x86_64::instructions::tlb::Pcid>", linkageName: "_ZN4core3ptr56drop_in_place$LT$$RF$x86_64..instructions..tlb..Pcid$GT$17h7f7fe145dfb21595E", scope: !1616, file: !1891, line: 491, type: !2148, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2153, retainedNodes: !2151)
!2148 = !DISubroutineType(types: !2149)
!2149 = !{null, !2150}
!2150 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::instructions::tlb::Pcid", baseType: !382, size: 64, align: 64, dwarfAddressSpace: 0)
!2151 = !{!2152}
!2152 = !DILocalVariable(arg: 1, scope: !2147, file: !1891, line: 491, type: !2150)
!2153 = !{!2154}
!2154 = !DITemplateTypeParameter(name: "T", type: !382)
!2155 = !DILocation(line: 491, column: 1, scope: !2147)
!2156 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::EntryOptions>", linkageName: "_ZN4core3ptr58drop_in_place$LT$x86_64..structures..idt..EntryOptions$GT$17h4c4306f1a4989a4eE", scope: !1616, file: !1891, line: 491, type: !2157, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2162, retainedNodes: !2160)
!2157 = !DISubroutineType(types: !2158)
!2158 = !{null, !2159}
!2159 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::EntryOptions", baseType: !22, size: 64, align: 64, dwarfAddressSpace: 0)
!2160 = !{!2161}
!2161 = !DILocalVariable(arg: 1, scope: !2156, file: !1891, line: 491, type: !2159)
!2162 = !{!2163}
!2163 = !DITemplateTypeParameter(name: "T", type: !22)
!2164 = !DILocation(line: 491, column: 1, scope: !2156)
!2165 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::DescriptorTable>", linkageName: "_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h88fc3b2eb2dd7337E", scope: !1616, file: !1891, line: 491, type: !2166, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2171, retainedNodes: !2169)
!2166 = !DISubroutineType(types: !2167)
!2167 = !{null, !2168}
!2168 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::DescriptorTable", baseType: !315, size: 64, align: 64, dwarfAddressSpace: 0)
!2169 = !{!2170}
!2170 = !DILocalVariable(arg: 1, scope: !2165, file: !1891, line: 491, type: !2168)
!2171 = !{!2172}
!2172 = !DITemplateTypeParameter(name: "T", type: !315)
!2173 = !DILocation(line: 491, column: 1, scope: !2165)
!2174 = distinct !DISubprogram(name: "drop_in_place<[x86_64::addr::VirtAddr; 3]>", linkageName: "_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$3$u5d$$GT$17h74545d1c55512c08E", scope: !1616, file: !1891, line: 491, type: !2175, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2180, retainedNodes: !2178)
!2175 = !DISubroutineType(types: !2176)
!2176 = !{null, !2177}
!2177 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [x86_64::addr::VirtAddr; 3]", baseType: !759, size: 64, align: 64, dwarfAddressSpace: 0)
!2178 = !{!2179}
!2179 = !DILocalVariable(arg: 1, scope: !2174, file: !1891, line: 491, type: !2177)
!2180 = !{!2181}
!2181 = !DITemplateTypeParameter(name: "T", type: !759)
!2182 = !DILocation(line: 491, column: 1, scope: !2174)
!2183 = distinct !DISubprogram(name: "drop_in_place<[x86_64::addr::VirtAddr; 7]>", linkageName: "_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$7$u5d$$GT$17h3a498f7c50cc983bE", scope: !1616, file: !1891, line: 491, type: !2184, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2189, retainedNodes: !2187)
!2184 = !DISubroutineType(types: !2185)
!2185 = !{null, !2186}
!2186 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [x86_64::addr::VirtAddr; 7]", baseType: !768, size: 64, align: 64, dwarfAddressSpace: 0)
!2187 = !{!2188}
!2188 = !DILocalVariable(arg: 1, scope: !2183, file: !1891, line: 491, type: !2186)
!2189 = !{!2190}
!2190 = !DITemplateTypeParameter(name: "T", type: !768)
!2191 = !DILocation(line: 491, column: 1, scope: !2183)
!2192 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::paging::mapper::MappedFrame>", linkageName: "_ZN4core3ptr68drop_in_place$LT$x86_64..structures..paging..mapper..MappedFrame$GT$17h2e7924dd680bc21fE", scope: !1616, file: !1891, line: 491, type: !2193, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2198, retainedNodes: !2196)
!2193 = !DISubroutineType(types: !2194)
!2194 = !{null, !2195}
!2195 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::mapper::MappedFrame", baseType: !652, size: 64, align: 64, dwarfAddressSpace: 0)
!2196 = !{!2197}
!2197 = !DILocalVariable(arg: 1, scope: !2192, file: !1891, line: 491, type: !2195)
!2198 = !{!2199}
!2199 = !DITemplateTypeParameter(name: "T", type: !652)
!2200 = !DILocation(line: 491, column: 1, scope: !2192)
!2201 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>>", linkageName: "_ZN4core3ptr69drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$GT$17h4b3e0adda19d22c6E", scope: !1616, file: !1891, line: 491, type: !2202, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2207, retainedNodes: !2205)
!2202 = !DISubroutineType(types: !2203)
!2203 = !{null, !2204}
!2204 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>", baseType: !742, size: 64, align: 64, dwarfAddressSpace: 0)
!2205 = !{!2206}
!2206 = !DILocalVariable(arg: 1, scope: !2201, file: !1891, line: 491, type: !2204)
!2207 = !{!2208}
!2208 = !DITemplateTypeParameter(name: "T", type: !742)
!2209 = !DILocation(line: 491, column: 1, scope: !2201)
!2210 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::paging::page_table::PageTableFlags>", linkageName: "_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17h5e3004c053eb4fffE", scope: !1616, file: !1891, line: 491, type: !2211, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1203, retainedNodes: !2214)
!2211 = !DISubroutineType(types: !2212)
!2212 = !{null, !2213}
!2213 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::page_table::PageTableFlags", baseType: !362, size: 64, align: 64, dwarfAddressSpace: 0)
!2214 = !{!2215}
!2215 = !DILocalVariable(arg: 1, scope: !2210, file: !1891, line: 491, type: !2213)
!2216 = !DILocation(line: 491, column: 1, scope: !2210)
!2217 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableEntry$GT$17hc80df13f0e43f908E", scope: !1616, file: !1891, line: 491, type: !2218, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1693, retainedNodes: !2221)
!2218 = !DISubroutineType(types: !2219)
!2219 = !{null, !2220}
!2220 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::page_table::PageTableEntry", baseType: !73, size: 64, align: 64, dwarfAddressSpace: 0)
!2221 = !{!2222}
!2222 = !DILocalVariable(arg: 1, scope: !2217, file: !1891, line: 491, type: !2220)
!2223 = !DILocation(line: 491, column: 1, scope: !2217)
!2224 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::page_table::PageTableFlags>", linkageName: "_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableFlags$GT$17h53ad606c2eec8701E", scope: !1616, file: !1891, line: 491, type: !2225, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2230, retainedNodes: !2228)
!2225 = !DISubroutineType(types: !2226)
!2226 = !{null, !2227}
!2227 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::page_table::PageTableFlags", baseType: !715, size: 64, align: 64, dwarfAddressSpace: 0)
!2228 = !{!2229}
!2229 = !DILocalVariable(arg: 1, scope: !2224, file: !1891, line: 491, type: !2227)
!2230 = !{!2231}
!2231 = !DITemplateTypeParameter(name: "T", type: !715)
!2232 = !DILocation(line: 491, column: 1, scope: !2224)
!2233 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::page_table::PageTableIndex>", linkageName: "_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableIndex$GT$17hc7ab133f910979d2E", scope: !1616, file: !1891, line: 491, type: !2234, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2239, retainedNodes: !2237)
!2234 = !DISubroutineType(types: !2235)
!2235 = !{null, !2236}
!2236 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::page_table::PageTableIndex", baseType: !631, size: 64, align: 64, dwarfAddressSpace: 0)
!2237 = !{!2238}
!2238 = !DILocalVariable(arg: 1, scope: !2233, file: !1891, line: 491, type: !2236)
!2239 = !{!2240}
!2240 = !DITemplateTypeParameter(name: "T", type: !631)
!2241 = !DILocation(line: 491, column: 1, scope: !2233)
!2242 = distinct !DISubprogram(name: "runtime_impl", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17h2ecbe4fc59b5140dE", scope: !2244, file: !2243, line: 35, type: !2247, scopeLine: 35, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !2250)
!2243 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/mut_ptr.rs", directory: "", checksumkind: CSK_MD5, checksum: "4a6afd5ac69802a5308a55262a61b144")
!2244 = !DINamespace(name: "is_null", scope: !2245)
!2245 = !DINamespace(name: "{impl#0}", scope: !2246)
!2246 = !DINamespace(name: "mut_ptr", scope: !1616)
!2247 = !DISubroutineType(types: !2248)
!2248 = !{!306, !2249}
!2249 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u8", baseType: !119, size: 64, align: 64, dwarfAddressSpace: 0)
!2250 = !{!2251}
!2251 = !DILocalVariable(name: "ptr", arg: 1, scope: !2242, file: !2243, line: 35, type: !2249)
!2252 = !DILocation(line: 35, column: 25, scope: !2242)
!2253 = !DILocalVariable(name: "self", arg: 1, scope: !2254, file: !2243, line: 209, type: !2249)
!2254 = distinct !DISubprogram(name: "addr<u8>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$4addr17hd9594b19b5239954E", scope: !2245, file: !2243, line: 209, type: !2255, scopeLine: 209, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2258, retainedNodes: !2257)
!2255 = !DISubroutineType(types: !2256)
!2256 = !{!9, !2249}
!2257 = !{!2253}
!2258 = !{!2259}
!2259 = !DITemplateTypeParameter(name: "T", type: !119)
!2260 = !DILocation(line: 209, column: 17, scope: !2254, inlinedAt: !2261)
!2261 = distinct !DILocation(line: 36, column: 13, scope: !2242)
!2262 = !DILocalVariable(name: "self", arg: 1, scope: !2263, file: !2243, line: 57, type: !2249)
!2263 = distinct !DISubprogram(name: "cast<u8, ()>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$4cast17h5b774a7cb9390ca0E", scope: !2245, file: !2243, line: 57, type: !2264, scopeLine: 57, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2268, retainedNodes: !2267)
!2264 = !DISubroutineType(types: !2265)
!2265 = !{!2266, !2249}
!2266 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut ()", baseType: !7, size: 64, align: 64, dwarfAddressSpace: 0)
!2267 = !{!2262}
!2268 = !{!2259, !2269}
!2269 = !DITemplateTypeParameter(name: "U", type: !7)
!2270 = !DILocation(line: 57, column: 26, scope: !2263, inlinedAt: !2271)
!2271 = distinct !DILocation(line: 213, column: 33, scope: !2254, inlinedAt: !2261)
!2272 = !DILocation(line: 213, column: 18, scope: !2254, inlinedAt: !2261)
!2273 = !DILocation(line: 36, column: 13, scope: !2242)
!2274 = !DILocation(line: 37, column: 10, scope: !2242)
!2275 = distinct !DISubprogram(name: "is_null<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h8cc31858c3b93f9cE", scope: !2245, file: !2243, line: 33, type: !2276, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1172, retainedNodes: !2278)
!2276 = !DISubroutineType(types: !2277)
!2277 = !{!306, !1921}
!2278 = !{!2279}
!2279 = !DILocalVariable(name: "self", arg: 1, scope: !2275, file: !2243, line: 33, type: !1921)
!2280 = !DILocation(line: 33, column: 26, scope: !2275)
!2281 = !DILocation(line: 50, column: 36, scope: !2275)
!2282 = !DILocation(line: 50, column: 18, scope: !2275)
!2283 = !DILocation(line: 51, column: 6, scope: !2275)
!2284 = distinct !DISubprogram(name: "is_null<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hacad78640f51c113E", scope: !2245, file: !2243, line: 33, type: !2285, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1144, retainedNodes: !2288)
!2285 = !DISubroutineType(types: !2286)
!2286 = !{!306, !2287}
!2287 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::page_table::PageTableEntry", baseType: !74, size: 64, align: 64, dwarfAddressSpace: 0)
!2288 = !{!2289}
!2289 = !DILocalVariable(name: "self", arg: 1, scope: !2284, file: !2243, line: 33, type: !2287)
!2290 = !DILocation(line: 33, column: 26, scope: !2284)
!2291 = !DILocation(line: 50, column: 36, scope: !2284)
!2292 = !DILocation(line: 50, column: 18, scope: !2284)
!2293 = !DILocation(line: 51, column: 6, scope: !2284)
!2294 = distinct !DISubprogram(name: "is_null<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hc09851b73c7e8f80E", scope: !2245, file: !2243, line: 33, type: !2295, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1130, retainedNodes: !2297)
!2295 = !DISubroutineType(types: !2296)
!2296 = !{!306, !2109}
!2297 = !{!2298}
!2298 = !DILocalVariable(name: "self", arg: 1, scope: !2294, file: !2243, line: 33, type: !2109)
!2299 = !DILocation(line: 33, column: 26, scope: !2294)
!2300 = !DILocation(line: 50, column: 36, scope: !2294)
!2301 = !DILocation(line: 50, column: 18, scope: !2294)
!2302 = !DILocation(line: 51, column: 6, scope: !2294)
!2303 = distinct !DISubprogram(name: "is_null<u64>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hcfdc54b74ac2d09eE", scope: !2245, file: !2243, line: 33, type: !2304, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !2306)
!2304 = !DISubroutineType(types: !2305)
!2305 = !{!306, !2025}
!2306 = !{!2307}
!2307 = !DILocalVariable(name: "self", arg: 1, scope: !2303, file: !2243, line: 33, type: !2025)
!2308 = !DILocation(line: 33, column: 26, scope: !2303)
!2309 = !DILocation(line: 50, column: 36, scope: !2303)
!2310 = !DILocation(line: 50, column: 18, scope: !2303)
!2311 = !DILocation(line: 51, column: 6, scope: !2303)
!2312 = distinct !DISubprogram(name: "drop_in_place<&mut x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN4core3ptr82drop_in_place$LT$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17hd2c4765f85d4547cE", scope: !1616, file: !1891, line: 491, type: !2313, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1101, retainedNodes: !2316)
!2313 = !DISubroutineType(types: !2314)
!2314 = !{null, !2315}
!2315 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &mut x86_64::structures::paging::page_table::PageTable", baseType: !586, size: 64, align: 64, dwarfAddressSpace: 0)
!2316 = !{!2317}
!2317 = !DILocalVariable(arg: 1, scope: !2312, file: !1891, line: 491, type: !2315)
!2318 = !DILocation(line: 491, column: 1, scope: !2312)
!2319 = distinct !DISubprogram(name: "drop_in_place<&&mut x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN4core3ptr86drop_in_place$LT$$RF$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h69f8e7b864b1bbd8E", scope: !1616, file: !1891, line: 491, type: !2320, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2325, retainedNodes: !2323)
!2320 = !DISubroutineType(types: !2321)
!2321 = !{null, !2322}
!2322 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &&mut x86_64::structures::paging::page_table::PageTable", baseType: !585, size: 64, align: 64, dwarfAddressSpace: 0)
!2323 = !{!2324}
!2324 = !DILocalVariable(arg: 1, scope: !2319, file: !1891, line: 491, type: !2322)
!2325 = !{!2326}
!2326 = !DITemplateTypeParameter(name: "T", type: !585)
!2327 = !DILocation(line: 491, column: 1, scope: !2319)
!2328 = distinct !DISubprogram(name: "from_raw_parts<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17h03062a01e7081062E", scope: !2330, file: !2329, line: 111, type: !2331, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1144, retainedNodes: !2333)
!2329 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/metadata.rs", directory: "", checksumkind: CSK_MD5, checksum: "1e1a461bde75de7a93357ca7e628f393")
!2330 = !DINamespace(name: "metadata", scope: !1616)
!2331 = !DISubroutineType(types: !2332)
!2332 = !{!1689, !6, !7}
!2333 = !{!2334, !2335}
!2334 = !DILocalVariable(name: "data_address", arg: 1, scope: !2328, file: !2329, line: 112, type: !6)
!2335 = !DILocalVariable(name: "metadata", arg: 2, scope: !2328, file: !2329, line: 113, type: !7)
!2336 = !DILocation(line: 112, column: 5, scope: !2328)
!2337 = !DILocation(line: 113, column: 5, scope: !2328)
!2338 = !DILocation(line: 118, column: 36, scope: !2328)
!2339 = !DILocation(line: 118, column: 14, scope: !2328)
!2340 = !DILocation(line: 119, column: 2, scope: !2328)
!2341 = distinct !DISubprogram(name: "from_raw_parts<u64>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17h361d233557daa808E", scope: !2330, file: !2329, line: 111, type: !2342, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !2344)
!2342 = !DISubroutineType(types: !2343)
!2343 = !{!1724, !6, !7}
!2344 = !{!2345, !2346}
!2345 = !DILocalVariable(name: "data_address", arg: 1, scope: !2341, file: !2329, line: 112, type: !6)
!2346 = !DILocalVariable(name: "metadata", arg: 2, scope: !2341, file: !2329, line: 113, type: !7)
!2347 = !DILocation(line: 112, column: 5, scope: !2341)
!2348 = !DILocation(line: 113, column: 5, scope: !2341)
!2349 = !DILocation(line: 118, column: 36, scope: !2341)
!2350 = !DILocation(line: 118, column: 14, scope: !2341)
!2351 = !DILocation(line: 119, column: 2, scope: !2341)
!2352 = distinct !DISubprogram(name: "from_raw_parts<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17h90d6f2a6621b660fE", scope: !2330, file: !2329, line: 111, type: !2353, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1130, retainedNodes: !2355)
!2353 = !DISubroutineType(types: !2354)
!2354 = !{!1654, !6, !7}
!2355 = !{!2356, !2357}
!2356 = !DILocalVariable(name: "data_address", arg: 1, scope: !2352, file: !2329, line: 112, type: !6)
!2357 = !DILocalVariable(name: "metadata", arg: 2, scope: !2352, file: !2329, line: 113, type: !7)
!2358 = !DILocation(line: 112, column: 5, scope: !2352)
!2359 = !DILocation(line: 113, column: 5, scope: !2352)
!2360 = !DILocation(line: 118, column: 36, scope: !2352)
!2361 = !DILocation(line: 118, column: 14, scope: !2352)
!2362 = !DILocation(line: 119, column: 2, scope: !2352)
!2363 = distinct !DISubprogram(name: "from_raw_parts<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17ha5a9e2b510e7c00dE", scope: !2330, file: !2329, line: 111, type: !2364, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1172, retainedNodes: !2366)
!2364 = !DISubroutineType(types: !2365)
!2365 = !{!1619, !6, !7}
!2366 = !{!2367, !2368}
!2367 = !DILocalVariable(name: "data_address", arg: 1, scope: !2363, file: !2329, line: 112, type: !6)
!2368 = !DILocalVariable(name: "metadata", arg: 2, scope: !2363, file: !2329, line: 113, type: !7)
!2369 = !DILocation(line: 112, column: 5, scope: !2363)
!2370 = !DILocation(line: 113, column: 5, scope: !2363)
!2371 = !DILocation(line: 118, column: 36, scope: !2363)
!2372 = !DILocation(line: 118, column: 14, scope: !2363)
!2373 = !DILocation(line: 119, column: 2, scope: !2363)
!2374 = distinct !DISubprogram(name: "metadata<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8metadata8metadata17h2a68041f7ba399b4E", scope: !2330, file: !2329, line: 94, type: !2375, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1172, retainedNodes: !2377)
!2375 = !DISubroutineType(types: !2376)
!2376 = !{null, !1619}
!2377 = !{!2378}
!2378 = !DILocalVariable(name: "ptr", arg: 1, scope: !2374, file: !2329, line: 94, type: !1619)
!2379 = !DILocation(line: 94, column: 34, scope: !2374)
!2380 = !DILocation(line: 98, column: 14, scope: !2374)
!2381 = !DILocation(line: 99, column: 2, scope: !2374)
!2382 = distinct !DISubprogram(name: "metadata<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8metadata8metadata17h6c8103682b70d1efE", scope: !2330, file: !2329, line: 94, type: !2383, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1130, retainedNodes: !2385)
!2383 = !DISubroutineType(types: !2384)
!2384 = !{null, !1654}
!2385 = !{!2386}
!2386 = !DILocalVariable(name: "ptr", arg: 1, scope: !2382, file: !2329, line: 94, type: !1654)
!2387 = !DILocation(line: 94, column: 34, scope: !2382)
!2388 = !DILocation(line: 98, column: 14, scope: !2382)
!2389 = !DILocation(line: 99, column: 2, scope: !2382)
!2390 = distinct !DISubprogram(name: "metadata<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8metadata8metadata17h9fff48faa48da47eE", scope: !2330, file: !2329, line: 94, type: !2391, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1144, retainedNodes: !2393)
!2391 = !DISubroutineType(types: !2392)
!2392 = !{null, !1689}
!2393 = !{!2394}
!2394 = !DILocalVariable(name: "ptr", arg: 1, scope: !2390, file: !2329, line: 94, type: !1689)
!2395 = !DILocation(line: 94, column: 34, scope: !2390)
!2396 = !DILocation(line: 98, column: 14, scope: !2390)
!2397 = !DILocation(line: 99, column: 2, scope: !2390)
!2398 = distinct !DISubprogram(name: "metadata<u64>", linkageName: "_ZN4core3ptr8metadata8metadata17hb81e9163e8634f65E", scope: !2330, file: !2329, line: 94, type: !2399, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !2401)
!2399 = !DISubroutineType(types: !2400)
!2400 = !{null, !1724}
!2401 = !{!2402}
!2402 = !DILocalVariable(name: "ptr", arg: 1, scope: !2398, file: !2329, line: 94, type: !1724)
!2403 = !DILocation(line: 94, column: 34, scope: !2398)
!2404 = !DILocation(line: 98, column: 14, scope: !2398)
!2405 = !DILocation(line: 99, column: 2, scope: !2398)
!2406 = distinct !DISubprogram(name: "new_unchecked<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17h1d5acb22b1f6fedaE", scope: !1614, file: !2407, line: 197, type: !2408, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1172, retainedNodes: !2410)
!2407 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/non_null.rs", directory: "", checksumkind: CSK_MD5, checksum: "dbdb5ca691a66af78eeeeda490cf7f6e")
!2408 = !DISubroutineType(types: !2409)
!2409 = !{!1614, !1921}
!2410 = !{!2411}
!2411 = !DILocalVariable(name: "ptr", arg: 1, scope: !2406, file: !2407, line: 197, type: !1921)
!2412 = !DILocation(line: 197, column: 39, scope: !2406)
!2413 = !DILocation(line: 200, column: 13, scope: !2406)
!2414 = !DILocation(line: 201, column: 13, scope: !2406)
!2415 = !DILocation(line: 203, column: 6, scope: !2406)
!2416 = !DILocalVariable(name: "ptr", arg: 1, scope: !2417, file: !2418, line: 2517, type: !1921)
!2417 = distinct !DISubprogram(name: "runtime<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17hf450a86321ecc6e8E", scope: !2419, file: !2418, line: 2517, type: !1919, scopeLine: 2517, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1172, retainedNodes: !2421)
!2418 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/intrinsics.rs", directory: "", checksumkind: CSK_MD5, checksum: "828a1b4d689988a3236fbcb09678e111")
!2419 = !DINamespace(name: "new_unchecked", scope: !2420)
!2420 = !DINamespace(name: "{impl#3}", scope: !1615)
!2421 = !{!2416}
!2422 = !DILocation(line: 2517, column: 39, scope: !2417, inlinedAt: !2423)
!2423 = distinct !DILocation(line: 200, column: 13, scope: !2406)
!2424 = !DILocation(line: 200, column: 134, scope: !2425, inlinedAt: !2423)
!2425 = !DILexicalBlockFile(scope: !2417, file: !2407, discriminator: 0)
!2426 = !DILocation(line: 200, column: 133, scope: !2425, inlinedAt: !2423)
!2427 = !DILocation(line: 2518, column: 20, scope: !2417, inlinedAt: !2423)
!2428 = !DILocation(line: 2520, column: 21, scope: !2417, inlinedAt: !2423)
!2429 = distinct !DISubprogram(name: "new_unchecked<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17ha14e92ff7a4b832aE", scope: !1721, file: !2407, line: 197, type: !2430, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !2432)
!2430 = !DISubroutineType(types: !2431)
!2431 = !{!1721, !2025}
!2432 = !{!2433}
!2433 = !DILocalVariable(name: "ptr", arg: 1, scope: !2429, file: !2407, line: 197, type: !2025)
!2434 = !DILocation(line: 197, column: 39, scope: !2429)
!2435 = !DILocation(line: 200, column: 13, scope: !2429)
!2436 = !DILocation(line: 201, column: 13, scope: !2429)
!2437 = !DILocation(line: 203, column: 6, scope: !2429)
!2438 = !DILocalVariable(name: "ptr", arg: 1, scope: !2439, file: !2418, line: 2517, type: !2025)
!2439 = distinct !DISubprogram(name: "runtime<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h21b2f0b941c8e470E", scope: !2419, file: !2418, line: 2517, type: !2023, scopeLine: 2517, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !2440)
!2440 = !{!2438}
!2441 = !DILocation(line: 2517, column: 39, scope: !2439, inlinedAt: !2442)
!2442 = distinct !DILocation(line: 200, column: 13, scope: !2429)
!2443 = !DILocation(line: 200, column: 134, scope: !2444, inlinedAt: !2442)
!2444 = !DILexicalBlockFile(scope: !2439, file: !2407, discriminator: 0)
!2445 = !DILocation(line: 200, column: 133, scope: !2444, inlinedAt: !2442)
!2446 = !DILocation(line: 2518, column: 20, scope: !2439, inlinedAt: !2442)
!2447 = !DILocation(line: 2520, column: 21, scope: !2439, inlinedAt: !2442)
!2448 = distinct !DISubprogram(name: "new_unchecked<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hae5149c09b098f46E", scope: !1686, file: !2407, line: 197, type: !2449, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1144, retainedNodes: !2451)
!2449 = !DISubroutineType(types: !2450)
!2450 = !{!1686, !2287}
!2451 = !{!2452}
!2452 = !DILocalVariable(name: "ptr", arg: 1, scope: !2448, file: !2407, line: 197, type: !2287)
!2453 = !DILocation(line: 197, column: 39, scope: !2448)
!2454 = !DILocation(line: 200, column: 13, scope: !2448)
!2455 = !DILocation(line: 201, column: 13, scope: !2448)
!2456 = !DILocation(line: 203, column: 6, scope: !2448)
!2457 = !DILocalVariable(name: "ptr", arg: 1, scope: !2458, file: !2418, line: 2517, type: !2287)
!2458 = distinct !DISubprogram(name: "runtime<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17hc03939a21ee32e12E", scope: !2419, file: !2418, line: 2517, type: !2459, scopeLine: 2517, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1144, retainedNodes: !2461)
!2459 = !DISubroutineType(types: !2460)
!2460 = !{null, !2287}
!2461 = !{!2457}
!2462 = !DILocation(line: 2517, column: 39, scope: !2458, inlinedAt: !2463)
!2463 = distinct !DILocation(line: 200, column: 13, scope: !2448)
!2464 = !DILocation(line: 200, column: 134, scope: !2465, inlinedAt: !2463)
!2465 = !DILexicalBlockFile(scope: !2458, file: !2407, discriminator: 0)
!2466 = !DILocation(line: 200, column: 133, scope: !2465, inlinedAt: !2463)
!2467 = !DILocation(line: 2518, column: 20, scope: !2458, inlinedAt: !2463)
!2468 = !DILocation(line: 2520, column: 21, scope: !2458, inlinedAt: !2463)
!2469 = distinct !DISubprogram(name: "new_unchecked<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hf87a910d1d962e55E", scope: !1651, file: !2407, line: 197, type: !2470, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1130, retainedNodes: !2472)
!2470 = !DISubroutineType(types: !2471)
!2471 = !{!1651, !2109}
!2472 = !{!2473}
!2473 = !DILocalVariable(name: "ptr", arg: 1, scope: !2469, file: !2407, line: 197, type: !2109)
!2474 = !DILocation(line: 197, column: 39, scope: !2469)
!2475 = !DILocation(line: 200, column: 13, scope: !2469)
!2476 = !DILocation(line: 201, column: 13, scope: !2469)
!2477 = !DILocation(line: 203, column: 6, scope: !2469)
!2478 = !DILocalVariable(name: "ptr", arg: 1, scope: !2479, file: !2418, line: 2517, type: !2109)
!2479 = distinct !DISubprogram(name: "runtime<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h6e3eafd30f68de9aE", scope: !2419, file: !2418, line: 2517, type: !2107, scopeLine: 2517, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1130, retainedNodes: !2480)
!2480 = !{!2478}
!2481 = !DILocation(line: 2517, column: 39, scope: !2479, inlinedAt: !2482)
!2482 = distinct !DILocation(line: 200, column: 13, scope: !2469)
!2483 = !DILocation(line: 200, column: 134, scope: !2484, inlinedAt: !2482)
!2484 = !DILexicalBlockFile(scope: !2479, file: !2407, discriminator: 0)
!2485 = !DILocation(line: 200, column: 133, scope: !2484, inlinedAt: !2482)
!2486 = !DILocation(line: 2518, column: 20, scope: !2479, inlinedAt: !2482)
!2487 = !DILocation(line: 2520, column: 21, scope: !2479, inlinedAt: !2482)
!2488 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN4core3ptr90drop_in_place$LT$$RF$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$17he8c3ab6dafc18627E", scope: !1616, file: !1891, line: 491, type: !2489, scopeLine: 491, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2494, retainedNodes: !2492)
!2489 = !DISubroutineType(types: !2490)
!2490 = !{null, !2491}
!2491 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::mapper::offset_page_table::PhysOffset", baseType: !601, size: 64, align: 64, dwarfAddressSpace: 0)
!2492 = !{!2493}
!2493 = !DILocalVariable(arg: 1, scope: !2488, file: !1891, line: 491, type: !2491)
!2494 = !{!2495}
!2495 = !DITemplateTypeParameter(name: "T", type: !601)
!2496 = !DILocation(line: 491, column: 1, scope: !2488)
!2497 = distinct !DISubprogram(name: "with_metadata_of<u8, x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h51d15245d1e81fdbE", scope: !2499, file: !2498, line: 94, type: !2501, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2507, retainedNodes: !2504)
!2498 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/const_ptr.rs", directory: "", checksumkind: CSK_MD5, checksum: "3038863dc20b91ad4f69036221337420")
!2499 = !DINamespace(name: "{impl#0}", scope: !2500)
!2500 = !DINamespace(name: "const_ptr", scope: !1616)
!2501 = !DISubroutineType(types: !2502)
!2502 = !{!1689, !2503, !1689}
!2503 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const u8", baseType: !119, size: 64, align: 64, dwarfAddressSpace: 0)
!2504 = !{!2505, !2506}
!2505 = !DILocalVariable(name: "self", arg: 1, scope: !2497, file: !2498, line: 94, type: !2503)
!2506 = !DILocalVariable(name: "meta", arg: 2, scope: !2497, file: !2498, line: 94, type: !1689)
!2507 = !{!2259, !2508}
!2508 = !DITemplateTypeParameter(name: "U", type: !74)
!2509 = !DILocation(line: 94, column: 38, scope: !2497)
!2510 = !DILocation(line: 94, column: 44, scope: !2497)
!2511 = !DILocation(line: 98, column: 48, scope: !2497)
!2512 = !DILocation(line: 98, column: 9, scope: !2497)
!2513 = !DILocation(line: 99, column: 6, scope: !2497)
!2514 = distinct !DISubprogram(name: "with_metadata_of<u8, u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h52c3f92a321dc7c8E", scope: !2499, file: !2498, line: 94, type: !2515, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2520, retainedNodes: !2517)
!2515 = !DISubroutineType(types: !2516)
!2516 = !{!1724, !2503, !1724}
!2517 = !{!2518, !2519}
!2518 = !DILocalVariable(name: "self", arg: 1, scope: !2514, file: !2498, line: 94, type: !2503)
!2519 = !DILocalVariable(name: "meta", arg: 2, scope: !2514, file: !2498, line: 94, type: !1724)
!2520 = !{!2259, !2521}
!2521 = !DITemplateTypeParameter(name: "U", type: !49)
!2522 = !DILocation(line: 94, column: 38, scope: !2514)
!2523 = !DILocation(line: 94, column: 44, scope: !2514)
!2524 = !DILocation(line: 98, column: 48, scope: !2514)
!2525 = !DILocation(line: 98, column: 9, scope: !2514)
!2526 = !DILocation(line: 99, column: 6, scope: !2514)
!2527 = distinct !DISubprogram(name: "with_metadata_of<u8, x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h6d39792a54f13f27E", scope: !2499, file: !2498, line: 94, type: !2528, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2533, retainedNodes: !2530)
!2528 = !DISubroutineType(types: !2529)
!2529 = !{!1654, !2503, !1654}
!2530 = !{!2531, !2532}
!2531 = !DILocalVariable(name: "self", arg: 1, scope: !2527, file: !2498, line: 94, type: !2503)
!2532 = !DILocalVariable(name: "meta", arg: 2, scope: !2527, file: !2498, line: 94, type: !1654)
!2533 = !{!2259, !2534}
!2534 = !DITemplateTypeParameter(name: "U", type: !45)
!2535 = !DILocation(line: 94, column: 38, scope: !2527)
!2536 = !DILocation(line: 94, column: 44, scope: !2527)
!2537 = !DILocation(line: 98, column: 48, scope: !2527)
!2538 = !DILocation(line: 98, column: 9, scope: !2527)
!2539 = !DILocation(line: 99, column: 6, scope: !2527)
!2540 = distinct !DISubprogram(name: "with_metadata_of<u8, x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h7cba9757a051dc4fE", scope: !2499, file: !2498, line: 94, type: !2541, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2546, retainedNodes: !2543)
!2541 = !DISubroutineType(types: !2542)
!2542 = !{!1619, !2503, !1619}
!2543 = !{!2544, !2545}
!2544 = !DILocalVariable(name: "self", arg: 1, scope: !2540, file: !2498, line: 94, type: !2503)
!2545 = !DILocalVariable(name: "meta", arg: 2, scope: !2540, file: !2498, line: 94, type: !1619)
!2546 = !{!2259, !2547}
!2547 = !DITemplateTypeParameter(name: "U", type: !13)
!2548 = !DILocation(line: 94, column: 38, scope: !2540)
!2549 = !DILocation(line: 94, column: 44, scope: !2540)
!2550 = !DILocation(line: 98, column: 48, scope: !2540)
!2551 = !DILocation(line: 98, column: 9, scope: !2540)
!2552 = !DILocation(line: 99, column: 6, scope: !2540)
!2553 = distinct !DISubprogram(name: "runtime_impl", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17hca55194e0332a285E", scope: !2554, file: !2498, line: 36, type: !2555, scopeLine: 36, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !2557)
!2554 = !DINamespace(name: "is_null", scope: !2499)
!2555 = !DISubroutineType(types: !2556)
!2556 = !{!306, !2503}
!2557 = !{!2558}
!2558 = !DILocalVariable(name: "ptr", arg: 1, scope: !2553, file: !2498, line: 36, type: !2503)
!2559 = !DILocation(line: 36, column: 25, scope: !2553)
!2560 = !DILocalVariable(name: "self", arg: 1, scope: !2561, file: !2498, line: 203, type: !2503)
!2561 = distinct !DISubprogram(name: "addr<u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4addr17he9e0478029f1d04dE", scope: !2499, file: !2498, line: 203, type: !2562, scopeLine: 203, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2258, retainedNodes: !2564)
!2562 = !DISubroutineType(types: !2563)
!2563 = !{!9, !2503}
!2564 = !{!2560}
!2565 = !DILocation(line: 203, column: 17, scope: !2561, inlinedAt: !2566)
!2566 = distinct !DILocation(line: 37, column: 13, scope: !2553)
!2567 = !DILocalVariable(name: "self", arg: 1, scope: !2568, file: !2498, line: 58, type: !2503)
!2568 = distinct !DISubprogram(name: "cast<u8, ()>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17hcf5f8aa83c6a7684E", scope: !2499, file: !2498, line: 58, type: !2569, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2268, retainedNodes: !2571)
!2569 = !DISubroutineType(types: !2570)
!2570 = !{!6, !2503}
!2571 = !{!2567}
!2572 = !DILocation(line: 58, column: 26, scope: !2568, inlinedAt: !2573)
!2573 = distinct !DILocation(line: 207, column: 33, scope: !2561, inlinedAt: !2566)
!2574 = !DILocation(line: 207, column: 18, scope: !2561, inlinedAt: !2566)
!2575 = !DILocation(line: 37, column: 13, scope: !2553)
!2576 = !DILocation(line: 38, column: 10, scope: !2553)
!2577 = distinct !DISubprogram(name: "is_null<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h6a9ac7576db21ca6E", scope: !2499, file: !2498, line: 34, type: !2578, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !2580)
!2578 = !DISubroutineType(types: !2579)
!2579 = !{!306, !1724}
!2580 = !{!2581}
!2581 = !DILocalVariable(name: "self", arg: 1, scope: !2577, file: !2498, line: 34, type: !1724)
!2582 = !DILocation(line: 34, column: 26, scope: !2577)
!2583 = !DILocation(line: 51, column: 36, scope: !2577)
!2584 = !DILocation(line: 51, column: 18, scope: !2577)
!2585 = !DILocation(line: 52, column: 6, scope: !2577)
!2586 = distinct !DISubprogram(name: "is_null<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h91d9cdaf3309c2c1E", scope: !2499, file: !2498, line: 34, type: !2587, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1172, retainedNodes: !2589)
!2587 = !DISubroutineType(types: !2588)
!2588 = !{!306, !1619}
!2589 = !{!2590}
!2590 = !DILocalVariable(name: "self", arg: 1, scope: !2586, file: !2498, line: 34, type: !1619)
!2591 = !DILocation(line: 34, column: 26, scope: !2586)
!2592 = !DILocation(line: 51, column: 36, scope: !2586)
!2593 = !DILocation(line: 51, column: 18, scope: !2586)
!2594 = !DILocation(line: 52, column: 6, scope: !2586)
!2595 = distinct !DISubprogram(name: "is_null<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17ha8185f74b5ff622aE", scope: !2499, file: !2498, line: 34, type: !2596, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1144, retainedNodes: !2598)
!2596 = !DISubroutineType(types: !2597)
!2597 = !{!306, !1689}
!2598 = !{!2599}
!2599 = !DILocalVariable(name: "self", arg: 1, scope: !2595, file: !2498, line: 34, type: !1689)
!2600 = !DILocation(line: 34, column: 26, scope: !2595)
!2601 = !DILocation(line: 51, column: 36, scope: !2595)
!2602 = !DILocation(line: 51, column: 18, scope: !2595)
!2603 = !DILocation(line: 52, column: 6, scope: !2595)
!2604 = distinct !DISubprogram(name: "is_null<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hdd13e34c56333220E", scope: !2499, file: !2498, line: 34, type: !2605, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1130, retainedNodes: !2607)
!2605 = !DISubroutineType(types: !2606)
!2606 = !{!306, !1654}
!2607 = !{!2608}
!2608 = !DILocalVariable(name: "self", arg: 1, scope: !2604, file: !2498, line: 34, type: !1654)
!2609 = !DILocation(line: 34, column: 26, scope: !2604)
!2610 = !DILocation(line: 51, column: 36, scope: !2604)
!2611 = !DILocation(line: 51, column: 18, scope: !2604)
!2612 = !DILocation(line: 52, column: 6, scope: !2604)
!2613 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr, 7>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h0b42d7febaaf9f42E", scope: !2615, file: !2614, line: 310, type: !2617, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1130, retainedNodes: !2620)
!2614 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/array/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "4c9961db2bcb3d5bdf33e3632c496a28")
!2615 = !DINamespace(name: "{impl#12}", scope: !2616)
!2616 = !DINamespace(name: "array", scope: !33)
!2617 = !DISubroutineType(types: !2618)
!2618 = !{!188, !2619, !206}
!2619 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::addr::VirtAddr; 7]", baseType: !768, size: 64, align: 64, dwarfAddressSpace: 0)
!2620 = !{!2621, !2622}
!2621 = !DILocalVariable(name: "self", arg: 1, scope: !2613, file: !2614, line: 310, type: !2619)
!2622 = !DILocalVariable(name: "f", arg: 2, scope: !2613, file: !2614, line: 310, type: !206)
!2623 = !DILocation(line: 310, column: 12, scope: !2613)
!2624 = !DILocation(line: 310, column: 19, scope: !2613)
!2625 = !DILocation(line: 311, column: 27, scope: !2613)
!2626 = !DILocation(line: 311, column: 26, scope: !2613)
!2627 = !DILocation(line: 311, column: 9, scope: !2613)
!2628 = !DILocation(line: 312, column: 6, scope: !2613)
!2629 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr, 3>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h22f1b4f4f4a63629E", scope: !2615, file: !2614, line: 310, type: !2630, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1130, retainedNodes: !2633)
!2630 = !DISubroutineType(types: !2631)
!2631 = !{!188, !2632, !206}
!2632 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::addr::VirtAddr; 3]", baseType: !759, size: 64, align: 64, dwarfAddressSpace: 0)
!2633 = !{!2634, !2635}
!2634 = !DILocalVariable(name: "self", arg: 1, scope: !2629, file: !2614, line: 310, type: !2632)
!2635 = !DILocalVariable(name: "f", arg: 2, scope: !2629, file: !2614, line: 310, type: !206)
!2636 = !DILocation(line: 310, column: 12, scope: !2629)
!2637 = !DILocation(line: 310, column: 19, scope: !2629)
!2638 = !DILocation(line: 311, column: 27, scope: !2629)
!2639 = !DILocation(line: 311, column: 26, scope: !2629)
!2640 = !DILocation(line: 311, column: 9, scope: !2629)
!2641 = !DILocation(line: 312, column: 6, scope: !2629)
!2642 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, 224>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h4cb20f58a5c7396eE", scope: !2615, file: !2614, line: 310, type: !2643, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1172, retainedNodes: !2645)
!2643 = !DISubroutineType(types: !2644)
!2644 = !{!188, !555, !206}
!2645 = !{!2646, !2647}
!2646 = !DILocalVariable(name: "self", arg: 1, scope: !2642, file: !2614, line: 310, type: !555)
!2647 = !DILocalVariable(name: "f", arg: 2, scope: !2642, file: !2614, line: 310, type: !206)
!2648 = !DILocation(line: 310, column: 12, scope: !2642)
!2649 = !DILocation(line: 310, column: 19, scope: !2642)
!2650 = !DILocation(line: 311, column: 27, scope: !2642)
!2651 = !DILocation(line: 311, column: 26, scope: !2642)
!2652 = !DILocation(line: 311, column: 9, scope: !2642)
!2653 = !DILocation(line: 312, column: 6, scope: !2642)
!2654 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, 8>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h6604cae5647b6460E", scope: !2615, file: !2614, line: 310, type: !2655, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1172, retainedNodes: !2658)
!2655 = !DISubroutineType(types: !2656)
!2656 = !{!188, !2657, !206}
!2657 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8]", baseType: !546, size: 64, align: 64, dwarfAddressSpace: 0)
!2658 = !{!2659, !2660}
!2659 = !DILocalVariable(name: "self", arg: 1, scope: !2654, file: !2614, line: 310, type: !2657)
!2660 = !DILocalVariable(name: "f", arg: 2, scope: !2654, file: !2614, line: 310, type: !206)
!2661 = !DILocation(line: 310, column: 12, scope: !2654)
!2662 = !DILocation(line: 310, column: 19, scope: !2654)
!2663 = !DILocation(line: 311, column: 27, scope: !2654)
!2664 = !DILocation(line: 311, column: 26, scope: !2654)
!2665 = !DILocation(line: 311, column: 9, scope: !2654)
!2666 = !DILocation(line: 312, column: 6, scope: !2654)
!2667 = distinct !DISubprogram(name: "fmt<u64, 8>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hc0117a341ed58b6fE", scope: !2615, file: !2614, line: 310, type: !2668, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !2671)
!2668 = !DISubroutineType(types: !2669)
!2669 = !{!188, !2670, !206}
!2670 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[u64; 8]", baseType: !414, size: 64, align: 64, dwarfAddressSpace: 0)
!2671 = !{!2672, !2673}
!2672 = !DILocalVariable(name: "self", arg: 1, scope: !2667, file: !2614, line: 310, type: !2670)
!2673 = !DILocalVariable(name: "f", arg: 2, scope: !2667, file: !2614, line: 310, type: !206)
!2674 = !DILocation(line: 310, column: 12, scope: !2667)
!2675 = !DILocation(line: 310, column: 19, scope: !2667)
!2676 = !DILocation(line: 311, column: 27, scope: !2667)
!2677 = !DILocation(line: 311, column: 26, scope: !2667)
!2678 = !DILocation(line: 311, column: 9, scope: !2667)
!2679 = !DILocation(line: 312, column: 6, scope: !2667)
!2680 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::ops::range::RangeFull, 8>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h0400d96bf7a7d1faE", scope: !2681, file: !2614, line: 343, type: !2682, scopeLine: 343, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2688, retainedNodes: !2685)
!2681 = !DINamespace(name: "{impl#15}", scope: !2616)
!2682 = !DISubroutineType(types: !2683)
!2683 = !{!1183, !2657, !2684, !913}
!2684 = !DICompositeType(tag: DW_TAG_structure_type, name: "RangeFull", scope: !1305, file: !2, align: 8, elements: !25, identifier: "5413370dc5b763a1fefe9a96c54314dd")
!2685 = !{!2686, !2687}
!2686 = !DILocalVariable(name: "self", arg: 1, scope: !2680, file: !2614, line: 343, type: !2657)
!2687 = !DILocalVariable(name: "index", arg: 2, scope: !2680, file: !2614, line: 343, type: !2684)
!2688 = !{!1173, !2689}
!2689 = !DITemplateTypeParameter(name: "I", type: !2684)
!2690 = !DILocation(line: 343, column: 14, scope: !2680)
!2691 = !DILocation(line: 343, column: 21, scope: !2680)
!2692 = !DILocation(line: 344, column: 9, scope: !2680)
!2693 = !DILocation(line: 345, column: 6, scope: !2680)
!2694 = distinct !DISubprogram(name: "index<x86_64::structures::paging::page_table::PageTableEntry, core::ops::range::RangeFull, 512>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h19f8111608bd3d6eE", scope: !2681, file: !2614, line: 343, type: !2695, scopeLine: 343, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2701, retainedNodes: !2698)
!2695 = !DISubroutineType(types: !2696)
!2696 = !{!1492, !2697, !2684, !913}
!2697 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::structures::paging::page_table::PageTableEntry; 512]", baseType: !590, size: 64, align: 64, dwarfAddressSpace: 0)
!2698 = !{!2699, !2700}
!2699 = !DILocalVariable(name: "self", arg: 1, scope: !2694, file: !2614, line: 343, type: !2697)
!2700 = !DILocalVariable(name: "index", arg: 2, scope: !2694, file: !2614, line: 343, type: !2684)
!2701 = !{!1145, !2689}
!2702 = !DILocation(line: 343, column: 14, scope: !2694)
!2703 = !DILocation(line: 343, column: 21, scope: !2694)
!2704 = !DILocation(line: 344, column: 9, scope: !2694)
!2705 = !DILocation(line: 345, column: 6, scope: !2694)
!2706 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr, core::ops::range::RangeFull, 3>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h2ba66c0014aa4f54E", scope: !2681, file: !2614, line: 343, type: !2707, scopeLine: 343, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2712, retainedNodes: !2709)
!2707 = !DISubroutineType(types: !2708)
!2708 = !{!1271, !2632, !2684, !913}
!2709 = !{!2710, !2711}
!2710 = !DILocalVariable(name: "self", arg: 1, scope: !2706, file: !2614, line: 343, type: !2632)
!2711 = !DILocalVariable(name: "index", arg: 2, scope: !2706, file: !2614, line: 343, type: !2684)
!2712 = !{!1131, !2689}
!2713 = !DILocation(line: 343, column: 14, scope: !2706)
!2714 = !DILocation(line: 343, column: 21, scope: !2706)
!2715 = !DILocation(line: 344, column: 9, scope: !2706)
!2716 = !DILocation(line: 345, column: 6, scope: !2706)
!2717 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr, core::ops::range::RangeFull, 7>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hc308e2f084969b98E", scope: !2681, file: !2614, line: 343, type: !2718, scopeLine: 343, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2712, retainedNodes: !2720)
!2718 = !DISubroutineType(types: !2719)
!2719 = !{!1271, !2619, !2684, !913}
!2720 = !{!2721, !2722}
!2721 = !DILocalVariable(name: "self", arg: 1, scope: !2717, file: !2614, line: 343, type: !2619)
!2722 = !DILocalVariable(name: "index", arg: 2, scope: !2717, file: !2614, line: 343, type: !2684)
!2723 = !DILocation(line: 343, column: 14, scope: !2717)
!2724 = !DILocation(line: 343, column: 21, scope: !2717)
!2725 = !DILocation(line: 344, column: 9, scope: !2717)
!2726 = !DILocation(line: 345, column: 6, scope: !2717)
!2727 = distinct !DISubprogram(name: "index<u64, core::ops::range::RangeFull, 8>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17heb959dbdd6f48418E", scope: !2681, file: !2614, line: 343, type: !2728, scopeLine: 343, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2733, retainedNodes: !2730)
!2728 = !DISubroutineType(types: !2729)
!2729 = !{!1050, !2670, !2684, !913}
!2730 = !{!2731, !2732}
!2731 = !DILocalVariable(name: "self", arg: 1, scope: !2727, file: !2614, line: 343, type: !2670)
!2732 = !DILocalVariable(name: "index", arg: 2, scope: !2727, file: !2614, line: 343, type: !2684)
!2733 = !{!1059, !2689}
!2734 = !DILocation(line: 343, column: 14, scope: !2727)
!2735 = !DILocation(line: 343, column: 21, scope: !2727)
!2736 = !DILocation(line: 344, column: 9, scope: !2727)
!2737 = !DILocation(line: 345, column: 6, scope: !2727)
!2738 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::ops::range::RangeFull, 224>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hffea2c0eaeb1d11dE", scope: !2681, file: !2614, line: 343, type: !2739, scopeLine: 343, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2688, retainedNodes: !2741)
!2739 = !DISubroutineType(types: !2740)
!2740 = !{!1183, !555, !2684, !913}
!2741 = !{!2742, !2743}
!2742 = !DILocalVariable(name: "self", arg: 1, scope: !2738, file: !2614, line: 343, type: !555)
!2743 = !DILocalVariable(name: "index", arg: 2, scope: !2738, file: !2614, line: 343, type: !2684)
!2744 = !DILocation(line: 343, column: 14, scope: !2738)
!2745 = !DILocation(line: 343, column: 21, scope: !2738)
!2746 = !DILocation(line: 344, column: 9, scope: !2738)
!2747 = !DILocation(line: 345, column: 6, scope: !2738)
!2748 = distinct !DISubprogram(name: "iter<u64>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h011283d726e99b8cE", scope: !2750, file: !2749, line: 736, type: !2751, scopeLine: 736, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !2753)
!2749 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "6c4d7544761812c5fa63901cf334e4f2")
!2750 = !DINamespace(name: "{impl#0}", scope: !1611)
!2751 = !DISubroutineType(types: !2752)
!2752 = !{!1718, !1050}
!2753 = !{!2754}
!2754 = !DILocalVariable(name: "self", arg: 1, scope: !2748, file: !2749, line: 736, type: !1050)
!2755 = !DILocation(line: 736, column: 17, scope: !2748)
!2756 = !DILocation(line: 737, column: 9, scope: !2748)
!2757 = !DILocation(line: 738, column: 6, scope: !2748)
!2758 = distinct !DISubprogram(name: "iter<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hc4347a16adaa14f6E", scope: !2750, file: !2749, line: 736, type: !2759, scopeLine: 736, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1130, retainedNodes: !2761)
!2759 = !DISubroutineType(types: !2760)
!2760 = !{!1648, !1271}
!2761 = !{!2762}
!2762 = !DILocalVariable(name: "self", arg: 1, scope: !2758, file: !2749, line: 736, type: !1271)
!2763 = !DILocation(line: 736, column: 17, scope: !2758)
!2764 = !DILocation(line: 737, column: 9, scope: !2758)
!2765 = !DILocation(line: 738, column: 6, scope: !2758)
!2766 = distinct !DISubprogram(name: "iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hd0fb0e5b2138f4cdE", scope: !2750, file: !2749, line: 736, type: !2767, scopeLine: 736, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1172, retainedNodes: !2769)
!2767 = !DISubroutineType(types: !2768)
!2768 = !{!1609, !1183}
!2769 = !{!2770}
!2770 = !DILocalVariable(name: "self", arg: 1, scope: !2766, file: !2749, line: 736, type: !1183)
!2771 = !DILocation(line: 736, column: 17, scope: !2766)
!2772 = !DILocation(line: 737, column: 9, scope: !2766)
!2773 = !DILocation(line: 738, column: 6, scope: !2766)
!2774 = distinct !DISubprogram(name: "iter<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17hebdd67a619ccc80cE", scope: !2750, file: !2749, line: 736, type: !2775, scopeLine: 736, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1144, retainedNodes: !2777)
!2775 = !DISubroutineType(types: !2776)
!2776 = !{!1683, !1492}
!2777 = !{!2778}
!2778 = !DILocalVariable(name: "self", arg: 1, scope: !2774, file: !2749, line: 736, type: !1492)
!2779 = !DILocation(line: 736, column: 17, scope: !2774)
!2780 = !DILocation(line: 737, column: 9, scope: !2774)
!2781 = !DILocation(line: 738, column: 6, scope: !2774)
!2782 = distinct !DISubprogram(name: "new<u64>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17h60a15727b76daf25E", scope: !1718, file: !2783, line: 91, type: !2751, scopeLine: 91, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !2784)
!2783 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/iter.rs", directory: "", checksumkind: CSK_MD5, checksum: "e6ca9fe354fc1b93ec55f088e8aa4476")
!2784 = !{!2785, !2786, !2788}
!2785 = !DILocalVariable(name: "slice", arg: 1, scope: !2782, file: !2783, line: 91, type: !1050)
!2786 = !DILocalVariable(name: "ptr", scope: !2787, file: !2783, line: 92, type: !1724, align: 8)
!2787 = distinct !DILexicalBlock(scope: !2782, file: !2783, line: 92, column: 9)
!2788 = !DILocalVariable(name: "end", scope: !2789, file: !2783, line: 97, type: !1724, align: 8)
!2789 = distinct !DILexicalBlock(scope: !2787, file: !2783, line: 97, column: 13)
!2790 = !DILocation(line: 91, column: 23, scope: !2782)
!2791 = !DILocation(line: 97, column: 17, scope: !2789)
!2792 = !DILocalVariable(name: "self", arg: 1, scope: !2793, file: !2749, line: 472, type: !1050)
!2793 = distinct !DISubprogram(name: "as_ptr<u64>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17he0580428c518c91aE", scope: !2750, file: !2749, line: 472, type: !2794, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !2796)
!2794 = !DISubroutineType(types: !2795)
!2795 = !{!1724, !1050}
!2796 = !{!2792}
!2797 = !DILocation(line: 472, column: 25, scope: !2793, inlinedAt: !2798)
!2798 = distinct !DILocation(line: 92, column: 19, scope: !2782)
!2799 = !DILocation(line: 92, column: 19, scope: !2782)
!2800 = !DILocation(line: 92, column: 13, scope: !2787)
!2801 = !DILocation(line: 95, column: 21, scope: !2787)
!2802 = !DILocation(line: 95, column: 20, scope: !2787)
!2803 = !DILocation(line: 95, column: 13, scope: !2787)
!2804 = !DILocation(line: 98, column: 20, scope: !2787)
!2805 = !DILocalVariable(name: "self", arg: 1, scope: !2806, file: !2498, line: 915, type: !1724)
!2806 = distinct !DISubprogram(name: "add<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h6f47efd25ec5b272E", scope: !2499, file: !2498, line: 915, type: !2807, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !2809)
!2807 = !DISubroutineType(types: !2808)
!2808 = !{!1724, !1724, !9}
!2809 = !{!2805, !2810}
!2810 = !DILocalVariable(name: "count", arg: 2, scope: !2806, file: !2498, line: 915, type: !9)
!2811 = !DILocation(line: 915, column: 29, scope: !2806, inlinedAt: !2812)
!2812 = distinct !DILocation(line: 98, column: 76, scope: !2787)
!2813 = !DILocation(line: 915, column: 35, scope: !2806, inlinedAt: !2812)
!2814 = !DILocation(line: 927, column: 13, scope: !2806, inlinedAt: !2812)
!2815 = !DILocation(line: 98, column: 76, scope: !2787)
!2816 = !DILocalVariable(name: "self", arg: 1, scope: !2817, file: !2498, line: 1109, type: !1724)
!2817 = distinct !DISubprogram(name: "wrapping_byte_add<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17hf19dc6aa6b572252E", scope: !2499, file: !2498, line: 1109, type: !2807, scopeLine: 1109, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !2818)
!2818 = !{!2816, !2819}
!2819 = !DILocalVariable(name: "count", arg: 2, scope: !2817, file: !2498, line: 1109, type: !9)
!2820 = !DILocation(line: 1109, column: 36, scope: !2817, inlinedAt: !2821)
!2821 = distinct !DILocation(line: 98, column: 32, scope: !2787)
!2822 = !DILocation(line: 1109, column: 42, scope: !2817, inlinedAt: !2821)
!2823 = !DILocalVariable(name: "self", arg: 1, scope: !2824, file: !2498, line: 58, type: !1724)
!2824 = distinct !DISubprogram(name: "cast<u64, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17hc2e70c5885023b65E", scope: !2499, file: !2498, line: 58, type: !2825, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2828, retainedNodes: !2827)
!2825 = !DISubroutineType(types: !2826)
!2826 = !{!2503, !1724}
!2827 = !{!2823}
!2828 = !{!1059, !2829}
!2829 = !DITemplateTypeParameter(name: "U", type: !119)
!2830 = !DILocation(line: 58, column: 26, scope: !2824, inlinedAt: !2831)
!2831 = distinct !DILocation(line: 1110, column: 9, scope: !2817, inlinedAt: !2821)
!2832 = !DILocalVariable(name: "self", arg: 1, scope: !2833, file: !2498, line: 1088, type: !2503)
!2833 = distinct !DISubprogram(name: "wrapping_add<u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17hf8ad462ed60d9287E", scope: !2499, file: !2498, line: 1088, type: !2834, scopeLine: 1088, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2258, retainedNodes: !2836)
!2834 = !DISubroutineType(types: !2835)
!2835 = !{!2503, !2503, !9}
!2836 = !{!2832, !2837}
!2837 = !DILocalVariable(name: "count", arg: 2, scope: !2833, file: !2498, line: 1088, type: !9)
!2838 = !DILocation(line: 1088, column: 31, scope: !2833, inlinedAt: !2839)
!2839 = distinct !DILocation(line: 1110, column: 9, scope: !2817, inlinedAt: !2821)
!2840 = !DILocation(line: 1088, column: 37, scope: !2833, inlinedAt: !2839)
!2841 = !DILocalVariable(name: "self", arg: 1, scope: !2842, file: !2498, line: 540, type: !2503)
!2842 = distinct !DISubprogram(name: "wrapping_offset<u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17hc1724bf4f9a326afE", scope: !2499, file: !2498, line: 540, type: !2843, scopeLine: 540, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2258, retainedNodes: !2846)
!2843 = !DISubroutineType(types: !2844)
!2844 = !{!2503, !2503, !2845}
!2845 = !DIBasicType(name: "isize", size: 64, encoding: DW_ATE_signed)
!2846 = !{!2841, !2847}
!2847 = !DILocalVariable(name: "count", arg: 2, scope: !2842, file: !2498, line: 540, type: !2845)
!2848 = !DILocation(line: 540, column: 34, scope: !2842, inlinedAt: !2849)
!2849 = distinct !DILocation(line: 1092, column: 9, scope: !2833, inlinedAt: !2839)
!2850 = !DILocation(line: 540, column: 40, scope: !2842, inlinedAt: !2849)
!2851 = !DILocation(line: 545, column: 18, scope: !2842, inlinedAt: !2849)
!2852 = !DILocation(line: 1110, column: 9, scope: !2817, inlinedAt: !2821)
!2853 = !DILocation(line: 98, column: 32, scope: !2787)
!2854 = !DILocation(line: 100, column: 25, scope: !2789)
!2855 = !DILocation(line: 100, column: 64, scope: !2789)
!2856 = !DILocation(line: 100, column: 13, scope: !2789)
!2857 = !DILocation(line: 102, column: 6, scope: !2782)
!2858 = distinct !DISubprogram(name: "new<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17h7d383280349ca67aE", scope: !1609, file: !2783, line: 91, type: !2767, scopeLine: 91, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1172, retainedNodes: !2859)
!2859 = !{!2860, !2861, !2863}
!2860 = !DILocalVariable(name: "slice", arg: 1, scope: !2858, file: !2783, line: 91, type: !1183)
!2861 = !DILocalVariable(name: "ptr", scope: !2862, file: !2783, line: 92, type: !1619, align: 8)
!2862 = distinct !DILexicalBlock(scope: !2858, file: !2783, line: 92, column: 9)
!2863 = !DILocalVariable(name: "end", scope: !2864, file: !2783, line: 97, type: !1619, align: 8)
!2864 = distinct !DILexicalBlock(scope: !2862, file: !2783, line: 97, column: 13)
!2865 = !DILocation(line: 91, column: 23, scope: !2858)
!2866 = !DILocation(line: 97, column: 17, scope: !2864)
!2867 = !DILocalVariable(name: "self", arg: 1, scope: !2868, file: !2749, line: 472, type: !1183)
!2868 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hec7ccd44734de63aE", scope: !2750, file: !2749, line: 472, type: !2869, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1172, retainedNodes: !2871)
!2869 = !DISubroutineType(types: !2870)
!2870 = !{!1619, !1183}
!2871 = !{!2867}
!2872 = !DILocation(line: 472, column: 25, scope: !2868, inlinedAt: !2873)
!2873 = distinct !DILocation(line: 92, column: 19, scope: !2858)
!2874 = !DILocation(line: 92, column: 19, scope: !2858)
!2875 = !DILocation(line: 92, column: 13, scope: !2862)
!2876 = !DILocation(line: 95, column: 21, scope: !2862)
!2877 = !DILocation(line: 95, column: 20, scope: !2862)
!2878 = !DILocation(line: 95, column: 13, scope: !2862)
!2879 = !DILocation(line: 98, column: 20, scope: !2862)
!2880 = !DILocalVariable(name: "self", arg: 1, scope: !2881, file: !2498, line: 915, type: !1619)
!2881 = distinct !DISubprogram(name: "add<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17hef63079f92b4f390E", scope: !2499, file: !2498, line: 915, type: !2882, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1172, retainedNodes: !2884)
!2882 = !DISubroutineType(types: !2883)
!2883 = !{!1619, !1619, !9}
!2884 = !{!2880, !2885}
!2885 = !DILocalVariable(name: "count", arg: 2, scope: !2881, file: !2498, line: 915, type: !9)
!2886 = !DILocation(line: 915, column: 29, scope: !2881, inlinedAt: !2887)
!2887 = distinct !DILocation(line: 98, column: 76, scope: !2862)
!2888 = !DILocation(line: 915, column: 35, scope: !2881, inlinedAt: !2887)
!2889 = !DILocation(line: 927, column: 13, scope: !2881, inlinedAt: !2887)
!2890 = !DILocation(line: 98, column: 76, scope: !2862)
!2891 = !DILocalVariable(name: "self", arg: 1, scope: !2892, file: !2498, line: 1109, type: !1619)
!2892 = distinct !DISubprogram(name: "wrapping_byte_add<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17h80d1fcc2cb16d721E", scope: !2499, file: !2498, line: 1109, type: !2882, scopeLine: 1109, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1172, retainedNodes: !2893)
!2893 = !{!2891, !2894}
!2894 = !DILocalVariable(name: "count", arg: 2, scope: !2892, file: !2498, line: 1109, type: !9)
!2895 = !DILocation(line: 1109, column: 36, scope: !2892, inlinedAt: !2896)
!2896 = distinct !DILocation(line: 98, column: 32, scope: !2862)
!2897 = !DILocation(line: 1109, column: 42, scope: !2892, inlinedAt: !2896)
!2898 = !DILocalVariable(name: "self", arg: 1, scope: !2899, file: !2498, line: 58, type: !1619)
!2899 = distinct !DISubprogram(name: "cast<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17hc813cd3858424f3cE", scope: !2499, file: !2498, line: 58, type: !2900, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2903, retainedNodes: !2902)
!2900 = !DISubroutineType(types: !2901)
!2901 = !{!2503, !1619}
!2902 = !{!2898}
!2903 = !{!1173, !2829}
!2904 = !DILocation(line: 58, column: 26, scope: !2899, inlinedAt: !2905)
!2905 = distinct !DILocation(line: 1110, column: 9, scope: !2892, inlinedAt: !2896)
!2906 = !DILocation(line: 1088, column: 31, scope: !2833, inlinedAt: !2907)
!2907 = distinct !DILocation(line: 1110, column: 9, scope: !2892, inlinedAt: !2896)
!2908 = !DILocation(line: 1088, column: 37, scope: !2833, inlinedAt: !2907)
!2909 = !DILocation(line: 540, column: 34, scope: !2842, inlinedAt: !2910)
!2910 = distinct !DILocation(line: 1092, column: 9, scope: !2833, inlinedAt: !2907)
!2911 = !DILocation(line: 540, column: 40, scope: !2842, inlinedAt: !2910)
!2912 = !DILocation(line: 545, column: 18, scope: !2842, inlinedAt: !2910)
!2913 = !DILocation(line: 1110, column: 9, scope: !2892, inlinedAt: !2896)
!2914 = !DILocation(line: 98, column: 32, scope: !2862)
!2915 = !DILocation(line: 100, column: 25, scope: !2864)
!2916 = !DILocation(line: 100, column: 64, scope: !2864)
!2917 = !DILocation(line: 100, column: 13, scope: !2864)
!2918 = !DILocation(line: 102, column: 6, scope: !2858)
!2919 = distinct !DISubprogram(name: "new<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17hcf1d85585a43e100E", scope: !1648, file: !2783, line: 91, type: !2759, scopeLine: 91, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1130, retainedNodes: !2920)
!2920 = !{!2921, !2922, !2924}
!2921 = !DILocalVariable(name: "slice", arg: 1, scope: !2919, file: !2783, line: 91, type: !1271)
!2922 = !DILocalVariable(name: "ptr", scope: !2923, file: !2783, line: 92, type: !1654, align: 8)
!2923 = distinct !DILexicalBlock(scope: !2919, file: !2783, line: 92, column: 9)
!2924 = !DILocalVariable(name: "end", scope: !2925, file: !2783, line: 97, type: !1654, align: 8)
!2925 = distinct !DILexicalBlock(scope: !2923, file: !2783, line: 97, column: 13)
!2926 = !DILocation(line: 91, column: 23, scope: !2919)
!2927 = !DILocation(line: 97, column: 17, scope: !2925)
!2928 = !DILocalVariable(name: "self", arg: 1, scope: !2929, file: !2749, line: 472, type: !1271)
!2929 = distinct !DISubprogram(name: "as_ptr<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h82a95d6c8e07db9eE", scope: !2750, file: !2749, line: 472, type: !2930, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1130, retainedNodes: !2932)
!2930 = !DISubroutineType(types: !2931)
!2931 = !{!1654, !1271}
!2932 = !{!2928}
!2933 = !DILocation(line: 472, column: 25, scope: !2929, inlinedAt: !2934)
!2934 = distinct !DILocation(line: 92, column: 19, scope: !2919)
!2935 = !DILocation(line: 92, column: 19, scope: !2919)
!2936 = !DILocation(line: 92, column: 13, scope: !2923)
!2937 = !DILocation(line: 95, column: 21, scope: !2923)
!2938 = !DILocation(line: 95, column: 20, scope: !2923)
!2939 = !DILocation(line: 95, column: 13, scope: !2923)
!2940 = !DILocation(line: 98, column: 20, scope: !2923)
!2941 = !DILocalVariable(name: "self", arg: 1, scope: !2942, file: !2498, line: 915, type: !1654)
!2942 = distinct !DISubprogram(name: "add<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h400d58990ff878a8E", scope: !2499, file: !2498, line: 915, type: !2943, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1130, retainedNodes: !2945)
!2943 = !DISubroutineType(types: !2944)
!2944 = !{!1654, !1654, !9}
!2945 = !{!2941, !2946}
!2946 = !DILocalVariable(name: "count", arg: 2, scope: !2942, file: !2498, line: 915, type: !9)
!2947 = !DILocation(line: 915, column: 29, scope: !2942, inlinedAt: !2948)
!2948 = distinct !DILocation(line: 98, column: 76, scope: !2923)
!2949 = !DILocation(line: 915, column: 35, scope: !2942, inlinedAt: !2948)
!2950 = !DILocation(line: 927, column: 13, scope: !2942, inlinedAt: !2948)
!2951 = !DILocation(line: 98, column: 76, scope: !2923)
!2952 = !DILocalVariable(name: "self", arg: 1, scope: !2953, file: !2498, line: 1109, type: !1654)
!2953 = distinct !DISubprogram(name: "wrapping_byte_add<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17he1388f8615b1d95fE", scope: !2499, file: !2498, line: 1109, type: !2943, scopeLine: 1109, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1130, retainedNodes: !2954)
!2954 = !{!2952, !2955}
!2955 = !DILocalVariable(name: "count", arg: 2, scope: !2953, file: !2498, line: 1109, type: !9)
!2956 = !DILocation(line: 1109, column: 36, scope: !2953, inlinedAt: !2957)
!2957 = distinct !DILocation(line: 98, column: 32, scope: !2923)
!2958 = !DILocation(line: 1109, column: 42, scope: !2953, inlinedAt: !2957)
!2959 = !DILocalVariable(name: "self", arg: 1, scope: !2960, file: !2498, line: 58, type: !1654)
!2960 = distinct !DISubprogram(name: "cast<x86_64::addr::VirtAddr, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17h6360dcbf9116309aE", scope: !2499, file: !2498, line: 58, type: !2961, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2964, retainedNodes: !2963)
!2961 = !DISubroutineType(types: !2962)
!2962 = !{!2503, !1654}
!2963 = !{!2959}
!2964 = !{!1131, !2829}
!2965 = !DILocation(line: 58, column: 26, scope: !2960, inlinedAt: !2966)
!2966 = distinct !DILocation(line: 1110, column: 9, scope: !2953, inlinedAt: !2957)
!2967 = !DILocation(line: 1088, column: 31, scope: !2833, inlinedAt: !2968)
!2968 = distinct !DILocation(line: 1110, column: 9, scope: !2953, inlinedAt: !2957)
!2969 = !DILocation(line: 1088, column: 37, scope: !2833, inlinedAt: !2968)
!2970 = !DILocation(line: 540, column: 34, scope: !2842, inlinedAt: !2971)
!2971 = distinct !DILocation(line: 1092, column: 9, scope: !2833, inlinedAt: !2968)
!2972 = !DILocation(line: 540, column: 40, scope: !2842, inlinedAt: !2971)
!2973 = !DILocation(line: 545, column: 18, scope: !2842, inlinedAt: !2971)
!2974 = !DILocation(line: 1110, column: 9, scope: !2953, inlinedAt: !2957)
!2975 = !DILocation(line: 98, column: 32, scope: !2923)
!2976 = !DILocation(line: 100, column: 25, scope: !2925)
!2977 = !DILocation(line: 100, column: 64, scope: !2925)
!2978 = !DILocation(line: 100, column: 13, scope: !2925)
!2979 = !DILocation(line: 102, column: 6, scope: !2919)
!2980 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17he2f1b5d862a3860fE", scope: !1683, file: !2783, line: 91, type: !2775, scopeLine: 91, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1144, retainedNodes: !2981)
!2981 = !{!2982, !2983, !2985}
!2982 = !DILocalVariable(name: "slice", arg: 1, scope: !2980, file: !2783, line: 91, type: !1492)
!2983 = !DILocalVariable(name: "ptr", scope: !2984, file: !2783, line: 92, type: !1689, align: 8)
!2984 = distinct !DILexicalBlock(scope: !2980, file: !2783, line: 92, column: 9)
!2985 = !DILocalVariable(name: "end", scope: !2986, file: !2783, line: 97, type: !1689, align: 8)
!2986 = distinct !DILexicalBlock(scope: !2984, file: !2783, line: 97, column: 13)
!2987 = !DILocation(line: 91, column: 23, scope: !2980)
!2988 = !DILocation(line: 97, column: 17, scope: !2986)
!2989 = !DILocalVariable(name: "self", arg: 1, scope: !2990, file: !2749, line: 472, type: !1492)
!2990 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h027babe165d8bd48E", scope: !2750, file: !2749, line: 472, type: !2991, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1144, retainedNodes: !2993)
!2991 = !DISubroutineType(types: !2992)
!2992 = !{!1689, !1492}
!2993 = !{!2989}
!2994 = !DILocation(line: 472, column: 25, scope: !2990, inlinedAt: !2995)
!2995 = distinct !DILocation(line: 92, column: 19, scope: !2980)
!2996 = !DILocation(line: 92, column: 19, scope: !2980)
!2997 = !DILocation(line: 92, column: 13, scope: !2984)
!2998 = !DILocation(line: 95, column: 21, scope: !2984)
!2999 = !DILocation(line: 95, column: 20, scope: !2984)
!3000 = !DILocation(line: 95, column: 13, scope: !2984)
!3001 = !DILocation(line: 98, column: 20, scope: !2984)
!3002 = !DILocalVariable(name: "self", arg: 1, scope: !3003, file: !2498, line: 915, type: !1689)
!3003 = distinct !DISubprogram(name: "add<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17haab51ddbc78d30f3E", scope: !2499, file: !2498, line: 915, type: !3004, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1144, retainedNodes: !3006)
!3004 = !DISubroutineType(types: !3005)
!3005 = !{!1689, !1689, !9}
!3006 = !{!3002, !3007}
!3007 = !DILocalVariable(name: "count", arg: 2, scope: !3003, file: !2498, line: 915, type: !9)
!3008 = !DILocation(line: 915, column: 29, scope: !3003, inlinedAt: !3009)
!3009 = distinct !DILocation(line: 98, column: 76, scope: !2984)
!3010 = !DILocation(line: 915, column: 35, scope: !3003, inlinedAt: !3009)
!3011 = !DILocation(line: 927, column: 13, scope: !3003, inlinedAt: !3009)
!3012 = !DILocation(line: 98, column: 76, scope: !2984)
!3013 = !DILocalVariable(name: "self", arg: 1, scope: !3014, file: !2498, line: 1109, type: !1689)
!3014 = distinct !DISubprogram(name: "wrapping_byte_add<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17he7e45eaa5518c950E", scope: !2499, file: !2498, line: 1109, type: !3004, scopeLine: 1109, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1144, retainedNodes: !3015)
!3015 = !{!3013, !3016}
!3016 = !DILocalVariable(name: "count", arg: 2, scope: !3014, file: !2498, line: 1109, type: !9)
!3017 = !DILocation(line: 1109, column: 36, scope: !3014, inlinedAt: !3018)
!3018 = distinct !DILocation(line: 98, column: 32, scope: !2984)
!3019 = !DILocation(line: 1109, column: 42, scope: !3014, inlinedAt: !3018)
!3020 = !DILocalVariable(name: "self", arg: 1, scope: !3021, file: !2498, line: 58, type: !1689)
!3021 = distinct !DISubprogram(name: "cast<x86_64::structures::paging::page_table::PageTableEntry, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17h131c5f8f45098746E", scope: !2499, file: !2498, line: 58, type: !3022, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3025, retainedNodes: !3024)
!3022 = !DISubroutineType(types: !3023)
!3023 = !{!2503, !1689}
!3024 = !{!3020}
!3025 = !{!1145, !2829}
!3026 = !DILocation(line: 58, column: 26, scope: !3021, inlinedAt: !3027)
!3027 = distinct !DILocation(line: 1110, column: 9, scope: !3014, inlinedAt: !3018)
!3028 = !DILocation(line: 1088, column: 31, scope: !2833, inlinedAt: !3029)
!3029 = distinct !DILocation(line: 1110, column: 9, scope: !3014, inlinedAt: !3018)
!3030 = !DILocation(line: 1088, column: 37, scope: !2833, inlinedAt: !3029)
!3031 = !DILocation(line: 540, column: 34, scope: !2842, inlinedAt: !3032)
!3032 = distinct !DILocation(line: 1092, column: 9, scope: !2833, inlinedAt: !3029)
!3033 = !DILocation(line: 540, column: 40, scope: !2842, inlinedAt: !3032)
!3034 = !DILocation(line: 545, column: 18, scope: !2842, inlinedAt: !3032)
!3035 = !DILocation(line: 1110, column: 9, scope: !3014, inlinedAt: !3018)
!3036 = !DILocation(line: 98, column: 32, scope: !2984)
!3037 = !DILocation(line: 100, column: 25, scope: !2986)
!3038 = !DILocation(line: 100, column: 64, scope: !2986)
!3039 = !DILocation(line: 100, column: 13, scope: !2986)
!3040 = !DILocation(line: 102, column: 6, scope: !2980)
!3041 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h30cec0894b299cb6E", scope: !3043, file: !3042, line: 17, type: !3045, scopeLine: 17, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2688, retainedNodes: !3047)
!3042 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/index.rs", directory: "", checksumkind: CSK_MD5, checksum: "d107e626d2145c8c7d098a7b217e6306")
!3043 = !DINamespace(name: "{impl#0}", scope: !3044)
!3044 = !DINamespace(name: "index", scope: !1611)
!3045 = !DISubroutineType(types: !3046)
!3046 = !{!1183, !1183, !2684, !913}
!3047 = !{!3048, !3049}
!3048 = !DILocalVariable(name: "self", arg: 1, scope: !3041, file: !3042, line: 17, type: !1183)
!3049 = !DILocalVariable(name: "index", arg: 2, scope: !3041, file: !3042, line: 17, type: !2684)
!3050 = !DILocation(line: 17, column: 14, scope: !3041)
!3051 = !DILocation(line: 17, column: 21, scope: !3041)
!3052 = !DILocation(line: 18, column: 9, scope: !3041)
!3053 = !DILocation(line: 19, column: 6, scope: !3041)
!3054 = distinct !DISubprogram(name: "index<x86_64::structures::paging::page_table::PageTableEntry, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h3b3d552f9f980c26E", scope: !3043, file: !3042, line: 17, type: !3055, scopeLine: 17, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2701, retainedNodes: !3057)
!3055 = !DISubroutineType(types: !3056)
!3056 = !{!1492, !1492, !2684, !913}
!3057 = !{!3058, !3059}
!3058 = !DILocalVariable(name: "self", arg: 1, scope: !3054, file: !3042, line: 17, type: !1492)
!3059 = !DILocalVariable(name: "index", arg: 2, scope: !3054, file: !3042, line: 17, type: !2684)
!3060 = !DILocation(line: 17, column: 14, scope: !3054)
!3061 = !DILocation(line: 17, column: 21, scope: !3054)
!3062 = !DILocation(line: 18, column: 9, scope: !3054)
!3063 = !DILocation(line: 19, column: 6, scope: !3054)
!3064 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h828ec8e313abb90aE", scope: !3043, file: !3042, line: 17, type: !3065, scopeLine: 17, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2712, retainedNodes: !3067)
!3065 = !DISubroutineType(types: !3066)
!3066 = !{!1271, !1271, !2684, !913}
!3067 = !{!3068, !3069}
!3068 = !DILocalVariable(name: "self", arg: 1, scope: !3064, file: !3042, line: 17, type: !1271)
!3069 = !DILocalVariable(name: "index", arg: 2, scope: !3064, file: !3042, line: 17, type: !2684)
!3070 = !DILocation(line: 17, column: 14, scope: !3064)
!3071 = !DILocation(line: 17, column: 21, scope: !3064)
!3072 = !DILocation(line: 18, column: 9, scope: !3064)
!3073 = !DILocation(line: 19, column: 6, scope: !3064)
!3074 = distinct !DISubprogram(name: "index<u64, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17hfa549ad6521b0d96E", scope: !3043, file: !3042, line: 17, type: !3075, scopeLine: 17, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2733, retainedNodes: !3077)
!3075 = !DISubroutineType(types: !3076)
!3076 = !{!1050, !1050, !2684, !913}
!3077 = !{!3078, !3079}
!3078 = !DILocalVariable(name: "self", arg: 1, scope: !3074, file: !3042, line: 17, type: !1050)
!3079 = !DILocalVariable(name: "index", arg: 2, scope: !3074, file: !3042, line: 17, type: !2684)
!3080 = !DILocation(line: 17, column: 14, scope: !3074)
!3081 = !DILocation(line: 17, column: 21, scope: !3074)
!3082 = !DILocation(line: 18, column: 9, scope: !3074)
!3083 = !DILocation(line: 19, column: 6, scope: !3074)
!3084 = distinct !DISubprogram(name: "expect<x86_64::registers::debug::BreakpointSize>", linkageName: "_ZN4core6option15Option$LT$T$GT$6expect17h179d2338a8e8da50E", scope: !3086, file: !3085, line: 895, type: !3099, scopeLine: 895, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3092, retainedNodes: !3101)
!3085 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/option.rs", directory: "", checksumkind: CSK_MD5, checksum: "6a7876186cbb9dd5ab8c859a9681e99e")
!3086 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::BreakpointSize>", scope: !124, file: !2, size: 8, align: 8, elements: !3087, templateParams: !25, identifier: "79d5560c2d99a5fd2d6a0d2776d346fa")
!3087 = !{!3088}
!3088 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3086, file: !2, size: 8, align: 8, elements: !3089, templateParams: !25, identifier: "5a01c36cf5fdb032ed86ec8de550dce", discriminator: !3098)
!3089 = !{!3090, !3094}
!3090 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !3088, file: !2, baseType: !3091, size: 8, align: 8, extraData: i64 4)
!3091 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !3086, file: !2, size: 8, align: 8, elements: !25, templateParams: !3092, identifier: "884a21f4daf770c5d069b07c0621615")
!3092 = !{!3093}
!3093 = !DITemplateTypeParameter(name: "T", type: !777)
!3094 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !3088, file: !2, baseType: !3095, size: 8, align: 8)
!3095 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !3086, file: !2, size: 8, align: 8, elements: !3096, templateParams: !3092, identifier: "cd497202915f308c4cd3d0e481e7b1e")
!3096 = !{!3097}
!3097 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3095, file: !2, baseType: !777, size: 8, align: 8)
!3098 = !DIDerivedType(tag: DW_TAG_member, scope: !3086, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!3099 = !DISubroutineType(types: !3100)
!3100 = !{!777, !3086, !115, !913}
!3101 = !{!3102, !3103, !3104}
!3102 = !DILocalVariable(name: "self", arg: 1, scope: !3084, file: !3085, line: 895, type: !3086)
!3103 = !DILocalVariable(name: "msg", arg: 2, scope: !3084, file: !3085, line: 895, type: !115)
!3104 = !DILocalVariable(name: "val", scope: !3105, file: !3085, line: 897, type: !777, align: 1)
!3105 = distinct !DILexicalBlock(scope: !3084, file: !3085, line: 897, column: 13)
!3106 = !DILocation(line: 895, column: 25, scope: !3084)
!3107 = !DILocation(line: 895, column: 31, scope: !3084)
!3108 = !DILocation(line: 896, column: 15, scope: !3084)
!3109 = !{i8 0, i8 5}
!3110 = !DILocation(line: 896, column: 9, scope: !3084)
!3111 = !DILocation(line: 898, column: 21, scope: !3084)
!3112 = !DILocation(line: 897, column: 18, scope: !3084)
!3113 = !{i8 0, i8 4}
!3114 = !DILocation(line: 897, column: 18, scope: !3105)
!3115 = !DILocation(line: 900, column: 6, scope: !3084)
!3116 = distinct !DISubprogram(name: "expect<x86_64::registers::debug::BreakpointCondition>", linkageName: "_ZN4core6option15Option$LT$T$GT$6expect17h2b852820ae3479c3E", scope: !3117, file: !3085, line: 895, type: !3130, scopeLine: 895, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3123, retainedNodes: !3132)
!3117 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::BreakpointCondition>", scope: !124, file: !2, size: 8, align: 8, elements: !3118, templateParams: !25, identifier: "67f1d185f01e5c308c27ab7ad3b53f41")
!3118 = !{!3119}
!3119 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3117, file: !2, size: 8, align: 8, elements: !3120, templateParams: !25, identifier: "8868b20b82a6da88f9bb1a92acdec9b0", discriminator: !3129)
!3120 = !{!3121, !3125}
!3121 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !3119, file: !2, baseType: !3122, size: 8, align: 8, extraData: i64 4)
!3122 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !3117, file: !2, size: 8, align: 8, elements: !25, templateParams: !3123, identifier: "bbb6150921a308362f5b067b68638fc8")
!3123 = !{!3124}
!3124 = !DITemplateTypeParameter(name: "T", type: !785)
!3125 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !3119, file: !2, baseType: !3126, size: 8, align: 8)
!3126 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !3117, file: !2, size: 8, align: 8, elements: !3127, templateParams: !3123, identifier: "9f60ac6a9e52beb0797b3479ee93cf58")
!3127 = !{!3128}
!3128 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3126, file: !2, baseType: !785, size: 8, align: 8)
!3129 = !DIDerivedType(tag: DW_TAG_member, scope: !3117, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!3130 = !DISubroutineType(types: !3131)
!3131 = !{!785, !3117, !115, !913}
!3132 = !{!3133, !3134, !3135}
!3133 = !DILocalVariable(name: "self", arg: 1, scope: !3116, file: !3085, line: 895, type: !3117)
!3134 = !DILocalVariable(name: "msg", arg: 2, scope: !3116, file: !3085, line: 895, type: !115)
!3135 = !DILocalVariable(name: "val", scope: !3136, file: !3085, line: 897, type: !785, align: 1)
!3136 = distinct !DILexicalBlock(scope: !3116, file: !3085, line: 897, column: 13)
!3137 = !DILocation(line: 895, column: 25, scope: !3116)
!3138 = !DILocation(line: 895, column: 31, scope: !3116)
!3139 = !DILocation(line: 896, column: 15, scope: !3116)
!3140 = !DILocation(line: 896, column: 9, scope: !3116)
!3141 = !DILocation(line: 898, column: 21, scope: !3116)
!3142 = !DILocation(line: 897, column: 18, scope: !3116)
!3143 = !DILocation(line: 897, column: 18, scope: !3136)
!3144 = !DILocation(line: 900, column: 6, scope: !3116)
!3145 = distinct !DISubprogram(name: "unwrap<u64>", linkageName: "_ZN4core6option15Option$LT$T$GT$6unwrap17h2d6286aa3d1fe5feE", scope: !1801, file: !3085, line: 932, type: !3146, scopeLine: 932, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !3148)
!3146 = !DISubroutineType(types: !3147)
!3147 = !{!49, !1801, !913}
!3148 = !{!3149, !3150}
!3149 = !DILocalVariable(name: "self", arg: 1, scope: !3145, file: !3085, line: 932, type: !1801)
!3150 = !DILocalVariable(name: "val", scope: !3151, file: !3085, line: 934, type: !49, align: 8)
!3151 = distinct !DILexicalBlock(scope: !3145, file: !3085, line: 934, column: 13)
!3152 = !DILocation(line: 932, column: 25, scope: !3145)
!3153 = !DILocation(line: 933, column: 15, scope: !3145)
!3154 = !DILocation(line: 933, column: 9, scope: !3145)
!3155 = !DILocation(line: 935, column: 21, scope: !3145)
!3156 = !DILocation(line: 934, column: 18, scope: !3145)
!3157 = !DILocation(line: 934, column: 18, scope: !3151)
!3158 = !DILocation(line: 937, column: 6, scope: !3145)
!3159 = distinct !DISubprogram(name: "ok<u64, core::num::error::TryFromIntError>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$2ok17h49ce206a62f3fdb9E", scope: !3160, file: !851, line: 631, type: !3179, scopeLine: 631, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3168, retainedNodes: !3181)
!3160 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<u64, core::num::error::TryFromIntError>", scope: !189, file: !2, size: 128, align: 64, elements: !3161, templateParams: !25, identifier: "3c9a2297ba3e656b444b1ef606424915")
!3161 = !{!3162}
!3162 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3160, file: !2, size: 128, align: 64, elements: !3163, templateParams: !25, identifier: "98688743baa94f0ac051c556c1bece5f", discriminator: !3178)
!3163 = !{!3164, !3174}
!3164 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3162, file: !2, baseType: !3165, size: 128, align: 64, extraData: i64 0)
!3165 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3160, file: !2, size: 128, align: 64, elements: !3166, templateParams: !3168, identifier: "8071bf27399bad2f2e1f8397322de51b")
!3166 = !{!3167}
!3167 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3165, file: !2, baseType: !49, size: 64, align: 64, offset: 64)
!3168 = !{!1059, !3169}
!3169 = !DITemplateTypeParameter(name: "E", type: !3170)
!3170 = !DICompositeType(tag: DW_TAG_structure_type, name: "TryFromIntError", scope: !3171, file: !2, align: 8, elements: !3172, templateParams: !25, identifier: "7930cdbccdc2c6f8407004babbd7c4f4")
!3171 = !DINamespace(name: "error", scope: !1798)
!3172 = !{!3173}
!3173 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3170, file: !2, baseType: !7, align: 8)
!3174 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3162, file: !2, baseType: !3175, size: 128, align: 64, extraData: i64 1)
!3175 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3160, file: !2, size: 128, align: 64, elements: !3176, templateParams: !3168, identifier: "d2116e12e4e63a25ac0a150d6916a600")
!3176 = !{!3177}
!3177 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3175, file: !2, baseType: !3170, align: 8, offset: 64)
!3178 = !DIDerivedType(tag: DW_TAG_member, scope: !3160, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3179 = !DISubroutineType(types: !3180)
!3180 = !{!1801, !3160}
!3181 = !{!3182, !3183}
!3182 = !DILocalVariable(name: "self", arg: 1, scope: !3159, file: !851, line: 631, type: !3160)
!3183 = !DILocalVariable(name: "x", scope: !3184, file: !851, line: 633, type: !49, align: 8)
!3184 = distinct !DILexicalBlock(scope: !3159, file: !851, line: 633, column: 13)
!3185 = !DILocation(line: 631, column: 15, scope: !3159)
!3186 = !DILocation(line: 632, column: 15, scope: !3159)
!3187 = !DILocation(line: 632, column: 9, scope: !3159)
!3188 = !DILocation(line: 633, column: 16, scope: !3159)
!3189 = !DILocation(line: 633, column: 16, scope: !3184)
!3190 = !DILocation(line: 633, column: 22, scope: !3184)
!3191 = !DILocation(line: 633, column: 28, scope: !3159)
!3192 = !DILocation(line: 634, column: 23, scope: !3159)
!3193 = !DILocation(line: 636, column: 5, scope: !3159)
!3194 = !DILocation(line: 636, column: 6, scope: !3159)
!3195 = distinct !DISubprogram(name: "expect<x86_64::addr::VirtAddr, x86_64::addr::VirtAddrNotValid>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$6expect17h677f5a383b55a794E", scope: !3196, file: !851, line: 1027, type: !3211, scopeLine: 1027, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3204, retainedNodes: !3213)
!3196 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::addr::VirtAddr, x86_64::addr::VirtAddrNotValid>", scope: !189, file: !2, size: 128, align: 64, elements: !3197, templateParams: !25, identifier: "b3451e059b8f3e964254d091696de38e")
!3197 = !{!3198}
!3198 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3196, file: !2, size: 128, align: 64, elements: !3199, templateParams: !25, identifier: "44f56a443195c92ef7e778b39f8cd79b", discriminator: !3210)
!3199 = !{!3200, !3206}
!3200 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3198, file: !2, baseType: !3201, size: 128, align: 64, extraData: i64 0)
!3201 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3196, file: !2, size: 128, align: 64, elements: !3202, templateParams: !3204, identifier: "f9f3637b5e65926a7ccbbbad80f40096")
!3202 = !{!3203}
!3203 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3201, file: !2, baseType: !45, size: 64, align: 64, offset: 64)
!3204 = !{!1131, !3205}
!3205 = !DITemplateTypeParameter(name: "E", type: !96)
!3206 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3198, file: !2, baseType: !3207, size: 128, align: 64, extraData: i64 1)
!3207 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3196, file: !2, size: 128, align: 64, elements: !3208, templateParams: !3204, identifier: "dc6d726f394f318b2dd270a5e5c4db2")
!3208 = !{!3209}
!3209 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3207, file: !2, baseType: !96, size: 64, align: 64, offset: 64)
!3210 = !DIDerivedType(tag: DW_TAG_member, scope: !3196, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3211 = !DISubroutineType(types: !3212)
!3212 = !{!45, !3196, !115, !913}
!3213 = !{!3214, !3215, !3216, !3218}
!3214 = !DILocalVariable(name: "self", arg: 1, scope: !3195, file: !851, line: 1027, type: !3196)
!3215 = !DILocalVariable(name: "msg", arg: 2, scope: !3195, file: !851, line: 1027, type: !115)
!3216 = !DILocalVariable(name: "t", scope: !3217, file: !851, line: 1032, type: !45, align: 8)
!3217 = distinct !DILexicalBlock(scope: !3195, file: !851, line: 1032, column: 13)
!3218 = !DILocalVariable(name: "e", scope: !3219, file: !851, line: 1033, type: !96, align: 8)
!3219 = distinct !DILexicalBlock(scope: !3195, file: !851, line: 1033, column: 13)
!3220 = !DILocation(line: 1027, column: 19, scope: !3195)
!3221 = !DILocation(line: 1027, column: 25, scope: !3195)
!3222 = !DILocation(line: 1033, column: 17, scope: !3219)
!3223 = !DILocation(line: 1031, column: 15, scope: !3195)
!3224 = !DILocation(line: 1031, column: 9, scope: !3195)
!3225 = !DILocation(line: 1032, column: 16, scope: !3195)
!3226 = !DILocation(line: 1032, column: 16, scope: !3217)
!3227 = !DILocation(line: 1035, column: 6, scope: !3195)
!3228 = !DILocation(line: 1033, column: 17, scope: !3195)
!3229 = !DILocation(line: 1033, column: 23, scope: !3219)
!3230 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h138f0d5536ae2b88E", scope: !3231, file: !851, line: 825, type: !3246, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3272, retainedNodes: !3265)
!3231 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError>", scope: !189, file: !2, size: 128, align: 64, elements: !3232, templateParams: !25, identifier: "bc0c9c5c12726d3079e4f9647f17b5e8")
!3232 = !{!3233}
!3233 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3231, file: !2, size: 128, align: 64, elements: !3234, templateParams: !25, identifier: "ecb230c321f90e28e41ec2940cfbbeb9", discriminator: !3245)
!3234 = !{!3235, !3241}
!3235 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3233, file: !2, baseType: !3236, size: 128, align: 64, extraData: i64 0)
!3236 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3231, file: !2, size: 128, align: 64, elements: !3237, templateParams: !3239, identifier: "18e790098a68c468c57b4537b7cea7d")
!3237 = !{!3238}
!3238 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3236, file: !2, baseType: !660, size: 64, align: 64, offset: 64)
!3239 = !{!1088, !3240}
!3240 = !DITemplateTypeParameter(name: "E", type: !791)
!3241 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3233, file: !2, baseType: !3242, size: 128, align: 64, extraData: i64 1)
!3242 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3231, file: !2, size: 128, align: 64, elements: !3243, templateParams: !3239, identifier: "2089ad8dd2c395549b8d20e856b125ef")
!3243 = !{!3244}
!3244 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3242, file: !2, baseType: !791, size: 8, align: 8, offset: 8)
!3245 = !DIDerivedType(tag: DW_TAG_member, scope: !3231, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!3246 = !DISubroutineType(types: !3247)
!3247 = !{!3248, !3231, !3262}
!3248 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !189, file: !2, size: 128, align: 64, elements: !3249, templateParams: !25, identifier: "30d57840ccc04e4c7105a6a8902b795b")
!3249 = !{!3250}
!3250 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3248, file: !2, size: 128, align: 64, elements: !3251, templateParams: !25, identifier: "5c2785b057661d908155c5f9597d0f43", discriminator: !3261)
!3251 = !{!3252, !3257}
!3252 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3250, file: !2, baseType: !3253, size: 128, align: 64, extraData: i64 3)
!3253 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3248, file: !2, size: 128, align: 64, elements: !3254, templateParams: !3256, identifier: "1288ebb695f7924c19954917b2bdb73")
!3254 = !{!3255}
!3255 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3253, file: !2, baseType: !660, size: 64, align: 64, offset: 64)
!3256 = !{!1088, !876}
!3257 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3250, file: !2, baseType: !3258, size: 128, align: 64)
!3258 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3248, file: !2, size: 128, align: 64, elements: !3259, templateParams: !3256, identifier: "a3cd2ce82d28f7c62cd85bf3492f43db")
!3259 = !{!3260}
!3260 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3258, file: !2, baseType: !877, size: 128, align: 64)
!3261 = !DIDerivedType(tag: DW_TAG_member, scope: !3248, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3262 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3263, file: !2, align: 8, elements: !25, identifier: "847d473c31a505b3d47b1188c1338d3a")
!3263 = !DINamespace(name: "unmap", scope: !3264)
!3264 = !DINamespace(name: "{impl#3}", scope: !806)
!3265 = !{!3266, !3267, !3268, !3270}
!3266 = !DILocalVariable(name: "self", arg: 1, scope: !3230, file: !851, line: 825, type: !3231)
!3267 = !DILocalVariable(name: "op", arg: 2, scope: !3230, file: !851, line: 825, type: !3262)
!3268 = !DILocalVariable(name: "t", scope: !3269, file: !851, line: 827, type: !660, align: 8)
!3269 = distinct !DILexicalBlock(scope: !3230, file: !851, line: 827, column: 13)
!3270 = !DILocalVariable(name: "e", scope: !3271, file: !851, line: 828, type: !791, align: 1)
!3271 = distinct !DILexicalBlock(scope: !3230, file: !851, line: 828, column: 13)
!3272 = !{!1088, !3240, !926, !3273}
!3273 = !DITemplateTypeParameter(name: "O", type: !3262)
!3274 = !DILocation(line: 825, column: 42, scope: !3230)
!3275 = !DILocation(line: 825, column: 48, scope: !3230)
!3276 = !DILocation(line: 827, column: 16, scope: !3269)
!3277 = !DILocation(line: 826, column: 15, scope: !3230)
!3278 = !DILocation(line: 826, column: 9, scope: !3230)
!3279 = !DILocation(line: 827, column: 16, scope: !3230)
!3280 = !DILocation(line: 827, column: 22, scope: !3269)
!3281 = !DILocation(line: 827, column: 26, scope: !3230)
!3282 = !DILocation(line: 828, column: 17, scope: !3230)
!3283 = !DILocation(line: 828, column: 17, scope: !3271)
!3284 = !DILocation(line: 828, column: 27, scope: !3271)
!3285 = !DILocation(line: 828, column: 23, scope: !3271)
!3286 = !DILocation(line: 828, column: 32, scope: !3230)
!3287 = !DILocation(line: 830, column: 5, scope: !3230)
!3288 = !DILocation(line: 830, column: 6, scope: !3230)
!3289 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h13d6220ae1d82c10E", scope: !3231, file: !851, line: 825, type: !3290, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3300, retainedNodes: !3293)
!3290 = !DISubroutineType(types: !3291)
!3291 = !{!3248, !3231, !3292}
!3292 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !3263, file: !2, align: 8, elements: !25, identifier: "6780546e09a31946ae334d145c0b8ebe")
!3293 = !{!3294, !3295, !3296, !3298}
!3294 = !DILocalVariable(name: "self", arg: 1, scope: !3289, file: !851, line: 825, type: !3231)
!3295 = !DILocalVariable(name: "op", arg: 2, scope: !3289, file: !851, line: 825, type: !3292)
!3296 = !DILocalVariable(name: "t", scope: !3297, file: !851, line: 827, type: !660, align: 8)
!3297 = distinct !DILexicalBlock(scope: !3289, file: !851, line: 827, column: 13)
!3298 = !DILocalVariable(name: "e", scope: !3299, file: !851, line: 828, type: !791, align: 1)
!3299 = distinct !DILexicalBlock(scope: !3289, file: !851, line: 828, column: 13)
!3300 = !{!1088, !3240, !926, !3301}
!3301 = !DITemplateTypeParameter(name: "O", type: !3292)
!3302 = !DILocation(line: 825, column: 42, scope: !3289)
!3303 = !DILocation(line: 825, column: 48, scope: !3289)
!3304 = !DILocation(line: 827, column: 16, scope: !3297)
!3305 = !DILocation(line: 826, column: 15, scope: !3289)
!3306 = !DILocation(line: 826, column: 9, scope: !3289)
!3307 = !DILocation(line: 827, column: 16, scope: !3289)
!3308 = !DILocation(line: 827, column: 22, scope: !3297)
!3309 = !DILocation(line: 827, column: 26, scope: !3289)
!3310 = !DILocation(line: 828, column: 17, scope: !3289)
!3311 = !DILocation(line: 828, column: 17, scope: !3299)
!3312 = !DILocation(line: 828, column: 27, scope: !3299)
!3313 = !DILocation(line: 828, column: 23, scope: !3299)
!3314 = !DILocation(line: 828, column: 32, scope: !3289)
!3315 = !DILocation(line: 830, column: 5, scope: !3289)
!3316 = !DILocation(line: 830, column: 6, scope: !3289)
!3317 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h205e2ce8bddc9991E", scope: !3318, file: !851, line: 825, type: !3334, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3376, retainedNodes: !3369)
!3318 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !189, file: !2, size: 128, align: 64, elements: !3319, templateParams: !25, identifier: "6d2694c19b2f2cc04fb37810b8e987ec")
!3319 = !{!3320}
!3320 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3318, file: !2, size: 128, align: 64, elements: !3321, templateParams: !25, identifier: "bbd95ca7c8862f4cd9ef87e8dc07ffe", discriminator: !3333)
!3321 = !{!3322, !3329}
!3322 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3320, file: !2, baseType: !3323, size: 128, align: 64, extraData: i64 0)
!3323 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3318, file: !2, size: 128, align: 64, elements: !3324, templateParams: !3326, identifier: "4051d88a70b92531fc69b7d23e75101d")
!3324 = !{!3325}
!3325 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3323, file: !2, baseType: !694, size: 64, align: 64, offset: 64)
!3326 = !{!1261, !3327}
!3327 = !DITemplateTypeParameter(name: "E", type: !3328)
!3328 = !DICompositeType(tag: DW_TAG_structure_type, name: "AddressNotAligned", scope: !669, file: !2, align: 8, elements: !25, identifier: "f33e32c306ad62f5f4df68aec5d87d0")
!3329 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3320, file: !2, baseType: !3330, size: 128, align: 64, extraData: i64 1)
!3330 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3318, file: !2, size: 128, align: 64, elements: !3331, templateParams: !3326, identifier: "cec93b745c02a13aeb2648e4949736a5")
!3331 = !{!3332}
!3332 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3330, file: !2, baseType: !3328, align: 8, offset: 64)
!3333 = !DIDerivedType(tag: DW_TAG_member, scope: !3318, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3334 = !DISubroutineType(types: !3335)
!3335 = !{!3336, !3318, !3364}
!3336 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !189, file: !2, size: 128, align: 64, elements: !3337, templateParams: !25, identifier: "6daf25815d0bb3114f52baa6ac4e009")
!3337 = !{!3338}
!3338 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3336, file: !2, size: 128, align: 64, elements: !3339, templateParams: !25, identifier: "b477f775b43fbf0416655c91ecfff131", discriminator: !3363)
!3339 = !{!3340, !3359}
!3340 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3338, file: !2, baseType: !3341, size: 128, align: 64, extraData: i64 3)
!3341 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3336, file: !2, size: 128, align: 64, elements: !3342, templateParams: !3344, identifier: "645d10fe330c4d797893ca895aa7ed4c")
!3342 = !{!3343}
!3343 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3341, file: !2, baseType: !694, size: 64, align: 64, offset: 64)
!3344 = !{!1261, !3345}
!3345 = !DITemplateTypeParameter(name: "E", type: !3346)
!3346 = !DICompositeType(tag: DW_TAG_structure_type, name: "TranslateError", scope: !322, file: !2, size: 128, align: 64, elements: !3347, templateParams: !25, identifier: "d0d978140c23e7e6cbb0158bbfb3eeb3")
!3347 = !{!3348}
!3348 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3346, file: !2, size: 128, align: 64, elements: !3349, templateParams: !25, identifier: "e2aea0e076f065b23c17f25dbae53ff6", discriminator: !3358)
!3349 = !{!3350, !3352, !3354}
!3350 = !DIDerivedType(tag: DW_TAG_member, name: "PageNotMapped", scope: !3348, file: !2, baseType: !3351, size: 128, align: 64, extraData: i64 0)
!3351 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageNotMapped", scope: !3346, file: !2, size: 128, align: 64, elements: !25, identifier: "17aaedfa2f3be981e20458b9462754ed")
!3352 = !DIDerivedType(tag: DW_TAG_member, name: "ParentEntryHugePage", scope: !3348, file: !2, baseType: !3353, size: 128, align: 64, extraData: i64 1)
!3353 = !DICompositeType(tag: DW_TAG_structure_type, name: "ParentEntryHugePage", scope: !3346, file: !2, size: 128, align: 64, elements: !25, identifier: "4bacbf641fdb52524216e4bc7aa69b7")
!3354 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !3348, file: !2, baseType: !3355, size: 128, align: 64, extraData: i64 2)
!3355 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !3346, file: !2, size: 128, align: 64, elements: !3356, templateParams: !25, identifier: "994259941782114c43d51a022b533941")
!3356 = !{!3357}
!3357 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3355, file: !2, baseType: !351, size: 64, align: 64, offset: 64)
!3358 = !DIDerivedType(tag: DW_TAG_member, scope: !3346, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3359 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3338, file: !2, baseType: !3360, size: 128, align: 64)
!3360 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3336, file: !2, size: 128, align: 64, elements: !3361, templateParams: !3344, identifier: "53a08a7e6c7a13a8dee72dddd564517b")
!3361 = !{!3362}
!3362 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3360, file: !2, baseType: !3346, size: 128, align: 64)
!3363 = !DIDerivedType(tag: DW_TAG_member, scope: !3336, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3364 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3365, file: !2, size: 64, align: 64, elements: !3367, templateParams: !25, identifier: "4ca134d73ad80348903dcb73e0cef2e8")
!3365 = !DINamespace(name: "translate_page", scope: !3366)
!3366 = !DINamespace(name: "{impl#1}", scope: !806)
!3367 = !{!3368}
!3368 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p3_entry", scope: !3364, file: !2, baseType: !1140, size: 64, align: 64)
!3369 = !{!3370, !3371, !3372, !3374}
!3370 = !DILocalVariable(name: "self", arg: 1, scope: !3317, file: !851, line: 825, type: !3318)
!3371 = !DILocalVariable(name: "op", arg: 2, scope: !3317, file: !851, line: 825, type: !3364)
!3372 = !DILocalVariable(name: "t", scope: !3373, file: !851, line: 827, type: !694, align: 8)
!3373 = distinct !DILexicalBlock(scope: !3317, file: !851, line: 827, column: 13)
!3374 = !DILocalVariable(name: "e", scope: !3375, file: !851, line: 828, type: !3328, align: 1)
!3375 = distinct !DILexicalBlock(scope: !3317, file: !851, line: 828, column: 13)
!3376 = !{!1261, !3327, !3377, !3378}
!3377 = !DITemplateTypeParameter(name: "F", type: !3346)
!3378 = !DITemplateTypeParameter(name: "O", type: !3364)
!3379 = !DILocation(line: 825, column: 42, scope: !3317)
!3380 = !DILocation(line: 825, column: 48, scope: !3317)
!3381 = !DILocation(line: 827, column: 16, scope: !3373)
!3382 = !DILocation(line: 828, column: 17, scope: !3375)
!3383 = !DILocation(line: 826, column: 15, scope: !3317)
!3384 = !DILocation(line: 826, column: 9, scope: !3317)
!3385 = !DILocation(line: 827, column: 16, scope: !3317)
!3386 = !DILocation(line: 827, column: 22, scope: !3373)
!3387 = !DILocation(line: 827, column: 26, scope: !3317)
!3388 = !DILocation(line: 828, column: 27, scope: !3375)
!3389 = !DILocation(line: 828, column: 23, scope: !3375)
!3390 = !DILocation(line: 828, column: 32, scope: !3317)
!3391 = !DILocation(line: 830, column: 5, scope: !3317)
!3392 = !DILocation(line: 830, column: 6, scope: !3317)
!3393 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h6d429e9b48f6aa57E", scope: !3231, file: !851, line: 825, type: !3394, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3405, retainedNodes: !3398)
!3394 = !DISubroutineType(types: !3395)
!3395 = !{!3248, !3231, !3396}
!3396 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3397, file: !2, align: 8, elements: !25, identifier: "2a2393440d3c62c071597100380f6729")
!3397 = !DINamespace(name: "unmap", scope: !3366)
!3398 = !{!3399, !3400, !3401, !3403}
!3399 = !DILocalVariable(name: "self", arg: 1, scope: !3393, file: !851, line: 825, type: !3231)
!3400 = !DILocalVariable(name: "op", arg: 2, scope: !3393, file: !851, line: 825, type: !3396)
!3401 = !DILocalVariable(name: "t", scope: !3402, file: !851, line: 827, type: !660, align: 8)
!3402 = distinct !DILexicalBlock(scope: !3393, file: !851, line: 827, column: 13)
!3403 = !DILocalVariable(name: "e", scope: !3404, file: !851, line: 828, type: !791, align: 1)
!3404 = distinct !DILexicalBlock(scope: !3393, file: !851, line: 828, column: 13)
!3405 = !{!1088, !3240, !926, !3406}
!3406 = !DITemplateTypeParameter(name: "O", type: !3396)
!3407 = !DILocation(line: 825, column: 42, scope: !3393)
!3408 = !DILocation(line: 825, column: 48, scope: !3393)
!3409 = !DILocation(line: 827, column: 16, scope: !3402)
!3410 = !DILocation(line: 826, column: 15, scope: !3393)
!3411 = !DILocation(line: 826, column: 9, scope: !3393)
!3412 = !DILocation(line: 827, column: 16, scope: !3393)
!3413 = !DILocation(line: 827, column: 22, scope: !3402)
!3414 = !DILocation(line: 827, column: 26, scope: !3393)
!3415 = !DILocation(line: 828, column: 17, scope: !3393)
!3416 = !DILocation(line: 828, column: 17, scope: !3404)
!3417 = !DILocation(line: 828, column: 27, scope: !3404)
!3418 = !DILocation(line: 828, column: 23, scope: !3404)
!3419 = !DILocation(line: 828, column: 32, scope: !3393)
!3420 = !DILocation(line: 830, column: 5, scope: !3393)
!3421 = !DILocation(line: 830, column: 6, scope: !3393)
!3422 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h95da21c17ba71853E", scope: !3423, file: !851, line: 825, type: !3437, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3465, retainedNodes: !3458)
!3423 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !189, file: !2, size: 128, align: 64, elements: !3424, templateParams: !25, identifier: "917290abcbb86f6bf83d34d4731f5d74")
!3424 = !{!3425}
!3425 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3423, file: !2, size: 128, align: 64, elements: !3426, templateParams: !25, identifier: "917378ae70da107736133549f0042c4b", discriminator: !3436)
!3426 = !{!3427, !3432}
!3427 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3425, file: !2, baseType: !3428, size: 128, align: 64, extraData: i64 0)
!3428 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3423, file: !2, size: 128, align: 64, elements: !3429, templateParams: !3431, identifier: "7e67a5002d9322f5876bf0b490c3eae6")
!3429 = !{!3430}
!3430 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3428, file: !2, baseType: !678, size: 64, align: 64, offset: 64)
!3431 = !{!1218, !3327}
!3432 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3425, file: !2, baseType: !3433, size: 128, align: 64, extraData: i64 1)
!3433 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3423, file: !2, size: 128, align: 64, elements: !3434, templateParams: !3431, identifier: "6e5dc6753fb25f2278d5274fa388eb96")
!3434 = !{!3435}
!3435 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3433, file: !2, baseType: !3328, align: 8, offset: 64)
!3436 = !DIDerivedType(tag: DW_TAG_member, scope: !3423, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3437 = !DISubroutineType(types: !3438)
!3438 = !{!3439, !3423, !3453}
!3439 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !189, file: !2, size: 128, align: 64, elements: !3440, templateParams: !25, identifier: "d33bd526f52d38816fce17fc41239c85")
!3440 = !{!3441}
!3441 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3439, file: !2, size: 128, align: 64, elements: !3442, templateParams: !25, identifier: "ab509f183b904598842f4382e896164f", discriminator: !3452)
!3442 = !{!3443, !3448}
!3443 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3441, file: !2, baseType: !3444, size: 128, align: 64, extraData: i64 3)
!3444 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3439, file: !2, size: 128, align: 64, elements: !3445, templateParams: !3447, identifier: "dac88bf2b052f498bca0960288650e8b")
!3445 = !{!3446}
!3446 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3444, file: !2, baseType: !678, size: 64, align: 64, offset: 64)
!3447 = !{!1218, !3345}
!3448 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3441, file: !2, baseType: !3449, size: 128, align: 64)
!3449 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3439, file: !2, size: 128, align: 64, elements: !3450, templateParams: !3447, identifier: "38029c1bf65cf835b98a716dca6ab47d")
!3450 = !{!3451}
!3451 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3449, file: !2, baseType: !3346, size: 128, align: 64)
!3452 = !DIDerivedType(tag: DW_TAG_member, scope: !3439, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3453 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3454, file: !2, size: 64, align: 64, elements: !3456, templateParams: !25, identifier: "d015ba4ce66e1af483816519788685")
!3454 = !DINamespace(name: "translate_page", scope: !3455)
!3455 = !DINamespace(name: "{impl#2}", scope: !806)
!3456 = !{!3457}
!3457 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p2_entry", scope: !3453, file: !2, baseType: !1140, size: 64, align: 64)
!3458 = !{!3459, !3460, !3461, !3463}
!3459 = !DILocalVariable(name: "self", arg: 1, scope: !3422, file: !851, line: 825, type: !3423)
!3460 = !DILocalVariable(name: "op", arg: 2, scope: !3422, file: !851, line: 825, type: !3453)
!3461 = !DILocalVariable(name: "t", scope: !3462, file: !851, line: 827, type: !678, align: 8)
!3462 = distinct !DILexicalBlock(scope: !3422, file: !851, line: 827, column: 13)
!3463 = !DILocalVariable(name: "e", scope: !3464, file: !851, line: 828, type: !3328, align: 1)
!3464 = distinct !DILexicalBlock(scope: !3422, file: !851, line: 828, column: 13)
!3465 = !{!1218, !3327, !3377, !3466}
!3466 = !DITemplateTypeParameter(name: "O", type: !3453)
!3467 = !DILocation(line: 825, column: 42, scope: !3422)
!3468 = !DILocation(line: 825, column: 48, scope: !3422)
!3469 = !DILocation(line: 827, column: 16, scope: !3462)
!3470 = !DILocation(line: 828, column: 17, scope: !3464)
!3471 = !DILocation(line: 826, column: 15, scope: !3422)
!3472 = !DILocation(line: 826, column: 9, scope: !3422)
!3473 = !DILocation(line: 827, column: 16, scope: !3422)
!3474 = !DILocation(line: 827, column: 22, scope: !3462)
!3475 = !DILocation(line: 827, column: 26, scope: !3422)
!3476 = !DILocation(line: 828, column: 27, scope: !3464)
!3477 = !DILocation(line: 828, column: 23, scope: !3464)
!3478 = !DILocation(line: 828, column: 32, scope: !3422)
!3479 = !DILocation(line: 830, column: 5, scope: !3422)
!3480 = !DILocation(line: 830, column: 6, scope: !3422)
!3481 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h9beffb14f21bfcc0E", scope: !3231, file: !851, line: 825, type: !3482, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3493, retainedNodes: !3486)
!3482 = !DISubroutineType(types: !3483)
!3483 = !{!3248, !3231, !3484}
!3484 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !3485, file: !2, align: 8, elements: !25, identifier: "898290b1b8ec0478a0142a12daeb7d3")
!3485 = !DINamespace(name: "unmap", scope: !3455)
!3486 = !{!3487, !3488, !3489, !3491}
!3487 = !DILocalVariable(name: "self", arg: 1, scope: !3481, file: !851, line: 825, type: !3231)
!3488 = !DILocalVariable(name: "op", arg: 2, scope: !3481, file: !851, line: 825, type: !3484)
!3489 = !DILocalVariable(name: "t", scope: !3490, file: !851, line: 827, type: !660, align: 8)
!3490 = distinct !DILexicalBlock(scope: !3481, file: !851, line: 827, column: 13)
!3491 = !DILocalVariable(name: "e", scope: !3492, file: !851, line: 828, type: !791, align: 1)
!3492 = distinct !DILexicalBlock(scope: !3481, file: !851, line: 828, column: 13)
!3493 = !{!1088, !3240, !926, !3494}
!3494 = !DITemplateTypeParameter(name: "O", type: !3484)
!3495 = !DILocation(line: 825, column: 42, scope: !3481)
!3496 = !DILocation(line: 825, column: 48, scope: !3481)
!3497 = !DILocation(line: 827, column: 16, scope: !3490)
!3498 = !DILocation(line: 826, column: 15, scope: !3481)
!3499 = !DILocation(line: 826, column: 9, scope: !3481)
!3500 = !DILocation(line: 827, column: 16, scope: !3481)
!3501 = !DILocation(line: 827, column: 22, scope: !3490)
!3502 = !DILocation(line: 827, column: 26, scope: !3481)
!3503 = !DILocation(line: 828, column: 17, scope: !3481)
!3504 = !DILocation(line: 828, column: 17, scope: !3492)
!3505 = !DILocation(line: 828, column: 27, scope: !3492)
!3506 = !DILocation(line: 828, column: 23, scope: !3492)
!3507 = !DILocation(line: 828, column: 32, scope: !3481)
!3508 = !DILocation(line: 830, column: 5, scope: !3481)
!3509 = !DILocation(line: 830, column: 6, scope: !3481)
!3510 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hb13a87d75513732eE", scope: !3231, file: !851, line: 825, type: !3511, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3521, retainedNodes: !3514)
!3511 = !DISubroutineType(types: !3512)
!3512 = !{!3248, !3231, !3513}
!3513 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3485, file: !2, align: 8, elements: !25, identifier: "b091a354d8acc5ec46204cf835908d7")
!3514 = !{!3515, !3516, !3517, !3519}
!3515 = !DILocalVariable(name: "self", arg: 1, scope: !3510, file: !851, line: 825, type: !3231)
!3516 = !DILocalVariable(name: "op", arg: 2, scope: !3510, file: !851, line: 825, type: !3513)
!3517 = !DILocalVariable(name: "t", scope: !3518, file: !851, line: 827, type: !660, align: 8)
!3518 = distinct !DILexicalBlock(scope: !3510, file: !851, line: 827, column: 13)
!3519 = !DILocalVariable(name: "e", scope: !3520, file: !851, line: 828, type: !791, align: 1)
!3520 = distinct !DILexicalBlock(scope: !3510, file: !851, line: 828, column: 13)
!3521 = !{!1088, !3240, !926, !3522}
!3522 = !DITemplateTypeParameter(name: "O", type: !3513)
!3523 = !DILocation(line: 825, column: 42, scope: !3510)
!3524 = !DILocation(line: 825, column: 48, scope: !3510)
!3525 = !DILocation(line: 827, column: 16, scope: !3518)
!3526 = !DILocation(line: 826, column: 15, scope: !3510)
!3527 = !DILocation(line: 826, column: 9, scope: !3510)
!3528 = !DILocation(line: 827, column: 16, scope: !3510)
!3529 = !DILocation(line: 827, column: 22, scope: !3518)
!3530 = !DILocation(line: 827, column: 26, scope: !3510)
!3531 = !DILocation(line: 828, column: 17, scope: !3510)
!3532 = !DILocation(line: 828, column: 17, scope: !3520)
!3533 = !DILocation(line: 828, column: 27, scope: !3520)
!3534 = !DILocation(line: 828, column: 23, scope: !3520)
!3535 = !DILocation(line: 828, column: 32, scope: !3510)
!3536 = !DILocation(line: 830, column: 5, scope: !3510)
!3537 = !DILocation(line: 830, column: 6, scope: !3510)
!3538 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#2}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hd0ccefa9018584a7E", scope: !3423, file: !851, line: 825, type: !3539, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3567, retainedNodes: !3560)
!3539 = !DISubroutineType(types: !3540)
!3540 = !{!3541, !3423, !3555}
!3541 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !189, file: !2, size: 128, align: 64, elements: !3542, templateParams: !25, identifier: "cb255b844bd92702fdd09b1125a5828")
!3542 = !{!3543}
!3543 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3541, file: !2, size: 128, align: 64, elements: !3544, templateParams: !25, identifier: "c34dc4775c3acbabb463e82a8e96e8b1", discriminator: !3554)
!3544 = !{!3545, !3550}
!3545 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3543, file: !2, baseType: !3546, size: 128, align: 64, extraData: i64 3)
!3546 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3541, file: !2, size: 128, align: 64, elements: !3547, templateParams: !3549, identifier: "c47c502058e6c721d76a14f84cffeb6")
!3547 = !{!3548}
!3548 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3546, file: !2, baseType: !678, size: 64, align: 64, offset: 64)
!3549 = !{!1218, !876}
!3550 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3543, file: !2, baseType: !3551, size: 128, align: 64)
!3551 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3541, file: !2, size: 128, align: 64, elements: !3552, templateParams: !3549, identifier: "a8b06ce6e4fada3173e2a6b05a1942")
!3552 = !{!3553}
!3553 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3551, file: !2, baseType: !877, size: 128, align: 64)
!3554 = !DIDerivedType(tag: DW_TAG_member, scope: !3541, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3555 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#2}", scope: !3485, file: !2, size: 64, align: 64, elements: !3556, templateParams: !25, identifier: "da4734d69fbd63d5ffd9f0157824aad2")
!3556 = !{!3557}
!3557 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p2_entry", scope: !3555, file: !2, baseType: !3558, size: 64, align: 64)
!3558 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&mut x86_64::structures::paging::page_table::PageTableEntry", baseType: !3559, size: 64, align: 64, dwarfAddressSpace: 0)
!3559 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::page_table::PageTableEntry", baseType: !74, size: 64, align: 64, dwarfAddressSpace: 0)
!3560 = !{!3561, !3562, !3563, !3565}
!3561 = !DILocalVariable(name: "self", arg: 1, scope: !3538, file: !851, line: 825, type: !3423)
!3562 = !DILocalVariable(name: "op", arg: 2, scope: !3538, file: !851, line: 825, type: !3555)
!3563 = !DILocalVariable(name: "t", scope: !3564, file: !851, line: 827, type: !678, align: 8)
!3564 = distinct !DILexicalBlock(scope: !3538, file: !851, line: 827, column: 13)
!3565 = !DILocalVariable(name: "e", scope: !3566, file: !851, line: 828, type: !3328, align: 1)
!3566 = distinct !DILexicalBlock(scope: !3538, file: !851, line: 828, column: 13)
!3567 = !{!1218, !3327, !926, !3568}
!3568 = !DITemplateTypeParameter(name: "O", type: !3555)
!3569 = !DILocation(line: 825, column: 42, scope: !3538)
!3570 = !DILocation(line: 825, column: 48, scope: !3538)
!3571 = !DILocation(line: 827, column: 16, scope: !3564)
!3572 = !DILocation(line: 828, column: 17, scope: !3566)
!3573 = !DILocation(line: 826, column: 15, scope: !3538)
!3574 = !DILocation(line: 826, column: 9, scope: !3538)
!3575 = !DILocation(line: 827, column: 16, scope: !3538)
!3576 = !DILocation(line: 827, column: 22, scope: !3564)
!3577 = !DILocation(line: 827, column: 26, scope: !3538)
!3578 = !DILocation(line: 828, column: 27, scope: !3566)
!3579 = !DILocation(line: 828, column: 23, scope: !3566)
!3580 = !DILocation(line: 828, column: 32, scope: !3538)
!3581 = !DILocation(line: 830, column: 5, scope: !3538)
!3582 = !DILocation(line: 830, column: 6, scope: !3538)
!3583 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hd0edc14fabdbfd22E", scope: !3584, file: !851, line: 825, type: !3598, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3625, retainedNodes: !3618)
!3584 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !189, file: !2, size: 128, align: 64, elements: !3585, templateParams: !25, identifier: "c677f7ef842bf5206eea7caafb31ad38")
!3585 = !{!3586}
!3586 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3584, file: !2, size: 128, align: 64, elements: !3587, templateParams: !25, identifier: "453f98ba6d62b6177b7110511b86e74", discriminator: !3597)
!3587 = !{!3588, !3593}
!3588 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3586, file: !2, baseType: !3589, size: 128, align: 64, extraData: i64 0)
!3589 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3584, file: !2, size: 128, align: 64, elements: !3590, templateParams: !3592, identifier: "a0417367fff0c0d6d756920af8f1c30")
!3590 = !{!3591}
!3591 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3589, file: !2, baseType: !660, size: 64, align: 64, offset: 64)
!3592 = !{!1088, !3327}
!3593 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3586, file: !2, baseType: !3594, size: 128, align: 64, extraData: i64 1)
!3594 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3584, file: !2, size: 128, align: 64, elements: !3595, templateParams: !3592, identifier: "72e29a946c2b7a60b848c009ce68e18b")
!3595 = !{!3596}
!3596 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3594, file: !2, baseType: !3328, align: 8, offset: 64)
!3597 = !DIDerivedType(tag: DW_TAG_member, scope: !3584, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3598 = !DISubroutineType(types: !3599)
!3599 = !{!3600, !3584, !3614}
!3600 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !189, file: !2, size: 128, align: 64, elements: !3601, templateParams: !25, identifier: "44e24eb26ed4a1fe1e1ba7f91090f904")
!3601 = !{!3602}
!3602 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3600, file: !2, size: 128, align: 64, elements: !3603, templateParams: !25, identifier: "6e1a2bafd864c75e704b8590539ee46d", discriminator: !3613)
!3603 = !{!3604, !3609}
!3604 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3602, file: !2, baseType: !3605, size: 128, align: 64, extraData: i64 3)
!3605 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3600, file: !2, size: 128, align: 64, elements: !3606, templateParams: !3608, identifier: "284dbc5ffc9010d36b482fd798826b61")
!3606 = !{!3607}
!3607 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3605, file: !2, baseType: !660, size: 64, align: 64, offset: 64)
!3608 = !{!1088, !3345}
!3609 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3602, file: !2, baseType: !3610, size: 128, align: 64)
!3610 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3600, file: !2, size: 128, align: 64, elements: !3611, templateParams: !3608, identifier: "176142a1555c2d62a4ad59dbdf1eedc")
!3611 = !{!3612}
!3612 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3610, file: !2, baseType: !3346, size: 128, align: 64)
!3613 = !DIDerivedType(tag: DW_TAG_member, scope: !3600, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3614 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3615, file: !2, size: 64, align: 64, elements: !3616, templateParams: !25, identifier: "c0ab6f9c4f8dd77ba5623423297868b1")
!3615 = !DINamespace(name: "translate_page", scope: !3264)
!3616 = !{!3617}
!3617 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p1_entry", scope: !3614, file: !2, baseType: !1140, size: 64, align: 64)
!3618 = !{!3619, !3620, !3621, !3623}
!3619 = !DILocalVariable(name: "self", arg: 1, scope: !3583, file: !851, line: 825, type: !3584)
!3620 = !DILocalVariable(name: "op", arg: 2, scope: !3583, file: !851, line: 825, type: !3614)
!3621 = !DILocalVariable(name: "t", scope: !3622, file: !851, line: 827, type: !660, align: 8)
!3622 = distinct !DILexicalBlock(scope: !3583, file: !851, line: 827, column: 13)
!3623 = !DILocalVariable(name: "e", scope: !3624, file: !851, line: 828, type: !3328, align: 1)
!3624 = distinct !DILexicalBlock(scope: !3583, file: !851, line: 828, column: 13)
!3625 = !{!1088, !3327, !3377, !3626}
!3626 = !DITemplateTypeParameter(name: "O", type: !3614)
!3627 = !DILocation(line: 825, column: 42, scope: !3583)
!3628 = !DILocation(line: 825, column: 48, scope: !3583)
!3629 = !DILocation(line: 827, column: 16, scope: !3622)
!3630 = !DILocation(line: 828, column: 17, scope: !3624)
!3631 = !DILocation(line: 826, column: 15, scope: !3583)
!3632 = !DILocation(line: 826, column: 9, scope: !3583)
!3633 = !DILocation(line: 827, column: 16, scope: !3583)
!3634 = !DILocation(line: 827, column: 22, scope: !3622)
!3635 = !DILocation(line: 827, column: 26, scope: !3583)
!3636 = !DILocation(line: 828, column: 27, scope: !3624)
!3637 = !DILocation(line: 828, column: 23, scope: !3624)
!3638 = !DILocation(line: 828, column: 32, scope: !3583)
!3639 = !DILocation(line: 830, column: 5, scope: !3583)
!3640 = !DILocation(line: 830, column: 6, scope: !3583)
!3641 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#3}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hdf6509f7313b7f25E", scope: !3231, file: !851, line: 825, type: !3642, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3652, retainedNodes: !3645)
!3642 = !DISubroutineType(types: !3643)
!3643 = !{!3248, !3231, !3644}
!3644 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#3}", scope: !3263, file: !2, align: 8, elements: !25, identifier: "e595c90c686fbf56ea9b90c53d0533b9")
!3645 = !{!3646, !3647, !3648, !3650}
!3646 = !DILocalVariable(name: "self", arg: 1, scope: !3641, file: !851, line: 825, type: !3231)
!3647 = !DILocalVariable(name: "op", arg: 2, scope: !3641, file: !851, line: 825, type: !3644)
!3648 = !DILocalVariable(name: "t", scope: !3649, file: !851, line: 827, type: !660, align: 8)
!3649 = distinct !DILexicalBlock(scope: !3641, file: !851, line: 827, column: 13)
!3650 = !DILocalVariable(name: "e", scope: !3651, file: !851, line: 828, type: !791, align: 1)
!3651 = distinct !DILexicalBlock(scope: !3641, file: !851, line: 828, column: 13)
!3652 = !{!1088, !3240, !926, !3653}
!3653 = !DITemplateTypeParameter(name: "O", type: !3644)
!3654 = !DILocation(line: 825, column: 42, scope: !3641)
!3655 = !DILocation(line: 825, column: 48, scope: !3641)
!3656 = !DILocation(line: 827, column: 16, scope: !3649)
!3657 = !DILocation(line: 826, column: 15, scope: !3641)
!3658 = !DILocation(line: 826, column: 9, scope: !3641)
!3659 = !DILocation(line: 827, column: 16, scope: !3641)
!3660 = !DILocation(line: 827, column: 22, scope: !3649)
!3661 = !DILocation(line: 827, column: 26, scope: !3641)
!3662 = !DILocation(line: 828, column: 17, scope: !3641)
!3663 = !DILocation(line: 828, column: 17, scope: !3651)
!3664 = !DILocation(line: 828, column: 27, scope: !3651)
!3665 = !DILocation(line: 828, column: 23, scope: !3651)
!3666 = !DILocation(line: 828, column: 32, scope: !3641)
!3667 = !DILocation(line: 830, column: 5, scope: !3641)
!3668 = !DILocation(line: 830, column: 6, scope: !3641)
!3669 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17he92aacc939d3ad1fE", scope: !3318, file: !851, line: 825, type: !3670, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3696, retainedNodes: !3689)
!3670 = !DISubroutineType(types: !3671)
!3671 = !{!3672, !3318, !3686}
!3672 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !189, file: !2, size: 128, align: 64, elements: !3673, templateParams: !25, identifier: "123136491f74c575bef829f360e394e")
!3673 = !{!3674}
!3674 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3672, file: !2, size: 128, align: 64, elements: !3675, templateParams: !25, identifier: "daabe44ce5f5bfa3ca1a8586fe671222", discriminator: !3685)
!3675 = !{!3676, !3681}
!3676 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3674, file: !2, baseType: !3677, size: 128, align: 64, extraData: i64 3)
!3677 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3672, file: !2, size: 128, align: 64, elements: !3678, templateParams: !3680, identifier: "80b69bcea9add6a81a6019c728bcf57")
!3678 = !{!3679}
!3679 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3677, file: !2, baseType: !694, size: 64, align: 64, offset: 64)
!3680 = !{!1261, !876}
!3681 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3674, file: !2, baseType: !3682, size: 128, align: 64)
!3682 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3672, file: !2, size: 128, align: 64, elements: !3683, templateParams: !3680, identifier: "9a9e09e47a2bed47763b3628abeaff6")
!3683 = !{!3684}
!3684 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3682, file: !2, baseType: !877, size: 128, align: 64)
!3685 = !DIDerivedType(tag: DW_TAG_member, scope: !3672, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3686 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !3397, file: !2, size: 64, align: 64, elements: !3687, templateParams: !25, identifier: "f5ab425d83da579e3ffea2e719903e10")
!3687 = !{!3688}
!3688 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p3_entry", scope: !3686, file: !2, baseType: !3558, size: 64, align: 64)
!3689 = !{!3690, !3691, !3692, !3694}
!3690 = !DILocalVariable(name: "self", arg: 1, scope: !3669, file: !851, line: 825, type: !3318)
!3691 = !DILocalVariable(name: "op", arg: 2, scope: !3669, file: !851, line: 825, type: !3686)
!3692 = !DILocalVariable(name: "t", scope: !3693, file: !851, line: 827, type: !694, align: 8)
!3693 = distinct !DILexicalBlock(scope: !3669, file: !851, line: 827, column: 13)
!3694 = !DILocalVariable(name: "e", scope: !3695, file: !851, line: 828, type: !3328, align: 1)
!3695 = distinct !DILexicalBlock(scope: !3669, file: !851, line: 828, column: 13)
!3696 = !{!1261, !3327, !926, !3697}
!3697 = !DITemplateTypeParameter(name: "O", type: !3686)
!3698 = !DILocation(line: 825, column: 42, scope: !3669)
!3699 = !DILocation(line: 825, column: 48, scope: !3669)
!3700 = !DILocation(line: 827, column: 16, scope: !3693)
!3701 = !DILocation(line: 828, column: 17, scope: !3695)
!3702 = !DILocation(line: 826, column: 15, scope: !3669)
!3703 = !DILocation(line: 826, column: 9, scope: !3669)
!3704 = !DILocation(line: 827, column: 16, scope: !3669)
!3705 = !DILocation(line: 827, column: 22, scope: !3693)
!3706 = !DILocation(line: 827, column: 26, scope: !3669)
!3707 = !DILocation(line: 828, column: 27, scope: !3695)
!3708 = !DILocation(line: 828, column: 23, scope: !3695)
!3709 = !DILocation(line: 828, column: 32, scope: !3669)
!3710 = !DILocation(line: 830, column: 5, scope: !3669)
!3711 = !DILocation(line: 830, column: 6, scope: !3669)
!3712 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#2}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hf6078b6d6d578493E", scope: !3231, file: !851, line: 825, type: !3713, scopeLine: 825, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3723, retainedNodes: !3716)
!3713 = !DISubroutineType(types: !3714)
!3714 = !{!3248, !3231, !3715}
!3715 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#2}", scope: !3263, file: !2, align: 8, elements: !25, identifier: "29125d53ba1d944184422bd75cd0339")
!3716 = !{!3717, !3718, !3719, !3721}
!3717 = !DILocalVariable(name: "self", arg: 1, scope: !3712, file: !851, line: 825, type: !3231)
!3718 = !DILocalVariable(name: "op", arg: 2, scope: !3712, file: !851, line: 825, type: !3715)
!3719 = !DILocalVariable(name: "t", scope: !3720, file: !851, line: 827, type: !660, align: 8)
!3720 = distinct !DILexicalBlock(scope: !3712, file: !851, line: 827, column: 13)
!3721 = !DILocalVariable(name: "e", scope: !3722, file: !851, line: 828, type: !791, align: 1)
!3722 = distinct !DILexicalBlock(scope: !3712, file: !851, line: 828, column: 13)
!3723 = !{!1088, !3240, !926, !3724}
!3724 = !DITemplateTypeParameter(name: "O", type: !3715)
!3725 = !DILocation(line: 825, column: 42, scope: !3712)
!3726 = !DILocation(line: 825, column: 48, scope: !3712)
!3727 = !DILocation(line: 827, column: 16, scope: !3720)
!3728 = !DILocation(line: 826, column: 15, scope: !3712)
!3729 = !DILocation(line: 826, column: 9, scope: !3712)
!3730 = !DILocation(line: 827, column: 16, scope: !3712)
!3731 = !DILocation(line: 827, column: 22, scope: !3720)
!3732 = !DILocation(line: 827, column: 26, scope: !3712)
!3733 = !DILocation(line: 828, column: 17, scope: !3712)
!3734 = !DILocation(line: 828, column: 17, scope: !3722)
!3735 = !DILocation(line: 828, column: 27, scope: !3722)
!3736 = !DILocation(line: 828, column: 23, scope: !3722)
!3737 = !DILocation(line: 828, column: 32, scope: !3712)
!3738 = !DILocation(line: 830, column: 5, scope: !3712)
!3739 = !DILocation(line: 830, column: 6, scope: !3712)
!3740 = distinct !DISubprogram(name: "try_from", linkageName: "_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17hc600087095cb42beE", scope: !3742, file: !3741, line: 221, type: !3745, scopeLine: 221, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !3761)
!3741 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/convert/num.rs", directory: "", checksumkind: CSK_MD5, checksum: "414fe946a4d28dee13e1a0c8731be3b8")
!3742 = !DINamespace(name: "{impl#21}", scope: !3743)
!3743 = !DINamespace(name: "ptr_try_from_impls", scope: !3744)
!3744 = !DINamespace(name: "num", scope: !904)
!3745 = !DISubroutineType(types: !3746)
!3746 = !{!3747, !49}
!3747 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<usize, core::num::error::TryFromIntError>", scope: !189, file: !2, size: 128, align: 64, elements: !3748, templateParams: !25, identifier: "e625e4d1cb4a8f3fa3456496ef732ac")
!3748 = !{!3749}
!3749 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3747, file: !2, size: 128, align: 64, elements: !3750, templateParams: !25, identifier: "aa57e7dfc97a06fa1dfe6ab6010ec1a0", discriminator: !3760)
!3750 = !{!3751, !3756}
!3751 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3749, file: !2, baseType: !3752, size: 128, align: 64, extraData: i64 0)
!3752 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3747, file: !2, size: 128, align: 64, elements: !3753, templateParams: !3755, identifier: "b24db561211acf56e3d3d2f833a43df1")
!3753 = !{!3754}
!3754 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3752, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!3755 = !{!220, !3169}
!3756 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3749, file: !2, baseType: !3757, size: 128, align: 64, extraData: i64 1)
!3757 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3747, file: !2, size: 128, align: 64, elements: !3758, templateParams: !3755, identifier: "c6d5dca9f4bf84c898cbf17b3fa86fc2")
!3758 = !{!3759}
!3759 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3757, file: !2, baseType: !3170, align: 8, offset: 64)
!3760 = !DIDerivedType(tag: DW_TAG_member, scope: !3747, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3761 = !{!3762}
!3762 = !DILocalVariable(name: "value", arg: 1, scope: !3740, file: !3741, line: 221, type: !49)
!3763 = !DILocation(line: 221, column: 25, scope: !3740)
!3764 = !DILocation(line: 222, column: 17, scope: !3740)
!3765 = !DILocation(line: 223, column: 14, scope: !3740)
!3766 = distinct !DISubprogram(name: "try_from", linkageName: "_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17h09ac25a2b6ba98ecE", scope: !3767, file: !3741, line: 221, type: !3768, scopeLine: 221, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !3770)
!3767 = !DINamespace(name: "{impl#3}", scope: !3743)
!3768 = !DISubroutineType(types: !3769)
!3769 = !{!3160, !9}
!3770 = !{!3771}
!3771 = !DILocalVariable(name: "value", arg: 1, scope: !3766, file: !3741, line: 221, type: !9)
!3772 = !DILocation(line: 221, column: 25, scope: !3766)
!3773 = !DILocation(line: 222, column: 17, scope: !3766)
!3774 = !DILocation(line: 223, column: 14, scope: !3766)
!3775 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6062483dd5ec6dc6E", scope: !3776, file: !1033, line: 2262, type: !3777, scopeLine: 2262, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3782, retainedNodes: !3779)
!3776 = !DINamespace(name: "{impl#54}", scope: !108)
!3777 = !DISubroutineType(types: !3778)
!3778 = !{!188, !585, !206}
!3779 = !{!3780, !3781}
!3780 = !DILocalVariable(name: "self", arg: 1, scope: !3775, file: !1033, line: 2262, type: !585)
!3781 = !DILocalVariable(name: "f", arg: 2, scope: !3775, file: !1033, line: 2262, type: !206)
!3782 = !{!3783}
!3783 = !DITemplateTypeParameter(name: "T", type: !587)
!3784 = !DILocation(line: 2262, column: 20, scope: !3775)
!3785 = !DILocation(line: 2262, column: 27, scope: !3775)
!3786 = !DILocation(line: 2262, column: 71, scope: !3775)
!3787 = !{i64 4096}
!3788 = !DILocation(line: 2262, column: 62, scope: !3775)
!3789 = !DILocation(line: 2262, column: 84, scope: !3775)
!3790 = distinct !DISubprogram(name: "into<u64, u64>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h1da19f52df18f197E", scope: !3791, file: !933, line: 716, type: !3792, scopeLine: 716, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3796, retainedNodes: !3794)
!3791 = !DINamespace(name: "{impl#3}", scope: !904)
!3792 = !DISubroutineType(types: !3793)
!3793 = !{!49, !49}
!3794 = !{!3795}
!3795 = !DILocalVariable(name: "self", arg: 1, scope: !3790, file: !933, line: 716, type: !49)
!3796 = !{!1059, !2521}
!3797 = !DILocation(line: 716, column: 13, scope: !3790)
!3798 = !DILocalVariable(name: "t", arg: 1, scope: !3799, file: !933, line: 726, type: !49)
!3799 = distinct !DISubprogram(name: "from<u64>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17hd3bbb357a634cad4E", scope: !934, file: !933, line: 726, type: !3792, scopeLine: 726, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !3800)
!3800 = !{!3798}
!3801 = !DILocation(line: 726, column: 13, scope: !3799, inlinedAt: !3802)
!3802 = distinct !DILocation(line: 717, column: 9, scope: !3790)
!3803 = !DILocation(line: 718, column: 6, scope: !3790)
!3804 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<x86_64::addr::VirtAddr>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h8944857563a89417E", scope: !3806, file: !3805, line: 271, type: !3810, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3814, retainedNodes: !3812)
!3805 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/iter/traits/collect.rs", directory: "", checksumkind: CSK_MD5, checksum: "a39b82fc812ed30b3e6ebda5fbc56490")
!3806 = !DINamespace(name: "{impl#0}", scope: !3807)
!3807 = !DINamespace(name: "collect", scope: !3808)
!3808 = !DINamespace(name: "traits", scope: !3809)
!3809 = !DINamespace(name: "iter", scope: !33)
!3810 = !DISubroutineType(types: !3811)
!3811 = !{!1648, !1648}
!3812 = !{!3813}
!3813 = !DILocalVariable(name: "self", arg: 1, scope: !3804, file: !3805, line: 271, type: !1648)
!3814 = !{!1669}
!3815 = !DILocation(line: 271, column: 18, scope: !3804)
!3816 = !DILocation(line: 273, column: 6, scope: !3804)
!3817 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h8b0ad42e282bd65dE", scope: !3806, file: !3805, line: 271, type: !3818, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3822, retainedNodes: !3820)
!3818 = !DISubroutineType(types: !3819)
!3819 = !{!1609, !1609}
!3820 = !{!3821}
!3821 = !DILocalVariable(name: "self", arg: 1, scope: !3817, file: !3805, line: 271, type: !1609)
!3822 = !{!1634}
!3823 = !DILocation(line: 271, column: 18, scope: !3817)
!3824 = !DILocation(line: 273, column: 6, scope: !3817)
!3825 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<u64>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hb8accc7a6b01aa78E", scope: !3806, file: !3805, line: 271, type: !3826, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3830, retainedNodes: !3828)
!3826 = !DISubroutineType(types: !3827)
!3827 = !{!1718, !1718}
!3828 = !{!3829}
!3829 = !DILocalVariable(name: "self", arg: 1, scope: !3825, file: !3805, line: 271, type: !1718)
!3830 = !{!1739}
!3831 = !DILocation(line: 271, column: 18, scope: !3825)
!3832 = !DILocation(line: 273, column: 6, scope: !3825)
!3833 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<x86_64::structures::paging::page_table::PageTableEntry>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hca3795e94cedd337E", scope: !3806, file: !3805, line: 271, type: !3834, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3838, retainedNodes: !3836)
!3834 = !DISubroutineType(types: !3835)
!3835 = !{!1683, !1683}
!3836 = !{!3837}
!3837 = !DILocalVariable(name: "self", arg: 1, scope: !3833, file: !3805, line: 271, type: !1683)
!3838 = !{!1704}
!3839 = !DILocation(line: 271, column: 18, scope: !3833)
!3840 = !DILocation(line: 273, column: 6, scope: !3833)
!3841 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h25a3d18be9496c93E", scope: !3842, file: !851, line: 1947, type: !3843, scopeLine: 1947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3549, retainedNodes: !3862)
!3842 = !DINamespace(name: "{impl#26}", scope: !189)
!3843 = !DISubroutineType(types: !3844)
!3844 = !{!3845, !3541}
!3845 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>", scope: !3846, file: !2, size: 128, align: 64, elements: !3847, templateParams: !25, identifier: "a833a3cb662252c93ad1a7ef7db7ab86")
!3846 = !DINamespace(name: "control_flow", scope: !1306)
!3847 = !{!3848}
!3848 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3845, file: !2, size: 128, align: 64, elements: !3849, templateParams: !25, identifier: "98b6456ae60790ec91b2c1ce14906958", discriminator: !3861)
!3849 = !{!3850, !3857}
!3850 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !3848, file: !2, baseType: !3851, size: 128, align: 64, extraData: i64 3)
!3851 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !3845, file: !2, size: 128, align: 64, elements: !3852, templateParams: !3854, identifier: "b5b05399149718e9954a3983eb4e9b1")
!3852 = !{!3853}
!3853 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3851, file: !2, baseType: !678, size: 64, align: 64, offset: 64)
!3854 = !{!3855, !3856}
!3855 = !DITemplateTypeParameter(name: "B", type: !895)
!3856 = !DITemplateTypeParameter(name: "C", type: !678)
!3857 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !3848, file: !2, baseType: !3858, size: 128, align: 64)
!3858 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !3845, file: !2, size: 128, align: 64, elements: !3859, templateParams: !3854, identifier: "2f1b3850cc805acfd4bbcb5d159abf5a")
!3859 = !{!3860}
!3860 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3858, file: !2, baseType: !895, size: 128, align: 64)
!3861 = !DIDerivedType(tag: DW_TAG_member, scope: !3845, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3862 = !{!3863, !3864, !3866}
!3863 = !DILocalVariable(name: "self", arg: 1, scope: !3841, file: !851, line: 1947, type: !3541)
!3864 = !DILocalVariable(name: "v", scope: !3865, file: !851, line: 1949, type: !678, align: 8)
!3865 = distinct !DILexicalBlock(scope: !3841, file: !851, line: 1949, column: 13)
!3866 = !DILocalVariable(name: "e", scope: !3867, file: !851, line: 1950, type: !877, align: 8)
!3867 = distinct !DILexicalBlock(scope: !3841, file: !851, line: 1950, column: 13)
!3868 = !DILocation(line: 1947, column: 15, scope: !3841)
!3869 = !DILocation(line: 1949, column: 16, scope: !3865)
!3870 = !DILocation(line: 1948, column: 15, scope: !3841)
!3871 = !{i64 0, i64 4}
!3872 = !DILocation(line: 1948, column: 9, scope: !3841)
!3873 = !DILocation(line: 1949, column: 16, scope: !3841)
!3874 = !DILocation(line: 1949, column: 22, scope: !3865)
!3875 = !DILocation(line: 1949, column: 45, scope: !3841)
!3876 = !DILocation(line: 1950, column: 17, scope: !3841)
!3877 = !DILocation(line: 1950, column: 17, scope: !3867)
!3878 = !DILocation(line: 1950, column: 42, scope: !3867)
!3879 = !DILocation(line: 1950, column: 23, scope: !3867)
!3880 = !DILocation(line: 1950, column: 48, scope: !3841)
!3881 = !DILocation(line: 1952, column: 6, scope: !3841)
!3882 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h4a5b72842ef9fcccE", scope: !3842, file: !851, line: 1947, type: !3883, scopeLine: 1947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3680, retainedNodes: !3900)
!3883 = !DISubroutineType(types: !3884)
!3884 = !{!3885, !3672}
!3885 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>", scope: !3846, file: !2, size: 128, align: 64, elements: !3886, templateParams: !25, identifier: "8c5443410a1046b68ad04c20fd1bdd46")
!3886 = !{!3887}
!3887 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3885, file: !2, size: 128, align: 64, elements: !3888, templateParams: !25, identifier: "b627181dc1aa6445ae06b49ff2e241b", discriminator: !3899)
!3888 = !{!3889, !3895}
!3889 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !3887, file: !2, baseType: !3890, size: 128, align: 64, extraData: i64 3)
!3890 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !3885, file: !2, size: 128, align: 64, elements: !3891, templateParams: !3893, identifier: "5610b90deab0e6eb900fbe75ffa16652")
!3891 = !{!3892}
!3892 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3890, file: !2, baseType: !694, size: 64, align: 64, offset: 64)
!3893 = !{!3855, !3894}
!3894 = !DITemplateTypeParameter(name: "C", type: !694)
!3895 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !3887, file: !2, baseType: !3896, size: 128, align: 64)
!3896 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !3885, file: !2, size: 128, align: 64, elements: !3897, templateParams: !3893, identifier: "f54085645ac1788aab96547fd1e31810")
!3897 = !{!3898}
!3898 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3896, file: !2, baseType: !895, size: 128, align: 64)
!3899 = !DIDerivedType(tag: DW_TAG_member, scope: !3885, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3900 = !{!3901, !3902, !3904}
!3901 = !DILocalVariable(name: "self", arg: 1, scope: !3882, file: !851, line: 1947, type: !3672)
!3902 = !DILocalVariable(name: "v", scope: !3903, file: !851, line: 1949, type: !694, align: 8)
!3903 = distinct !DILexicalBlock(scope: !3882, file: !851, line: 1949, column: 13)
!3904 = !DILocalVariable(name: "e", scope: !3905, file: !851, line: 1950, type: !877, align: 8)
!3905 = distinct !DILexicalBlock(scope: !3882, file: !851, line: 1950, column: 13)
!3906 = !DILocation(line: 1947, column: 15, scope: !3882)
!3907 = !DILocation(line: 1949, column: 16, scope: !3903)
!3908 = !DILocation(line: 1948, column: 15, scope: !3882)
!3909 = !DILocation(line: 1948, column: 9, scope: !3882)
!3910 = !DILocation(line: 1949, column: 16, scope: !3882)
!3911 = !DILocation(line: 1949, column: 22, scope: !3903)
!3912 = !DILocation(line: 1949, column: 45, scope: !3882)
!3913 = !DILocation(line: 1950, column: 17, scope: !3882)
!3914 = !DILocation(line: 1950, column: 17, scope: !3905)
!3915 = !DILocation(line: 1950, column: 42, scope: !3905)
!3916 = !DILocation(line: 1950, column: 23, scope: !3905)
!3917 = !DILocation(line: 1950, column: 48, scope: !3882)
!3918 = !DILocation(line: 1952, column: 6, scope: !3882)
!3919 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17heb21c2913b68ca1bE", scope: !3842, file: !851, line: 1947, type: !3920, scopeLine: 1947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3256, retainedNodes: !3937)
!3920 = !DISubroutineType(types: !3921)
!3921 = !{!3922, !3248}
!3922 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>>", scope: !3846, file: !2, size: 128, align: 64, elements: !3923, templateParams: !25, identifier: "d93e3fdd599306562eb65dc160f8f567")
!3923 = !{!3924}
!3924 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3922, file: !2, size: 128, align: 64, elements: !3925, templateParams: !25, identifier: "3d1ec324905be6828cc91ee53d4376d3", discriminator: !3936)
!3925 = !{!3926, !3932}
!3926 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !3924, file: !2, baseType: !3927, size: 128, align: 64, extraData: i64 3)
!3927 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !3922, file: !2, size: 128, align: 64, elements: !3928, templateParams: !3930, identifier: "91aba2c228d4d32b9142d1e864400b7c")
!3928 = !{!3929}
!3929 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3927, file: !2, baseType: !660, size: 64, align: 64, offset: 64)
!3930 = !{!3855, !3931}
!3931 = !DITemplateTypeParameter(name: "C", type: !660)
!3932 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !3924, file: !2, baseType: !3933, size: 128, align: 64)
!3933 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !3922, file: !2, size: 128, align: 64, elements: !3934, templateParams: !3930, identifier: "85c90e71cd915e83f955652c8faa74dd")
!3934 = !{!3935}
!3935 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3933, file: !2, baseType: !895, size: 128, align: 64)
!3936 = !DIDerivedType(tag: DW_TAG_member, scope: !3922, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3937 = !{!3938, !3939, !3941}
!3938 = !DILocalVariable(name: "self", arg: 1, scope: !3919, file: !851, line: 1947, type: !3248)
!3939 = !DILocalVariable(name: "v", scope: !3940, file: !851, line: 1949, type: !660, align: 8)
!3940 = distinct !DILexicalBlock(scope: !3919, file: !851, line: 1949, column: 13)
!3941 = !DILocalVariable(name: "e", scope: !3942, file: !851, line: 1950, type: !877, align: 8)
!3942 = distinct !DILexicalBlock(scope: !3919, file: !851, line: 1950, column: 13)
!3943 = !DILocation(line: 1947, column: 15, scope: !3919)
!3944 = !DILocation(line: 1949, column: 16, scope: !3940)
!3945 = !DILocation(line: 1948, column: 15, scope: !3919)
!3946 = !DILocation(line: 1948, column: 9, scope: !3919)
!3947 = !DILocation(line: 1949, column: 16, scope: !3919)
!3948 = !DILocation(line: 1949, column: 22, scope: !3940)
!3949 = !DILocation(line: 1949, column: 45, scope: !3919)
!3950 = !DILocation(line: 1950, column: 17, scope: !3919)
!3951 = !DILocation(line: 1950, column: 17, scope: !3942)
!3952 = !DILocation(line: 1950, column: 42, scope: !3942)
!3953 = !DILocation(line: 1950, column: 23, scope: !3942)
!3954 = !DILocation(line: 1950, column: 48, scope: !3919)
!3955 = !DILocation(line: 1952, column: 6, scope: !3919)
!3956 = distinct !DISubprogram(name: "from_residual<x86_64::addr::VirtAddr>", linkageName: "_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h8d4ceffadbdaf362E", scope: !3957, file: !3085, line: 2435, type: !3958, scopeLine: 2435, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1130, retainedNodes: !3982)
!3957 = !DINamespace(name: "{impl#41}", scope: !124)
!3958 = !DISubroutineType(types: !3959)
!3959 = !{!3960, !3971}
!3960 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::addr::VirtAddr>", scope: !124, file: !2, size: 128, align: 64, elements: !3961, templateParams: !25, identifier: "6939f78eb7c36949cc77f23b864d104")
!3961 = !{!3962}
!3962 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3960, file: !2, size: 128, align: 64, elements: !3963, templateParams: !25, identifier: "4848c4fb4a6f0da720784924b74f97c7", discriminator: !3970)
!3963 = !{!3964, !3966}
!3964 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !3962, file: !2, baseType: !3965, size: 128, align: 64, extraData: i64 0)
!3965 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !3960, file: !2, size: 128, align: 64, elements: !25, templateParams: !1130, identifier: "cc174bcfa4cd1ce3987052fc25803770")
!3966 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !3962, file: !2, baseType: !3967, size: 128, align: 64, extraData: i64 1)
!3967 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !3960, file: !2, size: 128, align: 64, elements: !3968, templateParams: !1130, identifier: "1eabb294deac273a94f2c6b23207dd6e")
!3968 = !{!3969}
!3969 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3967, file: !2, baseType: !45, size: 64, align: 64, offset: 64)
!3970 = !DIDerivedType(tag: DW_TAG_member, scope: !3960, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3971 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<core::convert::Infallible>", scope: !124, file: !2, align: 8, elements: !3972, templateParams: !25, identifier: "f5205165f95478be370e6f4845a54839")
!3972 = !{!3973}
!3973 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3971, file: !2, align: 8, elements: !3974, templateParams: !25, identifier: "ed5b3bf95a82006c3ec92671eb8afb91")
!3974 = !{!3975, !3978}
!3975 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !3973, file: !2, baseType: !3976, align: 8)
!3976 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !3971, file: !2, align: 8, elements: !25, templateParams: !3977, identifier: "fb9b49bdae373a1ec8c2ac578eaee2aa")
!3977 = !{!908}
!3978 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !3973, file: !2, baseType: !3979, align: 8)
!3979 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !3971, file: !2, align: 8, elements: !3980, templateParams: !3977, identifier: "f8673f1f8a41b54ffb9a39d541e3e493")
!3980 = !{!3981}
!3981 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3979, file: !2, baseType: !903, align: 8)
!3982 = !{!3983, !3984}
!3983 = !DILocalVariable(name: "residual", scope: !3956, file: !3085, line: 2435, type: !3971, align: 1)
!3984 = !DILocalVariable(arg: 1, scope: !3956, file: !3085, line: 2435, type: !3971)
!3985 = !DILocation(line: 2435, column: 22, scope: !3956)
!3986 = !DILocation(line: 2437, column: 21, scope: !3956)
!3987 = !DILocation(line: 2439, column: 6, scope: !3956)
!3988 = distinct !DISubprogram(name: "start_bound<usize>", linkageName: "_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h77fc2a6534b4f9daE", scope: !3990, file: !3989, line: 862, type: !3991, scopeLine: 862, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !219, retainedNodes: !4009)
!3989 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ops/range.rs", directory: "", checksumkind: CSK_MD5, checksum: "9d2b5da18cc97d04b655a6220a6da08d")
!3990 = !DINamespace(name: "{impl#18}", scope: !1305)
!3991 = !DISubroutineType(types: !3992)
!3992 = !{!3993, !4008}
!3993 = !DICompositeType(tag: DW_TAG_structure_type, name: "Bound<&usize>", scope: !1305, file: !2, size: 128, align: 64, elements: !3994, templateParams: !25, identifier: "131e8450233de4b8f5e28cb894be9203")
!3994 = !{!3995}
!3995 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3993, file: !2, size: 128, align: 64, elements: !3996, templateParams: !25, identifier: "fb83bce148c3c465ee184ccde12bb612", discriminator: !4007)
!3996 = !{!3997, !4001, !4005}
!3997 = !DIDerivedType(tag: DW_TAG_member, name: "Included", scope: !3995, file: !2, baseType: !3998, size: 128, align: 64, extraData: i64 0)
!3998 = !DICompositeType(tag: DW_TAG_structure_type, name: "Included", scope: !3993, file: !2, size: 128, align: 64, elements: !3999, templateParams: !2069, identifier: "bbb8a202cef9c5d2dd8637fc38c13465")
!3999 = !{!4000}
!4000 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3998, file: !2, baseType: !425, size: 64, align: 64, offset: 64)
!4001 = !DIDerivedType(tag: DW_TAG_member, name: "Excluded", scope: !3995, file: !2, baseType: !4002, size: 128, align: 64, extraData: i64 1)
!4002 = !DICompositeType(tag: DW_TAG_structure_type, name: "Excluded", scope: !3993, file: !2, size: 128, align: 64, elements: !4003, templateParams: !2069, identifier: "c3a3b772cbd77e073e1f42333255901")
!4003 = !{!4004}
!4004 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4002, file: !2, baseType: !425, size: 64, align: 64, offset: 64)
!4005 = !DIDerivedType(tag: DW_TAG_member, name: "Unbounded", scope: !3995, file: !2, baseType: !4006, size: 128, align: 64, extraData: i64 2)
!4006 = !DICompositeType(tag: DW_TAG_structure_type, name: "Unbounded", scope: !3993, file: !2, size: 128, align: 64, elements: !25, templateParams: !2069, identifier: "5aa0ca3e0d7a0aef9d40295d027c4dd4")
!4007 = !DIDerivedType(tag: DW_TAG_member, scope: !3993, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!4008 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::ops::range::Range<usize>", baseType: !1304, size: 64, align: 64, dwarfAddressSpace: 0)
!4009 = !{!4010}
!4010 = !DILocalVariable(name: "self", arg: 1, scope: !3988, file: !3989, line: 862, type: !4008)
!4011 = !DILocation(line: 862, column: 20, scope: !3988)
!4012 = !DILocation(line: 863, column: 9, scope: !3988)
!4013 = !DILocation(line: 864, column: 6, scope: !3988)
!4014 = distinct !DISubprogram(name: "end_bound<usize>", linkageName: "_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17ha1f07f1f82c605ffE", scope: !3990, file: !3989, line: 865, type: !3991, scopeLine: 865, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !219, retainedNodes: !4015)
!4015 = !{!4016}
!4016 = !DILocalVariable(name: "self", arg: 1, scope: !4014, file: !3989, line: 865, type: !4008)
!4017 = !DILocation(line: 865, column: 18, scope: !4014)
!4018 = !DILocation(line: 866, column: 18, scope: !4014)
!4019 = !DILocation(line: 866, column: 9, scope: !4014)
!4020 = !DILocation(line: 867, column: 6, scope: !4014)
!4021 = distinct !DISubprogram(name: "next<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h112a4ec2674038e6E", scope: !4023, file: !4022, line: 124, type: !4024, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1144, retainedNodes: !4038)
!4022 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/iter/macros.rs", directory: "", checksumkind: CSK_MD5, checksum: "e9be7e13b80f947e745bef06d7b865fd")
!4023 = !DINamespace(name: "{impl#181}", scope: !1610)
!4024 = !DISubroutineType(types: !4025)
!4025 = !{!4026, !4037}
!4026 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&x86_64::structures::paging::page_table::PageTableEntry>", scope: !124, file: !2, size: 64, align: 64, elements: !4027, templateParams: !25, identifier: "212abea92b3c1a0ddbe46691db32157b")
!4027 = !{!4028}
!4028 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4026, file: !2, size: 64, align: 64, elements: !4029, templateParams: !25, identifier: "ff41fff92d8bef2b8fc633693f739eef", discriminator: !4036)
!4029 = !{!4030, !4032}
!4030 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4028, file: !2, baseType: !4031, size: 64, align: 64, extraData: i64 0)
!4031 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4026, file: !2, size: 64, align: 64, elements: !25, templateParams: !1693, identifier: "44e4e0c7c6ddd1f6f1a89afb24de767a")
!4032 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4028, file: !2, baseType: !4033, size: 64, align: 64)
!4033 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4026, file: !2, size: 64, align: 64, elements: !4034, templateParams: !1693, identifier: "a107c60e91afc69fe6066d0f743718bb")
!4034 = !{!4035}
!4035 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4033, file: !2, baseType: !73, size: 64, align: 64)
!4036 = !DIDerivedType(tag: DW_TAG_member, scope: !4026, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!4037 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<x86_64::structures::paging::page_table::PageTableEntry>", baseType: !1683, size: 64, align: 64, dwarfAddressSpace: 0)
!4038 = !{!4039}
!4039 = !DILocalVariable(name: "self", arg: 1, scope: !4021, file: !4022, line: 124, type: !4037)
!4040 = !DILocation(line: 124, column: 21, scope: !4021)
!4041 = !DILocation(line: 132, column: 29, scope: !4021)
!4042 = !DILocalVariable(name: "self", arg: 1, scope: !4043, file: !2407, line: 325, type: !1686)
!4043 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17h5a5507e12054fe66E", scope: !1686, file: !2407, line: 325, type: !4044, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1144, retainedNodes: !4046)
!4044 = !DISubroutineType(types: !4045)
!4045 = !{!2287, !1686}
!4046 = !{!4042}
!4047 = !DILocation(line: 325, column: 25, scope: !4043, inlinedAt: !4048)
!4048 = distinct !DILocation(line: 132, column: 29, scope: !4021)
!4049 = !DILocation(line: 132, column: 28, scope: !4021)
!4050 = !DILocation(line: 132, column: 21, scope: !4021)
!4051 = !DILocation(line: 133, column: 24, scope: !4021)
!4052 = !DILocation(line: 136, column: 24, scope: !4021)
!4053 = !DILocation(line: 325, column: 25, scope: !4043, inlinedAt: !4054)
!4054 = distinct !DILocation(line: 136, column: 24, scope: !4021)
!4055 = !DILocation(line: 134, column: 33, scope: !4021)
!4056 = !DILocation(line: 134, column: 32, scope: !4021)
!4057 = !DILocation(line: 134, column: 25, scope: !4021)
!4058 = !DILocation(line: 133, column: 21, scope: !4021)
!4059 = !DILocalVariable(name: "self", arg: 1, scope: !4060, file: !4022, line: 75, type: !4037)
!4060 = distinct !DISubprogram(name: "post_inc_start<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h34ad227add601ec4E", scope: !1683, file: !4022, line: 75, type: !4061, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1144, retainedNodes: !4063)
!4061 = !DISubroutineType(types: !4062)
!4062 = !{!1689, !4037, !9}
!4063 = !{!4059, !4064, !4065}
!4064 = !DILocalVariable(name: "offset", arg: 2, scope: !4060, file: !4022, line: 75, type: !9)
!4065 = !DILocalVariable(name: "old", scope: !4066, file: !4022, line: 80, type: !2287, align: 8)
!4066 = distinct !DILexicalBlock(scope: !4060, file: !4022, line: 80, column: 21)
!4067 = !DILocation(line: 75, column: 38, scope: !4060, inlinedAt: !4068)
!4068 = distinct !DILocation(line: 139, column: 30, scope: !4021)
!4069 = !DILocation(line: 75, column: 49, scope: !4060, inlinedAt: !4068)
!4070 = !DILocation(line: 80, column: 31, scope: !4060, inlinedAt: !4068)
!4071 = !DILocation(line: 325, column: 25, scope: !4043, inlinedAt: !4072)
!4072 = distinct !DILocation(line: 80, column: 31, scope: !4060, inlinedAt: !4068)
!4073 = !DILocation(line: 80, column: 25, scope: !4066, inlinedAt: !4068)
!4074 = !DILocation(line: 83, column: 64, scope: !4066, inlinedAt: !4068)
!4075 = !DILocation(line: 325, column: 25, scope: !4043, inlinedAt: !4076)
!4076 = distinct !DILocation(line: 83, column: 64, scope: !4066, inlinedAt: !4068)
!4077 = !DILocalVariable(name: "self", arg: 1, scope: !4078, file: !2243, line: 1025, type: !2287)
!4078 = distinct !DISubprogram(name: "add<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17hbbc50fb7d4fe083bE", scope: !2245, file: !2243, line: 1025, type: !4079, scopeLine: 1025, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1144, retainedNodes: !4081)
!4079 = !DISubroutineType(types: !4080)
!4080 = !{!2287, !2287, !9}
!4081 = !{!4077, !4082}
!4082 = !DILocalVariable(name: "count", arg: 2, scope: !4078, file: !2243, line: 1025, type: !9)
!4083 = !DILocation(line: 1025, column: 29, scope: !4078, inlinedAt: !4084)
!4084 = distinct !DILocation(line: 83, column: 64, scope: !4066, inlinedAt: !4068)
!4085 = !DILocation(line: 1025, column: 35, scope: !4078, inlinedAt: !4084)
!4086 = !DILocation(line: 1037, column: 13, scope: !4078, inlinedAt: !4084)
!4087 = !DILocation(line: 83, column: 41, scope: !4066, inlinedAt: !4068)
!4088 = !DILocation(line: 83, column: 21, scope: !4066, inlinedAt: !4068)
!4089 = !DILocation(line: 84, column: 21, scope: !4066, inlinedAt: !4068)
!4090 = !DILocation(line: 86, column: 14, scope: !4060, inlinedAt: !4068)
!4091 = !DILocation(line: 139, column: 25, scope: !4021)
!4092 = !DILocation(line: 136, column: 21, scope: !4021)
!4093 = !DILocation(line: 137, column: 25, scope: !4021)
!4094 = !DILocation(line: 142, column: 14, scope: !4021)
!4095 = distinct !DISubprogram(name: "next<u64>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h9eff74bbc45d0090E", scope: !4023, file: !4022, line: 124, type: !4096, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !4110)
!4096 = !DISubroutineType(types: !4097)
!4097 = !{!4098, !4109}
!4098 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&u64>", scope: !124, file: !2, size: 64, align: 64, elements: !4099, templateParams: !25, identifier: "91c5adeb07b303bffbd9348b2089be33")
!4099 = !{!4100}
!4100 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4098, file: !2, size: 64, align: 64, elements: !4101, templateParams: !25, identifier: "c6adc64d2dd7f73bad56d84e3629283f", discriminator: !4108)
!4101 = !{!4102, !4104}
!4102 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4100, file: !2, baseType: !4103, size: 64, align: 64, extraData: i64 0)
!4103 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4098, file: !2, size: 64, align: 64, elements: !25, templateParams: !1728, identifier: "1c97ee40c9819b736ca31e8825f4b850")
!4104 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4100, file: !2, baseType: !4105, size: 64, align: 64)
!4105 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4098, file: !2, size: 64, align: 64, elements: !4106, templateParams: !1728, identifier: "f2c110569ab3b08d60f660973dfbaaed")
!4106 = !{!4107}
!4107 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4105, file: !2, baseType: !87, size: 64, align: 64)
!4108 = !DIDerivedType(tag: DW_TAG_member, scope: !4098, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!4109 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<u64>", baseType: !1718, size: 64, align: 64, dwarfAddressSpace: 0)
!4110 = !{!4111}
!4111 = !DILocalVariable(name: "self", arg: 1, scope: !4095, file: !4022, line: 124, type: !4109)
!4112 = !DILocation(line: 124, column: 21, scope: !4095)
!4113 = !DILocation(line: 132, column: 29, scope: !4095)
!4114 = !DILocalVariable(name: "self", arg: 1, scope: !4115, file: !2407, line: 325, type: !1721)
!4115 = distinct !DISubprogram(name: "as_ptr<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17hd5c9a3b0a79f2cc8E", scope: !1721, file: !2407, line: 325, type: !4116, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !4118)
!4116 = !DISubroutineType(types: !4117)
!4117 = !{!2025, !1721}
!4118 = !{!4114}
!4119 = !DILocation(line: 325, column: 25, scope: !4115, inlinedAt: !4120)
!4120 = distinct !DILocation(line: 132, column: 29, scope: !4095)
!4121 = !DILocation(line: 132, column: 28, scope: !4095)
!4122 = !DILocation(line: 132, column: 21, scope: !4095)
!4123 = !DILocation(line: 133, column: 24, scope: !4095)
!4124 = !DILocation(line: 136, column: 24, scope: !4095)
!4125 = !DILocation(line: 325, column: 25, scope: !4115, inlinedAt: !4126)
!4126 = distinct !DILocation(line: 136, column: 24, scope: !4095)
!4127 = !DILocation(line: 134, column: 33, scope: !4095)
!4128 = !DILocation(line: 134, column: 32, scope: !4095)
!4129 = !DILocation(line: 134, column: 25, scope: !4095)
!4130 = !DILocation(line: 133, column: 21, scope: !4095)
!4131 = !DILocalVariable(name: "self", arg: 1, scope: !4132, file: !4022, line: 75, type: !4109)
!4132 = distinct !DISubprogram(name: "post_inc_start<u64>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17hbd8bdd0aac76aea3E", scope: !1718, file: !4022, line: 75, type: !4133, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !4135)
!4133 = !DISubroutineType(types: !4134)
!4134 = !{!1724, !4109, !9}
!4135 = !{!4131, !4136, !4137}
!4136 = !DILocalVariable(name: "offset", arg: 2, scope: !4132, file: !4022, line: 75, type: !9)
!4137 = !DILocalVariable(name: "old", scope: !4138, file: !4022, line: 80, type: !2025, align: 8)
!4138 = distinct !DILexicalBlock(scope: !4132, file: !4022, line: 80, column: 21)
!4139 = !DILocation(line: 75, column: 38, scope: !4132, inlinedAt: !4140)
!4140 = distinct !DILocation(line: 139, column: 30, scope: !4095)
!4141 = !DILocation(line: 75, column: 49, scope: !4132, inlinedAt: !4140)
!4142 = !DILocation(line: 80, column: 31, scope: !4132, inlinedAt: !4140)
!4143 = !DILocation(line: 325, column: 25, scope: !4115, inlinedAt: !4144)
!4144 = distinct !DILocation(line: 80, column: 31, scope: !4132, inlinedAt: !4140)
!4145 = !DILocation(line: 80, column: 25, scope: !4138, inlinedAt: !4140)
!4146 = !DILocation(line: 83, column: 64, scope: !4138, inlinedAt: !4140)
!4147 = !DILocation(line: 325, column: 25, scope: !4115, inlinedAt: !4148)
!4148 = distinct !DILocation(line: 83, column: 64, scope: !4138, inlinedAt: !4140)
!4149 = !DILocalVariable(name: "self", arg: 1, scope: !4150, file: !2243, line: 1025, type: !2025)
!4150 = distinct !DISubprogram(name: "add<u64>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17ha1a6fe9ef101bef4E", scope: !2245, file: !2243, line: 1025, type: !4151, scopeLine: 1025, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !4153)
!4151 = !DISubroutineType(types: !4152)
!4152 = !{!2025, !2025, !9}
!4153 = !{!4149, !4154}
!4154 = !DILocalVariable(name: "count", arg: 2, scope: !4150, file: !2243, line: 1025, type: !9)
!4155 = !DILocation(line: 1025, column: 29, scope: !4150, inlinedAt: !4156)
!4156 = distinct !DILocation(line: 83, column: 64, scope: !4138, inlinedAt: !4140)
!4157 = !DILocation(line: 1025, column: 35, scope: !4150, inlinedAt: !4156)
!4158 = !DILocation(line: 1037, column: 13, scope: !4150, inlinedAt: !4156)
!4159 = !DILocation(line: 83, column: 41, scope: !4138, inlinedAt: !4140)
!4160 = !DILocation(line: 83, column: 21, scope: !4138, inlinedAt: !4140)
!4161 = !DILocation(line: 84, column: 21, scope: !4138, inlinedAt: !4140)
!4162 = !DILocation(line: 86, column: 14, scope: !4132, inlinedAt: !4140)
!4163 = !DILocation(line: 139, column: 25, scope: !4095)
!4164 = !DILocation(line: 136, column: 21, scope: !4095)
!4165 = !DILocation(line: 137, column: 25, scope: !4095)
!4166 = !DILocation(line: 142, column: 14, scope: !4095)
!4167 = distinct !DISubprogram(name: "next<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hd3f0b9538daa0a09E", scope: !4023, file: !4022, line: 124, type: !4168, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1172, retainedNodes: !4182)
!4168 = !DISubroutineType(types: !4169)
!4169 = !{!4170, !4181}
!4170 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !124, file: !2, size: 64, align: 64, elements: !4171, templateParams: !25, identifier: "5d522ee957ea7631c578976a5c613deb")
!4171 = !{!4172}
!4172 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4170, file: !2, size: 64, align: 64, elements: !4173, templateParams: !25, identifier: "6072ca22dad01cb2295c6499e3d7ec76", discriminator: !4180)
!4173 = !{!4174, !4176}
!4174 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4172, file: !2, baseType: !4175, size: 64, align: 64, extraData: i64 0)
!4175 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4170, file: !2, size: 64, align: 64, elements: !25, templateParams: !1623, identifier: "242be11687dc138f78550c4dceebc72f")
!4176 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4172, file: !2, baseType: !4177, size: 64, align: 64)
!4177 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4170, file: !2, size: 64, align: 64, elements: !4178, templateParams: !1623, identifier: "d04fbef4c5c40f619b2a68a376b2a767")
!4178 = !{!4179}
!4179 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4177, file: !2, baseType: !12, size: 64, align: 64)
!4180 = !DIDerivedType(tag: DW_TAG_member, scope: !4170, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!4181 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", baseType: !1609, size: 64, align: 64, dwarfAddressSpace: 0)
!4182 = !{!4183}
!4183 = !DILocalVariable(name: "self", arg: 1, scope: !4167, file: !4022, line: 124, type: !4181)
!4184 = !DILocation(line: 124, column: 21, scope: !4167)
!4185 = !DILocation(line: 132, column: 29, scope: !4167)
!4186 = !DILocalVariable(name: "self", arg: 1, scope: !4187, file: !2407, line: 325, type: !1614)
!4187 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17h6ad86952e37bed22E", scope: !1614, file: !2407, line: 325, type: !4188, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1172, retainedNodes: !4190)
!4188 = !DISubroutineType(types: !4189)
!4189 = !{!1921, !1614}
!4190 = !{!4186}
!4191 = !DILocation(line: 325, column: 25, scope: !4187, inlinedAt: !4192)
!4192 = distinct !DILocation(line: 132, column: 29, scope: !4167)
!4193 = !DILocation(line: 132, column: 28, scope: !4167)
!4194 = !DILocation(line: 132, column: 21, scope: !4167)
!4195 = !DILocation(line: 133, column: 24, scope: !4167)
!4196 = !DILocation(line: 136, column: 24, scope: !4167)
!4197 = !DILocation(line: 325, column: 25, scope: !4187, inlinedAt: !4198)
!4198 = distinct !DILocation(line: 136, column: 24, scope: !4167)
!4199 = !DILocation(line: 134, column: 33, scope: !4167)
!4200 = !DILocation(line: 134, column: 32, scope: !4167)
!4201 = !DILocation(line: 134, column: 25, scope: !4167)
!4202 = !DILocation(line: 133, column: 21, scope: !4167)
!4203 = !DILocalVariable(name: "self", arg: 1, scope: !4204, file: !4022, line: 75, type: !4181)
!4204 = distinct !DISubprogram(name: "post_inc_start<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17ha96cca17bfbd833aE", scope: !1609, file: !4022, line: 75, type: !4205, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1172, retainedNodes: !4207)
!4205 = !DISubroutineType(types: !4206)
!4206 = !{!1619, !4181, !9}
!4207 = !{!4203, !4208, !4209}
!4208 = !DILocalVariable(name: "offset", arg: 2, scope: !4204, file: !4022, line: 75, type: !9)
!4209 = !DILocalVariable(name: "old", scope: !4210, file: !4022, line: 80, type: !1921, align: 8)
!4210 = distinct !DILexicalBlock(scope: !4204, file: !4022, line: 80, column: 21)
!4211 = !DILocation(line: 75, column: 38, scope: !4204, inlinedAt: !4212)
!4212 = distinct !DILocation(line: 139, column: 30, scope: !4167)
!4213 = !DILocation(line: 75, column: 49, scope: !4204, inlinedAt: !4212)
!4214 = !DILocation(line: 80, column: 31, scope: !4204, inlinedAt: !4212)
!4215 = !DILocation(line: 325, column: 25, scope: !4187, inlinedAt: !4216)
!4216 = distinct !DILocation(line: 80, column: 31, scope: !4204, inlinedAt: !4212)
!4217 = !DILocation(line: 80, column: 25, scope: !4210, inlinedAt: !4212)
!4218 = !DILocation(line: 83, column: 64, scope: !4210, inlinedAt: !4212)
!4219 = !DILocation(line: 325, column: 25, scope: !4187, inlinedAt: !4220)
!4220 = distinct !DILocation(line: 83, column: 64, scope: !4210, inlinedAt: !4212)
!4221 = !DILocalVariable(name: "self", arg: 1, scope: !4222, file: !2243, line: 1025, type: !1921)
!4222 = distinct !DISubprogram(name: "add<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h675d8113a8250e70E", scope: !2245, file: !2243, line: 1025, type: !4223, scopeLine: 1025, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1172, retainedNodes: !4225)
!4223 = !DISubroutineType(types: !4224)
!4224 = !{!1921, !1921, !9}
!4225 = !{!4221, !4226}
!4226 = !DILocalVariable(name: "count", arg: 2, scope: !4222, file: !2243, line: 1025, type: !9)
!4227 = !DILocation(line: 1025, column: 29, scope: !4222, inlinedAt: !4228)
!4228 = distinct !DILocation(line: 83, column: 64, scope: !4210, inlinedAt: !4212)
!4229 = !DILocation(line: 1025, column: 35, scope: !4222, inlinedAt: !4228)
!4230 = !DILocation(line: 1037, column: 13, scope: !4222, inlinedAt: !4228)
!4231 = !DILocation(line: 83, column: 41, scope: !4210, inlinedAt: !4212)
!4232 = !DILocation(line: 83, column: 21, scope: !4210, inlinedAt: !4212)
!4233 = !DILocation(line: 84, column: 21, scope: !4210, inlinedAt: !4212)
!4234 = !DILocation(line: 86, column: 14, scope: !4204, inlinedAt: !4212)
!4235 = !DILocation(line: 139, column: 25, scope: !4167)
!4236 = !DILocation(line: 136, column: 21, scope: !4167)
!4237 = !DILocation(line: 137, column: 25, scope: !4167)
!4238 = !DILocation(line: 142, column: 14, scope: !4167)
!4239 = distinct !DISubprogram(name: "next<x86_64::addr::VirtAddr>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hf7d9f47bca11c936E", scope: !4023, file: !4022, line: 124, type: !4240, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1130, retainedNodes: !4254)
!4240 = !DISubroutineType(types: !4241)
!4241 = !{!4242, !4253}
!4242 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&x86_64::addr::VirtAddr>", scope: !124, file: !2, size: 64, align: 64, elements: !4243, templateParams: !25, identifier: "5a6da61b3c002caab0147dce6cf96387")
!4243 = !{!4244}
!4244 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4242, file: !2, size: 64, align: 64, elements: !4245, templateParams: !25, identifier: "f32aaf06f35078f38ccb58c0771931e5", discriminator: !4252)
!4245 = !{!4246, !4248}
!4246 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4244, file: !2, baseType: !4247, size: 64, align: 64, extraData: i64 0)
!4247 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4242, file: !2, size: 64, align: 64, elements: !25, templateParams: !1658, identifier: "13da9de1c715bd94b6bd6c9d04f3c4a")
!4248 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4244, file: !2, baseType: !4249, size: 64, align: 64)
!4249 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4242, file: !2, size: 64, align: 64, elements: !4250, templateParams: !1658, identifier: "228fd5a2994a26ccab588c7bb1c01de4")
!4250 = !{!4251}
!4251 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4249, file: !2, baseType: !64, size: 64, align: 64)
!4252 = !DIDerivedType(tag: DW_TAG_member, scope: !4242, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!4253 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<x86_64::addr::VirtAddr>", baseType: !1648, size: 64, align: 64, dwarfAddressSpace: 0)
!4254 = !{!4255}
!4255 = !DILocalVariable(name: "self", arg: 1, scope: !4239, file: !4022, line: 124, type: !4253)
!4256 = !DILocation(line: 124, column: 21, scope: !4239)
!4257 = !DILocation(line: 132, column: 29, scope: !4239)
!4258 = !DILocalVariable(name: "self", arg: 1, scope: !4259, file: !2407, line: 325, type: !1651)
!4259 = distinct !DISubprogram(name: "as_ptr<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17hfc43f28570742a74E", scope: !1651, file: !2407, line: 325, type: !4260, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1130, retainedNodes: !4262)
!4260 = !DISubroutineType(types: !4261)
!4261 = !{!2109, !1651}
!4262 = !{!4258}
!4263 = !DILocation(line: 325, column: 25, scope: !4259, inlinedAt: !4264)
!4264 = distinct !DILocation(line: 132, column: 29, scope: !4239)
!4265 = !DILocation(line: 132, column: 28, scope: !4239)
!4266 = !DILocation(line: 132, column: 21, scope: !4239)
!4267 = !DILocation(line: 133, column: 24, scope: !4239)
!4268 = !DILocation(line: 136, column: 24, scope: !4239)
!4269 = !DILocation(line: 325, column: 25, scope: !4259, inlinedAt: !4270)
!4270 = distinct !DILocation(line: 136, column: 24, scope: !4239)
!4271 = !DILocation(line: 134, column: 33, scope: !4239)
!4272 = !DILocation(line: 134, column: 32, scope: !4239)
!4273 = !DILocation(line: 134, column: 25, scope: !4239)
!4274 = !DILocation(line: 133, column: 21, scope: !4239)
!4275 = !DILocalVariable(name: "self", arg: 1, scope: !4276, file: !4022, line: 75, type: !4253)
!4276 = distinct !DISubprogram(name: "post_inc_start<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h75fbcfec9620118eE", scope: !1648, file: !4022, line: 75, type: !4277, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1130, retainedNodes: !4279)
!4277 = !DISubroutineType(types: !4278)
!4278 = !{!1654, !4253, !9}
!4279 = !{!4275, !4280, !4281}
!4280 = !DILocalVariable(name: "offset", arg: 2, scope: !4276, file: !4022, line: 75, type: !9)
!4281 = !DILocalVariable(name: "old", scope: !4282, file: !4022, line: 80, type: !2109, align: 8)
!4282 = distinct !DILexicalBlock(scope: !4276, file: !4022, line: 80, column: 21)
!4283 = !DILocation(line: 75, column: 38, scope: !4276, inlinedAt: !4284)
!4284 = distinct !DILocation(line: 139, column: 30, scope: !4239)
!4285 = !DILocation(line: 75, column: 49, scope: !4276, inlinedAt: !4284)
!4286 = !DILocation(line: 80, column: 31, scope: !4276, inlinedAt: !4284)
!4287 = !DILocation(line: 325, column: 25, scope: !4259, inlinedAt: !4288)
!4288 = distinct !DILocation(line: 80, column: 31, scope: !4276, inlinedAt: !4284)
!4289 = !DILocation(line: 80, column: 25, scope: !4282, inlinedAt: !4284)
!4290 = !DILocation(line: 83, column: 64, scope: !4282, inlinedAt: !4284)
!4291 = !DILocation(line: 325, column: 25, scope: !4259, inlinedAt: !4292)
!4292 = distinct !DILocation(line: 83, column: 64, scope: !4282, inlinedAt: !4284)
!4293 = !DILocalVariable(name: "self", arg: 1, scope: !4294, file: !2243, line: 1025, type: !2109)
!4294 = distinct !DISubprogram(name: "add<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h93abd29085f3c183E", scope: !2245, file: !2243, line: 1025, type: !4295, scopeLine: 1025, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1130, retainedNodes: !4297)
!4295 = !DISubroutineType(types: !4296)
!4296 = !{!2109, !2109, !9}
!4297 = !{!4293, !4298}
!4298 = !DILocalVariable(name: "count", arg: 2, scope: !4294, file: !2243, line: 1025, type: !9)
!4299 = !DILocation(line: 1025, column: 29, scope: !4294, inlinedAt: !4300)
!4300 = distinct !DILocation(line: 83, column: 64, scope: !4282, inlinedAt: !4284)
!4301 = !DILocation(line: 1025, column: 35, scope: !4294, inlinedAt: !4300)
!4302 = !DILocation(line: 1037, column: 13, scope: !4294, inlinedAt: !4300)
!4303 = !DILocation(line: 83, column: 41, scope: !4282, inlinedAt: !4284)
!4304 = !DILocation(line: 83, column: 21, scope: !4282, inlinedAt: !4284)
!4305 = !DILocation(line: 84, column: 21, scope: !4282, inlinedAt: !4284)
!4306 = !DILocation(line: 86, column: 14, scope: !4276, inlinedAt: !4284)
!4307 = !DILocation(line: 139, column: 25, scope: !4239)
!4308 = !DILocation(line: 136, column: 21, scope: !4239)
!4309 = !DILocation(line: 137, column: 25, scope: !4239)
!4310 = !DILocation(line: 142, column: 14, scope: !4239)
!4311 = distinct !DISubprogram(name: "start_bound<usize>", linkageName: "_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h11d2705add56b59dE", scope: !4312, file: !3989, line: 842, type: !4313, scopeLine: 842, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !219, retainedNodes: !4316)
!4312 = !DINamespace(name: "{impl#16}", scope: !1305)
!4313 = !DISubroutineType(types: !4314)
!4314 = !{!3993, !4315}
!4315 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::ops::range::RangeFrom<usize>", baseType: !1355, size: 64, align: 64, dwarfAddressSpace: 0)
!4316 = !{!4317}
!4317 = !DILocalVariable(name: "self", arg: 1, scope: !4311, file: !3989, line: 842, type: !4315)
!4318 = !DILocation(line: 842, column: 20, scope: !4311)
!4319 = !DILocation(line: 843, column: 9, scope: !4311)
!4320 = !DILocation(line: 844, column: 6, scope: !4311)
!4321 = distinct !DISubprogram(name: "end_bound<usize>", linkageName: "_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h6f6c2dfd8180791eE", scope: !4312, file: !3989, line: 845, type: !4313, scopeLine: 845, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !219, retainedNodes: !4322)
!4322 = !{!4323}
!4323 = !DILocalVariable(name: "self", arg: 1, scope: !4321, file: !3989, line: 845, type: !4315)
!4324 = !DILocation(line: 845, column: 18, scope: !4321)
!4325 = !DILocation(line: 846, column: 9, scope: !4321)
!4326 = !DILocation(line: 847, column: 6, scope: !4321)
!4327 = distinct !DISubprogram(name: "index<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h3548e9234d54c3cdE", scope: !4328, file: !3042, line: 536, type: !4329, scopeLine: 536, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1144, retainedNodes: !4331)
!4328 = !DINamespace(name: "{impl#7}", scope: !3044)
!4329 = !DISubroutineType(types: !4330)
!4330 = !{!1492, !2684, !1492, !913}
!4331 = !{!4332, !4333, !4334}
!4332 = !DILocalVariable(name: "self", scope: !4327, file: !3042, line: 536, type: !2684, align: 1)
!4333 = !DILocalVariable(name: "slice", arg: 2, scope: !4327, file: !3042, line: 536, type: !1492)
!4334 = !DILocalVariable(arg: 1, scope: !4327, file: !3042, line: 536, type: !2684)
!4335 = !DILocation(line: 536, column: 14, scope: !4327)
!4336 = !DILocation(line: 536, column: 20, scope: !4327)
!4337 = !DILocation(line: 538, column: 6, scope: !4327)
!4338 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h60312e4f10d88164E", scope: !4328, file: !3042, line: 536, type: !4339, scopeLine: 536, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1130, retainedNodes: !4341)
!4339 = !DISubroutineType(types: !4340)
!4340 = !{!1271, !2684, !1271, !913}
!4341 = !{!4342, !4343, !4344}
!4342 = !DILocalVariable(name: "self", scope: !4338, file: !3042, line: 536, type: !2684, align: 1)
!4343 = !DILocalVariable(name: "slice", arg: 2, scope: !4338, file: !3042, line: 536, type: !1271)
!4344 = !DILocalVariable(arg: 1, scope: !4338, file: !3042, line: 536, type: !2684)
!4345 = !DILocation(line: 536, column: 14, scope: !4338)
!4346 = !DILocation(line: 536, column: 20, scope: !4338)
!4347 = !DILocation(line: 538, column: 6, scope: !4338)
!4348 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h79a7970f95248d4bE", scope: !4328, file: !3042, line: 536, type: !4349, scopeLine: 536, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1172, retainedNodes: !4351)
!4349 = !DISubroutineType(types: !4350)
!4350 = !{!1183, !2684, !1183, !913}
!4351 = !{!4352, !4353, !4354}
!4352 = !DILocalVariable(name: "self", scope: !4348, file: !3042, line: 536, type: !2684, align: 1)
!4353 = !DILocalVariable(name: "slice", arg: 2, scope: !4348, file: !3042, line: 536, type: !1183)
!4354 = !DILocalVariable(arg: 1, scope: !4348, file: !3042, line: 536, type: !2684)
!4355 = !DILocation(line: 536, column: 14, scope: !4348)
!4356 = !DILocation(line: 536, column: 20, scope: !4348)
!4357 = !DILocation(line: 538, column: 6, scope: !4348)
!4358 = distinct !DISubprogram(name: "index<u64>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17hfad2c2571512fda5E", scope: !4328, file: !3042, line: 536, type: !4359, scopeLine: 536, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !4361)
!4359 = !DISubroutineType(types: !4360)
!4360 = !{!1050, !2684, !1050, !913}
!4361 = !{!4362, !4363, !4364}
!4362 = !DILocalVariable(name: "self", scope: !4358, file: !3042, line: 536, type: !2684, align: 1)
!4363 = !DILocalVariable(name: "slice", arg: 2, scope: !4358, file: !3042, line: 536, type: !1050)
!4364 = !DILocalVariable(arg: 1, scope: !4358, file: !3042, line: 536, type: !2684)
!4365 = !DILocation(line: 536, column: 14, scope: !4358)
!4366 = !DILocation(line: 536, column: 20, scope: !4358)
!4367 = !DILocation(line: 538, column: 6, scope: !4358)
!4368 = distinct !DISubprogram(name: "to_regular_range<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN9bit_field16to_regular_range17h08a0248362904713E", scope: !1301, file: !1299, line: 361, type: !4369, scopeLine: 361, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1365, retainedNodes: !4371)
!4369 = !DISubroutineType(types: !4370)
!4370 = !{!1304, !4315, !9}
!4371 = !{!4372, !4373, !4374, !4376, !4378, !4380, !4382, !4384}
!4372 = !DILocalVariable(name: "generic_rage", arg: 1, scope: !4368, file: !1299, line: 361, type: !4315)
!4373 = !DILocalVariable(name: "bit_length", arg: 2, scope: !4368, file: !1299, line: 361, type: !9)
!4374 = !DILocalVariable(name: "start", scope: !4375, file: !1299, line: 362, type: !9, align: 8)
!4375 = distinct !DILexicalBlock(scope: !4368, file: !1299, line: 362, column: 5)
!4376 = !DILocalVariable(name: "value", scope: !4377, file: !1299, line: 363, type: !9, align: 8)
!4377 = distinct !DILexicalBlock(scope: !4368, file: !1299, line: 363, column: 9)
!4378 = !DILocalVariable(name: "value", scope: !4379, file: !1299, line: 364, type: !9, align: 8)
!4379 = distinct !DILexicalBlock(scope: !4368, file: !1299, line: 364, column: 9)
!4380 = !DILocalVariable(name: "end", scope: !4381, file: !1299, line: 367, type: !9, align: 8)
!4381 = distinct !DILexicalBlock(scope: !4375, file: !1299, line: 367, column: 5)
!4382 = !DILocalVariable(name: "value", scope: !4383, file: !1299, line: 368, type: !9, align: 8)
!4383 = distinct !DILexicalBlock(scope: !4375, file: !1299, line: 368, column: 9)
!4384 = !DILocalVariable(name: "value", scope: !4385, file: !1299, line: 369, type: !9, align: 8)
!4385 = distinct !DILexicalBlock(scope: !4375, file: !1299, line: 369, column: 9)
!4386 = !DILocation(line: 361, column: 44, scope: !4368)
!4387 = !DILocation(line: 361, column: 62, scope: !4368)
!4388 = !DILocation(line: 362, column: 9, scope: !4375)
!4389 = !DILocation(line: 367, column: 9, scope: !4381)
!4390 = !DILocation(line: 362, column: 23, scope: !4368)
!4391 = !DILocation(line: 362, column: 17, scope: !4368)
!4392 = !DILocation(line: 364, column: 26, scope: !4368)
!4393 = !DILocation(line: 364, column: 26, scope: !4379)
!4394 = !DILocation(line: 364, column: 36, scope: !4379)
!4395 = !DILocation(line: 364, column: 40, scope: !4368)
!4396 = !DILocation(line: 363, column: 26, scope: !4368)
!4397 = !DILocation(line: 363, column: 26, scope: !4377)
!4398 = !DILocation(line: 363, column: 36, scope: !4377)
!4399 = !DILocation(line: 365, column: 29, scope: !4368)
!4400 = !DILocation(line: 367, column: 21, scope: !4375)
!4401 = !DILocation(line: 367, column: 15, scope: !4375)
!4402 = !DILocation(line: 363, column: 44, scope: !4368)
!4403 = !DILocation(line: 369, column: 26, scope: !4375)
!4404 = !DILocation(line: 369, column: 26, scope: !4385)
!4405 = !DILocation(line: 369, column: 36, scope: !4385)
!4406 = !DILocation(line: 368, column: 26, scope: !4375)
!4407 = !DILocation(line: 368, column: 26, scope: !4383)
!4408 = !DILocation(line: 368, column: 36, scope: !4383)
!4409 = !DILocation(line: 368, column: 40, scope: !4375)
!4410 = !DILocation(line: 370, column: 29, scope: !4375)
!4411 = !DILocation(line: 373, column: 5, scope: !4381)
!4412 = !DILocation(line: 373, column: 12, scope: !4381)
!4413 = !DILocation(line: 374, column: 2, scope: !4368)
!4414 = !DILocation(line: 369, column: 44, scope: !4375)
!4415 = distinct !DISubprogram(name: "to_regular_range<core::ops::range::Range<usize>>", linkageName: "_ZN9bit_field16to_regular_range17h22d0b86edc71ec6fE", scope: !1301, file: !1299, line: 361, type: !4416, scopeLine: 361, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1319, retainedNodes: !4418)
!4416 = !DISubroutineType(types: !4417)
!4417 = !{!1304, !4008, !9}
!4418 = !{!4419, !4420, !4421, !4423, !4425, !4427, !4429, !4431}
!4419 = !DILocalVariable(name: "generic_rage", arg: 1, scope: !4415, file: !1299, line: 361, type: !4008)
!4420 = !DILocalVariable(name: "bit_length", arg: 2, scope: !4415, file: !1299, line: 361, type: !9)
!4421 = !DILocalVariable(name: "start", scope: !4422, file: !1299, line: 362, type: !9, align: 8)
!4422 = distinct !DILexicalBlock(scope: !4415, file: !1299, line: 362, column: 5)
!4423 = !DILocalVariable(name: "value", scope: !4424, file: !1299, line: 363, type: !9, align: 8)
!4424 = distinct !DILexicalBlock(scope: !4415, file: !1299, line: 363, column: 9)
!4425 = !DILocalVariable(name: "value", scope: !4426, file: !1299, line: 364, type: !9, align: 8)
!4426 = distinct !DILexicalBlock(scope: !4415, file: !1299, line: 364, column: 9)
!4427 = !DILocalVariable(name: "end", scope: !4428, file: !1299, line: 367, type: !9, align: 8)
!4428 = distinct !DILexicalBlock(scope: !4422, file: !1299, line: 367, column: 5)
!4429 = !DILocalVariable(name: "value", scope: !4430, file: !1299, line: 368, type: !9, align: 8)
!4430 = distinct !DILexicalBlock(scope: !4422, file: !1299, line: 368, column: 9)
!4431 = !DILocalVariable(name: "value", scope: !4432, file: !1299, line: 369, type: !9, align: 8)
!4432 = distinct !DILexicalBlock(scope: !4422, file: !1299, line: 369, column: 9)
!4433 = !DILocation(line: 361, column: 44, scope: !4415)
!4434 = !DILocation(line: 361, column: 62, scope: !4415)
!4435 = !DILocation(line: 362, column: 9, scope: !4422)
!4436 = !DILocation(line: 367, column: 9, scope: !4428)
!4437 = !DILocation(line: 362, column: 23, scope: !4415)
!4438 = !DILocation(line: 362, column: 17, scope: !4415)
!4439 = !DILocation(line: 364, column: 26, scope: !4415)
!4440 = !DILocation(line: 364, column: 26, scope: !4426)
!4441 = !DILocation(line: 364, column: 36, scope: !4426)
!4442 = !DILocation(line: 364, column: 40, scope: !4415)
!4443 = !DILocation(line: 363, column: 26, scope: !4415)
!4444 = !DILocation(line: 363, column: 26, scope: !4424)
!4445 = !DILocation(line: 363, column: 36, scope: !4424)
!4446 = !DILocation(line: 365, column: 29, scope: !4415)
!4447 = !DILocation(line: 367, column: 21, scope: !4422)
!4448 = !DILocation(line: 367, column: 15, scope: !4422)
!4449 = !DILocation(line: 363, column: 44, scope: !4415)
!4450 = !DILocation(line: 369, column: 26, scope: !4422)
!4451 = !DILocation(line: 369, column: 26, scope: !4432)
!4452 = !DILocation(line: 369, column: 36, scope: !4432)
!4453 = !DILocation(line: 368, column: 26, scope: !4422)
!4454 = !DILocation(line: 368, column: 26, scope: !4430)
!4455 = !DILocation(line: 368, column: 36, scope: !4430)
!4456 = !DILocation(line: 368, column: 40, scope: !4422)
!4457 = !DILocation(line: 370, column: 29, scope: !4422)
!4458 = !DILocation(line: 373, column: 5, scope: !4428)
!4459 = !DILocation(line: 373, column: 12, scope: !4428)
!4460 = !DILocation(line: 374, column: 2, scope: !4415)
!4461 = !DILocation(line: 369, column: 44, scope: !4422)
!4462 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17hca1b03b0f8cd279eE", scope: !4464, file: !4463, line: 55, type: !4465, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4468)
!4463 = !DIFile(filename: "src/addr.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "81db4b9a873069a24d267154f8b6a887")
!4464 = !DINamespace(name: "{impl#0}", scope: !46)
!4465 = !DISubroutineType(types: !4466)
!4466 = !{!188, !4467, !206}
!4467 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::VirtAddrNotValid", baseType: !96, size: 64, align: 64, dwarfAddressSpace: 0)
!4468 = !{!4469, !4470}
!4469 = !DILocalVariable(name: "self", arg: 1, scope: !4462, file: !4463, line: 55, type: !4467)
!4470 = !DILocalVariable(name: "f", arg: 2, scope: !4462, file: !4463, line: 55, type: !206)
!4471 = !DILocation(line: 55, column: 12, scope: !4462)
!4472 = !DILocation(line: 55, column: 19, scope: !4462)
!4473 = !DILocation(line: 56, column: 9, scope: !4462)
!4474 = !DILocalVariable(name: "x", arg: 1, scope: !4475, file: !1539, line: 108, type: !87)
!4475 = distinct !DISubprogram(name: "new_lower_hex<u64>", linkageName: "_ZN4core3fmt2rt8Argument13new_lower_hex17h4345353dce8351f4E", scope: !178, file: !1539, line: 108, type: !4476, scopeLine: 108, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !4478)
!4476 = !DISubroutineType(types: !4477)
!4477 = !{!178, !87}
!4478 = !{!4474}
!4479 = !DILocation(line: 108, column: 43, scope: !4475, inlinedAt: !4480)
!4480 = distinct !DILocation(line: 57, column: 21, scope: !4462)
!4481 = !DILocalVariable(name: "x", arg: 1, scope: !4482, file: !1539, line: 83, type: !87)
!4482 = distinct !DISubprogram(name: "new<u64>", linkageName: "_ZN4core3fmt2rt8Argument3new17hc929429e56d9874aE", scope: !178, file: !1539, line: 83, type: !4483, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1058, retainedNodes: !4486)
!4483 = !DISubroutineType(types: !4484)
!4484 = !{!178, !87, !4485}
!4485 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&u64, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !1582, size: 64, align: 64, dwarfAddressSpace: 0)
!4486 = !{!4481, !4487}
!4487 = !DILocalVariable(name: "f", arg: 2, scope: !4482, file: !1539, line: 83, type: !4485)
!4488 = !DILocation(line: 83, column: 19, scope: !4482, inlinedAt: !4489)
!4489 = distinct !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !4480)
!4490 = !DILocation(line: 83, column: 29, scope: !4482, inlinedAt: !4489)
!4491 = !DILocation(line: 92, column: 18, scope: !4482, inlinedAt: !4489)
!4492 = !DILocation(line: 93, column: 6, scope: !4482, inlinedAt: !4489)
!4493 = !{i64 1}
!4494 = !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !4480)
!4495 = !DILocation(line: 57, column: 21, scope: !4462)
!4496 = !DILocalVariable(name: "position", arg: 1, scope: !4497, file: !1539, line: 22, type: !9)
!4497 = distinct !DISubprogram(name: "new", linkageName: "_ZN4core3fmt2rt11Placeholder3new17h9ecd33ce434369dfE", scope: !136, file: !1539, line: 21, type: !4498, scopeLine: 21, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4500)
!4498 = !DISubroutineType(types: !4499)
!4499 = !{!136, !9, !141, !143, !28, !151, !151}
!4500 = !{!4496, !4501, !4502, !4503, !4504, !4505}
!4501 = !DILocalVariable(name: "fill", arg: 2, scope: !4497, file: !1539, line: 23, type: !141)
!4502 = !DILocalVariable(name: "align", arg: 3, scope: !4497, file: !1539, line: 24, type: !143)
!4503 = !DILocalVariable(name: "flags", arg: 4, scope: !4497, file: !1539, line: 25, type: !28)
!4504 = !DILocalVariable(name: "precision", arg: 5, scope: !4497, file: !1539, line: 26, type: !151)
!4505 = !DILocalVariable(name: "width", arg: 6, scope: !4497, file: !1539, line: 27, type: !151)
!4506 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !4507)
!4507 = distinct !DILocation(line: 57, column: 21, scope: !4462)
!4508 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !4507)
!4509 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !4507)
!4510 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !4507)
!4511 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !4507)
!4512 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !4507)
!4513 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !4507)
!4514 = !DILocation(line: 59, column: 6, scope: !4462)
!4515 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_644addr8VirtAddr3new17hf95e7f20dbb5cebeE", scope: !45, file: !4463, line: 71, type: !4516, scopeLine: 71, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4518)
!4516 = !DISubroutineType(types: !4517)
!4517 = !{!45, !49}
!4518 = !{!4519}
!4519 = !DILocalVariable(name: "addr", arg: 1, scope: !4515, file: !4463, line: 71, type: !49)
!4520 = !DILocation(line: 71, column: 16, scope: !4515)
!4521 = !DILocation(line: 72, column: 9, scope: !4515)
!4522 = !DILocation(line: 76, column: 6, scope: !4515)
!4523 = distinct !DISubprogram(name: "try_new", linkageName: "_ZN6x86_644addr8VirtAddr7try_new17h8280da083d6b3a11E", scope: !45, file: !4463, line: 85, type: !4524, scopeLine: 85, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4526)
!4524 = !DISubroutineType(types: !4525)
!4525 = !{!3196, !49}
!4526 = !{!4527}
!4527 = !DILocalVariable(name: "addr", arg: 1, scope: !4523, file: !4463, line: 85, type: !49)
!4528 = !DILocation(line: 85, column: 20, scope: !4523)
!4529 = !DILocation(line: 86, column: 29, scope: !4523)
!4530 = !DILocation(line: 86, column: 15, scope: !4523)
!4531 = !DILocation(line: 86, column: 9, scope: !4523)
!4532 = !DILocation(line: 89, column: 22, scope: !4523)
!4533 = !DILocation(line: 89, column: 18, scope: !4523)
!4534 = !DILocation(line: 89, column: 44, scope: !4523)
!4535 = !DILocation(line: 87, column: 31, scope: !4523)
!4536 = !DILocation(line: 87, column: 28, scope: !4523)
!4537 = !DILocation(line: 87, column: 45, scope: !4523)
!4538 = !DILocation(line: 88, column: 21, scope: !4523)
!4539 = !DILocation(line: 88, column: 18, scope: !4523)
!4540 = !DILocation(line: 88, column: 49, scope: !4523)
!4541 = !DILocation(line: 91, column: 6, scope: !4523)
!4542 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_644addr8VirtAddr12new_truncate17hecefabb7dc73d468E", scope: !45, file: !4463, line: 99, type: !4516, scopeLine: 99, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4543)
!4543 = !{!4544}
!4544 = !DILocalVariable(name: "addr", arg: 1, scope: !4542, file: !4463, line: 99, type: !49)
!4545 = !DILocation(line: 99, column: 31, scope: !4542)
!4546 = !DILocation(line: 102, column: 19, scope: !4542)
!4547 = !DILocation(line: 102, column: 18, scope: !4542)
!4548 = !DILocation(line: 102, column: 9, scope: !4542)
!4549 = !DILocation(line: 103, column: 6, scope: !4542)
!4550 = distinct !DISubprogram(name: "new_unsafe", linkageName: "_ZN6x86_644addr8VirtAddr10new_unsafe17hea0ee1efa6303607E", scope: !45, file: !4463, line: 111, type: !4516, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4551)
!4551 = !{!4552}
!4552 = !DILocalVariable(name: "addr", arg: 1, scope: !4550, file: !4463, line: 111, type: !49)
!4553 = !DILocation(line: 111, column: 36, scope: !4550)
!4554 = !DILocation(line: 112, column: 9, scope: !4550)
!4555 = !DILocation(line: 113, column: 6, scope: !4550)
!4556 = distinct !DISubprogram(name: "as_u64", linkageName: "_ZN6x86_644addr8VirtAddr6as_u6417h5248740d4da11f1eE", scope: !45, file: !4463, line: 123, type: !4557, scopeLine: 123, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4559)
!4557 = !DISubroutineType(types: !4558)
!4558 = !{!49, !45}
!4559 = !{!4560}
!4560 = !DILocalVariable(name: "self", arg: 1, scope: !4556, file: !4463, line: 123, type: !45)
!4561 = !DILocation(line: 123, column: 25, scope: !4556)
!4562 = !DILocation(line: 125, column: 6, scope: !4556)
!4563 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN6x86_644addr8VirtAddr6as_ptr17h7a6e99bd6d3569b4E", scope: !45, file: !4463, line: 141, type: !4564, scopeLine: 141, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3782, retainedNodes: !4567)
!4564 = !DISubroutineType(types: !4565)
!4565 = !{!4566, !45}
!4566 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::structures::paging::page_table::PageTable", baseType: !587, size: 64, align: 64, dwarfAddressSpace: 0)
!4567 = !{!4568}
!4568 = !DILocalVariable(name: "self", arg: 1, scope: !4563, file: !4463, line: 141, type: !45)
!4569 = !DILocation(line: 141, column: 28, scope: !4563)
!4570 = !DILocation(line: 142, column: 9, scope: !4563)
!4571 = !DILocation(line: 143, column: 6, scope: !4563)
!4572 = distinct !DISubprogram(name: "as_mut_ptr<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN6x86_644addr8VirtAddr10as_mut_ptr17h961be1497e2dfbfeE", scope: !45, file: !4463, line: 148, type: !4573, scopeLine: 148, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !3782, retainedNodes: !4576)
!4573 = !DISubroutineType(types: !4574)
!4574 = !{!4575, !45}
!4575 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::page_table::PageTable", baseType: !587, size: 64, align: 64, dwarfAddressSpace: 0)
!4576 = !{!4577}
!4577 = !DILocalVariable(name: "self", arg: 1, scope: !4572, file: !4463, line: 148, type: !45)
!4578 = !DILocation(line: 148, column: 32, scope: !4572)
!4579 = !DILocation(line: 149, column: 9, scope: !4572)
!4580 = !DILocation(line: 150, column: 6, scope: !4572)
!4581 = distinct !DISubprogram(name: "align_down<u64>", linkageName: "_ZN6x86_644addr8VirtAddr10align_down17h660377a54b3bdf59E", scope: !45, file: !4463, line: 178, type: !4582, scopeLine: 178, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !4587, retainedNodes: !4584)
!4582 = !DISubroutineType(types: !4583)
!4583 = !{!45, !45, !49}
!4584 = !{!4585, !4586}
!4585 = !DILocalVariable(name: "self", arg: 1, scope: !4581, file: !4463, line: 178, type: !45)
!4586 = !DILocalVariable(name: "align", arg: 2, scope: !4581, file: !4463, line: 178, type: !49)
!4587 = !{!2521}
!4588 = !DILocation(line: 178, column: 26, scope: !4581)
!4589 = !DILocation(line: 178, column: 32, scope: !4581)
!4590 = !DILocation(line: 182, column: 51, scope: !4581)
!4591 = !DILocation(line: 182, column: 32, scope: !4581)
!4592 = !DILocation(line: 182, column: 9, scope: !4581)
!4593 = !DILocation(line: 183, column: 6, scope: !4581)
!4594 = distinct !DISubprogram(name: "page_offset", linkageName: "_ZN6x86_644addr8VirtAddr11page_offset17h29193c5a93be4673E", scope: !45, file: !4463, line: 196, type: !4595, scopeLine: 196, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4600)
!4595 = !DISubroutineType(types: !4596)
!4596 = !{!4597, !45}
!4597 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageOffset", scope: !75, file: !2, size: 16, align: 16, elements: !4598, templateParams: !25, identifier: "c5b479841c172498772bf777b03f213d")
!4598 = !{!4599}
!4599 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4597, file: !2, baseType: !19, size: 16, align: 16)
!4600 = !{!4601}
!4601 = !DILocalVariable(name: "self", arg: 1, scope: !4594, file: !4463, line: 196, type: !45)
!4602 = !DILocation(line: 196, column: 30, scope: !4594)
!4603 = !DILocation(line: 197, column: 34, scope: !4594)
!4604 = !DILocation(line: 197, column: 9, scope: !4594)
!4605 = !DILocation(line: 198, column: 6, scope: !4594)
!4606 = distinct !DISubprogram(name: "p1_index", linkageName: "_ZN6x86_644addr8VirtAddr8p1_index17h7a73c41c4a7c204eE", scope: !45, file: !4463, line: 202, type: !4607, scopeLine: 202, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4609)
!4607 = !DISubroutineType(types: !4608)
!4608 = !{!632, !45}
!4609 = !{!4610}
!4610 = !DILocalVariable(name: "self", arg: 1, scope: !4606, file: !4463, line: 202, type: !45)
!4611 = !DILocation(line: 202, column: 27, scope: !4606)
!4612 = !DILocation(line: 203, column: 38, scope: !4606)
!4613 = !DILocation(line: 203, column: 9, scope: !4606)
!4614 = !DILocation(line: 204, column: 6, scope: !4606)
!4615 = distinct !DISubprogram(name: "p2_index", linkageName: "_ZN6x86_644addr8VirtAddr8p2_index17h7d68dfe8963e4615E", scope: !45, file: !4463, line: 208, type: !4607, scopeLine: 208, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4616)
!4616 = !{!4617}
!4617 = !DILocalVariable(name: "self", arg: 1, scope: !4615, file: !4463, line: 208, type: !45)
!4618 = !DILocation(line: 208, column: 27, scope: !4615)
!4619 = !DILocation(line: 209, column: 39, scope: !4615)
!4620 = !DILocation(line: 209, column: 38, scope: !4615)
!4621 = !DILocation(line: 209, column: 9, scope: !4615)
!4622 = !DILocation(line: 210, column: 6, scope: !4615)
!4623 = distinct !DISubprogram(name: "p3_index", linkageName: "_ZN6x86_644addr8VirtAddr8p3_index17h612e277fed86cb3aE", scope: !45, file: !4463, line: 214, type: !4607, scopeLine: 214, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4624)
!4624 = !{!4625}
!4625 = !DILocalVariable(name: "self", arg: 1, scope: !4623, file: !4463, line: 214, type: !45)
!4626 = !DILocation(line: 214, column: 27, scope: !4623)
!4627 = !DILocation(line: 215, column: 39, scope: !4623)
!4628 = !DILocation(line: 215, column: 38, scope: !4623)
!4629 = !DILocation(line: 215, column: 9, scope: !4623)
!4630 = !DILocation(line: 216, column: 6, scope: !4623)
!4631 = distinct !DISubprogram(name: "p4_index", linkageName: "_ZN6x86_644addr8VirtAddr8p4_index17h84bc5fe801923492E", scope: !45, file: !4463, line: 220, type: !4607, scopeLine: 220, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4632)
!4632 = !{!4633}
!4633 = !DILocalVariable(name: "self", arg: 1, scope: !4631, file: !4463, line: 220, type: !45)
!4634 = !DILocation(line: 220, column: 27, scope: !4631)
!4635 = !DILocation(line: 221, column: 39, scope: !4631)
!4636 = !DILocation(line: 221, column: 38, scope: !4631)
!4637 = !DILocation(line: 221, column: 9, scope: !4631)
!4638 = !DILocation(line: 222, column: 6, scope: !4631)
!4639 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h60c8cdda7c8214b5E", scope: !4640, file: !4463, line: 232, type: !4641, scopeLine: 232, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4643)
!4640 = !DINamespace(name: "{impl#2}", scope: !46)
!4641 = !DISubroutineType(types: !4642)
!4642 = !{!188, !64, !206}
!4643 = !{!4644, !4645}
!4644 = !DILocalVariable(name: "self", arg: 1, scope: !4639, file: !4463, line: 232, type: !64)
!4645 = !DILocalVariable(name: "f", arg: 2, scope: !4639, file: !4463, line: 232, type: !206)
!4646 = !DILocation(line: 232, column: 12, scope: !4639)
!4647 = !DILocation(line: 232, column: 19, scope: !4639)
!4648 = !DILocation(line: 233, column: 9, scope: !4639)
!4649 = !DILocation(line: 108, column: 43, scope: !4475, inlinedAt: !4650)
!4650 = distinct !DILocation(line: 234, column: 21, scope: !4639)
!4651 = !DILocation(line: 83, column: 19, scope: !4482, inlinedAt: !4652)
!4652 = distinct !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !4650)
!4653 = !DILocation(line: 83, column: 29, scope: !4482, inlinedAt: !4652)
!4654 = !DILocation(line: 92, column: 18, scope: !4482, inlinedAt: !4652)
!4655 = !DILocation(line: 93, column: 6, scope: !4482, inlinedAt: !4652)
!4656 = !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !4650)
!4657 = !DILocation(line: 234, column: 21, scope: !4639)
!4658 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !4659)
!4659 = distinct !DILocation(line: 234, column: 21, scope: !4639)
!4660 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !4659)
!4661 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !4659)
!4662 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !4659)
!4663 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !4659)
!4664 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !4659)
!4665 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !4659)
!4666 = !DILocation(line: 236, column: 6, scope: !4639)
!4667 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h3d276924fae453feE", scope: !4668, file: !4463, line: 248, type: !4641, scopeLine: 248, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4669)
!4668 = !DINamespace(name: "{impl#4}", scope: !46)
!4669 = !{!4670, !4671}
!4670 = !DILocalVariable(name: "self", arg: 1, scope: !4667, file: !4463, line: 248, type: !64)
!4671 = !DILocalVariable(name: "f", arg: 2, scope: !4667, file: !4463, line: 248, type: !206)
!4672 = !DILocation(line: 248, column: 12, scope: !4667)
!4673 = !DILocation(line: 248, column: 19, scope: !4667)
!4674 = !DILocation(line: 249, column: 9, scope: !4667)
!4675 = !DILocation(line: 250, column: 6, scope: !4667)
!4676 = distinct !DISubprogram(name: "add", linkageName: "_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17h9335d294c38ffe07E", scope: !4677, file: !4463, line: 277, type: !4582, scopeLine: 277, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4678)
!4677 = !DINamespace(name: "{impl#8}", scope: !46)
!4678 = !{!4679, !4680}
!4679 = !DILocalVariable(name: "self", arg: 1, scope: !4676, file: !4463, line: 277, type: !45)
!4680 = !DILocalVariable(name: "rhs", arg: 2, scope: !4676, file: !4463, line: 277, type: !49)
!4681 = !DILocation(line: 277, column: 12, scope: !4676)
!4682 = !DILocation(line: 277, column: 18, scope: !4676)
!4683 = !DILocation(line: 278, column: 23, scope: !4676)
!4684 = !DILocation(line: 278, column: 9, scope: !4676)
!4685 = !DILocation(line: 279, column: 6, scope: !4676)
!4686 = distinct !DISubprogram(name: "steps_between", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$13steps_between17h4725290e40a1642cE", scope: !4687, file: !4463, line: 348, type: !4688, scopeLine: 348, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4690)
!4687 = !DINamespace(name: "{impl#17}", scope: !46)
!4688 = !DISubroutineType(types: !4689)
!4689 = !{!213, !64, !64}
!4690 = !{!4691, !4692, !4693, !4695, !4697}
!4691 = !DILocalVariable(name: "start", arg: 1, scope: !4686, file: !4463, line: 348, type: !64)
!4692 = !DILocalVariable(name: "end", arg: 2, scope: !4686, file: !4463, line: 348, type: !64)
!4693 = !DILocalVariable(name: "steps", scope: !4694, file: !4463, line: 349, type: !49, align: 8)
!4694 = distinct !DILexicalBlock(scope: !4686, file: !4463, line: 349, column: 9)
!4695 = !DILocalVariable(name: "residual", scope: !4696, file: !4463, line: 349, type: !3971, align: 1)
!4696 = distinct !DILexicalBlock(scope: !4686, file: !4463, line: 349, column: 51)
!4697 = !DILocalVariable(name: "val", scope: !4698, file: !4463, line: 349, type: !49, align: 8)
!4698 = distinct !DILexicalBlock(scope: !4686, file: !4463, line: 349, column: 25)
!4699 = !DILocation(line: 349, column: 51, scope: !4696)
!4700 = !DILocation(line: 348, column: 22, scope: !4686)
!4701 = !DILocation(line: 348, column: 36, scope: !4686)
!4702 = !DILocation(line: 349, column: 13, scope: !4694)
!4703 = !DILocation(line: 349, column: 25, scope: !4686)
!4704 = !DILocation(line: 349, column: 43, scope: !4686)
!4705 = !DILocation(line: 349, column: 25, scope: !4698)
!4706 = !DILocation(line: 352, column: 12, scope: !4694)
!4707 = !DILocation(line: 349, column: 25, scope: !4696)
!4708 = !DILocation(line: 357, column: 6, scope: !4686)
!4709 = !DILocation(line: 352, column: 34, scope: !4694)
!4710 = !DILocation(line: 352, column: 33, scope: !4694)
!4711 = !DILocation(line: 356, column: 25, scope: !4694)
!4712 = !DILocation(line: 356, column: 9, scope: !4694)
!4713 = !DILocation(line: 353, column: 21, scope: !4694)
!4714 = !DILocation(line: 353, column: 13, scope: !4694)
!4715 = !DILocation(line: 352, column: 9, scope: !4694)
!4716 = distinct !DISubprogram(name: "forward_checked", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$15forward_checked17h5958890d97839691E", scope: !4687, file: !4463, line: 359, type: !4717, scopeLine: 359, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4719)
!4717 = !DISubroutineType(types: !4718)
!4718 = !{!3960, !45, !9}
!4719 = !{!4720, !4721, !4722, !4724, !4726, !4728, !4730, !4732}
!4720 = !DILocalVariable(name: "start", arg: 1, scope: !4716, file: !4463, line: 359, type: !45)
!4721 = !DILocalVariable(name: "count", arg: 2, scope: !4716, file: !4463, line: 359, type: !9)
!4722 = !DILocalVariable(name: "offset", scope: !4723, file: !4463, line: 360, type: !49, align: 8)
!4723 = distinct !DILexicalBlock(scope: !4716, file: !4463, line: 360, column: 9)
!4724 = !DILocalVariable(name: "residual", scope: !4725, file: !4463, line: 360, type: !3971, align: 1)
!4725 = distinct !DILexicalBlock(scope: !4716, file: !4463, line: 360, column: 47)
!4726 = !DILocalVariable(name: "val", scope: !4727, file: !4463, line: 360, type: !49, align: 8)
!4727 = distinct !DILexicalBlock(scope: !4716, file: !4463, line: 360, column: 22)
!4728 = !DILocalVariable(name: "addr", scope: !4729, file: !4463, line: 365, type: !49, align: 8)
!4729 = distinct !DILexicalBlock(scope: !4723, file: !4463, line: 365, column: 9)
!4730 = !DILocalVariable(name: "residual", scope: !4731, file: !4463, line: 365, type: !3971, align: 1)
!4731 = distinct !DILexicalBlock(scope: !4723, file: !4463, line: 365, column: 51)
!4732 = !DILocalVariable(name: "val", scope: !4733, file: !4463, line: 365, type: !49, align: 8)
!4733 = distinct !DILexicalBlock(scope: !4723, file: !4463, line: 365, column: 24)
!4734 = !DILocation(line: 360, column: 47, scope: !4725)
!4735 = !DILocation(line: 365, column: 51, scope: !4731)
!4736 = !DILocation(line: 359, column: 24, scope: !4716)
!4737 = !DILocation(line: 359, column: 37, scope: !4716)
!4738 = !DILocation(line: 365, column: 13, scope: !4729)
!4739 = !DILocation(line: 360, column: 22, scope: !4716)
!4740 = !DILocation(line: 360, column: 13, scope: !4723)
!4741 = !DILocation(line: 360, column: 22, scope: !4727)
!4742 = !DILocation(line: 361, column: 12, scope: !4723)
!4743 = !DILocation(line: 360, column: 22, scope: !4725)
!4744 = !DILocation(line: 380, column: 6, scope: !4716)
!4745 = !DILocation(line: 365, column: 24, scope: !4723)
!4746 = !DILocation(line: 362, column: 20, scope: !4723)
!4747 = !DILocation(line: 1, column: 1, scope: !4748)
!4748 = !DILexicalBlockFile(scope: !4723, file: !4749, discriminator: 0)
!4749 = !DIFile(filename: "src/lib.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "ee3c625120f76012f35becf8a6b25e32")
!4750 = !DILocation(line: 365, column: 24, scope: !4733)
!4751 = !DILocation(line: 367, column: 29, scope: !4729)
!4752 = !DILocation(line: 367, column: 15, scope: !4729)
!4753 = !DILocation(line: 367, column: 9, scope: !4729)
!4754 = !DILocation(line: 365, column: 24, scope: !4731)
!4755 = !DILocation(line: 379, column: 24, scope: !4729)
!4756 = !DILocation(line: 379, column: 14, scope: !4729)
!4757 = !DILocation(line: 379, column: 9, scope: !4729)
!4758 = !DILocation(line: 370, column: 31, scope: !4729)
!4759 = !DILocation(line: 370, column: 17, scope: !4729)
!4760 = !DILocation(line: 374, column: 24, scope: !4729)
!4761 = !DILocation(line: 1, column: 1, scope: !4762)
!4762 = !DILexicalBlockFile(scope: !4729, file: !4749, discriminator: 0)
!4763 = distinct !DISubprogram(name: "backward_checked", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$16backward_checked17h4fbf1cead61d7b35E", scope: !4687, file: !4463, line: 382, type: !4717, scopeLine: 382, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4764)
!4764 = !{!4765, !4766, !4767, !4769, !4771, !4773, !4775, !4777}
!4765 = !DILocalVariable(name: "start", arg: 1, scope: !4763, file: !4463, line: 382, type: !45)
!4766 = !DILocalVariable(name: "count", arg: 2, scope: !4763, file: !4463, line: 382, type: !9)
!4767 = !DILocalVariable(name: "offset", scope: !4768, file: !4463, line: 383, type: !49, align: 8)
!4768 = distinct !DILexicalBlock(scope: !4763, file: !4463, line: 383, column: 9)
!4769 = !DILocalVariable(name: "residual", scope: !4770, file: !4463, line: 383, type: !3971, align: 1)
!4770 = distinct !DILexicalBlock(scope: !4763, file: !4463, line: 383, column: 47)
!4771 = !DILocalVariable(name: "val", scope: !4772, file: !4463, line: 383, type: !49, align: 8)
!4772 = distinct !DILexicalBlock(scope: !4763, file: !4463, line: 383, column: 22)
!4773 = !DILocalVariable(name: "addr", scope: !4774, file: !4463, line: 388, type: !49, align: 8)
!4774 = distinct !DILexicalBlock(scope: !4768, file: !4463, line: 388, column: 9)
!4775 = !DILocalVariable(name: "residual", scope: !4776, file: !4463, line: 388, type: !3971, align: 1)
!4776 = distinct !DILexicalBlock(scope: !4768, file: !4463, line: 388, column: 51)
!4777 = !DILocalVariable(name: "val", scope: !4778, file: !4463, line: 388, type: !49, align: 8)
!4778 = distinct !DILexicalBlock(scope: !4768, file: !4463, line: 388, column: 24)
!4779 = !DILocation(line: 383, column: 47, scope: !4770)
!4780 = !DILocation(line: 388, column: 51, scope: !4776)
!4781 = !DILocation(line: 382, column: 25, scope: !4763)
!4782 = !DILocation(line: 382, column: 38, scope: !4763)
!4783 = !DILocation(line: 388, column: 13, scope: !4774)
!4784 = !DILocation(line: 383, column: 22, scope: !4763)
!4785 = !DILocation(line: 383, column: 13, scope: !4768)
!4786 = !DILocation(line: 383, column: 22, scope: !4772)
!4787 = !DILocation(line: 384, column: 12, scope: !4768)
!4788 = !DILocation(line: 383, column: 22, scope: !4770)
!4789 = !DILocation(line: 403, column: 6, scope: !4763)
!4790 = !DILocation(line: 388, column: 24, scope: !4768)
!4791 = !DILocation(line: 385, column: 20, scope: !4768)
!4792 = !DILocation(line: 1, column: 1, scope: !4793)
!4793 = !DILexicalBlockFile(scope: !4768, file: !4749, discriminator: 0)
!4794 = !DILocation(line: 388, column: 24, scope: !4778)
!4795 = !DILocation(line: 390, column: 29, scope: !4774)
!4796 = !DILocation(line: 390, column: 15, scope: !4774)
!4797 = !DILocation(line: 390, column: 9, scope: !4774)
!4798 = !DILocation(line: 388, column: 24, scope: !4776)
!4799 = !DILocation(line: 402, column: 24, scope: !4774)
!4800 = !DILocation(line: 402, column: 14, scope: !4774)
!4801 = !DILocation(line: 402, column: 9, scope: !4774)
!4802 = !DILocation(line: 393, column: 31, scope: !4774)
!4803 = !DILocation(line: 393, column: 17, scope: !4774)
!4804 = !DILocation(line: 397, column: 24, scope: !4774)
!4805 = !DILocation(line: 1, column: 1, scope: !4806)
!4806 = !DILexicalBlockFile(scope: !4774, file: !4749, discriminator: 0)
!4807 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN67_$LT$x86_64..addr..PhysAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17hde6377ec49384de3E", scope: !4808, file: !4463, line: 414, type: !4809, scopeLine: 414, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4815)
!4808 = !DINamespace(name: "{impl#18}", scope: !46)
!4809 = !DISubroutineType(types: !4810)
!4810 = !{!188, !4811, !206}
!4811 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::PhysAddrNotValid", baseType: !4812, size: 64, align: 64, dwarfAddressSpace: 0)
!4812 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysAddrNotValid", scope: !46, file: !2, size: 64, align: 64, elements: !4813, templateParams: !25, identifier: "85bba0e1554fd56e460e6285ebaf7c5d")
!4813 = !{!4814}
!4814 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4812, file: !2, baseType: !49, size: 64, align: 64)
!4815 = !{!4816, !4817}
!4816 = !DILocalVariable(name: "self", arg: 1, scope: !4807, file: !4463, line: 414, type: !4811)
!4817 = !DILocalVariable(name: "f", arg: 2, scope: !4807, file: !4463, line: 414, type: !206)
!4818 = !DILocation(line: 414, column: 12, scope: !4807)
!4819 = !DILocation(line: 414, column: 19, scope: !4807)
!4820 = !DILocation(line: 415, column: 9, scope: !4807)
!4821 = !DILocation(line: 108, column: 43, scope: !4475, inlinedAt: !4822)
!4822 = distinct !DILocation(line: 416, column: 21, scope: !4807)
!4823 = !DILocation(line: 83, column: 19, scope: !4482, inlinedAt: !4824)
!4824 = distinct !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !4822)
!4825 = !DILocation(line: 83, column: 29, scope: !4482, inlinedAt: !4824)
!4826 = !DILocation(line: 92, column: 18, scope: !4482, inlinedAt: !4824)
!4827 = !DILocation(line: 93, column: 6, scope: !4482, inlinedAt: !4824)
!4828 = !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !4822)
!4829 = !DILocation(line: 416, column: 21, scope: !4807)
!4830 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !4831)
!4831 = distinct !DILocation(line: 416, column: 21, scope: !4807)
!4832 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !4831)
!4833 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !4831)
!4834 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !4831)
!4835 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !4831)
!4836 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !4831)
!4837 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !4831)
!4838 = !DILocation(line: 418, column: 6, scope: !4807)
!4839 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_644addr8PhysAddr3new17h03dfb7e54a8584e4E", scope: !351, file: !4463, line: 428, type: !4840, scopeLine: 428, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4842)
!4840 = !DISubroutineType(types: !4841)
!4841 = !{!351, !49}
!4842 = !{!4843, !4844}
!4843 = !DILocalVariable(name: "addr", arg: 1, scope: !4839, file: !4463, line: 428, type: !49)
!4844 = !DILocalVariable(name: "p", scope: !4845, file: !4463, line: 431, type: !351, align: 8)
!4845 = distinct !DILexicalBlock(scope: !4839, file: !4463, line: 431, column: 13)
!4846 = !DILocation(line: 428, column: 22, scope: !4839)
!4847 = !DILocation(line: 430, column: 15, scope: !4839)
!4848 = !DILocation(line: 430, column: 9, scope: !4839)
!4849 = !DILocation(line: 431, column: 16, scope: !4839)
!4850 = !DILocation(line: 431, column: 16, scope: !4845)
!4851 = !DILocation(line: 434, column: 6, scope: !4839)
!4852 = !DILocation(line: 432, column: 23, scope: !4839)
!4853 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_644addr8PhysAddr12new_truncate17hb3d052fcb56a18cfE", scope: !351, file: !4463, line: 438, type: !4840, scopeLine: 438, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4854)
!4854 = !{!4855}
!4855 = !DILocalVariable(name: "addr", arg: 1, scope: !4853, file: !4463, line: 438, type: !49)
!4856 = !DILocation(line: 438, column: 31, scope: !4853)
!4857 = !DILocation(line: 439, column: 18, scope: !4853)
!4858 = !DILocation(line: 439, column: 9, scope: !4853)
!4859 = !DILocation(line: 440, column: 6, scope: !4853)
!4860 = distinct !DISubprogram(name: "try_new", linkageName: "_ZN6x86_644addr8PhysAddr7try_new17h57266f89adf5e144E", scope: !351, file: !4463, line: 456, type: !4861, scopeLine: 456, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4878)
!4861 = !DISubroutineType(types: !4862)
!4862 = !{!4863, !49}
!4863 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::addr::PhysAddr, x86_64::addr::PhysAddrNotValid>", scope: !189, file: !2, size: 128, align: 64, elements: !4864, templateParams: !25, identifier: "1f2ab115ec797420ac9d9a9ef649bbf7")
!4864 = !{!4865}
!4865 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4863, file: !2, size: 128, align: 64, elements: !4866, templateParams: !25, identifier: "e3ac79154d9949b3f61da4f69c37269d", discriminator: !4877)
!4866 = !{!4867, !4873}
!4867 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !4865, file: !2, baseType: !4868, size: 128, align: 64, extraData: i64 0)
!4868 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !4863, file: !2, size: 128, align: 64, elements: !4869, templateParams: !4871, identifier: "48285b18c77ac87e8784f4ed66b5e6b6")
!4869 = !{!4870}
!4870 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4868, file: !2, baseType: !351, size: 64, align: 64, offset: 64)
!4871 = !{!1232, !4872}
!4872 = !DITemplateTypeParameter(name: "E", type: !4812)
!4873 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !4865, file: !2, baseType: !4874, size: 128, align: 64, extraData: i64 1)
!4874 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !4863, file: !2, size: 128, align: 64, elements: !4875, templateParams: !4871, identifier: "edfddac7ddc106d9adb7162b862e6038")
!4875 = !{!4876}
!4876 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4874, file: !2, baseType: !4812, size: 64, align: 64, offset: 64)
!4877 = !DIDerivedType(tag: DW_TAG_member, scope: !4863, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!4878 = !{!4879, !4880}
!4879 = !DILocalVariable(name: "addr", arg: 1, scope: !4860, file: !4463, line: 456, type: !49)
!4880 = !DILocalVariable(name: "p", scope: !4881, file: !4463, line: 457, type: !351, align: 8)
!4881 = distinct !DILexicalBlock(scope: !4860, file: !4463, line: 457, column: 9)
!4882 = !DILocation(line: 456, column: 26, scope: !4860)
!4883 = !DILocation(line: 457, column: 17, scope: !4860)
!4884 = !DILocation(line: 457, column: 13, scope: !4881)
!4885 = !DILocation(line: 458, column: 12, scope: !4881)
!4886 = !DILocation(line: 461, column: 17, scope: !4881)
!4887 = !DILocation(line: 461, column: 13, scope: !4881)
!4888 = !DILocation(line: 458, column: 9, scope: !4881)
!4889 = !DILocation(line: 459, column: 13, scope: !4881)
!4890 = !DILocation(line: 463, column: 6, scope: !4860)
!4891 = distinct !DISubprogram(name: "as_u64", linkageName: "_ZN6x86_644addr8PhysAddr6as_u6417h965a3dbff956bfa8E", scope: !351, file: !4463, line: 473, type: !4892, scopeLine: 473, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4894)
!4892 = !DISubroutineType(types: !4893)
!4893 = !{!49, !351}
!4894 = !{!4895}
!4895 = !DILocalVariable(name: "self", arg: 1, scope: !4891, file: !4463, line: 473, type: !351)
!4896 = !DILocation(line: 473, column: 25, scope: !4891)
!4897 = !DILocation(line: 475, column: 6, scope: !4891)
!4898 = distinct !DISubprogram(name: "align_down<u64>", linkageName: "_ZN6x86_644addr8PhysAddr10align_down17h80161181dd642146E", scope: !351, file: !4463, line: 503, type: !4899, scopeLine: 503, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !4587, retainedNodes: !4901)
!4899 = !DISubroutineType(types: !4900)
!4900 = !{!351, !351, !49}
!4901 = !{!4902, !4903}
!4902 = !DILocalVariable(name: "self", arg: 1, scope: !4898, file: !4463, line: 503, type: !351)
!4903 = !DILocalVariable(name: "align", arg: 2, scope: !4898, file: !4463, line: 503, type: !49)
!4904 = !DILocation(line: 503, column: 26, scope: !4898)
!4905 = !DILocation(line: 503, column: 32, scope: !4898)
!4906 = !DILocation(line: 507, column: 37, scope: !4898)
!4907 = !DILocation(line: 507, column: 18, scope: !4898)
!4908 = !DILocation(line: 507, column: 9, scope: !4898)
!4909 = !DILocation(line: 508, column: 6, scope: !4898)
!4910 = distinct !DISubprogram(name: "is_aligned<u64>", linkageName: "_ZN6x86_644addr8PhysAddr10is_aligned17hed1a3670ca61bc22E", scope: !351, file: !4463, line: 512, type: !4911, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !4587, retainedNodes: !4913)
!4911 = !DISubroutineType(types: !4912)
!4912 = !{!306, !351, !49}
!4913 = !{!4914, !4915}
!4914 = !DILocalVariable(name: "self", arg: 1, scope: !4910, file: !4463, line: 512, type: !351)
!4915 = !DILocalVariable(name: "align", arg: 2, scope: !4910, file: !4463, line: 512, type: !49)
!4916 = !DILocation(line: 512, column: 26, scope: !4910)
!4917 = !DILocation(line: 512, column: 32, scope: !4910)
!4918 = !DILocation(line: 516, column: 9, scope: !4910)
!4919 = !DILocation(line: 517, column: 6, scope: !4910)
!4920 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hc30fc4c1dff3f12fE", scope: !4921, file: !4463, line: 521, type: !4922, scopeLine: 521, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4924)
!4921 = !DINamespace(name: "{impl#20}", scope: !46)
!4922 = !DISubroutineType(types: !4923)
!4923 = !{!188, !643, !206}
!4924 = !{!4925, !4926}
!4925 = !DILocalVariable(name: "self", arg: 1, scope: !4920, file: !4463, line: 521, type: !643)
!4926 = !DILocalVariable(name: "f", arg: 2, scope: !4920, file: !4463, line: 521, type: !206)
!4927 = !DILocation(line: 521, column: 12, scope: !4920)
!4928 = !DILocation(line: 521, column: 19, scope: !4920)
!4929 = !DILocation(line: 522, column: 9, scope: !4920)
!4930 = !DILocation(line: 108, column: 43, scope: !4475, inlinedAt: !4931)
!4931 = distinct !DILocation(line: 523, column: 21, scope: !4920)
!4932 = !DILocation(line: 83, column: 19, scope: !4482, inlinedAt: !4933)
!4933 = distinct !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !4931)
!4934 = !DILocation(line: 83, column: 29, scope: !4482, inlinedAt: !4933)
!4935 = !DILocation(line: 92, column: 18, scope: !4482, inlinedAt: !4933)
!4936 = !DILocation(line: 93, column: 6, scope: !4482, inlinedAt: !4933)
!4937 = !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !4931)
!4938 = !DILocation(line: 523, column: 21, scope: !4920)
!4939 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !4940)
!4940 = distinct !DILocation(line: 523, column: 21, scope: !4920)
!4941 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !4940)
!4942 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !4940)
!4943 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !4940)
!4944 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !4940)
!4945 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !4940)
!4946 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !4940)
!4947 = !DILocation(line: 525, column: 6, scope: !4920)
!4948 = distinct !DISubprogram(name: "align_down", linkageName: "_ZN6x86_644addr10align_down17h2855ed8d5a4761c6E", scope: !46, file: !4463, line: 641, type: !4949, scopeLine: 641, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4951)
!4949 = !DISubroutineType(types: !4950)
!4950 = !{!49, !49, !49}
!4951 = !{!4952, !4953}
!4952 = !DILocalVariable(name: "addr", arg: 1, scope: !4948, file: !4463, line: 641, type: !49)
!4953 = !DILocalVariable(name: "align", arg: 2, scope: !4948, file: !4463, line: 641, type: !49)
!4954 = !DILocation(line: 641, column: 25, scope: !4948)
!4955 = !DILocation(line: 641, column: 36, scope: !4948)
!4956 = !DILocalVariable(name: "self", arg: 1, scope: !4957, file: !1796, line: 2169, type: !49)
!4957 = distinct !DISubprogram(name: "is_power_of_two", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15is_power_of_two17ha08a2ea8b1717007E", scope: !1797, file: !1796, line: 2169, type: !4958, scopeLine: 2169, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4960)
!4958 = !DISubroutineType(types: !4959)
!4959 = !{!306, !49}
!4960 = !{!4956}
!4961 = !DILocation(line: 2169, column: 38, scope: !4957, inlinedAt: !4962)
!4962 = distinct !DILocation(line: 642, column: 13, scope: !4948)
!4963 = !DILocalVariable(name: "self", arg: 1, scope: !4964, file: !1796, line: 106, type: !49)
!4964 = distinct !DISubprogram(name: "count_ones", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$10count_ones17hc195c1952b48a43dE", scope: !1797, file: !1796, line: 106, type: !4965, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4967)
!4965 = !DISubroutineType(types: !4966)
!4966 = !{!28, !49}
!4967 = !{!4963}
!4968 = !DILocation(line: 106, column: 33, scope: !4964, inlinedAt: !4969)
!4969 = distinct !DILocation(line: 2170, column: 13, scope: !4957, inlinedAt: !4962)
!4970 = !DILocation(line: 107, column: 13, scope: !4964, inlinedAt: !4969)
!4971 = !DILocation(line: 2170, column: 13, scope: !4957, inlinedAt: !4962)
!4972 = !DILocation(line: 642, column: 5, scope: !4948)
!4973 = !DILocation(line: 643, column: 13, scope: !4948)
!4974 = !DILocation(line: 643, column: 12, scope: !4948)
!4975 = !DILocation(line: 643, column: 5, scope: !4948)
!4976 = !DILocation(line: 644, column: 2, scope: !4948)
!4977 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7set_reg17h7eb39c5f9f55d1edE", scope: !4979, file: !4978, line: 69, type: !4981, scopeLine: 69, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4987)
!4978 = !DIFile(filename: "src/instructions/segmentation.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "a6e638d3b12180487ef08b57292518ec")
!4979 = !DINamespace(name: "{impl#0}", scope: !4980)
!4980 = !DINamespace(name: "segmentation", scope: !385)
!4981 = !DISubroutineType(types: !4982)
!4982 = !{null, !4983}
!4983 = !DICompositeType(tag: DW_TAG_structure_type, name: "SegmentSelector", scope: !4984, file: !2, size: 16, align: 16, elements: !4985, templateParams: !25, identifier: "f7ad0bf7afc0c6108d65924273a1b00e")
!4984 = !DINamespace(name: "segmentation", scope: !779)
!4985 = !{!4986}
!4986 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4983, file: !2, baseType: !19, size: 16, align: 16)
!4987 = !{!4988}
!4988 = !DILocalVariable(name: "sel", arg: 1, scope: !4977, file: !4978, line: 69, type: !4983)
!4989 = !DILocation(line: 69, column: 23, scope: !4977)
!4990 = !DILocalVariable(name: "small", arg: 1, scope: !4991, file: !3741, line: 52, type: !19)
!4991 = distinct !DISubprogram(name: "from", linkageName: "_ZN4core7convert3num64_$LT$impl$u20$core..convert..From$LT$u16$GT$$u20$for$u20$u64$GT$4from17hf1039ef91c9bd41dE", scope: !4992, file: !3741, line: 52, type: !4993, scopeLine: 52, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !4995)
!4992 = !DINamespace(name: "{impl#46}", scope: !3744)
!4993 = !DISubroutineType(types: !4994)
!4994 = !{!49, !19}
!4995 = !{!4990}
!4996 = !DILocation(line: 52, column: 21, scope: !4991, inlinedAt: !4997)
!4997 = distinct !DILocation(line: 77, column: 31, scope: !4977)
!4998 = !DILocation(line: 53, column: 17, scope: !4991, inlinedAt: !4997)
!4999 = !DILocation(line: 71, column: 13, scope: !4977)
!5000 = !{i32 0, i32 42481, i32 42511, i32 42552, i32 42582, i32 42607}
!5001 = !DILocation(line: 82, column: 6, scope: !4977)
!5002 = distinct !DISubprogram(name: "swap", linkageName: "_ZN6x86_6412instructions12segmentation53_$LT$impl$u20$x86_64..registers..segmentation..GS$GT$4swap17hef625f706401f0d5E", scope: !5003, file: !4978, line: 100, type: !5004, scopeLine: 100, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !25)
!5003 = !DICompositeType(tag: DW_TAG_structure_type, name: "GS", scope: !4984, file: !2, align: 8, elements: !25, identifier: "fb95d9b3b895b27bce7c5da8732bf9b6")
!5004 = !DISubroutineType(types: !5005)
!5005 = !{null}
!5006 = !DILocation(line: 102, column: 13, scope: !5002)
!5007 = !{i32 43256}
!5008 = !DILocation(line: 104, column: 6, scope: !5002)
!5009 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6412instructions3tlb4Pcid3new17hb97f203eaa8af8a6E", scope: !383, file: !5010, line: 55, type: !5011, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5028)
!5010 = !DIFile(filename: "src/instructions/tlb.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "6a948e7a9f32272752c6978f8eca934b")
!5011 = !DISubroutineType(types: !5012)
!5012 = !{!5013, !19}
!5013 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::instructions::tlb::Pcid, &str>", scope: !189, file: !2, size: 128, align: 64, elements: !5014, templateParams: !25, identifier: "459a1408ce3e0e54361d27361b17437")
!5014 = !{!5015}
!5015 = !DICompositeType(tag: DW_TAG_variant_part, scope: !5013, file: !2, size: 128, align: 64, elements: !5016, templateParams: !25, identifier: "dc82618cde18f4184c2f330df4b34ada", discriminator: !5027)
!5016 = !{!5017, !5023}
!5017 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !5015, file: !2, baseType: !5018, size: 128, align: 64, extraData: i64 0)
!5018 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !5013, file: !2, size: 128, align: 64, elements: !5019, templateParams: !5021, identifier: "c68831c721a10930991923397aca7a7a")
!5019 = !{!5020}
!5020 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5018, file: !2, baseType: !383, size: 16, align: 16, offset: 64)
!5021 = !{!1292, !5022}
!5022 = !DITemplateTypeParameter(name: "E", type: !115)
!5023 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !5015, file: !2, baseType: !5024, size: 128, align: 64)
!5024 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !5013, file: !2, size: 128, align: 64, elements: !5025, templateParams: !5021, identifier: "22087a9c22d996f13bdf01639356f431")
!5025 = !{!5026}
!5026 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5024, file: !2, baseType: !115, size: 128, align: 64)
!5027 = !DIDerivedType(tag: DW_TAG_member, scope: !5013, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!5028 = !{!5029}
!5029 = !DILocalVariable(name: "pcid", arg: 1, scope: !5009, file: !5010, line: 55, type: !19)
!5030 = !DILocation(line: 55, column: 22, scope: !5009)
!5031 = !DILocation(line: 56, column: 12, scope: !5009)
!5032 = !DILocation(line: 59, column: 16, scope: !5009)
!5033 = !DILocation(line: 59, column: 13, scope: !5009)
!5034 = !DILocation(line: 56, column: 9, scope: !5009)
!5035 = !DILocation(line: 57, column: 13, scope: !5009)
!5036 = !DILocation(line: 61, column: 6, scope: !5009)
!5037 = distinct !DISubprogram(name: "value", linkageName: "_ZN6x86_6412instructions3tlb4Pcid5value17h9497875ff7ba7de8E", scope: !383, file: !5010, line: 64, type: !5038, scopeLine: 64, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5040)
!5038 = !DISubroutineType(types: !5039)
!5039 = !{!19, !382}
!5040 = !{!5041}
!5041 = !DILocalVariable(name: "self", arg: 1, scope: !5037, file: !5010, line: 64, type: !382)
!5042 = !DILocation(line: 64, column: 24, scope: !5037)
!5043 = !DILocation(line: 65, column: 9, scope: !5037)
!5044 = !DILocation(line: 66, column: 6, scope: !5037)
!5045 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_649registers5debug26DebugAddressRegisterNumber3new17h88bd3d06910c5a43E", scope: !795, file: !5046, line: 83, type: !5047, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5062)
!5046 = !DIFile(filename: "src/registers/debug.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "2237ab0b683392507010f44ce1c4d72b")
!5047 = !DISubroutineType(types: !5048)
!5048 = !{!5049, !119}
!5049 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::DebugAddressRegisterNumber>", scope: !124, file: !2, size: 8, align: 8, elements: !5050, templateParams: !25, identifier: "acf140e8522785a3aed68cff8ab453a6")
!5050 = !{!5051}
!5051 = !DICompositeType(tag: DW_TAG_variant_part, scope: !5049, file: !2, size: 8, align: 8, elements: !5052, templateParams: !25, identifier: "743c997edf756f42cc167d0f3f4b4b6b", discriminator: !5061)
!5052 = !{!5053, !5057}
!5053 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !5051, file: !2, baseType: !5054, size: 8, align: 8, extraData: i64 4)
!5054 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !5049, file: !2, size: 8, align: 8, elements: !25, templateParams: !5055, identifier: "e5f7f0561b5be4e2db74e17a6369b1f7")
!5055 = !{!5056}
!5056 = !DITemplateTypeParameter(name: "T", type: !795)
!5057 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !5051, file: !2, baseType: !5058, size: 8, align: 8)
!5058 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !5049, file: !2, size: 8, align: 8, elements: !5059, templateParams: !5055, identifier: "95e1293d7bf53c50ec71bd9601ca7579")
!5059 = !{!5060}
!5060 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5058, file: !2, baseType: !795, size: 8, align: 8)
!5061 = !DIDerivedType(tag: DW_TAG_member, scope: !5049, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!5062 = !{!5063}
!5063 = !DILocalVariable(name: "n", arg: 1, scope: !5045, file: !5046, line: 83, type: !119)
!5064 = !DILocation(line: 83, column: 22, scope: !5045)
!5065 = !DILocation(line: 84, column: 9, scope: !5045)
!5066 = !DILocation(line: 89, column: 18, scope: !5045)
!5067 = !DILocation(line: 85, column: 23, scope: !5045)
!5068 = !DILocation(line: 85, column: 18, scope: !5045)
!5069 = !DILocation(line: 85, column: 32, scope: !5045)
!5070 = !DILocation(line: 86, column: 23, scope: !5045)
!5071 = !DILocation(line: 86, column: 18, scope: !5045)
!5072 = !DILocation(line: 86, column: 32, scope: !5045)
!5073 = !DILocation(line: 87, column: 23, scope: !5045)
!5074 = !DILocation(line: 87, column: 18, scope: !5045)
!5075 = !DILocation(line: 87, column: 32, scope: !5045)
!5076 = !DILocation(line: 88, column: 23, scope: !5045)
!5077 = !DILocation(line: 88, column: 18, scope: !5045)
!5078 = !DILocation(line: 88, column: 32, scope: !5045)
!5079 = !DILocation(line: 91, column: 6, scope: !5045)
!5080 = distinct !DISubprogram(name: "get", linkageName: "_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h642760f3a1c41b42E", scope: !795, file: !5046, line: 94, type: !5081, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5083)
!5081 = !DISubroutineType(types: !5082)
!5082 = !{!119, !795}
!5083 = !{!5084}
!5084 = !DILocalVariable(name: "self", arg: 1, scope: !5080, file: !5046, line: 94, type: !795)
!5085 = !DILocation(line: 94, column: 22, scope: !5080)
!5086 = !DILocation(line: 95, column: 15, scope: !5080)
!5087 = !DILocation(line: 95, column: 9, scope: !5080)
!5088 = !DILocation(line: 96, column: 26, scope: !5080)
!5089 = !DILocation(line: 97, column: 26, scope: !5080)
!5090 = !DILocation(line: 98, column: 26, scope: !5080)
!5091 = !DILocation(line: 99, column: 26, scope: !5080)
!5092 = !DILocation(line: 101, column: 6, scope: !5080)
!5093 = distinct !DISubprogram(name: "trap", linkageName: "_ZN6x86_649registers5debug8Dr6Flags4trap17hebec485eb3743e11E", scope: !5094, file: !5046, line: 153, type: !5097, scopeLine: 153, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5099)
!5094 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr6Flags", scope: !778, file: !2, size: 64, align: 64, elements: !5095, templateParams: !25, identifier: "8a522ba9b4d742a5d41844a9d1606e24")
!5095 = !{!5096}
!5096 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !5094, file: !2, baseType: !49, size: 64, align: 64)
!5097 = !DISubroutineType(types: !5098)
!5098 = !{!5094, !795}
!5099 = !{!5100}
!5100 = !DILocalVariable(name: "n", arg: 1, scope: !5093, file: !5046, line: 153, type: !795)
!5101 = !DILocation(line: 153, column: 17, scope: !5093)
!5102 = !DILocation(line: 154, column: 15, scope: !5093)
!5103 = !DILocation(line: 154, column: 9, scope: !5093)
!5104 = !DILocation(line: 155, column: 48, scope: !5093)
!5105 = !DILocation(line: 156, column: 48, scope: !5093)
!5106 = !DILocation(line: 157, column: 48, scope: !5093)
!5107 = !DILocation(line: 158, column: 48, scope: !5093)
!5108 = !DILocation(line: 160, column: 6, scope: !5093)
!5109 = distinct !DISubprogram(name: "local_breakpoint_enable", linkageName: "_ZN6x86_649registers5debug8Dr7Flags23local_breakpoint_enable17h1050e345abc30721E", scope: !5110, file: !5046, line: 215, type: !5113, scopeLine: 215, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5115)
!5110 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr7Flags", scope: !778, file: !2, size: 64, align: 64, elements: !5111, templateParams: !25, identifier: "93401366316d0f3c700bde42770ad187")
!5111 = !{!5112}
!5112 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !5110, file: !2, baseType: !49, size: 64, align: 64)
!5113 = !DISubroutineType(types: !5114)
!5114 = !{!5110, !795}
!5115 = !{!5116}
!5116 = !DILocalVariable(name: "n", arg: 1, scope: !5109, file: !5046, line: 215, type: !795)
!5117 = !DILocation(line: 215, column: 36, scope: !5109)
!5118 = !DILocation(line: 216, column: 15, scope: !5109)
!5119 = !DILocation(line: 216, column: 9, scope: !5109)
!5120 = !DILocation(line: 217, column: 48, scope: !5109)
!5121 = !DILocation(line: 218, column: 48, scope: !5109)
!5122 = !DILocation(line: 219, column: 48, scope: !5109)
!5123 = !DILocation(line: 220, column: 48, scope: !5109)
!5124 = !DILocation(line: 222, column: 6, scope: !5109)
!5125 = distinct !DISubprogram(name: "global_breakpoint_enable", linkageName: "_ZN6x86_649registers5debug8Dr7Flags24global_breakpoint_enable17h0c2c896d7cbbeb8eE", scope: !5110, file: !5046, line: 225, type: !5113, scopeLine: 225, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5126)
!5126 = !{!5127}
!5127 = !DILocalVariable(name: "n", arg: 1, scope: !5125, file: !5046, line: 225, type: !795)
!5128 = !DILocation(line: 225, column: 37, scope: !5125)
!5129 = !DILocation(line: 226, column: 15, scope: !5125)
!5130 = !DILocation(line: 226, column: 9, scope: !5125)
!5131 = !DILocation(line: 227, column: 48, scope: !5125)
!5132 = !DILocation(line: 228, column: 48, scope: !5125)
!5133 = !DILocation(line: 229, column: 48, scope: !5125)
!5134 = !DILocation(line: 230, column: 48, scope: !5125)
!5135 = !DILocation(line: 232, column: 6, scope: !5125)
!5136 = distinct !DISubprogram(name: "from_bits", linkageName: "_ZN6x86_649registers5debug19BreakpointCondition9from_bits17hec604d8e23b8aea9E", scope: !785, file: !5046, line: 254, type: !5137, scopeLine: 254, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5139)
!5137 = !DISubroutineType(types: !5138)
!5138 = !{!3117, !49}
!5139 = !{!5140}
!5140 = !DILocalVariable(name: "bits", arg: 1, scope: !5136, file: !5046, line: 254, type: !49)
!5141 = !DILocation(line: 254, column: 28, scope: !5136)
!5142 = !DILocation(line: 255, column: 9, scope: !5136)
!5143 = !DILocation(line: 260, column: 18, scope: !5136)
!5144 = !DILocation(line: 256, column: 26, scope: !5136)
!5145 = !DILocation(line: 256, column: 21, scope: !5136)
!5146 = !DILocation(line: 256, column: 52, scope: !5136)
!5147 = !DILocation(line: 257, column: 26, scope: !5136)
!5148 = !DILocation(line: 257, column: 21, scope: !5136)
!5149 = !DILocation(line: 257, column: 42, scope: !5136)
!5150 = !DILocation(line: 258, column: 26, scope: !5136)
!5151 = !DILocation(line: 258, column: 21, scope: !5136)
!5152 = !DILocation(line: 258, column: 45, scope: !5136)
!5153 = !DILocation(line: 259, column: 26, scope: !5136)
!5154 = !DILocation(line: 259, column: 21, scope: !5136)
!5155 = !DILocation(line: 259, column: 47, scope: !5136)
!5156 = !DILocation(line: 262, column: 6, scope: !5136)
!5157 = distinct !DISubprogram(name: "bit_range", linkageName: "_ZN6x86_649registers5debug19BreakpointCondition9bit_range17h6a34bd041322c0f6E", scope: !785, file: !5046, line: 264, type: !5158, scopeLine: 264, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5160)
!5158 = !DISubroutineType(types: !5159)
!5159 = !{!1304, !795}
!5160 = !{!5161, !5162}
!5161 = !DILocalVariable(name: "n", arg: 1, scope: !5157, file: !5046, line: 264, type: !795)
!5162 = !DILocalVariable(name: "lsb", scope: !5163, file: !5046, line: 265, type: !9, align: 8)
!5163 = distinct !DILexicalBlock(scope: !5157, file: !5046, line: 265, column: 9)
!5164 = !DILocation(line: 264, column: 24, scope: !5157)
!5165 = !DILocation(line: 265, column: 29, scope: !5157)
!5166 = !DILocation(line: 265, column: 25, scope: !5157)
!5167 = !DILocation(line: 265, column: 19, scope: !5157)
!5168 = !DILocation(line: 265, column: 13, scope: !5163)
!5169 = !DILocation(line: 266, column: 14, scope: !5163)
!5170 = !DILocation(line: 266, column: 9, scope: !5163)
!5171 = !DILocation(line: 267, column: 6, scope: !5157)
!5172 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_649registers5debug14BreakpointSize3new17h3c0f483f0e45a5c4E", scope: !777, file: !5046, line: 289, type: !5173, scopeLine: 289, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5175)
!5173 = !DISubroutineType(types: !5174)
!5174 = !{!3086, !9}
!5175 = !{!5176}
!5176 = !DILocalVariable(name: "size", arg: 1, scope: !5172, file: !5046, line: 289, type: !9)
!5177 = !DILocation(line: 289, column: 22, scope: !5172)
!5178 = !DILocation(line: 290, column: 9, scope: !5172)
!5179 = !DILocation(line: 295, column: 18, scope: !5172)
!5180 = !DILocation(line: 291, column: 23, scope: !5172)
!5181 = !DILocation(line: 291, column: 18, scope: !5172)
!5182 = !DILocation(line: 291, column: 37, scope: !5172)
!5183 = !DILocation(line: 292, column: 23, scope: !5172)
!5184 = !DILocation(line: 292, column: 18, scope: !5172)
!5185 = !DILocation(line: 292, column: 37, scope: !5172)
!5186 = !DILocation(line: 293, column: 23, scope: !5172)
!5187 = !DILocation(line: 293, column: 18, scope: !5172)
!5188 = !DILocation(line: 293, column: 37, scope: !5172)
!5189 = !DILocation(line: 294, column: 23, scope: !5172)
!5190 = !DILocation(line: 294, column: 18, scope: !5172)
!5191 = !DILocation(line: 294, column: 37, scope: !5172)
!5192 = !DILocation(line: 297, column: 6, scope: !5172)
!5193 = distinct !DISubprogram(name: "from_bits", linkageName: "_ZN6x86_649registers5debug14BreakpointSize9from_bits17h14816c58c2c0a885E", scope: !777, file: !5046, line: 300, type: !5194, scopeLine: 300, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5196)
!5194 = !DISubroutineType(types: !5195)
!5195 = !{!3086, !49}
!5196 = !{!5197}
!5197 = !DILocalVariable(name: "bits", arg: 1, scope: !5193, file: !5046, line: 300, type: !49)
!5198 = !DILocation(line: 300, column: 28, scope: !5193)
!5199 = !DILocation(line: 301, column: 9, scope: !5193)
!5200 = !DILocation(line: 306, column: 18, scope: !5193)
!5201 = !DILocation(line: 302, column: 26, scope: !5193)
!5202 = !DILocation(line: 302, column: 21, scope: !5193)
!5203 = !DILocation(line: 302, column: 40, scope: !5193)
!5204 = !DILocation(line: 303, column: 26, scope: !5193)
!5205 = !DILocation(line: 303, column: 21, scope: !5193)
!5206 = !DILocation(line: 303, column: 40, scope: !5193)
!5207 = !DILocation(line: 304, column: 26, scope: !5193)
!5208 = !DILocation(line: 304, column: 21, scope: !5193)
!5209 = !DILocation(line: 304, column: 40, scope: !5193)
!5210 = !DILocation(line: 305, column: 26, scope: !5193)
!5211 = !DILocation(line: 305, column: 21, scope: !5193)
!5212 = !DILocation(line: 305, column: 40, scope: !5193)
!5213 = !DILocation(line: 308, column: 6, scope: !5193)
!5214 = distinct !DISubprogram(name: "bit_range", linkageName: "_ZN6x86_649registers5debug14BreakpointSize9bit_range17h8151f363684137dfE", scope: !777, file: !5046, line: 310, type: !5158, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5215)
!5215 = !{!5216, !5217}
!5216 = !DILocalVariable(name: "n", arg: 1, scope: !5214, file: !5046, line: 310, type: !795)
!5217 = !DILocalVariable(name: "lsb", scope: !5218, file: !5046, line: 311, type: !9, align: 8)
!5218 = distinct !DILexicalBlock(scope: !5214, file: !5046, line: 311, column: 9)
!5219 = !DILocation(line: 310, column: 24, scope: !5214)
!5220 = !DILocation(line: 311, column: 29, scope: !5214)
!5221 = !DILocation(line: 311, column: 25, scope: !5214)
!5222 = !DILocation(line: 311, column: 19, scope: !5214)
!5223 = !DILocation(line: 311, column: 13, scope: !5218)
!5224 = !DILocation(line: 312, column: 14, scope: !5218)
!5225 = !DILocation(line: 312, column: 9, scope: !5218)
!5226 = !DILocation(line: 313, column: 6, scope: !5214)
!5227 = distinct !DISubprogram(name: "from", linkageName: "_ZN116_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..convert..From$LT$x86_64..registers..debug..Dr7Flags$GT$$GT$4from17hc36e8407ff0d8e19E", scope: !5228, file: !5046, line: 326, type: !5229, scopeLine: 326, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5234)
!5228 = !DINamespace(name: "{impl#5}", scope: !778)
!5229 = !DISubroutineType(types: !5230)
!5230 = !{!5231, !5110}
!5231 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr7Value", scope: !778, file: !2, size: 64, align: 64, elements: !5232, templateParams: !25, identifier: "3672b5ef305ab3128a1d479155b2a22d")
!5232 = !{!5233}
!5233 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !5231, file: !2, baseType: !49, size: 64, align: 64)
!5234 = !{!5235}
!5235 = !DILocalVariable(name: "dr7_flags", arg: 1, scope: !5227, file: !5046, line: 326, type: !5110)
!5236 = !DILocation(line: 326, column: 13, scope: !5227)
!5237 = !DILocation(line: 327, column: 34, scope: !5227)
!5238 = !DILocation(line: 327, column: 9, scope: !5227)
!5239 = !DILocation(line: 328, column: 6, scope: !5227)
!5240 = distinct !DISubprogram(name: "valid_bits", linkageName: "_ZN6x86_649registers5debug8Dr7Value10valid_bits17h55f704a7ed2bebc0E", scope: !5231, file: !5046, line: 332, type: !5241, scopeLine: 332, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5243)
!5241 = !DISubroutineType(types: !5242)
!5242 = !{!49}
!5243 = !{!5244, !5246}
!5244 = !DILocalVariable(name: "field_valid_bits", scope: !5245, file: !5046, line: 333, type: !49, align: 8)
!5245 = distinct !DILexicalBlock(scope: !5240, file: !5046, line: 333, column: 9)
!5246 = !DILocalVariable(name: "flag_valid_bits", scope: !5247, file: !5046, line: 334, type: !49, align: 8)
!5247 = distinct !DILexicalBlock(scope: !5245, file: !5046, line: 334, column: 9)
!5248 = !DILocation(line: 333, column: 32, scope: !5240)
!5249 = !DILocation(line: 333, column: 13, scope: !5245)
!5250 = !DILocation(line: 334, column: 31, scope: !5245)
!5251 = !DILocation(line: 334, column: 13, scope: !5247)
!5252 = !DILocation(line: 335, column: 9, scope: !5247)
!5253 = !DILocation(line: 336, column: 6, scope: !5240)
!5254 = distinct !DISubprogram(name: "from_bits_truncate", linkageName: "_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17hb2eb74231864e434E", scope: !5231, file: !5046, line: 350, type: !5255, scopeLine: 350, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5257)
!5255 = !DISubroutineType(types: !5256)
!5256 = !{!5231, !49}
!5257 = !{!5258}
!5258 = !DILocalVariable(name: "bits", arg: 1, scope: !5254, file: !5046, line: 350, type: !49)
!5259 = !DILocation(line: 350, column: 37, scope: !5254)
!5260 = !DILocation(line: 352, column: 26, scope: !5254)
!5261 = !DILocation(line: 352, column: 19, scope: !5254)
!5262 = !DILocation(line: 351, column: 9, scope: !5254)
!5263 = !DILocation(line: 354, column: 6, scope: !5254)
!5264 = distinct !DISubprogram(name: "condition", linkageName: "_ZN6x86_649registers5debug8Dr7Value9condition17h1d02c41db352fde9E", scope: !5231, file: !5046, line: 407, type: !5265, scopeLine: 407, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5268)
!5265 = !DISubroutineType(types: !5266)
!5266 = !{!785, !5267, !795}
!5267 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr7Value", baseType: !5231, size: 64, align: 64, dwarfAddressSpace: 0)
!5268 = !{!5269, !5270, !5271}
!5269 = !DILocalVariable(name: "self", arg: 1, scope: !5264, file: !5046, line: 407, type: !5267)
!5270 = !DILocalVariable(name: "n", arg: 2, scope: !5264, file: !5046, line: 407, type: !795)
!5271 = !DILocalVariable(name: "condition", scope: !5272, file: !5046, line: 408, type: !49, align: 8)
!5272 = distinct !DILexicalBlock(scope: !5264, file: !5046, line: 408, column: 9)
!5273 = !DILocation(line: 407, column: 22, scope: !5264)
!5274 = !DILocation(line: 407, column: 29, scope: !5264)
!5275 = !DILocation(line: 408, column: 44, scope: !5264)
!5276 = !DILocation(line: 408, column: 25, scope: !5264)
!5277 = !DILocation(line: 408, column: 13, scope: !5272)
!5278 = !DILocation(line: 409, column: 9, scope: !5272)
!5279 = !DILocation(line: 410, column: 6, scope: !5264)
!5280 = distinct !DISubprogram(name: "set_condition", linkageName: "_ZN6x86_649registers5debug8Dr7Value13set_condition17h334862cce47cd19cE", scope: !5231, file: !5046, line: 413, type: !5281, scopeLine: 413, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5284)
!5281 = !DISubroutineType(types: !5282)
!5282 = !{null, !5283, !795, !785}
!5283 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::registers::debug::Dr7Value", baseType: !5231, size: 64, align: 64, dwarfAddressSpace: 0)
!5284 = !{!5285, !5286, !5287}
!5285 = !DILocalVariable(name: "self", arg: 1, scope: !5280, file: !5046, line: 413, type: !5283)
!5286 = !DILocalVariable(name: "n", arg: 2, scope: !5280, file: !5046, line: 413, type: !795)
!5287 = !DILocalVariable(name: "condition", arg: 3, scope: !5280, file: !5046, line: 413, type: !785)
!5288 = !DILocation(line: 413, column: 26, scope: !5280)
!5289 = !DILocation(line: 413, column: 37, scope: !5280)
!5290 = !DILocation(line: 413, column: 68, scope: !5280)
!5291 = !DILocation(line: 415, column: 23, scope: !5280)
!5292 = !DILocation(line: 415, column: 58, scope: !5280)
!5293 = !DILocation(line: 414, column: 9, scope: !5280)
!5294 = !DILocation(line: 416, column: 6, scope: !5280)
!5295 = distinct !DISubprogram(name: "size", linkageName: "_ZN6x86_649registers5debug8Dr7Value4size17h9783386206894831E", scope: !5231, file: !5046, line: 419, type: !5296, scopeLine: 419, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5298)
!5296 = !DISubroutineType(types: !5297)
!5297 = !{!777, !5267, !795}
!5298 = !{!5299, !5300, !5301}
!5299 = !DILocalVariable(name: "self", arg: 1, scope: !5295, file: !5046, line: 419, type: !5267)
!5300 = !DILocalVariable(name: "n", arg: 2, scope: !5295, file: !5046, line: 419, type: !795)
!5301 = !DILocalVariable(name: "size", scope: !5302, file: !5046, line: 420, type: !49, align: 8)
!5302 = distinct !DILexicalBlock(scope: !5295, file: !5046, line: 420, column: 9)
!5303 = !DILocation(line: 419, column: 17, scope: !5295)
!5304 = !DILocation(line: 419, column: 24, scope: !5295)
!5305 = !DILocation(line: 420, column: 39, scope: !5295)
!5306 = !DILocation(line: 420, column: 20, scope: !5295)
!5307 = !DILocation(line: 420, column: 13, scope: !5302)
!5308 = !DILocation(line: 421, column: 9, scope: !5302)
!5309 = !DILocation(line: 422, column: 6, scope: !5295)
!5310 = distinct !DISubprogram(name: "set_size", linkageName: "_ZN6x86_649registers5debug8Dr7Value8set_size17hbc52e292e7256a4cE", scope: !5231, file: !5046, line: 425, type: !5311, scopeLine: 425, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5313)
!5311 = !DISubroutineType(types: !5312)
!5312 = !{null, !5283, !795, !777}
!5313 = !{!5314, !5315, !5316}
!5314 = !DILocalVariable(name: "self", arg: 1, scope: !5310, file: !5046, line: 425, type: !5283)
!5315 = !DILocalVariable(name: "n", arg: 2, scope: !5310, file: !5046, line: 425, type: !795)
!5316 = !DILocalVariable(name: "size", arg: 3, scope: !5310, file: !5046, line: 425, type: !777)
!5317 = !DILocation(line: 425, column: 21, scope: !5310)
!5318 = !DILocation(line: 425, column: 32, scope: !5310)
!5319 = !DILocation(line: 425, column: 63, scope: !5310)
!5320 = !DILocation(line: 427, column: 23, scope: !5310)
!5321 = !DILocation(line: 427, column: 53, scope: !5310)
!5322 = !DILocation(line: 426, column: 9, scope: !5310)
!5323 = !DILocation(line: 428, column: 6, scope: !5310)
!5324 = distinct !DISubprogram(name: "index", linkageName: "_ZN6x86_649registers12segmentation15SegmentSelector5index17h56920dfabf9e224bE", scope: !4983, file: !5325, line: 88, type: !5326, scopeLine: 88, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5328)
!5325 = !DIFile(filename: "src/registers/segmentation.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "765b9226bc26ddcd1cfb8768a8103195")
!5326 = !DISubroutineType(types: !5327)
!5327 = !{!19, !4983}
!5328 = !{!5329}
!5329 = !DILocalVariable(name: "self", arg: 1, scope: !5324, file: !5325, line: 88, type: !4983)
!5330 = !DILocation(line: 88, column: 18, scope: !5324)
!5331 = !DILocation(line: 89, column: 9, scope: !5324)
!5332 = !DILocation(line: 90, column: 6, scope: !5324)
!5333 = distinct !DISubprogram(name: "rpl", linkageName: "_ZN6x86_649registers12segmentation15SegmentSelector3rpl17h05b3961d9f53428eE", scope: !4983, file: !5325, line: 94, type: !5334, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5336)
!5334 = !DISubroutineType(types: !5335)
!5335 = !{!255, !4983}
!5336 = !{!5337}
!5337 = !DILocalVariable(name: "self", arg: 1, scope: !5333, file: !5325, line: 94, type: !4983)
!5338 = !DILocation(line: 94, column: 16, scope: !5333)
!5339 = !DILocation(line: 95, column: 50, scope: !5333)
!5340 = !DILocation(line: 95, column: 34, scope: !5333)
!5341 = !DILocation(line: 95, column: 9, scope: !5333)
!5342 = !DILocation(line: 96, column: 6, scope: !5333)
!5343 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN85_$LT$x86_64..registers..segmentation..SegmentSelector$u20$as$u20$core..fmt..Debug$GT$3fmt17hf70ea63eecd6bad0E", scope: !5344, file: !5325, line: 106, type: !5345, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5348)
!5344 = !DINamespace(name: "{impl#1}", scope: !4984)
!5345 = !DISubroutineType(types: !5346)
!5346 = !{!188, !5347, !206}
!5347 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::SegmentSelector", baseType: !4983, size: 64, align: 64, dwarfAddressSpace: 0)
!5348 = !{!5349, !5350, !5351}
!5349 = !DILocalVariable(name: "self", arg: 1, scope: !5343, file: !5325, line: 106, type: !5347)
!5350 = !DILocalVariable(name: "f", arg: 2, scope: !5343, file: !5325, line: 106, type: !206)
!5351 = !DILocalVariable(name: "s", scope: !5352, file: !5325, line: 107, type: !5353, align: 8)
!5352 = distinct !DILexicalBlock(scope: !5343, file: !5325, line: 107, column: 9)
!5353 = !DICompositeType(tag: DW_TAG_structure_type, name: "DebugStruct", scope: !1598, file: !2, size: 128, align: 64, elements: !5354, templateParams: !25, identifier: "f385ec3470ec4b0335d710b6d1b42649")
!5354 = !{!5355, !5356, !5357}
!5355 = !DIDerivedType(tag: DW_TAG_member, name: "fmt", scope: !5353, file: !2, baseType: !206, size: 64, align: 64)
!5356 = !DIDerivedType(tag: DW_TAG_member, name: "result", scope: !5353, file: !2, baseType: !188, size: 8, align: 8, offset: 64)
!5357 = !DIDerivedType(tag: DW_TAG_member, name: "has_fields", scope: !5353, file: !2, baseType: !306, size: 8, align: 8, offset: 72)
!5358 = !DILocation(line: 106, column: 12, scope: !5343)
!5359 = !DILocation(line: 106, column: 19, scope: !5343)
!5360 = !DILocation(line: 107, column: 13, scope: !5352)
!5361 = !DILocation(line: 107, column: 21, scope: !5343)
!5362 = !DILocation(line: 108, column: 27, scope: !5352)
!5363 = !DILocation(line: 108, column: 9, scope: !5352)
!5364 = !DILocation(line: 109, column: 25, scope: !5352)
!5365 = !DILocation(line: 109, column: 9, scope: !5352)
!5366 = !DILocation(line: 110, column: 9, scope: !5352)
!5367 = !DILocation(line: 111, column: 6, scope: !5343)
!5368 = distinct !DISubprogram(name: "pointer", linkageName: "_ZN6x86_6410structures3gdt21GlobalDescriptorTable7pointer17hae6a3b488cc69985E", scope: !5370, file: !5369, line: 177, type: !5375, scopeLine: 177, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5382)
!5369 = !DIFile(filename: "src/structures/gdt.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "5ab116ff7379e959850155eb85cfd2d8")
!5370 = !DICompositeType(tag: DW_TAG_structure_type, name: "GlobalDescriptorTable", scope: !5371, file: !2, size: 576, align: 64, elements: !5372, templateParams: !25, identifier: "61ff581d89305d3a1e3112800d894f21")
!5371 = !DINamespace(name: "gdt", scope: !15)
!5372 = !{!5373, !5374}
!5373 = !DIDerivedType(tag: DW_TAG_member, name: "table", scope: !5370, file: !2, baseType: !414, size: 512, align: 64)
!5374 = !DIDerivedType(tag: DW_TAG_member, name: "len", scope: !5370, file: !2, baseType: !9, size: 64, align: 64, offset: 512)
!5375 = !DISubroutineType(types: !5376)
!5376 = !{!5377, !5381}
!5377 = !DICompositeType(tag: DW_TAG_structure_type, name: "DescriptorTablePointer", scope: !15, file: !2, size: 80, align: 16, elements: !5378, templateParams: !25, identifier: "86c19b54057366a3236b12ecc7ee9b51")
!5378 = !{!5379, !5380}
!5379 = !DIDerivedType(tag: DW_TAG_member, name: "limit", scope: !5377, file: !2, baseType: !19, size: 16, align: 16)
!5380 = !DIDerivedType(tag: DW_TAG_member, name: "base", scope: !5377, file: !2, baseType: !45, size: 64, align: 64, offset: 16)
!5381 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::gdt::GlobalDescriptorTable", baseType: !5370, size: 64, align: 64, dwarfAddressSpace: 0)
!5382 = !{!5383}
!5383 = !DILocalVariable(name: "self", arg: 1, scope: !5368, file: !5369, line: 177, type: !5381)
!5384 = !DILocation(line: 177, column: 16, scope: !5368)
!5385 = !DILocation(line: 472, column: 25, scope: !2793, inlinedAt: !5386)
!5386 = distinct !DILocation(line: 180, column: 40, scope: !5368)
!5387 = !DILocation(line: 180, column: 40, scope: !5368)
!5388 = !DILocation(line: 180, column: 19, scope: !5368)
!5389 = !DILocation(line: 181, column: 21, scope: !5368)
!5390 = !DILocation(line: 181, column: 20, scope: !5368)
!5391 = !DILocation(line: 179, column: 9, scope: !5368)
!5392 = !DILocation(line: 183, column: 6, scope: !5368)
!5393 = distinct !DISubprogram(name: "pointer", linkageName: "_ZN6x86_6410structures3idt24InterruptDescriptorTable7pointer17h12938a96f154ba57E", scope: !5395, file: !5394, line: 482, type: !5423, scopeLine: 482, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5426)
!5394 = !DIFile(filename: "src/structures/idt.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "dd33b3a09efb11eebbdb8ae5950ac11d")
!5395 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptDescriptorTable", scope: !14, file: !2, size: 32768, align: 128, elements: !5396, templateParams: !25, identifier: "311c9b9ff039cc0ef0fe1e610f3b810c")
!5396 = !{!5397, !5398, !5399, !5400, !5401, !5402, !5403, !5404, !5405, !5406, !5407, !5408, !5409, !5410, !5411, !5412, !5413, !5414, !5415, !5416, !5417, !5418, !5419, !5420, !5421, !5422}
!5397 = !DIDerivedType(tag: DW_TAG_member, name: "divide_error", scope: !5395, file: !2, baseType: !13, size: 128, align: 32)
!5398 = !DIDerivedType(tag: DW_TAG_member, name: "debug", scope: !5395, file: !2, baseType: !13, size: 128, align: 32, offset: 128)
!5399 = !DIDerivedType(tag: DW_TAG_member, name: "non_maskable_interrupt", scope: !5395, file: !2, baseType: !13, size: 128, align: 32, offset: 256)
!5400 = !DIDerivedType(tag: DW_TAG_member, name: "breakpoint", scope: !5395, file: !2, baseType: !13, size: 128, align: 32, offset: 384)
!5401 = !DIDerivedType(tag: DW_TAG_member, name: "overflow", scope: !5395, file: !2, baseType: !13, size: 128, align: 32, offset: 512)
!5402 = !DIDerivedType(tag: DW_TAG_member, name: "bound_range_exceeded", scope: !5395, file: !2, baseType: !13, size: 128, align: 32, offset: 640)
!5403 = !DIDerivedType(tag: DW_TAG_member, name: "invalid_opcode", scope: !5395, file: !2, baseType: !13, size: 128, align: 32, offset: 768)
!5404 = !DIDerivedType(tag: DW_TAG_member, name: "device_not_available", scope: !5395, file: !2, baseType: !13, size: 128, align: 32, offset: 896)
!5405 = !DIDerivedType(tag: DW_TAG_member, name: "double_fault", scope: !5395, file: !2, baseType: !442, size: 128, align: 32, offset: 1024)
!5406 = !DIDerivedType(tag: DW_TAG_member, name: "coprocessor_segment_overrun", scope: !5395, file: !2, baseType: !13, size: 128, align: 32, offset: 1152)
!5407 = !DIDerivedType(tag: DW_TAG_member, name: "invalid_tss", scope: !5395, file: !2, baseType: !468, size: 128, align: 32, offset: 1280)
!5408 = !DIDerivedType(tag: DW_TAG_member, name: "segment_not_present", scope: !5395, file: !2, baseType: !468, size: 128, align: 32, offset: 1408)
!5409 = !DIDerivedType(tag: DW_TAG_member, name: "stack_segment_fault", scope: !5395, file: !2, baseType: !468, size: 128, align: 32, offset: 1536)
!5410 = !DIDerivedType(tag: DW_TAG_member, name: "general_protection_fault", scope: !5395, file: !2, baseType: !468, size: 128, align: 32, offset: 1664)
!5411 = !DIDerivedType(tag: DW_TAG_member, name: "page_fault", scope: !5395, file: !2, baseType: !493, size: 128, align: 32, offset: 1792)
!5412 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_1", scope: !5395, file: !2, baseType: !13, size: 128, align: 32, offset: 1920)
!5413 = !DIDerivedType(tag: DW_TAG_member, name: "x87_floating_point", scope: !5395, file: !2, baseType: !13, size: 128, align: 32, offset: 2048)
!5414 = !DIDerivedType(tag: DW_TAG_member, name: "alignment_check", scope: !5395, file: !2, baseType: !468, size: 128, align: 32, offset: 2176)
!5415 = !DIDerivedType(tag: DW_TAG_member, name: "machine_check", scope: !5395, file: !2, baseType: !521, size: 128, align: 32, offset: 2304)
!5416 = !DIDerivedType(tag: DW_TAG_member, name: "simd_floating_point", scope: !5395, file: !2, baseType: !13, size: 128, align: 32, offset: 2432)
!5417 = !DIDerivedType(tag: DW_TAG_member, name: "virtualization", scope: !5395, file: !2, baseType: !13, size: 128, align: 32, offset: 2560)
!5418 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_2", scope: !5395, file: !2, baseType: !546, size: 1024, align: 32, offset: 2688)
!5419 = !DIDerivedType(tag: DW_TAG_member, name: "vmm_communication_exception", scope: !5395, file: !2, baseType: !468, size: 128, align: 32, offset: 3712)
!5420 = !DIDerivedType(tag: DW_TAG_member, name: "security_exception", scope: !5395, file: !2, baseType: !468, size: 128, align: 32, offset: 3840)
!5421 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_3", scope: !5395, file: !2, baseType: !13, size: 128, align: 32, offset: 3968)
!5422 = !DIDerivedType(tag: DW_TAG_member, name: "interrupts", scope: !5395, file: !2, baseType: !556, size: 28672, align: 32, offset: 4096)
!5423 = !DISubroutineType(types: !5424)
!5424 = !{!5377, !5425}
!5425 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::InterruptDescriptorTable", baseType: !5395, size: 64, align: 64, dwarfAddressSpace: 0)
!5426 = !{!5427}
!5427 = !DILocalVariable(name: "self", arg: 1, scope: !5393, file: !5394, line: 482, type: !5425)
!5428 = !DILocation(line: 482, column: 16, scope: !5393)
!5429 = !DILocation(line: 485, column: 33, scope: !5393)
!5430 = !DILocation(line: 485, column: 19, scope: !5393)
!5431 = !DILocation(line: 486, column: 20, scope: !5393)
!5432 = !DILocation(line: 484, column: 9, scope: !5393)
!5433 = !DILocation(line: 488, column: 6, scope: !5393)
!5434 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h1eb04085db97f462E", scope: !5435, file: !5394, line: 617, type: !5436, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !531, retainedNodes: !5439)
!5435 = !DINamespace(name: "{impl#3}", scope: !14)
!5436 = !DISubroutineType(types: !5437)
!5437 = !{!188, !5438, !206}
!5438 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", baseType: !521, size: 64, align: 64, dwarfAddressSpace: 0)
!5439 = !{!5440, !5441}
!5440 = !DILocalVariable(name: "self", arg: 1, scope: !5434, file: !5394, line: 617, type: !5438)
!5441 = !DILocalVariable(name: "f", arg: 2, scope: !5434, file: !5394, line: 617, type: !206)
!5442 = !DILocation(line: 617, column: 12, scope: !5434)
!5443 = !DILocation(line: 617, column: 19, scope: !5434)
!5444 = !DILocation(line: 618, column: 9, scope: !5434)
!5445 = !DILocation(line: 619, column: 59, scope: !5434)
!5446 = !DILocalVariable(name: "x", arg: 1, scope: !5447, file: !1539, line: 108, type: !64)
!5447 = distinct !DISubprogram(name: "new_lower_hex<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3fmt2rt8Argument13new_lower_hex17he245c2f5b8a82d85E", scope: !178, file: !1539, line: 108, type: !5448, scopeLine: 108, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1130, retainedNodes: !5450)
!5448 = !DISubroutineType(types: !5449)
!5449 = !{!178, !64}
!5450 = !{!5446}
!5451 = !DILocation(line: 108, column: 43, scope: !5447, inlinedAt: !5452)
!5452 = distinct !DILocation(line: 619, column: 37, scope: !5434)
!5453 = !DILocalVariable(name: "x", arg: 1, scope: !5454, file: !1539, line: 83, type: !64)
!5454 = distinct !DISubprogram(name: "new<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3fmt2rt8Argument3new17haf7ee2048345ab96E", scope: !178, file: !1539, line: 83, type: !5455, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !1130, retainedNodes: !5458)
!5455 = !DISubroutineType(types: !5456)
!5456 = !{!178, !64, !5457}
!5457 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&x86_64::addr::VirtAddr, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !4641, size: 64, align: 64, dwarfAddressSpace: 0)
!5458 = !{!5453, !5459}
!5459 = !DILocalVariable(name: "f", arg: 2, scope: !5454, file: !1539, line: 83, type: !5457)
!5460 = !DILocation(line: 83, column: 19, scope: !5454, inlinedAt: !5461)
!5461 = distinct !DILocation(line: 109, column: 9, scope: !5447, inlinedAt: !5452)
!5462 = !DILocation(line: 83, column: 29, scope: !5454, inlinedAt: !5461)
!5463 = !DILocation(line: 92, column: 18, scope: !5454, inlinedAt: !5461)
!5464 = !DILocation(line: 93, column: 6, scope: !5454, inlinedAt: !5461)
!5465 = !DILocation(line: 109, column: 9, scope: !5447, inlinedAt: !5452)
!5466 = !DILocation(line: 619, column: 37, scope: !5434)
!5467 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !5468)
!5468 = distinct !DILocation(line: 619, column: 37, scope: !5434)
!5469 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !5468)
!5470 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !5468)
!5471 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !5468)
!5472 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !5468)
!5473 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !5468)
!5474 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !5468)
!5475 = !DILocation(line: 620, column: 36, scope: !5434)
!5476 = !DILocation(line: 621, column: 31, scope: !5434)
!5477 = !DILocation(line: 623, column: 6, scope: !5434)
!5478 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h27b8c0ed47c0dfc7E", scope: !5435, file: !5394, line: 617, type: !5479, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !478, retainedNodes: !5482)
!5479 = !DISubroutineType(types: !5480)
!5480 = !{!188, !5481, !206}
!5481 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", baseType: !468, size: 64, align: 64, dwarfAddressSpace: 0)
!5482 = !{!5483, !5484}
!5483 = !DILocalVariable(name: "self", arg: 1, scope: !5478, file: !5394, line: 617, type: !5481)
!5484 = !DILocalVariable(name: "f", arg: 2, scope: !5478, file: !5394, line: 617, type: !206)
!5485 = !DILocation(line: 617, column: 12, scope: !5478)
!5486 = !DILocation(line: 617, column: 19, scope: !5478)
!5487 = !DILocation(line: 618, column: 9, scope: !5478)
!5488 = !DILocation(line: 619, column: 59, scope: !5478)
!5489 = !DILocation(line: 108, column: 43, scope: !5447, inlinedAt: !5490)
!5490 = distinct !DILocation(line: 619, column: 37, scope: !5478)
!5491 = !DILocation(line: 83, column: 19, scope: !5454, inlinedAt: !5492)
!5492 = distinct !DILocation(line: 109, column: 9, scope: !5447, inlinedAt: !5490)
!5493 = !DILocation(line: 83, column: 29, scope: !5454, inlinedAt: !5492)
!5494 = !DILocation(line: 92, column: 18, scope: !5454, inlinedAt: !5492)
!5495 = !DILocation(line: 93, column: 6, scope: !5454, inlinedAt: !5492)
!5496 = !DILocation(line: 109, column: 9, scope: !5447, inlinedAt: !5490)
!5497 = !DILocation(line: 619, column: 37, scope: !5478)
!5498 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !5499)
!5499 = distinct !DILocation(line: 619, column: 37, scope: !5478)
!5500 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !5499)
!5501 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !5499)
!5502 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !5499)
!5503 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !5499)
!5504 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !5499)
!5505 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !5499)
!5506 = !DILocation(line: 620, column: 36, scope: !5478)
!5507 = !DILocation(line: 621, column: 31, scope: !5478)
!5508 = !DILocation(line: 623, column: 6, scope: !5478)
!5509 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h950085a9eb20d041E", scope: !5435, file: !5394, line: 617, type: !5510, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !452, retainedNodes: !5513)
!5510 = !DISubroutineType(types: !5511)
!5511 = !{!188, !5512, !206}
!5512 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", baseType: !442, size: 64, align: 64, dwarfAddressSpace: 0)
!5513 = !{!5514, !5515}
!5514 = !DILocalVariable(name: "self", arg: 1, scope: !5509, file: !5394, line: 617, type: !5512)
!5515 = !DILocalVariable(name: "f", arg: 2, scope: !5509, file: !5394, line: 617, type: !206)
!5516 = !DILocation(line: 617, column: 12, scope: !5509)
!5517 = !DILocation(line: 617, column: 19, scope: !5509)
!5518 = !DILocation(line: 618, column: 9, scope: !5509)
!5519 = !DILocation(line: 619, column: 59, scope: !5509)
!5520 = !DILocation(line: 108, column: 43, scope: !5447, inlinedAt: !5521)
!5521 = distinct !DILocation(line: 619, column: 37, scope: !5509)
!5522 = !DILocation(line: 83, column: 19, scope: !5454, inlinedAt: !5523)
!5523 = distinct !DILocation(line: 109, column: 9, scope: !5447, inlinedAt: !5521)
!5524 = !DILocation(line: 83, column: 29, scope: !5454, inlinedAt: !5523)
!5525 = !DILocation(line: 92, column: 18, scope: !5454, inlinedAt: !5523)
!5526 = !DILocation(line: 93, column: 6, scope: !5454, inlinedAt: !5523)
!5527 = !DILocation(line: 109, column: 9, scope: !5447, inlinedAt: !5521)
!5528 = !DILocation(line: 619, column: 37, scope: !5509)
!5529 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !5530)
!5530 = distinct !DILocation(line: 619, column: 37, scope: !5509)
!5531 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !5530)
!5532 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !5530)
!5533 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !5530)
!5534 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !5530)
!5535 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !5530)
!5536 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !5530)
!5537 = !DILocation(line: 620, column: 36, scope: !5509)
!5538 = !DILocation(line: 621, column: 31, scope: !5509)
!5539 = !DILocation(line: 623, column: 6, scope: !5509)
!5540 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hb8fd314a57c9dcefE", scope: !5435, file: !5394, line: 617, type: !5541, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !503, retainedNodes: !5544)
!5541 = !DISubroutineType(types: !5542)
!5542 = !{!188, !5543, !206}
!5543 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", baseType: !493, size: 64, align: 64, dwarfAddressSpace: 0)
!5544 = !{!5545, !5546}
!5545 = !DILocalVariable(name: "self", arg: 1, scope: !5540, file: !5394, line: 617, type: !5543)
!5546 = !DILocalVariable(name: "f", arg: 2, scope: !5540, file: !5394, line: 617, type: !206)
!5547 = !DILocation(line: 617, column: 12, scope: !5540)
!5548 = !DILocation(line: 617, column: 19, scope: !5540)
!5549 = !DILocation(line: 618, column: 9, scope: !5540)
!5550 = !DILocation(line: 619, column: 59, scope: !5540)
!5551 = !DILocation(line: 108, column: 43, scope: !5447, inlinedAt: !5552)
!5552 = distinct !DILocation(line: 619, column: 37, scope: !5540)
!5553 = !DILocation(line: 83, column: 19, scope: !5454, inlinedAt: !5554)
!5554 = distinct !DILocation(line: 109, column: 9, scope: !5447, inlinedAt: !5552)
!5555 = !DILocation(line: 83, column: 29, scope: !5454, inlinedAt: !5554)
!5556 = !DILocation(line: 92, column: 18, scope: !5454, inlinedAt: !5554)
!5557 = !DILocation(line: 93, column: 6, scope: !5454, inlinedAt: !5554)
!5558 = !DILocation(line: 109, column: 9, scope: !5447, inlinedAt: !5552)
!5559 = !DILocation(line: 619, column: 37, scope: !5540)
!5560 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !5561)
!5561 = distinct !DILocation(line: 619, column: 37, scope: !5540)
!5562 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !5561)
!5563 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !5561)
!5564 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !5561)
!5565 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !5561)
!5566 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !5561)
!5567 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !5561)
!5568 = !DILocation(line: 620, column: 36, scope: !5540)
!5569 = !DILocation(line: 621, column: 31, scope: !5540)
!5570 = !DILocation(line: 623, column: 6, scope: !5540)
!5571 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hdd80d805a5acbd17E", scope: !5435, file: !5394, line: 617, type: !5572, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !34, retainedNodes: !5574)
!5572 = !DISubroutineType(types: !5573)
!5573 = !{!188, !12, !206}
!5574 = !{!5575, !5576}
!5575 = !DILocalVariable(name: "self", arg: 1, scope: !5571, file: !5394, line: 617, type: !12)
!5576 = !DILocalVariable(name: "f", arg: 2, scope: !5571, file: !5394, line: 617, type: !206)
!5577 = !DILocation(line: 617, column: 12, scope: !5571)
!5578 = !DILocation(line: 617, column: 19, scope: !5571)
!5579 = !DILocation(line: 618, column: 9, scope: !5571)
!5580 = !DILocation(line: 619, column: 59, scope: !5571)
!5581 = !DILocation(line: 108, column: 43, scope: !5447, inlinedAt: !5582)
!5582 = distinct !DILocation(line: 619, column: 37, scope: !5571)
!5583 = !DILocation(line: 83, column: 19, scope: !5454, inlinedAt: !5584)
!5584 = distinct !DILocation(line: 109, column: 9, scope: !5447, inlinedAt: !5582)
!5585 = !DILocation(line: 83, column: 29, scope: !5454, inlinedAt: !5584)
!5586 = !DILocation(line: 92, column: 18, scope: !5454, inlinedAt: !5584)
!5587 = !DILocation(line: 93, column: 6, scope: !5454, inlinedAt: !5584)
!5588 = !DILocation(line: 109, column: 9, scope: !5447, inlinedAt: !5582)
!5589 = !DILocation(line: 619, column: 37, scope: !5571)
!5590 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !5591)
!5591 = distinct !DILocation(line: 619, column: 37, scope: !5571)
!5592 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !5591)
!5593 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !5591)
!5594 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !5591)
!5595 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !5591)
!5596 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !5591)
!5597 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !5591)
!5598 = !DILocation(line: 620, column: 36, scope: !5571)
!5599 = !DILocation(line: 621, column: 31, scope: !5571)
!5600 = !DILocation(line: 623, column: 6, scope: !5571)
!5601 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h3dcff36a9f266d30E", scope: !468, file: !5394, line: 738, type: !5602, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !483, retainedNodes: !5604)
!5602 = !DISubroutineType(types: !5603)
!5603 = !{!45, !5481}
!5604 = !{!5605, !5606}
!5605 = !DILocalVariable(name: "self", arg: 1, scope: !5601, file: !5394, line: 738, type: !5481)
!5606 = !DILocalVariable(name: "addr", scope: !5607, file: !5394, line: 739, type: !49, align: 8)
!5607 = distinct !DILexicalBlock(scope: !5601, file: !5394, line: 739, column: 9)
!5608 = !DILocation(line: 738, column: 25, scope: !5601)
!5609 = !DILocation(line: 739, column: 20, scope: !5601)
!5610 = !DILocation(line: 740, column: 16, scope: !5601)
!5611 = !DILocation(line: 740, column: 15, scope: !5601)
!5612 = !DILocation(line: 741, column: 16, scope: !5601)
!5613 = !DILocation(line: 741, column: 15, scope: !5601)
!5614 = !DILocation(line: 739, column: 13, scope: !5607)
!5615 = !DILocation(line: 744, column: 9, scope: !5607)
!5616 = !DILocation(line: 745, column: 6, scope: !5601)
!5617 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h43b31ea9bffb34b3E", scope: !13, file: !5394, line: 738, type: !5618, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !54, retainedNodes: !5620)
!5618 = !DISubroutineType(types: !5619)
!5619 = !{!45, !12}
!5620 = !{!5621, !5622}
!5621 = !DILocalVariable(name: "self", arg: 1, scope: !5617, file: !5394, line: 738, type: !12)
!5622 = !DILocalVariable(name: "addr", scope: !5623, file: !5394, line: 739, type: !49, align: 8)
!5623 = distinct !DILexicalBlock(scope: !5617, file: !5394, line: 739, column: 9)
!5624 = !DILocation(line: 738, column: 25, scope: !5617)
!5625 = !DILocation(line: 739, column: 20, scope: !5617)
!5626 = !DILocation(line: 740, column: 16, scope: !5617)
!5627 = !DILocation(line: 740, column: 15, scope: !5617)
!5628 = !DILocation(line: 741, column: 16, scope: !5617)
!5629 = !DILocation(line: 741, column: 15, scope: !5617)
!5630 = !DILocation(line: 739, column: 13, scope: !5623)
!5631 = !DILocation(line: 744, column: 9, scope: !5623)
!5632 = !DILocation(line: 745, column: 6, scope: !5617)
!5633 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h61ed27df24eabdb5E", scope: !521, file: !5394, line: 738, type: !5634, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !536, retainedNodes: !5636)
!5634 = !DISubroutineType(types: !5635)
!5635 = !{!45, !5438}
!5636 = !{!5637, !5638}
!5637 = !DILocalVariable(name: "self", arg: 1, scope: !5633, file: !5394, line: 738, type: !5438)
!5638 = !DILocalVariable(name: "addr", scope: !5639, file: !5394, line: 739, type: !49, align: 8)
!5639 = distinct !DILexicalBlock(scope: !5633, file: !5394, line: 739, column: 9)
!5640 = !DILocation(line: 738, column: 25, scope: !5633)
!5641 = !DILocation(line: 739, column: 20, scope: !5633)
!5642 = !DILocation(line: 740, column: 16, scope: !5633)
!5643 = !DILocation(line: 740, column: 15, scope: !5633)
!5644 = !DILocation(line: 741, column: 16, scope: !5633)
!5645 = !DILocation(line: 741, column: 15, scope: !5633)
!5646 = !DILocation(line: 739, column: 13, scope: !5639)
!5647 = !DILocation(line: 744, column: 9, scope: !5639)
!5648 = !DILocation(line: 745, column: 6, scope: !5633)
!5649 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17ha99a5a9aa93981f8E", scope: !493, file: !5394, line: 738, type: !5650, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !511, retainedNodes: !5652)
!5650 = !DISubroutineType(types: !5651)
!5651 = !{!45, !5543}
!5652 = !{!5653, !5654}
!5653 = !DILocalVariable(name: "self", arg: 1, scope: !5649, file: !5394, line: 738, type: !5543)
!5654 = !DILocalVariable(name: "addr", scope: !5655, file: !5394, line: 739, type: !49, align: 8)
!5655 = distinct !DILexicalBlock(scope: !5649, file: !5394, line: 739, column: 9)
!5656 = !DILocation(line: 738, column: 25, scope: !5649)
!5657 = !DILocation(line: 739, column: 20, scope: !5649)
!5658 = !DILocation(line: 740, column: 16, scope: !5649)
!5659 = !DILocation(line: 740, column: 15, scope: !5649)
!5660 = !DILocation(line: 741, column: 16, scope: !5649)
!5661 = !DILocation(line: 741, column: 15, scope: !5649)
!5662 = !DILocation(line: 739, column: 13, scope: !5655)
!5663 = !DILocation(line: 744, column: 9, scope: !5655)
!5664 = !DILocation(line: 745, column: 6, scope: !5649)
!5665 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hee44cbe017caa4a0E", scope: !442, file: !5394, line: 738, type: !5666, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !458, retainedNodes: !5668)
!5666 = !DISubroutineType(types: !5667)
!5667 = !{!45, !5512}
!5668 = !{!5669, !5670}
!5669 = !DILocalVariable(name: "self", arg: 1, scope: !5665, file: !5394, line: 738, type: !5512)
!5670 = !DILocalVariable(name: "addr", scope: !5671, file: !5394, line: 739, type: !49, align: 8)
!5671 = distinct !DILexicalBlock(scope: !5665, file: !5394, line: 739, column: 9)
!5672 = !DILocation(line: 738, column: 25, scope: !5665)
!5673 = !DILocation(line: 739, column: 20, scope: !5665)
!5674 = !DILocation(line: 740, column: 16, scope: !5665)
!5675 = !DILocation(line: 740, column: 15, scope: !5665)
!5676 = !DILocation(line: 741, column: 16, scope: !5665)
!5677 = !DILocation(line: 741, column: 15, scope: !5665)
!5678 = !DILocation(line: 739, column: 13, scope: !5671)
!5679 = !DILocation(line: 744, column: 9, scope: !5671)
!5680 = !DILocation(line: 745, column: 6, scope: !5665)
!5681 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..structures..idt..EntryOptions$u20$as$u20$core..fmt..Debug$GT$3fmt17h319507d9d67b955bE", scope: !5682, file: !5394, line: 783, type: !5683, scopeLine: 783, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5686)
!5682 = !DINamespace(name: "{impl#6}", scope: !14)
!5683 = !DISubroutineType(types: !5684)
!5684 = !{!188, !5685, !206}
!5685 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::EntryOptions", baseType: !22, size: 64, align: 64, dwarfAddressSpace: 0)
!5686 = !{!5687, !5688}
!5687 = !DILocalVariable(name: "self", arg: 1, scope: !5681, file: !5394, line: 783, type: !5685)
!5688 = !DILocalVariable(name: "f", arg: 2, scope: !5681, file: !5394, line: 783, type: !206)
!5689 = !DILocation(line: 783, column: 12, scope: !5681)
!5690 = !DILocation(line: 783, column: 19, scope: !5681)
!5691 = !DILocation(line: 784, column: 9, scope: !5681)
!5692 = !DILocalVariable(name: "x", arg: 1, scope: !5693, file: !1539, line: 108, type: !396)
!5693 = distinct !DISubprogram(name: "new_lower_hex<u16>", linkageName: "_ZN4core3fmt2rt8Argument13new_lower_hex17h2f05383598bd56f9E", scope: !178, file: !1539, line: 108, type: !5694, scopeLine: 108, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2010, retainedNodes: !5696)
!5694 = !DISubroutineType(types: !5695)
!5695 = !{!178, !396}
!5696 = !{!5692}
!5697 = !DILocation(line: 108, column: 43, scope: !5693, inlinedAt: !5698)
!5698 = distinct !DILocation(line: 785, column: 21, scope: !5681)
!5699 = !DILocalVariable(name: "x", arg: 1, scope: !5700, file: !1539, line: 83, type: !396)
!5700 = distinct !DISubprogram(name: "new<u16>", linkageName: "_ZN4core3fmt2rt8Argument3new17heb0d0251508ba4daE", scope: !178, file: !1539, line: 83, type: !5701, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2010, retainedNodes: !5704)
!5701 = !DISubroutineType(types: !5702)
!5702 = !{!178, !396, !5703}
!5703 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&u16, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !1551, size: 64, align: 64, dwarfAddressSpace: 0)
!5704 = !{!5699, !5705}
!5705 = !DILocalVariable(name: "f", arg: 2, scope: !5700, file: !1539, line: 83, type: !5703)
!5706 = !DILocation(line: 83, column: 19, scope: !5700, inlinedAt: !5707)
!5707 = distinct !DILocation(line: 109, column: 9, scope: !5693, inlinedAt: !5698)
!5708 = !DILocation(line: 83, column: 29, scope: !5700, inlinedAt: !5707)
!5709 = !DILocation(line: 92, column: 18, scope: !5700, inlinedAt: !5707)
!5710 = !DILocation(line: 93, column: 6, scope: !5700, inlinedAt: !5707)
!5711 = !DILocation(line: 109, column: 9, scope: !5693, inlinedAt: !5698)
!5712 = !DILocation(line: 785, column: 21, scope: !5681)
!5713 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !5714)
!5714 = distinct !DILocation(line: 785, column: 21, scope: !5681)
!5715 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !5714)
!5716 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !5714)
!5717 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !5714)
!5718 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !5714)
!5719 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !5714)
!5720 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !5714)
!5721 = !DILocation(line: 787, column: 6, scope: !5681)
!5722 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN86_$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$3fmt17h912f2660fd6e78f2E", scope: !295, file: !5394, line: 912, type: !5723, scopeLine: 912, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5726)
!5723 = !DISubroutineType(types: !5724)
!5724 = !{!188, !5725, !206}
!5725 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::InterruptStackFrameValue", baseType: !42, size: 64, align: 64, dwarfAddressSpace: 0)
!5726 = !{!5727, !5728, !5729}
!5727 = !DILocalVariable(name: "self", arg: 1, scope: !5722, file: !5394, line: 912, type: !5725)
!5728 = !DILocalVariable(name: "f", arg: 2, scope: !5722, file: !5394, line: 912, type: !206)
!5729 = !DILocalVariable(name: "s", scope: !5730, file: !5394, line: 920, type: !5353, align: 8)
!5730 = distinct !DILexicalBlock(scope: !5722, file: !5394, line: 920, column: 9)
!5731 = !DILocation(line: 912, column: 12, scope: !5722)
!5732 = !DILocation(line: 912, column: 19, scope: !5722)
!5733 = !DILocation(line: 920, column: 13, scope: !5730)
!5734 = !DILocation(line: 920, column: 21, scope: !5722)
!5735 = !DILocation(line: 921, column: 9, scope: !5730)
!5736 = !DILocation(line: 922, column: 33, scope: !5730)
!5737 = !DILocation(line: 922, column: 9, scope: !5730)
!5738 = !DILocation(line: 923, column: 35, scope: !5730)
!5739 = !DILocation(line: 923, column: 31, scope: !5730)
!5740 = !DILocation(line: 923, column: 9, scope: !5730)
!5741 = !DILocation(line: 924, column: 34, scope: !5730)
!5742 = !DILocation(line: 924, column: 9, scope: !5730)
!5743 = !DILocation(line: 925, column: 34, scope: !5730)
!5744 = !DILocation(line: 925, column: 9, scope: !5730)
!5745 = !DILocation(line: 926, column: 9, scope: !5730)
!5746 = !DILocation(line: 927, column: 6, scope: !5722)
!5747 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17h50a22fad45532d6dE", scope: !5748, file: !5394, line: 915, type: !5749, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5752)
!5748 = !DINamespace(name: "{impl#0}", scope: !294)
!5749 = !DISubroutineType(types: !5750)
!5750 = !{!188, !5751, !206}
!5751 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::{impl#11}::fmt::Hex", baseType: !293, size: 64, align: 64, dwarfAddressSpace: 0)
!5752 = !{!5753, !5754}
!5753 = !DILocalVariable(name: "self", arg: 1, scope: !5747, file: !5394, line: 915, type: !5751)
!5754 = !DILocalVariable(name: "f", arg: 2, scope: !5747, file: !5394, line: 915, type: !206)
!5755 = !DILocation(line: 915, column: 20, scope: !5747)
!5756 = !DILocation(line: 915, column: 27, scope: !5747)
!5757 = !DILocation(line: 108, column: 43, scope: !4475, inlinedAt: !5758)
!5758 = distinct !DILocation(line: 916, column: 17, scope: !5747)
!5759 = !DILocation(line: 83, column: 19, scope: !4482, inlinedAt: !5760)
!5760 = distinct !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !5758)
!5761 = !DILocation(line: 83, column: 29, scope: !4482, inlinedAt: !5760)
!5762 = !DILocation(line: 92, column: 18, scope: !4482, inlinedAt: !5760)
!5763 = !DILocation(line: 93, column: 6, scope: !4482, inlinedAt: !5760)
!5764 = !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !5758)
!5765 = !DILocation(line: 916, column: 17, scope: !5747)
!5766 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !5767)
!5767 = distinct !DILocation(line: 916, column: 17, scope: !5747)
!5768 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !5767)
!5769 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !5767)
!5770 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !5767)
!5771 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !5767)
!5772 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !5767)
!5773 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !5767)
!5774 = !DILocation(line: 917, column: 14, scope: !5747)
!5775 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode3new17h6dd51c325358787dE", scope: !5776, file: !5394, line: 986, type: !5779, scopeLine: 986, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5794)
!5776 = !DICompositeType(tag: DW_TAG_structure_type, name: "SelectorErrorCode", scope: !14, file: !2, size: 64, align: 64, elements: !5777, templateParams: !25, identifier: "d760fe5b812e667c2bbfa49e12fa1d5d")
!5777 = !{!5778}
!5778 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !5776, file: !2, baseType: !49, size: 64, align: 64)
!5779 = !DISubroutineType(types: !5780)
!5780 = !{!5781, !49}
!5781 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::structures::idt::SelectorErrorCode>", scope: !124, file: !2, size: 128, align: 64, elements: !5782, templateParams: !25, identifier: "8c6d620a33ca485ef063bfc50851a64")
!5782 = !{!5783}
!5783 = !DICompositeType(tag: DW_TAG_variant_part, scope: !5781, file: !2, size: 128, align: 64, elements: !5784, templateParams: !25, identifier: "89b45adedc807c8ab997401d4edcd81d", discriminator: !5793)
!5784 = !{!5785, !5789}
!5785 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !5783, file: !2, baseType: !5786, size: 128, align: 64, extraData: i64 0)
!5786 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !5781, file: !2, size: 128, align: 64, elements: !25, templateParams: !5787, identifier: "7a5a4c704d183563467fca843ab80f95")
!5787 = !{!5788}
!5788 = !DITemplateTypeParameter(name: "T", type: !5776)
!5789 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !5783, file: !2, baseType: !5790, size: 128, align: 64, extraData: i64 1)
!5790 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !5781, file: !2, size: 128, align: 64, elements: !5791, templateParams: !5787, identifier: "48b417b95296f7628eeb28f4415d32c2")
!5791 = !{!5792}
!5792 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5790, file: !2, baseType: !5776, size: 64, align: 64, offset: 64)
!5793 = !DIDerivedType(tag: DW_TAG_member, scope: !5781, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!5794 = !{!5795}
!5795 = !DILocalVariable(name: "value", arg: 1, scope: !5775, file: !5394, line: 986, type: !49)
!5796 = !DILocation(line: 986, column: 22, scope: !5775)
!5797 = !DILocation(line: 987, column: 12, scope: !5775)
!5798 = !DILocation(line: 990, column: 18, scope: !5775)
!5799 = !DILocation(line: 990, column: 13, scope: !5775)
!5800 = !DILocation(line: 987, column: 9, scope: !5775)
!5801 = !DILocation(line: 988, column: 13, scope: !5775)
!5802 = !DILocation(line: 992, column: 6, scope: !5775)
!5803 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode12new_truncate17haf423040041227bcE", scope: !5776, file: !5394, line: 995, type: !5804, scopeLine: 995, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5806)
!5804 = !DISubroutineType(types: !5805)
!5805 = !{!5776, !49}
!5806 = !{!5807}
!5807 = !DILocalVariable(name: "value", arg: 1, scope: !5803, file: !5394, line: 995, type: !49)
!5808 = !DILocation(line: 995, column: 31, scope: !5803)
!5809 = !DILocation(line: 997, column: 20, scope: !5803)
!5810 = !DILocation(line: 996, column: 9, scope: !5803)
!5811 = !DILocation(line: 999, column: 6, scope: !5803)
!5812 = distinct !DISubprogram(name: "external", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode8external17h802d0651ef5a56d3E", scope: !5776, file: !5394, line: 1003, type: !5813, scopeLine: 1003, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5816)
!5813 = !DISubroutineType(types: !5814)
!5814 = !{!306, !5815}
!5815 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::SelectorErrorCode", baseType: !5776, size: 64, align: 64, dwarfAddressSpace: 0)
!5816 = !{!5817}
!5817 = !DILocalVariable(name: "self", arg: 1, scope: !5812, file: !5394, line: 1003, type: !5815)
!5818 = !DILocation(line: 1003, column: 21, scope: !5812)
!5819 = !DILocation(line: 1004, column: 9, scope: !5812)
!5820 = !DILocation(line: 1005, column: 6, scope: !5812)
!5821 = distinct !DISubprogram(name: "descriptor_table", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17h0cb53e8f6decd0f0E", scope: !5776, file: !5394, line: 1008, type: !5822, scopeLine: 1008, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5824)
!5822 = !DISubroutineType(types: !5823)
!5823 = !{!315, !5815}
!5824 = !{!5825}
!5825 = !DILocalVariable(name: "self", arg: 1, scope: !5821, file: !5394, line: 1008, type: !5815)
!5826 = !DILocation(line: 1008, column: 29, scope: !5821)
!5827 = !DILocation(line: 1009, column: 35, scope: !5821)
!5828 = !DILocation(line: 1009, column: 15, scope: !5821)
!5829 = !DILocation(line: 1009, column: 9, scope: !5821)
!5830 = !DILocation(line: 1014, column: 18, scope: !5821)
!5831 = !DILocation(line: 1010, column: 21, scope: !5821)
!5832 = !DILocation(line: 1011, column: 21, scope: !5821)
!5833 = !DILocation(line: 1012, column: 21, scope: !5821)
!5834 = !DILocation(line: 1013, column: 21, scope: !5821)
!5835 = !DILocation(line: 1016, column: 6, scope: !5821)
!5836 = !{i8 0, i8 3}
!5837 = distinct !DISubprogram(name: "index", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode5index17h855628bf8396f139E", scope: !5776, file: !5394, line: 1019, type: !5838, scopeLine: 1019, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5840)
!5838 = !DISubroutineType(types: !5839)
!5839 = !{!49, !5815}
!5840 = !{!5841}
!5841 = !DILocalVariable(name: "self", arg: 1, scope: !5837, file: !5394, line: 1019, type: !5815)
!5842 = !DILocation(line: 1019, column: 18, scope: !5837)
!5843 = !DILocation(line: 1020, column: 29, scope: !5837)
!5844 = !DILocation(line: 1020, column: 9, scope: !5837)
!5845 = !DILocation(line: 1021, column: 6, scope: !5837)
!5846 = distinct !DISubprogram(name: "is_null", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode7is_null17he6a132f459acceafE", scope: !5776, file: !5394, line: 1024, type: !5813, scopeLine: 1024, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5847)
!5847 = !{!5848}
!5848 = !DILocalVariable(name: "self", arg: 1, scope: !5846, file: !5394, line: 1024, type: !5815)
!5849 = !DILocation(line: 1024, column: 20, scope: !5846)
!5850 = !DILocation(line: 1025, column: 9, scope: !5846)
!5851 = !DILocation(line: 1026, column: 6, scope: !5846)
!5852 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..idt..SelectorErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17h34fcee043f86e14eE", scope: !5853, file: !5394, line: 1030, type: !5854, scopeLine: 1030, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !5856)
!5853 = !DINamespace(name: "{impl#13}", scope: !14)
!5854 = !DISubroutineType(types: !5855)
!5855 = !{!188, !5815, !206}
!5856 = !{!5857, !5858, !5859}
!5857 = !DILocalVariable(name: "self", arg: 1, scope: !5852, file: !5394, line: 1030, type: !5815)
!5858 = !DILocalVariable(name: "f", arg: 2, scope: !5852, file: !5394, line: 1030, type: !206)
!5859 = !DILocalVariable(name: "s", scope: !5860, file: !5394, line: 1031, type: !5353, align: 8)
!5860 = distinct !DILexicalBlock(scope: !5852, file: !5394, line: 1031, column: 9)
!5861 = !DILocation(line: 1030, column: 12, scope: !5852)
!5862 = !DILocation(line: 1030, column: 19, scope: !5852)
!5863 = !DILocation(line: 1031, column: 13, scope: !5860)
!5864 = !DILocation(line: 1031, column: 21, scope: !5852)
!5865 = !DILocation(line: 1032, column: 30, scope: !5860)
!5866 = !DILocation(line: 1032, column: 9, scope: !5860)
!5867 = !DILocation(line: 1033, column: 38, scope: !5860)
!5868 = !DILocation(line: 1033, column: 9, scope: !5860)
!5869 = !DILocation(line: 1034, column: 27, scope: !5860)
!5870 = !DILocation(line: 1034, column: 9, scope: !5860)
!5871 = !DILocation(line: 1035, column: 9, scope: !5860)
!5872 = !DILocation(line: 1036, column: 6, scope: !5852)
!5873 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hba260c480a19f77fE", scope: !694, file: !5874, line: 24, type: !5875, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, retainedNodes: !5877)
!5874 = !DIFile(filename: "src/structures/paging/frame.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0f070f7d5196bf6285e9d4249ffb422c")
!5875 = !DISubroutineType(types: !5876)
!5876 = !{!3318, !351}
!5877 = !{!5878}
!5878 = !DILocalVariable(name: "address", arg: 1, scope: !5873, file: !5874, line: 24, type: !351)
!5879 = !DILocation(line: 24, column: 31, scope: !5873)
!5880 = !DILocation(line: 25, column: 13, scope: !5873)
!5881 = !DILocation(line: 25, column: 12, scope: !5873)
!5882 = !DILocation(line: 30, column: 21, scope: !5873)
!5883 = !DILocation(line: 30, column: 9, scope: !5873)
!5884 = !DILocation(line: 31, column: 6, scope: !5873)
!5885 = !DILocation(line: 26, column: 20, scope: !5873)
!5886 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hbb0dd2f4150353a7E", scope: !660, file: !5874, line: 24, type: !5887, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !5889)
!5887 = !DISubroutineType(types: !5888)
!5888 = !{!3584, !351}
!5889 = !{!5890}
!5890 = !DILocalVariable(name: "address", arg: 1, scope: !5886, file: !5874, line: 24, type: !351)
!5891 = !DILocation(line: 24, column: 31, scope: !5886)
!5892 = !DILocation(line: 25, column: 13, scope: !5886)
!5893 = !DILocation(line: 25, column: 12, scope: !5886)
!5894 = !DILocation(line: 30, column: 21, scope: !5886)
!5895 = !DILocation(line: 30, column: 9, scope: !5886)
!5896 = !DILocation(line: 31, column: 6, scope: !5886)
!5897 = !DILocation(line: 26, column: 20, scope: !5886)
!5898 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hc1d09a81712565dcE", scope: !678, file: !5874, line: 24, type: !5899, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !5901)
!5899 = !DISubroutineType(types: !5900)
!5900 = !{!3423, !351}
!5901 = !{!5902}
!5902 = !DILocalVariable(name: "address", arg: 1, scope: !5898, file: !5874, line: 24, type: !351)
!5903 = !DILocation(line: 24, column: 31, scope: !5898)
!5904 = !DILocation(line: 25, column: 13, scope: !5898)
!5905 = !DILocation(line: 25, column: 12, scope: !5898)
!5906 = !DILocation(line: 30, column: 21, scope: !5898)
!5907 = !DILocation(line: 30, column: 9, scope: !5898)
!5908 = !DILocation(line: 31, column: 6, scope: !5898)
!5909 = !DILocation(line: 26, column: 20, scope: !5898)
!5910 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h833b151af3f81878E", scope: !660, file: !5874, line: 49, type: !5911, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !5913)
!5911 = !DISubroutineType(types: !5912)
!5912 = !{!660, !351}
!5913 = !{!5914}
!5914 = !DILocalVariable(name: "address", arg: 1, scope: !5910, file: !5874, line: 49, type: !351)
!5915 = !DILocation(line: 49, column: 31, scope: !5910)
!5916 = !DILocation(line: 51, column: 28, scope: !5910)
!5917 = !DILocation(line: 50, column: 9, scope: !5910)
!5918 = !DILocation(line: 54, column: 6, scope: !5910)
!5919 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17heec4b5c377f6669cE", scope: !678, file: !5874, line: 49, type: !5920, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !5922)
!5920 = !DISubroutineType(types: !5921)
!5921 = !{!678, !351}
!5922 = !{!5923}
!5923 = !DILocalVariable(name: "address", arg: 1, scope: !5919, file: !5874, line: 49, type: !351)
!5924 = !DILocation(line: 49, column: 31, scope: !5919)
!5925 = !DILocation(line: 51, column: 28, scope: !5919)
!5926 = !DILocation(line: 50, column: 9, scope: !5919)
!5927 = !DILocation(line: 54, column: 6, scope: !5919)
!5928 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17hf47772e4600572e5E", scope: !694, file: !5874, line: 49, type: !5929, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, retainedNodes: !5931)
!5929 = !DISubroutineType(types: !5930)
!5930 = !{!694, !351}
!5931 = !{!5932}
!5932 = !DILocalVariable(name: "address", arg: 1, scope: !5928, file: !5874, line: 49, type: !351)
!5933 = !DILocation(line: 49, column: 31, scope: !5928)
!5934 = !DILocation(line: 51, column: 28, scope: !5928)
!5935 = !DILocation(line: 50, column: 9, scope: !5928)
!5936 = !DILocation(line: 54, column: 6, scope: !5928)
!5937 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h75ba5d7323481f74E", scope: !5938, file: !5874, line: 86, type: !5939, scopeLine: 86, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !5941)
!5938 = !DINamespace(name: "{impl#1}", scope: !661)
!5939 = !DISubroutineType(types: !5940)
!5940 = !{!188, !733, !206}
!5941 = !{!5942, !5943}
!5942 = !DILocalVariable(name: "self", arg: 1, scope: !5937, file: !5874, line: 86, type: !733)
!5943 = !DILocalVariable(name: "f", arg: 2, scope: !5937, file: !5874, line: 86, type: !206)
!5944 = !DILocation(line: 86, column: 12, scope: !5937)
!5945 = !DILocation(line: 86, column: 19, scope: !5937)
!5946 = !DILocalVariable(name: "x", arg: 1, scope: !5947, file: !1539, line: 96, type: !5950)
!5947 = distinct !DISubprogram(name: "new_display<&str>", linkageName: "_ZN4core3fmt2rt8Argument11new_display17h785690862e02892cE", scope: !178, file: !1539, line: 96, type: !5948, scopeLine: 96, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !5952, retainedNodes: !5951)
!5948 = !DISubroutineType(types: !5949)
!5949 = !{!178, !5950}
!5950 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&str", baseType: !115, size: 64, align: 64, dwarfAddressSpace: 0)
!5951 = !{!5946}
!5952 = !{!5953}
!5953 = !DITemplateTypeParameter(name: "T", type: !115)
!5954 = !DILocation(line: 96, column: 40, scope: !5947, inlinedAt: !5955)
!5955 = distinct !DILocation(line: 87, column: 21, scope: !5937)
!5956 = !DILocalVariable(name: "x", arg: 1, scope: !5957, file: !1539, line: 83, type: !5950)
!5957 = distinct !DISubprogram(name: "new<&str>", linkageName: "_ZN4core3fmt2rt8Argument3new17haadb8e8ac124d68cE", scope: !178, file: !1539, line: 83, type: !5958, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !5952, retainedNodes: !5963)
!5958 = !DISubroutineType(types: !5959)
!5959 = !{!178, !5950, !5960}
!5960 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&&str, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !5961, size: 64, align: 64, dwarfAddressSpace: 0)
!5961 = !DISubroutineType(types: !5962)
!5962 = !{!188, !5950, !206}
!5963 = !{!5956, !5964}
!5964 = !DILocalVariable(name: "f", arg: 2, scope: !5957, file: !1539, line: 83, type: !5960)
!5965 = !DILocation(line: 83, column: 19, scope: !5957, inlinedAt: !5966)
!5966 = distinct !DILocation(line: 97, column: 9, scope: !5947, inlinedAt: !5955)
!5967 = !DILocation(line: 83, column: 29, scope: !5957, inlinedAt: !5966)
!5968 = !DILocation(line: 92, column: 18, scope: !5957, inlinedAt: !5966)
!5969 = !DILocation(line: 93, column: 6, scope: !5957, inlinedAt: !5966)
!5970 = !DILocation(line: 97, column: 9, scope: !5947, inlinedAt: !5955)
!5971 = !DILocation(line: 87, column: 21, scope: !5937)
!5972 = !DILocation(line: 90, column: 13, scope: !5937)
!5973 = !DILocation(line: 108, column: 43, scope: !4475, inlinedAt: !5974)
!5974 = distinct !DILocation(line: 87, column: 21, scope: !5937)
!5975 = !DILocation(line: 83, column: 19, scope: !4482, inlinedAt: !5976)
!5976 = distinct !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !5974)
!5977 = !DILocation(line: 83, column: 29, scope: !4482, inlinedAt: !5976)
!5978 = !DILocation(line: 92, column: 18, scope: !4482, inlinedAt: !5976)
!5979 = !DILocation(line: 93, column: 6, scope: !4482, inlinedAt: !5976)
!5980 = !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !5974)
!5981 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !5982)
!5982 = distinct !DILocation(line: 87, column: 21, scope: !5937)
!5983 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !5982)
!5984 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !5982)
!5985 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !5982)
!5986 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !5982)
!5987 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !5982)
!5988 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !5982)
!5989 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !5990)
!5990 = distinct !DILocation(line: 87, column: 21, scope: !5937)
!5991 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !5990)
!5992 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !5990)
!5993 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !5990)
!5994 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !5990)
!5995 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !5990)
!5996 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !5990)
!5997 = !DILocation(line: 87, column: 9, scope: !5937)
!5998 = !DILocation(line: 92, column: 6, scope: !5937)
!5999 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha3277d1e5b140dceE", scope: !5938, file: !5874, line: 86, type: !6000, scopeLine: 86, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, retainedNodes: !6002)
!6000 = !DISubroutineType(types: !6001)
!6001 = !{!188, !724, !206}
!6002 = !{!6003, !6004}
!6003 = !DILocalVariable(name: "self", arg: 1, scope: !5999, file: !5874, line: 86, type: !724)
!6004 = !DILocalVariable(name: "f", arg: 2, scope: !5999, file: !5874, line: 86, type: !206)
!6005 = !DILocation(line: 86, column: 12, scope: !5999)
!6006 = !DILocation(line: 86, column: 19, scope: !5999)
!6007 = !DILocation(line: 96, column: 40, scope: !5947, inlinedAt: !6008)
!6008 = distinct !DILocation(line: 87, column: 21, scope: !5999)
!6009 = !DILocation(line: 83, column: 19, scope: !5957, inlinedAt: !6010)
!6010 = distinct !DILocation(line: 97, column: 9, scope: !5947, inlinedAt: !6008)
!6011 = !DILocation(line: 83, column: 29, scope: !5957, inlinedAt: !6010)
!6012 = !DILocation(line: 92, column: 18, scope: !5957, inlinedAt: !6010)
!6013 = !DILocation(line: 93, column: 6, scope: !5957, inlinedAt: !6010)
!6014 = !DILocation(line: 97, column: 9, scope: !5947, inlinedAt: !6008)
!6015 = !DILocation(line: 87, column: 21, scope: !5999)
!6016 = !DILocation(line: 90, column: 13, scope: !5999)
!6017 = !DILocation(line: 108, column: 43, scope: !4475, inlinedAt: !6018)
!6018 = distinct !DILocation(line: 87, column: 21, scope: !5999)
!6019 = !DILocation(line: 83, column: 19, scope: !4482, inlinedAt: !6020)
!6020 = distinct !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !6018)
!6021 = !DILocation(line: 83, column: 29, scope: !4482, inlinedAt: !6020)
!6022 = !DILocation(line: 92, column: 18, scope: !4482, inlinedAt: !6020)
!6023 = !DILocation(line: 93, column: 6, scope: !4482, inlinedAt: !6020)
!6024 = !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !6018)
!6025 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !6026)
!6026 = distinct !DILocation(line: 87, column: 21, scope: !5999)
!6027 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !6026)
!6028 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !6026)
!6029 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !6026)
!6030 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !6026)
!6031 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !6026)
!6032 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !6026)
!6033 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !6034)
!6034 = distinct !DILocation(line: 87, column: 21, scope: !5999)
!6035 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !6034)
!6036 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !6034)
!6037 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !6034)
!6038 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !6034)
!6039 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !6034)
!6040 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !6034)
!6041 = !DILocation(line: 87, column: 9, scope: !5999)
!6042 = !DILocation(line: 92, column: 6, scope: !5999)
!6043 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hdb48b27bb8ae2c00E", scope: !5938, file: !5874, line: 86, type: !6044, scopeLine: 86, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !6046)
!6044 = !DISubroutineType(types: !6045)
!6045 = !{!188, !742, !206}
!6046 = !{!6047, !6048}
!6047 = !DILocalVariable(name: "self", arg: 1, scope: !6043, file: !5874, line: 86, type: !742)
!6048 = !DILocalVariable(name: "f", arg: 2, scope: !6043, file: !5874, line: 86, type: !206)
!6049 = !DILocation(line: 86, column: 12, scope: !6043)
!6050 = !DILocation(line: 86, column: 19, scope: !6043)
!6051 = !DILocation(line: 96, column: 40, scope: !5947, inlinedAt: !6052)
!6052 = distinct !DILocation(line: 87, column: 21, scope: !6043)
!6053 = !DILocation(line: 83, column: 19, scope: !5957, inlinedAt: !6054)
!6054 = distinct !DILocation(line: 97, column: 9, scope: !5947, inlinedAt: !6052)
!6055 = !DILocation(line: 83, column: 29, scope: !5957, inlinedAt: !6054)
!6056 = !DILocation(line: 92, column: 18, scope: !5957, inlinedAt: !6054)
!6057 = !DILocation(line: 93, column: 6, scope: !5957, inlinedAt: !6054)
!6058 = !DILocation(line: 97, column: 9, scope: !5947, inlinedAt: !6052)
!6059 = !DILocation(line: 87, column: 21, scope: !6043)
!6060 = !DILocation(line: 90, column: 13, scope: !6043)
!6061 = !DILocation(line: 108, column: 43, scope: !4475, inlinedAt: !6062)
!6062 = distinct !DILocation(line: 87, column: 21, scope: !6043)
!6063 = !DILocation(line: 83, column: 19, scope: !4482, inlinedAt: !6064)
!6064 = distinct !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !6062)
!6065 = !DILocation(line: 83, column: 29, scope: !4482, inlinedAt: !6064)
!6066 = !DILocation(line: 92, column: 18, scope: !4482, inlinedAt: !6064)
!6067 = !DILocation(line: 93, column: 6, scope: !4482, inlinedAt: !6064)
!6068 = !DILocation(line: 109, column: 9, scope: !4475, inlinedAt: !6062)
!6069 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !6070)
!6070 = distinct !DILocation(line: 87, column: 21, scope: !6043)
!6071 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !6070)
!6072 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !6070)
!6073 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !6070)
!6074 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !6070)
!6075 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !6070)
!6076 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !6070)
!6077 = !DILocation(line: 22, column: 9, scope: !4497, inlinedAt: !6078)
!6078 = distinct !DILocation(line: 87, column: 21, scope: !6043)
!6079 = !DILocation(line: 23, column: 9, scope: !4497, inlinedAt: !6078)
!6080 = !DILocation(line: 24, column: 9, scope: !4497, inlinedAt: !6078)
!6081 = !DILocation(line: 25, column: 9, scope: !4497, inlinedAt: !6078)
!6082 = !DILocation(line: 26, column: 9, scope: !4497, inlinedAt: !6078)
!6083 = !DILocation(line: 27, column: 9, scope: !4497, inlinedAt: !6078)
!6084 = !DILocation(line: 29, column: 9, scope: !4497, inlinedAt: !6078)
!6085 = !DILocation(line: 87, column: 9, scope: !6043)
!6086 = !DILocation(line: 92, column: 6, scope: !6043)
!6087 = distinct !DISubprogram(name: "level_4_table<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17h93ec01e03e1bda53E", scope: !611, file: !6088, line: 41, type: !6089, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !575, retainedNodes: !6092)
!6088 = !DIFile(filename: "src/structures/paging/mapper/mapped_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "02af48f4214cb0a4a15fd9218ec54587")
!6089 = !DISubroutineType(types: !6090)
!6090 = !{!586, !6091}
!6091 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !611, size: 64, align: 64, dwarfAddressSpace: 0)
!6092 = !{!6093}
!6093 = !DILocalVariable(name: "self", arg: 1, scope: !6087, file: !6088, line: 41, type: !6091)
!6094 = !DILocation(line: 41, column: 26, scope: !6087)
!6095 = !DILocation(line: 42, column: 9, scope: !6087)
!6096 = !DILocation(line: 43, column: 6, scope: !6087)
!6097 = distinct !DISubprogram(name: "page_table_frame_mapping<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17h2cbebf20d03e5492E", scope: !611, file: !6088, line: 46, type: !6098, scopeLine: 46, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !575, retainedNodes: !6100)
!6098 = !DISubroutineType(types: !6099)
!6099 = !{!601, !610}
!6100 = !{!6101}
!6101 = !DILocalVariable(name: "self", arg: 1, scope: !6097, file: !6088, line: 46, type: !610)
!6102 = !DILocation(line: 46, column: 37, scope: !6097)
!6103 = !DILocation(line: 47, column: 9, scope: !6097)
!6104 = !DILocation(line: 48, column: 6, scope: !6097)
!6105 = distinct !DISubprogram(name: "level_4_table", linkageName: "_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable13level_4_table17h6fa769316c111741E", scope: !6107, file: !6106, line: 42, type: !6110, scopeLine: 42, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6113)
!6106 = !DIFile(filename: "src/structures/paging/mapper/offset_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "1dcd3f3275b73034b905656c3cbdfefc")
!6107 = !DICompositeType(tag: DW_TAG_structure_type, name: "OffsetPageTable", scope: !572, file: !2, size: 128, align: 64, elements: !6108, templateParams: !25, identifier: "355d68ecf214cd353d6d5a4cf926ec22")
!6108 = !{!6109}
!6109 = !DIDerivedType(tag: DW_TAG_member, name: "inner", scope: !6107, file: !2, baseType: !611, size: 128, align: 64)
!6110 = !DISubroutineType(types: !6111)
!6111 = !{!586, !6112}
!6112 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable", baseType: !6107, size: 64, align: 64, dwarfAddressSpace: 0)
!6113 = !{!6114}
!6114 = !DILocalVariable(name: "self", arg: 1, scope: !6105, file: !6106, line: 42, type: !6112)
!6115 = !DILocation(line: 42, column: 26, scope: !6105)
!6116 = !DILocation(line: 43, column: 9, scope: !6105)
!6117 = !DILocation(line: 44, column: 6, scope: !6105)
!6118 = distinct !DISubprogram(name: "phys_offset", linkageName: "_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable11phys_offset17h5f61ca35ed10ab9bE", scope: !6107, file: !6106, line: 47, type: !6119, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6122)
!6119 = !DISubroutineType(types: !6120)
!6120 = !{!45, !6121}
!6121 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable", baseType: !6107, size: 64, align: 64, dwarfAddressSpace: 0)
!6122 = !{!6123}
!6123 = !DILocalVariable(name: "self", arg: 1, scope: !6118, file: !6106, line: 47, type: !6121)
!6124 = !DILocation(line: 47, column: 24, scope: !6118)
!6125 = !DILocation(line: 48, column: 9, scope: !6118)
!6126 = !DILocation(line: 49, column: 6, scope: !6118)
!6127 = distinct !DISubprogram(name: "frame_to_pointer", linkageName: "_ZN162_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$x86_64..structures..paging..mapper..mapped_page_table..PageTableFrameMapping$GT$16frame_to_pointer17h9c282b99b110d9eeE", scope: !6128, file: !6106, line: 58, type: !6129, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6131)
!6128 = !DINamespace(name: "{impl#1}", scope: !572)
!6129 = !DISubroutineType(types: !6130)
!6130 = !{!4575, !601, !660}
!6131 = !{!6132, !6133, !6134}
!6132 = !DILocalVariable(name: "self", arg: 1, scope: !6127, file: !6106, line: 58, type: !601)
!6133 = !DILocalVariable(name: "frame", arg: 2, scope: !6127, file: !6106, line: 58, type: !660)
!6134 = !DILocalVariable(name: "virt", scope: !6135, file: !6106, line: 59, type: !45, align: 8)
!6135 = distinct !DILexicalBlock(scope: !6127, file: !6106, line: 59, column: 9)
!6136 = !DILocation(line: 58, column: 25, scope: !6127)
!6137 = !DILocation(line: 58, column: 32, scope: !6127)
!6138 = !DILocation(line: 59, column: 20, scope: !6127)
!6139 = !DILocation(line: 59, column: 34, scope: !6127)
!6140 = !DILocation(line: 59, column: 13, scope: !6135)
!6141 = !DILocation(line: 60, column: 9, scope: !6135)
!6142 = !DILocation(line: 61, column: 6, scope: !6127)
!6143 = distinct !DISubprogram(name: "level_4_table", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table18RecursivePageTable13level_4_table17h4376f7c7380d7923E", scope: !6145, file: !6144, line: 87, type: !6149, scopeLine: 87, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6152)
!6144 = !DIFile(filename: "src/structures/paging/mapper/recursive_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "cf7150a6cf62488f5968bd033444df9f")
!6145 = !DICompositeType(tag: DW_TAG_structure_type, name: "RecursivePageTable", scope: !806, file: !2, size: 128, align: 64, elements: !6146, templateParams: !25, identifier: "a89d9480554190a7b6281ddb0deff8fa")
!6146 = !{!6147, !6148}
!6147 = !DIDerivedType(tag: DW_TAG_member, name: "p4", scope: !6145, file: !2, baseType: !586, size: 64, align: 64)
!6148 = !DIDerivedType(tag: DW_TAG_member, name: "recursive_index", scope: !6145, file: !2, baseType: !632, size: 16, align: 16, offset: 64)
!6149 = !DISubroutineType(types: !6150)
!6150 = !{!586, !6151}
!6151 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable", baseType: !6145, size: 64, align: 64, dwarfAddressSpace: 0)
!6152 = !{!6153}
!6153 = !DILocalVariable(name: "self", arg: 1, scope: !6143, file: !6144, line: 87, type: !6151)
!6154 = !DILocation(line: 87, column: 26, scope: !6143)
!6155 = !DILocation(line: 88, column: 9, scope: !6143)
!6156 = !DILocation(line: 89, column: 6, scope: !6143)
!6157 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap17h2d8e49c95337c8cbE", scope: !3366, file: !6144, line: 307, type: !6158, scopeLine: 307, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6160)
!6158 = !DISubroutineType(types: !6159)
!6159 = !{!855, !6151, !870}
!6160 = !{!6161, !6162, !6163, !6166, !6168, !6170, !6172, !6174, !6176, !6178, !6180, !6182}
!6161 = !DILocalVariable(name: "self", arg: 1, scope: !6157, file: !6144, line: 308, type: !6151)
!6162 = !DILocalVariable(name: "page", arg: 2, scope: !6157, file: !6144, line: 309, type: !870)
!6163 = !DILocalVariable(name: "p4", scope: !6164, file: !6144, line: 311, type: !6165, align: 8)
!6164 = distinct !DILexicalBlock(scope: !6157, file: !6144, line: 311, column: 9)
!6165 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut &mut x86_64::structures::paging::page_table::PageTable", baseType: !586, size: 64, align: 64, dwarfAddressSpace: 0)
!6166 = !DILocalVariable(name: "p4_entry", scope: !6167, file: !6144, line: 312, type: !73, align: 8)
!6167 = distinct !DILexicalBlock(scope: !6164, file: !6144, line: 312, column: 9)
!6168 = !DILocalVariable(name: "residual", scope: !6169, file: !6144, line: 317, type: !895, align: 8)
!6169 = distinct !DILexicalBlock(scope: !6167, file: !6144, line: 317, column: 11)
!6170 = !DILocalVariable(name: "val", scope: !6171, file: !6144, line: 314, type: !660, align: 8)
!6171 = distinct !DILexicalBlock(scope: !6167, file: !6144, line: 314, column: 9)
!6172 = !DILocalVariable(name: "p3", scope: !6173, file: !6144, line: 319, type: !586, align: 8)
!6173 = distinct !DILexicalBlock(scope: !6167, file: !6144, line: 319, column: 9)
!6174 = !DILocalVariable(name: "p3_entry", scope: !6175, file: !6144, line: 320, type: !3559, align: 8)
!6175 = distinct !DILexicalBlock(scope: !6173, file: !6144, line: 320, column: 9)
!6176 = !DILocalVariable(name: "flags", scope: !6177, file: !6144, line: 321, type: !362, align: 8)
!6177 = distinct !DILexicalBlock(scope: !6175, file: !6144, line: 321, column: 9)
!6178 = !DILocalVariable(name: "frame", scope: !6179, file: !6144, line: 330, type: !694, align: 8)
!6179 = distinct !DILexicalBlock(scope: !6177, file: !6144, line: 330, column: 9)
!6180 = !DILocalVariable(name: "residual", scope: !6181, file: !6144, line: 331, type: !895, align: 8)
!6181 = distinct !DILexicalBlock(scope: !6177, file: !6144, line: 331, column: 91)
!6182 = !DILocalVariable(name: "val", scope: !6183, file: !6144, line: 330, type: !694, align: 8)
!6183 = distinct !DILexicalBlock(scope: !6177, file: !6144, line: 330, column: 21)
!6184 = !DILocation(line: 308, column: 9, scope: !6157)
!6185 = !DILocation(line: 309, column: 9, scope: !6157)
!6186 = !DILocation(line: 314, column: 9, scope: !6171)
!6187 = !DILocation(line: 320, column: 13, scope: !6175)
!6188 = !DILocation(line: 321, column: 13, scope: !6177)
!6189 = !DILocation(line: 330, column: 13, scope: !6179)
!6190 = !DILocation(line: 330, column: 21, scope: !6183)
!6191 = !DILocation(line: 311, column: 18, scope: !6157)
!6192 = !DILocation(line: 311, column: 13, scope: !6164)
!6193 = !DILocation(line: 312, column: 25, scope: !6164)
!6194 = !DILocation(line: 312, column: 28, scope: !6164)
!6195 = !DILocation(line: 312, column: 24, scope: !6164)
!6196 = !DILocation(line: 312, column: 13, scope: !6167)
!6197 = !DILocation(line: 314, column: 9, scope: !6167)
!6198 = !DILocation(line: 319, column: 47, scope: !6167)
!6199 = !DILocation(line: 319, column: 33, scope: !6167)
!6200 = !DILocation(line: 319, column: 27, scope: !6167)
!6201 = !DILocation(line: 319, column: 13, scope: !6173)
!6202 = !DILocation(line: 320, column: 32, scope: !6173)
!6203 = !DILocation(line: 320, column: 29, scope: !6173)
!6204 = !DILocation(line: 320, column: 24, scope: !6173)
!6205 = !DILocation(line: 321, column: 21, scope: !6175)
!6206 = !DILocation(line: 323, column: 13, scope: !6177)
!6207 = !DILocation(line: 323, column: 12, scope: !6177)
!6208 = !DILocation(line: 317, column: 11, scope: !6167)
!6209 = !DILocation(line: 317, column: 11, scope: !6169)
!6210 = !DILocation(line: 314, column: 9, scope: !6169)
!6211 = !DILocation(line: 335, column: 6, scope: !6157)
!6212 = !DILocation(line: 326, column: 13, scope: !6177)
!6213 = !DILocation(line: 326, column: 12, scope: !6177)
!6214 = !DILocation(line: 324, column: 24, scope: !6177)
!6215 = !DILocation(line: 324, column: 20, scope: !6177)
!6216 = !DILocation(line: 1, column: 1, scope: !6217)
!6217 = !DILexicalBlockFile(scope: !6177, file: !4749, discriminator: 0)
!6218 = !DILocation(line: 330, column: 51, scope: !6177)
!6219 = !DILocation(line: 330, column: 21, scope: !6177)
!6220 = !DILocation(line: 331, column: 22, scope: !6177)
!6221 = !DILocation(line: 327, column: 24, scope: !6177)
!6222 = !DILocation(line: 327, column: 20, scope: !6177)
!6223 = !DILocation(line: 333, column: 9, scope: !6179)
!6224 = !DILocation(line: 334, column: 20, scope: !6179)
!6225 = !DILocation(line: 334, column: 12, scope: !6179)
!6226 = !DILocation(line: 334, column: 9, scope: !6179)
!6227 = !DILocation(line: 331, column: 91, scope: !6177)
!6228 = !DILocation(line: 331, column: 91, scope: !6181)
!6229 = !DILocation(line: 330, column: 21, scope: !6181)
!6230 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hd912f7dddba11bc9E", scope: !3397, file: !6144, line: 314, type: !6231, scopeLine: 314, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6233)
!6231 = !DISubroutineType(types: !6232)
!6232 = !{!877, !3396, !791}
!6233 = !{!6234, !6235}
!6234 = !DILocalVariable(name: "err", arg: 2, scope: !6230, file: !6144, line: 314, type: !791)
!6235 = !DILocalVariable(arg: 1, scope: !6230, file: !6144, line: 314, type: !3396)
!6236 = !DILocation(line: 314, column: 34, scope: !6230)
!6237 = !DILocation(line: 314, column: 35, scope: !6230)
!6238 = !DILocation(line: 314, column: 46, scope: !6230)
!6239 = !DILocation(line: 314, column: 40, scope: !6230)
!6240 = !DILocation(line: 315, column: 44, scope: !6230)
!6241 = !DILocation(line: 316, column: 38, scope: !6230)
!6242 = !DILocation(line: 317, column: 10, scope: !6230)
!6243 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hcbd8efb26af6c2a2E", scope: !3397, file: !6144, line: 331, type: !6244, scopeLine: 331, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6246)
!6244 = !DISubroutineType(types: !6245)
!6245 = !{!877, !3686, !3328}
!6246 = !{!6247, !6248}
!6247 = !DILocalVariable(name: "p3_entry", scope: !6243, file: !6144, line: 320, type: !3559, align: 8)
!6248 = !DILocalVariable(arg: 2, scope: !6243, file: !6144, line: 331, type: !3328)
!6249 = !DILocation(line: 320, column: 13, scope: !6243)
!6250 = !DILocation(line: 331, column: 23, scope: !6243)
!6251 = !DILocation(line: 331, column: 74, scope: !6243)
!6252 = !DILocation(line: 331, column: 42, scope: !6243)
!6253 = !DILocation(line: 331, column: 90, scope: !6243)
!6254 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$12update_flags17h0612e5ded0afd28aE", scope: !3366, file: !6144, line: 337, type: !6255, scopeLine: 337, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6273)
!6255 = !DISubroutineType(types: !6256)
!6256 = !{!6257, !6151, !870, !362}
!6257 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !189, file: !2, size: 128, align: 64, elements: !6258, templateParams: !25, identifier: "c79cd619ba1430184e221ccf639e7801")
!6258 = !{!6259}
!6259 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6257, file: !2, size: 128, align: 64, elements: !6260, templateParams: !25, identifier: "ea8f6c44ffeecf7bf843fa4337ad53d", discriminator: !6272)
!6260 = !{!6261, !6268}
!6261 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6259, file: !2, baseType: !6262, size: 128, align: 64, extraData: i64 0)
!6262 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6257, file: !2, size: 128, align: 64, elements: !6263, templateParams: !6265, identifier: "3b4b2fec7df7b32fe1354006e5c66f68")
!6263 = !{!6264}
!6264 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6262, file: !2, baseType: !867, size: 64, align: 64, offset: 64)
!6265 = !{!6266, !6267}
!6266 = !DITemplateTypeParameter(name: "T", type: !867)
!6267 = !DITemplateTypeParameter(name: "E", type: !801)
!6268 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6259, file: !2, baseType: !6269, size: 128, align: 64, extraData: i64 1)
!6269 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6257, file: !2, size: 128, align: 64, elements: !6270, templateParams: !6265, identifier: "d1c89390186b0ee3aa69a4dd77e859f8")
!6270 = !{!6271}
!6271 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6269, file: !2, baseType: !801, size: 8, align: 8, offset: 8)
!6272 = !DIDerivedType(tag: DW_TAG_member, scope: !6257, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6273 = !{!6274, !6275, !6276, !6277, !6279}
!6274 = !DILocalVariable(name: "self", arg: 1, scope: !6254, file: !6144, line: 338, type: !6151)
!6275 = !DILocalVariable(name: "page", arg: 2, scope: !6254, file: !6144, line: 339, type: !870)
!6276 = !DILocalVariable(name: "flags", arg: 3, scope: !6254, file: !6144, line: 340, type: !362)
!6277 = !DILocalVariable(name: "p4", scope: !6278, file: !6144, line: 343, type: !6165, align: 8)
!6278 = distinct !DILexicalBlock(scope: !6254, file: !6144, line: 343, column: 9)
!6279 = !DILocalVariable(name: "p3", scope: !6280, file: !6144, line: 349, type: !586, align: 8)
!6280 = distinct !DILexicalBlock(scope: !6278, file: !6144, line: 349, column: 9)
!6281 = !DILocation(line: 338, column: 9, scope: !6254)
!6282 = !DILocation(line: 339, column: 9, scope: !6254)
!6283 = !DILocation(line: 340, column: 9, scope: !6254)
!6284 = !DILocation(line: 343, column: 18, scope: !6254)
!6285 = !DILocation(line: 343, column: 13, scope: !6278)
!6286 = !DILocation(line: 345, column: 12, scope: !6278)
!6287 = !DILocation(line: 345, column: 15, scope: !6278)
!6288 = !DILocation(line: 349, column: 47, scope: !6278)
!6289 = !DILocation(line: 349, column: 33, scope: !6278)
!6290 = !DILocation(line: 349, column: 27, scope: !6278)
!6291 = !DILocation(line: 349, column: 13, scope: !6280)
!6292 = !DILocation(line: 351, column: 15, scope: !6280)
!6293 = !DILocation(line: 351, column: 12, scope: !6280)
!6294 = !DILocation(line: 346, column: 24, scope: !6278)
!6295 = !DILocation(line: 346, column: 20, scope: !6278)
!6296 = !DILocation(line: 1, column: 1, scope: !6297)
!6297 = !DILexicalBlockFile(scope: !6278, file: !4749, discriminator: 0)
!6298 = !DILocation(line: 357, column: 6, scope: !6254)
!6299 = !DILocation(line: 354, column: 12, scope: !6280)
!6300 = !DILocation(line: 354, column: 9, scope: !6280)
!6301 = !DILocation(line: 354, column: 39, scope: !6280)
!6302 = !DILocation(line: 356, column: 12, scope: !6280)
!6303 = !DILocation(line: 356, column: 9, scope: !6280)
!6304 = !DILocation(line: 352, column: 24, scope: !6280)
!6305 = !DILocation(line: 352, column: 20, scope: !6280)
!6306 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p4_entry17h3f06af4ddf93e511E", scope: !3366, file: !6144, line: 359, type: !6307, scopeLine: 359, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6327)
!6307 = !DISubroutineType(types: !6308)
!6308 = !{!6309, !6151, !870, !362}
!6309 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlushAll, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !189, file: !2, size: 8, align: 8, elements: !6310, templateParams: !25, identifier: "c196d6228b6933f7f86f90e07f0d4423")
!6310 = !{!6311}
!6311 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6309, file: !2, size: 8, align: 8, elements: !6312, templateParams: !25, identifier: "814ab7b4b2ba3e5f4d143b0954898b93", discriminator: !6326)
!6312 = !{!6313, !6322}
!6313 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6311, file: !2, baseType: !6314, size: 8, align: 8, extraData: i64 2)
!6314 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6309, file: !2, size: 8, align: 8, elements: !6315, templateParams: !6320, identifier: "2b3d8076d860954e42ef55060a546bc2")
!6315 = !{!6316}
!6316 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6314, file: !2, baseType: !6317, align: 8)
!6317 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlushAll", scope: !322, file: !2, align: 8, elements: !6318, templateParams: !25, identifier: "cee705e1141855522e7d3b89caf7d1cf")
!6318 = !{!6319}
!6319 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6317, file: !2, baseType: !7, align: 8)
!6320 = !{!6321, !6267}
!6321 = !DITemplateTypeParameter(name: "T", type: !6317)
!6322 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6311, file: !2, baseType: !6323, size: 8, align: 8)
!6323 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6309, file: !2, size: 8, align: 8, elements: !6324, templateParams: !6320, identifier: "552d5cee8b083cb325d840ee56f9181d")
!6324 = !{!6325}
!6325 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6323, file: !2, baseType: !801, size: 8, align: 8)
!6326 = !DIDerivedType(tag: DW_TAG_member, scope: !6309, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6327 = !{!6328, !6329, !6330, !6331, !6333}
!6328 = !DILocalVariable(name: "self", arg: 1, scope: !6306, file: !6144, line: 360, type: !6151)
!6329 = !DILocalVariable(name: "page", arg: 2, scope: !6306, file: !6144, line: 361, type: !870)
!6330 = !DILocalVariable(name: "flags", arg: 3, scope: !6306, file: !6144, line: 362, type: !362)
!6331 = !DILocalVariable(name: "p4", scope: !6332, file: !6144, line: 364, type: !6165, align: 8)
!6332 = distinct !DILexicalBlock(scope: !6306, file: !6144, line: 364, column: 9)
!6333 = !DILocalVariable(name: "p4_entry", scope: !6334, file: !6144, line: 365, type: !3559, align: 8)
!6334 = distinct !DILexicalBlock(scope: !6332, file: !6144, line: 365, column: 9)
!6335 = !DILocation(line: 360, column: 9, scope: !6306)
!6336 = !DILocation(line: 361, column: 9, scope: !6306)
!6337 = !DILocation(line: 362, column: 9, scope: !6306)
!6338 = !DILocation(line: 364, column: 18, scope: !6306)
!6339 = !DILocation(line: 364, column: 13, scope: !6332)
!6340 = !DILocation(line: 365, column: 29, scope: !6332)
!6341 = !DILocation(line: 365, column: 32, scope: !6332)
!6342 = !DILocation(line: 365, column: 24, scope: !6332)
!6343 = !DILocation(line: 365, column: 13, scope: !6334)
!6344 = !DILocation(line: 367, column: 12, scope: !6334)
!6345 = !DILocation(line: 371, column: 9, scope: !6334)
!6346 = !DILocation(line: 373, column: 12, scope: !6334)
!6347 = !DILocation(line: 373, column: 9, scope: !6334)
!6348 = !DILocation(line: 374, column: 6, scope: !6306)
!6349 = !DILocation(line: 368, column: 24, scope: !6334)
!6350 = !DILocation(line: 368, column: 20, scope: !6334)
!6351 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p3_entry17hc17d6dfa0c76e526E", scope: !3366, file: !6144, line: 376, type: !6307, scopeLine: 376, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6352)
!6352 = !{!6353, !6354, !6355}
!6353 = !DILocalVariable(name: "self", arg: 1, scope: !6351, file: !6144, line: 377, type: !6151)
!6354 = !DILocalVariable(name: "_page", arg: 2, scope: !6351, file: !6144, line: 378, type: !870)
!6355 = !DILocalVariable(name: "_flags", arg: 3, scope: !6351, file: !6144, line: 379, type: !362)
!6356 = !DILocation(line: 377, column: 9, scope: !6351)
!6357 = !DILocation(line: 378, column: 9, scope: !6351)
!6358 = !DILocation(line: 379, column: 9, scope: !6351)
!6359 = !DILocation(line: 381, column: 13, scope: !6351)
!6360 = !DILocation(line: 381, column: 9, scope: !6351)
!6361 = !DILocation(line: 382, column: 6, scope: !6351)
!6362 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p2_entry17h4444353903f98e88E", scope: !3366, file: !6144, line: 384, type: !6307, scopeLine: 384, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6363)
!6363 = !{!6364, !6365, !6366}
!6364 = !DILocalVariable(name: "self", arg: 1, scope: !6362, file: !6144, line: 385, type: !6151)
!6365 = !DILocalVariable(name: "_page", arg: 2, scope: !6362, file: !6144, line: 386, type: !870)
!6366 = !DILocalVariable(name: "_flags", arg: 3, scope: !6362, file: !6144, line: 387, type: !362)
!6367 = !DILocation(line: 385, column: 9, scope: !6362)
!6368 = !DILocation(line: 386, column: 9, scope: !6362)
!6369 = !DILocation(line: 387, column: 9, scope: !6362)
!6370 = !DILocation(line: 389, column: 13, scope: !6362)
!6371 = !DILocation(line: 389, column: 9, scope: !6362)
!6372 = !DILocation(line: 390, column: 6, scope: !6362)
!6373 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page17h1c916ad4d6c860f4E", scope: !3366, file: !6144, line: 392, type: !6374, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6377)
!6374 = !DISubroutineType(types: !6375)
!6375 = !{!3336, !6376, !870}
!6376 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable", baseType: !6145, size: 64, align: 64, dwarfAddressSpace: 0)
!6377 = !{!6378, !6379, !6380, !6382, !6385}
!6378 = !DILocalVariable(name: "self", arg: 1, scope: !6373, file: !6144, line: 392, type: !6376)
!6379 = !DILocalVariable(name: "page", arg: 2, scope: !6373, file: !6144, line: 392, type: !870)
!6380 = !DILocalVariable(name: "p4", scope: !6381, file: !6144, line: 393, type: !585, align: 8)
!6381 = distinct !DILexicalBlock(scope: !6373, file: !6144, line: 393, column: 9)
!6382 = !DILocalVariable(name: "p3", scope: !6383, file: !6144, line: 399, type: !6384, align: 8)
!6383 = distinct !DILexicalBlock(scope: !6381, file: !6144, line: 399, column: 9)
!6384 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTable", baseType: !587, size: 64, align: 64, dwarfAddressSpace: 0)
!6385 = !DILocalVariable(name: "p3_entry", scope: !6386, file: !6144, line: 400, type: !73, align: 8)
!6386 = distinct !DILexicalBlock(scope: !6383, file: !6144, line: 400, column: 9)
!6387 = !DILocation(line: 392, column: 23, scope: !6373)
!6388 = !DILocation(line: 392, column: 30, scope: !6373)
!6389 = !DILocation(line: 400, column: 13, scope: !6386)
!6390 = !DILocation(line: 393, column: 18, scope: !6373)
!6391 = !DILocation(line: 393, column: 13, scope: !6381)
!6392 = !DILocation(line: 395, column: 12, scope: !6381)
!6393 = !DILocation(line: 395, column: 15, scope: !6381)
!6394 = !DILocation(line: 399, column: 43, scope: !6381)
!6395 = !DILocation(line: 399, column: 29, scope: !6381)
!6396 = !DILocation(line: 399, column: 27, scope: !6381)
!6397 = !DILocation(line: 399, column: 13, scope: !6383)
!6398 = !DILocation(line: 400, column: 28, scope: !6383)
!6399 = !DILocation(line: 400, column: 25, scope: !6383)
!6400 = !DILocation(line: 400, column: 24, scope: !6383)
!6401 = !DILocation(line: 402, column: 12, scope: !6386)
!6402 = !DILocation(line: 396, column: 24, scope: !6381)
!6403 = !DILocation(line: 396, column: 20, scope: !6381)
!6404 = !DILocation(line: 1, column: 1, scope: !6405)
!6405 = !DILexicalBlockFile(scope: !6381, file: !4749, discriminator: 0)
!6406 = !DILocation(line: 408, column: 6, scope: !6373)
!6407 = !DILocation(line: 406, column: 39, scope: !6386)
!6408 = !DILocation(line: 406, column: 9, scope: !6386)
!6409 = !DILocation(line: 407, column: 22, scope: !6386)
!6410 = !DILocation(line: 403, column: 24, scope: !6386)
!6411 = !DILocation(line: 403, column: 20, scope: !6386)
!6412 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17he2aff303ba35eb3dE", scope: !3365, file: !6144, line: 407, type: !6413, scopeLine: 407, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6415)
!6413 = !DISubroutineType(types: !6414)
!6414 = !{!3346, !3364, !3328}
!6415 = !{!6416, !6417}
!6416 = !DILocalVariable(name: "p3_entry", scope: !6412, file: !6144, line: 400, type: !73, align: 8)
!6417 = !DILocalVariable(arg: 2, scope: !6412, file: !6144, line: 407, type: !3328)
!6418 = !DILocation(line: 400, column: 13, scope: !6412)
!6419 = !DILocation(line: 407, column: 23, scope: !6412)
!6420 = !DILocation(line: 407, column: 78, scope: !6412)
!6421 = !DILocation(line: 407, column: 42, scope: !6412)
!6422 = !DILocation(line: 407, column: 94, scope: !6412)
!6423 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap17hf74b8e71d11c3401E", scope: !3455, file: !6144, line: 427, type: !6424, scopeLine: 427, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6426)
!6424 = !DISubroutineType(types: !6425)
!6425 = !{!949, !6151, !964}
!6426 = !{!6427, !6428, !6429, !6431, !6433, !6435, !6437, !6439, !6441, !6443, !6445, !6447, !6449, !6451, !6453, !6455}
!6427 = !DILocalVariable(name: "self", arg: 1, scope: !6423, file: !6144, line: 428, type: !6151)
!6428 = !DILocalVariable(name: "page", arg: 2, scope: !6423, file: !6144, line: 429, type: !964)
!6429 = !DILocalVariable(name: "p4", scope: !6430, file: !6144, line: 431, type: !6165, align: 8)
!6430 = distinct !DILexicalBlock(scope: !6423, file: !6144, line: 431, column: 9)
!6431 = !DILocalVariable(name: "p4_entry", scope: !6432, file: !6144, line: 432, type: !73, align: 8)
!6432 = distinct !DILexicalBlock(scope: !6430, file: !6144, line: 432, column: 9)
!6433 = !DILocalVariable(name: "residual", scope: !6434, file: !6144, line: 436, type: !895, align: 8)
!6434 = distinct !DILexicalBlock(scope: !6432, file: !6144, line: 436, column: 11)
!6435 = !DILocalVariable(name: "val", scope: !6436, file: !6144, line: 433, type: !660, align: 8)
!6436 = distinct !DILexicalBlock(scope: !6432, file: !6144, line: 433, column: 9)
!6437 = !DILocalVariable(name: "p3", scope: !6438, file: !6144, line: 438, type: !586, align: 8)
!6438 = distinct !DILexicalBlock(scope: !6432, file: !6144, line: 438, column: 9)
!6439 = !DILocalVariable(name: "p3_entry", scope: !6440, file: !6144, line: 439, type: !73, align: 8)
!6440 = distinct !DILexicalBlock(scope: !6438, file: !6144, line: 439, column: 9)
!6441 = !DILocalVariable(name: "residual", scope: !6442, file: !6144, line: 443, type: !895, align: 8)
!6442 = distinct !DILexicalBlock(scope: !6440, file: !6144, line: 443, column: 11)
!6443 = !DILocalVariable(name: "val", scope: !6444, file: !6144, line: 440, type: !660, align: 8)
!6444 = distinct !DILexicalBlock(scope: !6440, file: !6144, line: 440, column: 9)
!6445 = !DILocalVariable(name: "p2", scope: !6446, file: !6144, line: 445, type: !586, align: 8)
!6446 = distinct !DILexicalBlock(scope: !6440, file: !6144, line: 445, column: 9)
!6447 = !DILocalVariable(name: "p2_entry", scope: !6448, file: !6144, line: 446, type: !3559, align: 8)
!6448 = distinct !DILexicalBlock(scope: !6446, file: !6144, line: 446, column: 9)
!6449 = !DILocalVariable(name: "flags", scope: !6450, file: !6144, line: 447, type: !362, align: 8)
!6450 = distinct !DILexicalBlock(scope: !6448, file: !6144, line: 447, column: 9)
!6451 = !DILocalVariable(name: "frame", scope: !6452, file: !6144, line: 456, type: !678, align: 8)
!6452 = distinct !DILexicalBlock(scope: !6450, file: !6144, line: 456, column: 9)
!6453 = !DILocalVariable(name: "residual", scope: !6454, file: !6144, line: 457, type: !895, align: 8)
!6454 = distinct !DILexicalBlock(scope: !6450, file: !6144, line: 457, column: 91)
!6455 = !DILocalVariable(name: "val", scope: !6456, file: !6144, line: 456, type: !678, align: 8)
!6456 = distinct !DILexicalBlock(scope: !6450, file: !6144, line: 456, column: 21)
!6457 = !DILocation(line: 428, column: 9, scope: !6423)
!6458 = !DILocation(line: 429, column: 9, scope: !6423)
!6459 = !DILocation(line: 433, column: 9, scope: !6436)
!6460 = !DILocation(line: 440, column: 9, scope: !6444)
!6461 = !DILocation(line: 446, column: 13, scope: !6448)
!6462 = !DILocation(line: 447, column: 13, scope: !6450)
!6463 = !DILocation(line: 456, column: 13, scope: !6452)
!6464 = !DILocation(line: 456, column: 21, scope: !6456)
!6465 = !DILocation(line: 431, column: 18, scope: !6423)
!6466 = !DILocation(line: 431, column: 13, scope: !6430)
!6467 = !DILocation(line: 432, column: 25, scope: !6430)
!6468 = !DILocation(line: 432, column: 28, scope: !6430)
!6469 = !DILocation(line: 432, column: 24, scope: !6430)
!6470 = !DILocation(line: 432, column: 13, scope: !6432)
!6471 = !DILocation(line: 433, column: 9, scope: !6432)
!6472 = !DILocation(line: 438, column: 47, scope: !6432)
!6473 = !DILocation(line: 438, column: 33, scope: !6432)
!6474 = !DILocation(line: 438, column: 27, scope: !6432)
!6475 = !DILocation(line: 438, column: 13, scope: !6438)
!6476 = !DILocation(line: 439, column: 28, scope: !6438)
!6477 = !DILocation(line: 439, column: 25, scope: !6438)
!6478 = !DILocation(line: 439, column: 24, scope: !6438)
!6479 = !DILocation(line: 439, column: 13, scope: !6440)
!6480 = !DILocation(line: 440, column: 9, scope: !6440)
!6481 = !DILocation(line: 436, column: 11, scope: !6432)
!6482 = !DILocation(line: 436, column: 11, scope: !6434)
!6483 = !DILocation(line: 433, column: 9, scope: !6434)
!6484 = !DILocation(line: 461, column: 6, scope: !6423)
!6485 = !DILocation(line: 445, column: 47, scope: !6440)
!6486 = !DILocation(line: 445, column: 33, scope: !6440)
!6487 = !DILocation(line: 445, column: 27, scope: !6440)
!6488 = !DILocation(line: 445, column: 13, scope: !6446)
!6489 = !DILocation(line: 446, column: 32, scope: !6446)
!6490 = !DILocation(line: 446, column: 29, scope: !6446)
!6491 = !DILocation(line: 446, column: 24, scope: !6446)
!6492 = !DILocation(line: 447, column: 21, scope: !6448)
!6493 = !DILocation(line: 449, column: 13, scope: !6450)
!6494 = !DILocation(line: 449, column: 12, scope: !6450)
!6495 = !DILocation(line: 443, column: 11, scope: !6440)
!6496 = !DILocation(line: 443, column: 11, scope: !6442)
!6497 = !DILocation(line: 440, column: 9, scope: !6442)
!6498 = !DILocation(line: 452, column: 13, scope: !6450)
!6499 = !DILocation(line: 452, column: 12, scope: !6450)
!6500 = !DILocation(line: 450, column: 24, scope: !6450)
!6501 = !DILocation(line: 450, column: 20, scope: !6450)
!6502 = !DILocation(line: 1, column: 1, scope: !6503)
!6503 = !DILexicalBlockFile(scope: !6450, file: !4749, discriminator: 0)
!6504 = !DILocation(line: 456, column: 51, scope: !6450)
!6505 = !DILocation(line: 456, column: 21, scope: !6450)
!6506 = !DILocation(line: 457, column: 22, scope: !6450)
!6507 = !DILocation(line: 453, column: 24, scope: !6450)
!6508 = !DILocation(line: 453, column: 20, scope: !6450)
!6509 = !DILocation(line: 459, column: 9, scope: !6452)
!6510 = !DILocation(line: 460, column: 20, scope: !6452)
!6511 = !DILocation(line: 460, column: 12, scope: !6452)
!6512 = !DILocation(line: 460, column: 9, scope: !6452)
!6513 = !DILocation(line: 457, column: 91, scope: !6450)
!6514 = !DILocation(line: 457, column: 91, scope: !6454)
!6515 = !DILocation(line: 456, column: 21, scope: !6454)
!6516 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h3abfea2c8f773988E", scope: !3485, file: !6144, line: 433, type: !6517, scopeLine: 433, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6519)
!6517 = !DISubroutineType(types: !6518)
!6518 = !{!877, !3513, !791}
!6519 = !{!6520, !6521}
!6520 = !DILocalVariable(name: "err", arg: 2, scope: !6516, file: !6144, line: 433, type: !791)
!6521 = !DILocalVariable(arg: 1, scope: !6516, file: !6144, line: 433, type: !3513)
!6522 = !DILocation(line: 433, column: 34, scope: !6516)
!6523 = !DILocation(line: 433, column: 35, scope: !6516)
!6524 = !DILocation(line: 433, column: 46, scope: !6516)
!6525 = !DILocation(line: 433, column: 40, scope: !6516)
!6526 = !DILocation(line: 434, column: 44, scope: !6516)
!6527 = !DILocation(line: 435, column: 38, scope: !6516)
!6528 = !DILocation(line: 436, column: 10, scope: !6516)
!6529 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h98caa3f421c3abd0E", scope: !3485, file: !6144, line: 440, type: !6530, scopeLine: 440, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6532)
!6530 = !DISubroutineType(types: !6531)
!6531 = !{!877, !3484, !791}
!6532 = !{!6533, !6534}
!6533 = !DILocalVariable(name: "err", arg: 2, scope: !6529, file: !6144, line: 440, type: !791)
!6534 = !DILocalVariable(arg: 1, scope: !6529, file: !6144, line: 440, type: !3484)
!6535 = !DILocation(line: 440, column: 34, scope: !6529)
!6536 = !DILocation(line: 440, column: 35, scope: !6529)
!6537 = !DILocation(line: 440, column: 46, scope: !6529)
!6538 = !DILocation(line: 440, column: 40, scope: !6529)
!6539 = !DILocation(line: 441, column: 44, scope: !6529)
!6540 = !DILocation(line: 442, column: 38, scope: !6529)
!6541 = !DILocation(line: 443, column: 10, scope: !6529)
!6542 = distinct !DISubprogram(name: "{closure#2}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h68f0d282f1042d9dE", scope: !3485, file: !6144, line: 457, type: !6543, scopeLine: 457, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6545)
!6543 = !DISubroutineType(types: !6544)
!6544 = !{!877, !3555, !3328}
!6545 = !{!6546, !6547}
!6546 = !DILocalVariable(name: "p2_entry", scope: !6542, file: !6144, line: 446, type: !3559, align: 8)
!6547 = !DILocalVariable(arg: 2, scope: !6542, file: !6144, line: 457, type: !3328)
!6548 = !DILocation(line: 446, column: 13, scope: !6542)
!6549 = !DILocation(line: 457, column: 23, scope: !6542)
!6550 = !DILocation(line: 457, column: 74, scope: !6542)
!6551 = !DILocation(line: 457, column: 42, scope: !6542)
!6552 = !DILocation(line: 457, column: 90, scope: !6542)
!6553 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$12update_flags17h0e2c8135c17e2a15E", scope: !3455, file: !6144, line: 463, type: !6554, scopeLine: 463, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6571)
!6554 = !DISubroutineType(types: !6555)
!6555 = !{!6556, !6151, !964, !362}
!6556 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !189, file: !2, size: 128, align: 64, elements: !6557, templateParams: !25, identifier: "1c665476e7dad2b8eeea0fa495b7c705")
!6557 = !{!6558}
!6558 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6556, file: !2, size: 128, align: 64, elements: !6559, templateParams: !25, identifier: "f3b1f44485c4588484700150a3aebeaa", discriminator: !6570)
!6559 = !{!6560, !6566}
!6560 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6558, file: !2, baseType: !6561, size: 128, align: 64, extraData: i64 0)
!6561 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6556, file: !2, size: 128, align: 64, elements: !6562, templateParams: !6564, identifier: "ee69043cc7e53db8a5a30836d6c92ab")
!6562 = !{!6563}
!6563 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6561, file: !2, baseType: !961, size: 64, align: 64, offset: 64)
!6564 = !{!6565, !6267}
!6565 = !DITemplateTypeParameter(name: "T", type: !961)
!6566 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6558, file: !2, baseType: !6567, size: 128, align: 64, extraData: i64 1)
!6567 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6556, file: !2, size: 128, align: 64, elements: !6568, templateParams: !6564, identifier: "3830e9dc5d179a133a88ede0a32b00a")
!6568 = !{!6569}
!6569 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6567, file: !2, baseType: !801, size: 8, align: 8, offset: 8)
!6570 = !DIDerivedType(tag: DW_TAG_member, scope: !6556, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6571 = !{!6572, !6573, !6574, !6575, !6577, !6579}
!6572 = !DILocalVariable(name: "self", arg: 1, scope: !6553, file: !6144, line: 464, type: !6151)
!6573 = !DILocalVariable(name: "page", arg: 2, scope: !6553, file: !6144, line: 465, type: !964)
!6574 = !DILocalVariable(name: "flags", arg: 3, scope: !6553, file: !6144, line: 466, type: !362)
!6575 = !DILocalVariable(name: "p4", scope: !6576, file: !6144, line: 469, type: !6165, align: 8)
!6576 = distinct !DILexicalBlock(scope: !6553, file: !6144, line: 469, column: 9)
!6577 = !DILocalVariable(name: "p3", scope: !6578, file: !6144, line: 475, type: !586, align: 8)
!6578 = distinct !DILexicalBlock(scope: !6576, file: !6144, line: 475, column: 9)
!6579 = !DILocalVariable(name: "p2", scope: !6580, file: !6144, line: 481, type: !586, align: 8)
!6580 = distinct !DILexicalBlock(scope: !6578, file: !6144, line: 481, column: 9)
!6581 = !DILocation(line: 464, column: 9, scope: !6553)
!6582 = !DILocation(line: 465, column: 9, scope: !6553)
!6583 = !DILocation(line: 466, column: 9, scope: !6553)
!6584 = !DILocation(line: 469, column: 18, scope: !6553)
!6585 = !DILocation(line: 469, column: 13, scope: !6576)
!6586 = !DILocation(line: 471, column: 12, scope: !6576)
!6587 = !DILocation(line: 471, column: 15, scope: !6576)
!6588 = !DILocation(line: 475, column: 47, scope: !6576)
!6589 = !DILocation(line: 475, column: 33, scope: !6576)
!6590 = !DILocation(line: 475, column: 27, scope: !6576)
!6591 = !DILocation(line: 475, column: 13, scope: !6578)
!6592 = !DILocation(line: 477, column: 15, scope: !6578)
!6593 = !DILocation(line: 477, column: 12, scope: !6578)
!6594 = !DILocation(line: 472, column: 24, scope: !6576)
!6595 = !DILocation(line: 472, column: 20, scope: !6576)
!6596 = !DILocation(line: 1, column: 1, scope: !6597)
!6597 = !DILexicalBlockFile(scope: !6576, file: !4749, discriminator: 0)
!6598 = !DILocation(line: 490, column: 6, scope: !6553)
!6599 = !DILocation(line: 481, column: 47, scope: !6578)
!6600 = !DILocation(line: 481, column: 33, scope: !6578)
!6601 = !DILocation(line: 481, column: 27, scope: !6578)
!6602 = !DILocation(line: 481, column: 13, scope: !6580)
!6603 = !DILocation(line: 483, column: 15, scope: !6580)
!6604 = !DILocation(line: 483, column: 12, scope: !6580)
!6605 = !DILocation(line: 478, column: 24, scope: !6578)
!6606 = !DILocation(line: 478, column: 20, scope: !6578)
!6607 = !DILocation(line: 1, column: 1, scope: !6608)
!6608 = !DILexicalBlockFile(scope: !6578, file: !4749, discriminator: 0)
!6609 = !DILocation(line: 487, column: 12, scope: !6580)
!6610 = !DILocation(line: 487, column: 9, scope: !6580)
!6611 = !DILocation(line: 487, column: 39, scope: !6580)
!6612 = !DILocation(line: 489, column: 12, scope: !6580)
!6613 = !DILocation(line: 489, column: 9, scope: !6580)
!6614 = !DILocation(line: 484, column: 24, scope: !6580)
!6615 = !DILocation(line: 484, column: 20, scope: !6580)
!6616 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p4_entry17h0449786880354837E", scope: !3455, file: !6144, line: 492, type: !6617, scopeLine: 492, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6619)
!6617 = !DISubroutineType(types: !6618)
!6618 = !{!6309, !6151, !964, !362}
!6619 = !{!6620, !6621, !6622, !6623, !6625}
!6620 = !DILocalVariable(name: "self", arg: 1, scope: !6616, file: !6144, line: 493, type: !6151)
!6621 = !DILocalVariable(name: "page", arg: 2, scope: !6616, file: !6144, line: 494, type: !964)
!6622 = !DILocalVariable(name: "flags", arg: 3, scope: !6616, file: !6144, line: 495, type: !362)
!6623 = !DILocalVariable(name: "p4", scope: !6624, file: !6144, line: 497, type: !6165, align: 8)
!6624 = distinct !DILexicalBlock(scope: !6616, file: !6144, line: 497, column: 9)
!6625 = !DILocalVariable(name: "p4_entry", scope: !6626, file: !6144, line: 498, type: !3559, align: 8)
!6626 = distinct !DILexicalBlock(scope: !6624, file: !6144, line: 498, column: 9)
!6627 = !DILocation(line: 493, column: 9, scope: !6616)
!6628 = !DILocation(line: 494, column: 9, scope: !6616)
!6629 = !DILocation(line: 495, column: 9, scope: !6616)
!6630 = !DILocation(line: 497, column: 18, scope: !6616)
!6631 = !DILocation(line: 497, column: 13, scope: !6624)
!6632 = !DILocation(line: 498, column: 29, scope: !6624)
!6633 = !DILocation(line: 498, column: 32, scope: !6624)
!6634 = !DILocation(line: 498, column: 24, scope: !6624)
!6635 = !DILocation(line: 498, column: 13, scope: !6626)
!6636 = !DILocation(line: 500, column: 12, scope: !6626)
!6637 = !DILocation(line: 504, column: 9, scope: !6626)
!6638 = !DILocation(line: 506, column: 12, scope: !6626)
!6639 = !DILocation(line: 506, column: 9, scope: !6626)
!6640 = !DILocation(line: 507, column: 6, scope: !6616)
!6641 = !DILocation(line: 501, column: 24, scope: !6626)
!6642 = !DILocation(line: 501, column: 20, scope: !6626)
!6643 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p3_entry17h1cb0f0cb34cfc794E", scope: !3455, file: !6144, line: 509, type: !6617, scopeLine: 509, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6644)
!6644 = !{!6645, !6646, !6647, !6648, !6650, !6652}
!6645 = !DILocalVariable(name: "self", arg: 1, scope: !6643, file: !6144, line: 510, type: !6151)
!6646 = !DILocalVariable(name: "page", arg: 2, scope: !6643, file: !6144, line: 511, type: !964)
!6647 = !DILocalVariable(name: "flags", arg: 3, scope: !6643, file: !6144, line: 512, type: !362)
!6648 = !DILocalVariable(name: "p4", scope: !6649, file: !6144, line: 514, type: !6165, align: 8)
!6649 = distinct !DILexicalBlock(scope: !6643, file: !6144, line: 514, column: 9)
!6650 = !DILocalVariable(name: "p3", scope: !6651, file: !6144, line: 520, type: !586, align: 8)
!6651 = distinct !DILexicalBlock(scope: !6649, file: !6144, line: 520, column: 9)
!6652 = !DILocalVariable(name: "p3_entry", scope: !6653, file: !6144, line: 521, type: !3559, align: 8)
!6653 = distinct !DILexicalBlock(scope: !6651, file: !6144, line: 521, column: 9)
!6654 = !DILocation(line: 510, column: 9, scope: !6643)
!6655 = !DILocation(line: 511, column: 9, scope: !6643)
!6656 = !DILocation(line: 512, column: 9, scope: !6643)
!6657 = !DILocation(line: 514, column: 18, scope: !6643)
!6658 = !DILocation(line: 514, column: 13, scope: !6649)
!6659 = !DILocation(line: 516, column: 12, scope: !6649)
!6660 = !DILocation(line: 516, column: 15, scope: !6649)
!6661 = !DILocation(line: 520, column: 47, scope: !6649)
!6662 = !DILocation(line: 520, column: 33, scope: !6649)
!6663 = !DILocation(line: 520, column: 27, scope: !6649)
!6664 = !DILocation(line: 520, column: 13, scope: !6651)
!6665 = !DILocation(line: 521, column: 32, scope: !6651)
!6666 = !DILocation(line: 521, column: 29, scope: !6651)
!6667 = !DILocation(line: 521, column: 24, scope: !6651)
!6668 = !DILocation(line: 521, column: 13, scope: !6653)
!6669 = !DILocation(line: 523, column: 12, scope: !6653)
!6670 = !DILocation(line: 517, column: 24, scope: !6649)
!6671 = !DILocation(line: 517, column: 20, scope: !6649)
!6672 = !DILocation(line: 1, column: 1, scope: !6673)
!6673 = !DILexicalBlockFile(scope: !6649, file: !4749, discriminator: 0)
!6674 = !DILocation(line: 530, column: 6, scope: !6643)
!6675 = !DILocation(line: 527, column: 9, scope: !6653)
!6676 = !DILocation(line: 529, column: 12, scope: !6653)
!6677 = !DILocation(line: 529, column: 9, scope: !6653)
!6678 = !DILocation(line: 524, column: 24, scope: !6653)
!6679 = !DILocation(line: 524, column: 20, scope: !6653)
!6680 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p2_entry17hd4497d0f9f268a3dE", scope: !3455, file: !6144, line: 532, type: !6617, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6681)
!6681 = !{!6682, !6683, !6684}
!6682 = !DILocalVariable(name: "self", arg: 1, scope: !6680, file: !6144, line: 533, type: !6151)
!6683 = !DILocalVariable(name: "_page", arg: 2, scope: !6680, file: !6144, line: 534, type: !964)
!6684 = !DILocalVariable(name: "_flags", arg: 3, scope: !6680, file: !6144, line: 535, type: !362)
!6685 = !DILocation(line: 533, column: 9, scope: !6680)
!6686 = !DILocation(line: 534, column: 9, scope: !6680)
!6687 = !DILocation(line: 535, column: 9, scope: !6680)
!6688 = !DILocation(line: 537, column: 13, scope: !6680)
!6689 = !DILocation(line: 537, column: 9, scope: !6680)
!6690 = !DILocation(line: 538, column: 6, scope: !6680)
!6691 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page17h4c24de346f77ce9eE", scope: !3455, file: !6144, line: 540, type: !6692, scopeLine: 540, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6694)
!6692 = !DISubroutineType(types: !6693)
!6693 = !{!3439, !6376, !964}
!6694 = !{!6695, !6696, !6697, !6699, !6701, !6703, !6705}
!6695 = !DILocalVariable(name: "self", arg: 1, scope: !6691, file: !6144, line: 540, type: !6376)
!6696 = !DILocalVariable(name: "page", arg: 2, scope: !6691, file: !6144, line: 540, type: !964)
!6697 = !DILocalVariable(name: "p4", scope: !6698, file: !6144, line: 541, type: !585, align: 8)
!6698 = distinct !DILexicalBlock(scope: !6691, file: !6144, line: 541, column: 9)
!6699 = !DILocalVariable(name: "p3", scope: !6700, file: !6144, line: 547, type: !6384, align: 8)
!6700 = distinct !DILexicalBlock(scope: !6698, file: !6144, line: 547, column: 9)
!6701 = !DILocalVariable(name: "p3_entry", scope: !6702, file: !6144, line: 548, type: !73, align: 8)
!6702 = distinct !DILexicalBlock(scope: !6700, file: !6144, line: 548, column: 9)
!6703 = !DILocalVariable(name: "p2", scope: !6704, file: !6144, line: 554, type: !6384, align: 8)
!6704 = distinct !DILexicalBlock(scope: !6702, file: !6144, line: 554, column: 9)
!6705 = !DILocalVariable(name: "p2_entry", scope: !6706, file: !6144, line: 555, type: !73, align: 8)
!6706 = distinct !DILexicalBlock(scope: !6704, file: !6144, line: 555, column: 9)
!6707 = !DILocation(line: 540, column: 23, scope: !6691)
!6708 = !DILocation(line: 540, column: 30, scope: !6691)
!6709 = !DILocation(line: 555, column: 13, scope: !6706)
!6710 = !DILocation(line: 541, column: 18, scope: !6691)
!6711 = !DILocation(line: 541, column: 13, scope: !6698)
!6712 = !DILocation(line: 543, column: 12, scope: !6698)
!6713 = !DILocation(line: 543, column: 15, scope: !6698)
!6714 = !DILocation(line: 547, column: 43, scope: !6698)
!6715 = !DILocation(line: 547, column: 29, scope: !6698)
!6716 = !DILocation(line: 547, column: 27, scope: !6698)
!6717 = !DILocation(line: 547, column: 13, scope: !6700)
!6718 = !DILocation(line: 548, column: 28, scope: !6700)
!6719 = !DILocation(line: 548, column: 25, scope: !6700)
!6720 = !DILocation(line: 548, column: 24, scope: !6700)
!6721 = !DILocation(line: 548, column: 13, scope: !6702)
!6722 = !DILocation(line: 550, column: 12, scope: !6702)
!6723 = !DILocation(line: 544, column: 24, scope: !6698)
!6724 = !DILocation(line: 544, column: 20, scope: !6698)
!6725 = !DILocation(line: 1, column: 1, scope: !6726)
!6726 = !DILexicalBlockFile(scope: !6698, file: !4749, discriminator: 0)
!6727 = !DILocation(line: 563, column: 6, scope: !6691)
!6728 = !DILocation(line: 554, column: 43, scope: !6702)
!6729 = !DILocation(line: 554, column: 29, scope: !6702)
!6730 = !DILocation(line: 554, column: 27, scope: !6702)
!6731 = !DILocation(line: 554, column: 13, scope: !6704)
!6732 = !DILocation(line: 555, column: 28, scope: !6704)
!6733 = !DILocation(line: 555, column: 25, scope: !6704)
!6734 = !DILocation(line: 555, column: 24, scope: !6704)
!6735 = !DILocation(line: 557, column: 12, scope: !6706)
!6736 = !DILocation(line: 551, column: 24, scope: !6702)
!6737 = !DILocation(line: 551, column: 20, scope: !6702)
!6738 = !DILocation(line: 1, column: 1, scope: !6739)
!6739 = !DILexicalBlockFile(scope: !6702, file: !4749, discriminator: 0)
!6740 = !DILocation(line: 561, column: 39, scope: !6706)
!6741 = !DILocation(line: 561, column: 9, scope: !6706)
!6742 = !DILocation(line: 562, column: 22, scope: !6706)
!6743 = !DILocation(line: 558, column: 24, scope: !6706)
!6744 = !DILocation(line: 558, column: 20, scope: !6706)
!6745 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17hc05c0e77d357236eE", scope: !3454, file: !6144, line: 562, type: !6746, scopeLine: 562, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6748)
!6746 = !DISubroutineType(types: !6747)
!6747 = !{!3346, !3453, !3328}
!6748 = !{!6749, !6750}
!6749 = !DILocalVariable(name: "p2_entry", scope: !6745, file: !6144, line: 555, type: !73, align: 8)
!6750 = !DILocalVariable(arg: 2, scope: !6745, file: !6144, line: 562, type: !3328)
!6751 = !DILocation(line: 555, column: 13, scope: !6745)
!6752 = !DILocation(line: 562, column: 23, scope: !6745)
!6753 = !DILocation(line: 562, column: 78, scope: !6745)
!6754 = !DILocation(line: 562, column: 42, scope: !6745)
!6755 = !DILocation(line: 562, column: 94, scope: !6745)
!6756 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap17h955f392ec9085b5cE", scope: !3264, file: !6144, line: 582, type: !6757, scopeLine: 582, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6759)
!6757 = !DISubroutineType(types: !6758)
!6758 = !{!992, !6151, !1007}
!6759 = !{!6760, !6761, !6762, !6764, !6766, !6768, !6770, !6772, !6774, !6776, !6778, !6780, !6782, !6784, !6786, !6788, !6790, !6792, !6794}
!6760 = !DILocalVariable(name: "self", arg: 1, scope: !6756, file: !6144, line: 583, type: !6151)
!6761 = !DILocalVariable(name: "page", arg: 2, scope: !6756, file: !6144, line: 584, type: !1007)
!6762 = !DILocalVariable(name: "p4", scope: !6763, file: !6144, line: 586, type: !6165, align: 8)
!6763 = distinct !DILexicalBlock(scope: !6756, file: !6144, line: 586, column: 9)
!6764 = !DILocalVariable(name: "p4_entry", scope: !6765, file: !6144, line: 587, type: !73, align: 8)
!6765 = distinct !DILexicalBlock(scope: !6763, file: !6144, line: 587, column: 9)
!6766 = !DILocalVariable(name: "residual", scope: !6767, file: !6144, line: 591, type: !895, align: 8)
!6767 = distinct !DILexicalBlock(scope: !6765, file: !6144, line: 591, column: 11)
!6768 = !DILocalVariable(name: "val", scope: !6769, file: !6144, line: 588, type: !660, align: 8)
!6769 = distinct !DILexicalBlock(scope: !6765, file: !6144, line: 588, column: 9)
!6770 = !DILocalVariable(name: "p3", scope: !6771, file: !6144, line: 593, type: !586, align: 8)
!6771 = distinct !DILexicalBlock(scope: !6765, file: !6144, line: 593, column: 9)
!6772 = !DILocalVariable(name: "p3_entry", scope: !6773, file: !6144, line: 594, type: !73, align: 8)
!6773 = distinct !DILexicalBlock(scope: !6771, file: !6144, line: 594, column: 9)
!6774 = !DILocalVariable(name: "residual", scope: !6775, file: !6144, line: 598, type: !895, align: 8)
!6775 = distinct !DILexicalBlock(scope: !6773, file: !6144, line: 598, column: 11)
!6776 = !DILocalVariable(name: "val", scope: !6777, file: !6144, line: 595, type: !660, align: 8)
!6777 = distinct !DILexicalBlock(scope: !6773, file: !6144, line: 595, column: 9)
!6778 = !DILocalVariable(name: "p2", scope: !6779, file: !6144, line: 600, type: !586, align: 8)
!6779 = distinct !DILexicalBlock(scope: !6773, file: !6144, line: 600, column: 9)
!6780 = !DILocalVariable(name: "p2_entry", scope: !6781, file: !6144, line: 601, type: !73, align: 8)
!6781 = distinct !DILexicalBlock(scope: !6779, file: !6144, line: 601, column: 9)
!6782 = !DILocalVariable(name: "residual", scope: !6783, file: !6144, line: 605, type: !895, align: 8)
!6783 = distinct !DILexicalBlock(scope: !6781, file: !6144, line: 605, column: 11)
!6784 = !DILocalVariable(name: "val", scope: !6785, file: !6144, line: 602, type: !660, align: 8)
!6785 = distinct !DILexicalBlock(scope: !6781, file: !6144, line: 602, column: 9)
!6786 = !DILocalVariable(name: "p1", scope: !6787, file: !6144, line: 607, type: !586, align: 8)
!6787 = distinct !DILexicalBlock(scope: !6781, file: !6144, line: 607, column: 9)
!6788 = !DILocalVariable(name: "p1_entry", scope: !6789, file: !6144, line: 608, type: !3559, align: 8)
!6789 = distinct !DILexicalBlock(scope: !6787, file: !6144, line: 608, column: 9)
!6790 = !DILocalVariable(name: "frame", scope: !6791, file: !6144, line: 610, type: !660, align: 8)
!6791 = distinct !DILexicalBlock(scope: !6789, file: !6144, line: 610, column: 9)
!6792 = !DILocalVariable(name: "residual", scope: !6793, file: !6144, line: 613, type: !895, align: 8)
!6793 = distinct !DILexicalBlock(scope: !6789, file: !6144, line: 613, column: 11)
!6794 = !DILocalVariable(name: "val", scope: !6795, file: !6144, line: 610, type: !660, align: 8)
!6795 = distinct !DILexicalBlock(scope: !6789, file: !6144, line: 610, column: 21)
!6796 = !DILocation(line: 583, column: 9, scope: !6756)
!6797 = !DILocation(line: 584, column: 9, scope: !6756)
!6798 = !DILocation(line: 588, column: 9, scope: !6769)
!6799 = !DILocation(line: 595, column: 9, scope: !6777)
!6800 = !DILocation(line: 602, column: 9, scope: !6785)
!6801 = !DILocation(line: 610, column: 13, scope: !6791)
!6802 = !DILocation(line: 610, column: 21, scope: !6795)
!6803 = !DILocation(line: 586, column: 18, scope: !6756)
!6804 = !DILocation(line: 586, column: 13, scope: !6763)
!6805 = !DILocation(line: 587, column: 25, scope: !6763)
!6806 = !DILocation(line: 587, column: 28, scope: !6763)
!6807 = !DILocation(line: 587, column: 24, scope: !6763)
!6808 = !DILocation(line: 587, column: 13, scope: !6765)
!6809 = !DILocation(line: 588, column: 9, scope: !6765)
!6810 = !DILocation(line: 593, column: 47, scope: !6765)
!6811 = !DILocation(line: 593, column: 33, scope: !6765)
!6812 = !DILocation(line: 593, column: 27, scope: !6765)
!6813 = !DILocation(line: 593, column: 13, scope: !6771)
!6814 = !DILocation(line: 594, column: 28, scope: !6771)
!6815 = !DILocation(line: 594, column: 25, scope: !6771)
!6816 = !DILocation(line: 594, column: 24, scope: !6771)
!6817 = !DILocation(line: 594, column: 13, scope: !6773)
!6818 = !DILocation(line: 595, column: 9, scope: !6773)
!6819 = !DILocation(line: 591, column: 11, scope: !6765)
!6820 = !DILocation(line: 591, column: 11, scope: !6767)
!6821 = !DILocation(line: 588, column: 9, scope: !6767)
!6822 = !DILocation(line: 617, column: 6, scope: !6756)
!6823 = !DILocation(line: 600, column: 47, scope: !6773)
!6824 = !DILocation(line: 600, column: 33, scope: !6773)
!6825 = !DILocation(line: 600, column: 27, scope: !6773)
!6826 = !DILocation(line: 600, column: 13, scope: !6779)
!6827 = !DILocation(line: 601, column: 28, scope: !6779)
!6828 = !DILocation(line: 601, column: 25, scope: !6779)
!6829 = !DILocation(line: 601, column: 24, scope: !6779)
!6830 = !DILocation(line: 601, column: 13, scope: !6781)
!6831 = !DILocation(line: 602, column: 9, scope: !6781)
!6832 = !DILocation(line: 598, column: 11, scope: !6773)
!6833 = !DILocation(line: 598, column: 11, scope: !6775)
!6834 = !DILocation(line: 595, column: 9, scope: !6775)
!6835 = !DILocation(line: 607, column: 47, scope: !6781)
!6836 = !DILocation(line: 607, column: 33, scope: !6781)
!6837 = !DILocation(line: 607, column: 27, scope: !6781)
!6838 = !DILocation(line: 607, column: 13, scope: !6787)
!6839 = !DILocation(line: 608, column: 32, scope: !6787)
!6840 = !DILocation(line: 608, column: 29, scope: !6787)
!6841 = !DILocation(line: 608, column: 24, scope: !6787)
!6842 = !DILocation(line: 608, column: 13, scope: !6789)
!6843 = !DILocation(line: 610, column: 21, scope: !6789)
!6844 = !DILocation(line: 605, column: 11, scope: !6781)
!6845 = !DILocation(line: 605, column: 11, scope: !6783)
!6846 = !DILocation(line: 602, column: 9, scope: !6783)
!6847 = !DILocation(line: 615, column: 9, scope: !6791)
!6848 = !DILocation(line: 616, column: 20, scope: !6791)
!6849 = !DILocation(line: 616, column: 12, scope: !6791)
!6850 = !DILocation(line: 616, column: 9, scope: !6791)
!6851 = !DILocation(line: 613, column: 11, scope: !6789)
!6852 = !DILocation(line: 613, column: 11, scope: !6793)
!6853 = !DILocation(line: 610, column: 21, scope: !6793)
!6854 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hdf100455b46f1ee0E", scope: !3263, file: !6144, line: 588, type: !6855, scopeLine: 588, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6857)
!6855 = !DISubroutineType(types: !6856)
!6856 = !{!877, !3262, !791}
!6857 = !{!6858, !6859}
!6858 = !DILocalVariable(name: "err", arg: 2, scope: !6854, file: !6144, line: 588, type: !791)
!6859 = !DILocalVariable(arg: 1, scope: !6854, file: !6144, line: 588, type: !3262)
!6860 = !DILocation(line: 588, column: 34, scope: !6854)
!6861 = !DILocation(line: 588, column: 35, scope: !6854)
!6862 = !DILocation(line: 588, column: 46, scope: !6854)
!6863 = !DILocation(line: 588, column: 40, scope: !6854)
!6864 = !DILocation(line: 589, column: 44, scope: !6854)
!6865 = !DILocation(line: 590, column: 38, scope: !6854)
!6866 = !DILocation(line: 591, column: 10, scope: !6854)
!6867 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h71aeecc12a2053ceE", scope: !3263, file: !6144, line: 595, type: !6868, scopeLine: 595, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6870)
!6868 = !DISubroutineType(types: !6869)
!6869 = !{!877, !3292, !791}
!6870 = !{!6871, !6872}
!6871 = !DILocalVariable(name: "err", arg: 2, scope: !6867, file: !6144, line: 595, type: !791)
!6872 = !DILocalVariable(arg: 1, scope: !6867, file: !6144, line: 595, type: !3292)
!6873 = !DILocation(line: 595, column: 34, scope: !6867)
!6874 = !DILocation(line: 595, column: 35, scope: !6867)
!6875 = !DILocation(line: 595, column: 46, scope: !6867)
!6876 = !DILocation(line: 595, column: 40, scope: !6867)
!6877 = !DILocation(line: 596, column: 44, scope: !6867)
!6878 = !DILocation(line: 597, column: 38, scope: !6867)
!6879 = !DILocation(line: 598, column: 10, scope: !6867)
!6880 = distinct !DISubprogram(name: "{closure#2}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h9ee89998a5a6d865E", scope: !3263, file: !6144, line: 602, type: !6881, scopeLine: 602, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6883)
!6881 = !DISubroutineType(types: !6882)
!6882 = !{!877, !3715, !791}
!6883 = !{!6884, !6885}
!6884 = !DILocalVariable(name: "err", arg: 2, scope: !6880, file: !6144, line: 602, type: !791)
!6885 = !DILocalVariable(arg: 1, scope: !6880, file: !6144, line: 602, type: !3715)
!6886 = !DILocation(line: 602, column: 34, scope: !6880)
!6887 = !DILocation(line: 602, column: 35, scope: !6880)
!6888 = !DILocation(line: 602, column: 46, scope: !6880)
!6889 = !DILocation(line: 602, column: 40, scope: !6880)
!6890 = !DILocation(line: 603, column: 44, scope: !6880)
!6891 = !DILocation(line: 604, column: 38, scope: !6880)
!6892 = !DILocation(line: 605, column: 10, scope: !6880)
!6893 = distinct !DISubprogram(name: "{closure#3}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hefa3c784bcaf2d84E", scope: !3263, file: !6144, line: 610, type: !6894, scopeLine: 610, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6896)
!6894 = !DISubroutineType(types: !6895)
!6895 = !{!877, !3644, !791}
!6896 = !{!6897, !6898}
!6897 = !DILocalVariable(name: "err", arg: 2, scope: !6893, file: !6144, line: 610, type: !791)
!6898 = !DILocalVariable(arg: 1, scope: !6893, file: !6144, line: 610, type: !3644)
!6899 = !DILocation(line: 610, column: 46, scope: !6893)
!6900 = !DILocation(line: 610, column: 47, scope: !6893)
!6901 = !DILocation(line: 610, column: 58, scope: !6893)
!6902 = !DILocation(line: 610, column: 52, scope: !6893)
!6903 = !DILocation(line: 611, column: 44, scope: !6893)
!6904 = !DILocation(line: 612, column: 38, scope: !6893)
!6905 = !DILocation(line: 613, column: 10, scope: !6893)
!6906 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$12update_flags17h70416ebf915c16c7E", scope: !3264, file: !6144, line: 619, type: !6907, scopeLine: 619, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6924)
!6907 = !DISubroutineType(types: !6908)
!6908 = !{!6909, !6151, !1007, !362}
!6909 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !189, file: !2, size: 128, align: 64, elements: !6910, templateParams: !25, identifier: "5e6da91a4f8b4467731704dd0419d909")
!6910 = !{!6911}
!6911 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6909, file: !2, size: 128, align: 64, elements: !6912, templateParams: !25, identifier: "4d991da205f9649bed20141011f800db", discriminator: !6923)
!6912 = !{!6913, !6919}
!6913 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6911, file: !2, baseType: !6914, size: 128, align: 64, extraData: i64 0)
!6914 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6909, file: !2, size: 128, align: 64, elements: !6915, templateParams: !6917, identifier: "91da39fca70e6bf51bd1ab0ffd989227")
!6915 = !{!6916}
!6916 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6914, file: !2, baseType: !1004, size: 64, align: 64, offset: 64)
!6917 = !{!6918, !6267}
!6918 = !DITemplateTypeParameter(name: "T", type: !1004)
!6919 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6911, file: !2, baseType: !6920, size: 128, align: 64, extraData: i64 1)
!6920 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6909, file: !2, size: 128, align: 64, elements: !6921, templateParams: !6917, identifier: "168781b39c986cd8871fa98c71779135")
!6921 = !{!6922}
!6922 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6920, file: !2, baseType: !801, size: 8, align: 8, offset: 8)
!6923 = !DIDerivedType(tag: DW_TAG_member, scope: !6909, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6924 = !{!6925, !6926, !6927, !6928, !6930, !6932, !6934}
!6925 = !DILocalVariable(name: "self", arg: 1, scope: !6906, file: !6144, line: 620, type: !6151)
!6926 = !DILocalVariable(name: "page", arg: 2, scope: !6906, file: !6144, line: 621, type: !1007)
!6927 = !DILocalVariable(name: "flags", arg: 3, scope: !6906, file: !6144, line: 622, type: !362)
!6928 = !DILocalVariable(name: "p4", scope: !6929, file: !6144, line: 624, type: !6165, align: 8)
!6929 = distinct !DILexicalBlock(scope: !6906, file: !6144, line: 624, column: 9)
!6930 = !DILocalVariable(name: "p3", scope: !6931, file: !6144, line: 630, type: !586, align: 8)
!6931 = distinct !DILexicalBlock(scope: !6929, file: !6144, line: 630, column: 9)
!6932 = !DILocalVariable(name: "p2", scope: !6933, file: !6144, line: 636, type: !586, align: 8)
!6933 = distinct !DILexicalBlock(scope: !6931, file: !6144, line: 636, column: 9)
!6934 = !DILocalVariable(name: "p1", scope: !6935, file: !6144, line: 642, type: !586, align: 8)
!6935 = distinct !DILexicalBlock(scope: !6933, file: !6144, line: 642, column: 9)
!6936 = !DILocation(line: 620, column: 9, scope: !6906)
!6937 = !DILocation(line: 621, column: 9, scope: !6906)
!6938 = !DILocation(line: 622, column: 9, scope: !6906)
!6939 = !DILocation(line: 624, column: 18, scope: !6906)
!6940 = !DILocation(line: 624, column: 13, scope: !6929)
!6941 = !DILocation(line: 626, column: 12, scope: !6929)
!6942 = !DILocation(line: 626, column: 15, scope: !6929)
!6943 = !DILocation(line: 630, column: 47, scope: !6929)
!6944 = !DILocation(line: 630, column: 33, scope: !6929)
!6945 = !DILocation(line: 630, column: 27, scope: !6929)
!6946 = !DILocation(line: 630, column: 13, scope: !6931)
!6947 = !DILocation(line: 632, column: 15, scope: !6931)
!6948 = !DILocation(line: 632, column: 12, scope: !6931)
!6949 = !DILocation(line: 627, column: 24, scope: !6929)
!6950 = !DILocation(line: 627, column: 20, scope: !6929)
!6951 = !DILocation(line: 1, column: 1, scope: !6952)
!6952 = !DILexicalBlockFile(scope: !6929, file: !4749, discriminator: 0)
!6953 = !DILocation(line: 651, column: 6, scope: !6906)
!6954 = !DILocation(line: 636, column: 47, scope: !6931)
!6955 = !DILocation(line: 636, column: 33, scope: !6931)
!6956 = !DILocation(line: 636, column: 27, scope: !6931)
!6957 = !DILocation(line: 636, column: 13, scope: !6933)
!6958 = !DILocation(line: 638, column: 15, scope: !6933)
!6959 = !DILocation(line: 638, column: 12, scope: !6933)
!6960 = !DILocation(line: 633, column: 24, scope: !6931)
!6961 = !DILocation(line: 633, column: 20, scope: !6931)
!6962 = !DILocation(line: 1, column: 1, scope: !6963)
!6963 = !DILexicalBlockFile(scope: !6931, file: !4749, discriminator: 0)
!6964 = !DILocation(line: 642, column: 47, scope: !6933)
!6965 = !DILocation(line: 642, column: 33, scope: !6933)
!6966 = !DILocation(line: 642, column: 27, scope: !6933)
!6967 = !DILocation(line: 642, column: 13, scope: !6935)
!6968 = !DILocation(line: 644, column: 15, scope: !6935)
!6969 = !DILocation(line: 644, column: 12, scope: !6935)
!6970 = !DILocation(line: 639, column: 24, scope: !6933)
!6971 = !DILocation(line: 639, column: 20, scope: !6933)
!6972 = !DILocation(line: 1, column: 1, scope: !6973)
!6973 = !DILexicalBlockFile(scope: !6933, file: !4749, discriminator: 0)
!6974 = !DILocation(line: 648, column: 12, scope: !6935)
!6975 = !DILocation(line: 648, column: 9, scope: !6935)
!6976 = !DILocation(line: 650, column: 12, scope: !6935)
!6977 = !DILocation(line: 650, column: 9, scope: !6935)
!6978 = !DILocation(line: 645, column: 24, scope: !6935)
!6979 = !DILocation(line: 645, column: 20, scope: !6935)
!6980 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p4_entry17h7434fceabb47cdf4E", scope: !3264, file: !6144, line: 653, type: !6981, scopeLine: 653, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !6983)
!6981 = !DISubroutineType(types: !6982)
!6982 = !{!6309, !6151, !1007, !362}
!6983 = !{!6984, !6985, !6986, !6987, !6989}
!6984 = !DILocalVariable(name: "self", arg: 1, scope: !6980, file: !6144, line: 654, type: !6151)
!6985 = !DILocalVariable(name: "page", arg: 2, scope: !6980, file: !6144, line: 655, type: !1007)
!6986 = !DILocalVariable(name: "flags", arg: 3, scope: !6980, file: !6144, line: 656, type: !362)
!6987 = !DILocalVariable(name: "p4", scope: !6988, file: !6144, line: 658, type: !6165, align: 8)
!6988 = distinct !DILexicalBlock(scope: !6980, file: !6144, line: 658, column: 9)
!6989 = !DILocalVariable(name: "p4_entry", scope: !6990, file: !6144, line: 659, type: !3559, align: 8)
!6990 = distinct !DILexicalBlock(scope: !6988, file: !6144, line: 659, column: 9)
!6991 = !DILocation(line: 654, column: 9, scope: !6980)
!6992 = !DILocation(line: 655, column: 9, scope: !6980)
!6993 = !DILocation(line: 656, column: 9, scope: !6980)
!6994 = !DILocation(line: 658, column: 18, scope: !6980)
!6995 = !DILocation(line: 658, column: 13, scope: !6988)
!6996 = !DILocation(line: 659, column: 29, scope: !6988)
!6997 = !DILocation(line: 659, column: 32, scope: !6988)
!6998 = !DILocation(line: 659, column: 24, scope: !6988)
!6999 = !DILocation(line: 659, column: 13, scope: !6990)
!7000 = !DILocation(line: 661, column: 12, scope: !6990)
!7001 = !DILocation(line: 665, column: 9, scope: !6990)
!7002 = !DILocation(line: 667, column: 12, scope: !6990)
!7003 = !DILocation(line: 667, column: 9, scope: !6990)
!7004 = !DILocation(line: 668, column: 6, scope: !6980)
!7005 = !DILocation(line: 662, column: 24, scope: !6990)
!7006 = !DILocation(line: 662, column: 20, scope: !6990)
!7007 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p3_entry17hd7ae050c11e38244E", scope: !3264, file: !6144, line: 670, type: !6981, scopeLine: 670, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7008)
!7008 = !{!7009, !7010, !7011, !7012, !7014, !7016}
!7009 = !DILocalVariable(name: "self", arg: 1, scope: !7007, file: !6144, line: 671, type: !6151)
!7010 = !DILocalVariable(name: "page", arg: 2, scope: !7007, file: !6144, line: 672, type: !1007)
!7011 = !DILocalVariable(name: "flags", arg: 3, scope: !7007, file: !6144, line: 673, type: !362)
!7012 = !DILocalVariable(name: "p4", scope: !7013, file: !6144, line: 675, type: !6165, align: 8)
!7013 = distinct !DILexicalBlock(scope: !7007, file: !6144, line: 675, column: 9)
!7014 = !DILocalVariable(name: "p3", scope: !7015, file: !6144, line: 681, type: !586, align: 8)
!7015 = distinct !DILexicalBlock(scope: !7013, file: !6144, line: 681, column: 9)
!7016 = !DILocalVariable(name: "p3_entry", scope: !7017, file: !6144, line: 682, type: !3559, align: 8)
!7017 = distinct !DILexicalBlock(scope: !7015, file: !6144, line: 682, column: 9)
!7018 = !DILocation(line: 671, column: 9, scope: !7007)
!7019 = !DILocation(line: 672, column: 9, scope: !7007)
!7020 = !DILocation(line: 673, column: 9, scope: !7007)
!7021 = !DILocation(line: 675, column: 18, scope: !7007)
!7022 = !DILocation(line: 675, column: 13, scope: !7013)
!7023 = !DILocation(line: 677, column: 12, scope: !7013)
!7024 = !DILocation(line: 677, column: 15, scope: !7013)
!7025 = !DILocation(line: 681, column: 47, scope: !7013)
!7026 = !DILocation(line: 681, column: 33, scope: !7013)
!7027 = !DILocation(line: 681, column: 27, scope: !7013)
!7028 = !DILocation(line: 681, column: 13, scope: !7015)
!7029 = !DILocation(line: 682, column: 32, scope: !7015)
!7030 = !DILocation(line: 682, column: 29, scope: !7015)
!7031 = !DILocation(line: 682, column: 24, scope: !7015)
!7032 = !DILocation(line: 682, column: 13, scope: !7017)
!7033 = !DILocation(line: 684, column: 12, scope: !7017)
!7034 = !DILocation(line: 678, column: 24, scope: !7013)
!7035 = !DILocation(line: 678, column: 20, scope: !7013)
!7036 = !DILocation(line: 1, column: 1, scope: !7037)
!7037 = !DILexicalBlockFile(scope: !7013, file: !4749, discriminator: 0)
!7038 = !DILocation(line: 691, column: 6, scope: !7007)
!7039 = !DILocation(line: 688, column: 9, scope: !7017)
!7040 = !DILocation(line: 690, column: 12, scope: !7017)
!7041 = !DILocation(line: 690, column: 9, scope: !7017)
!7042 = !DILocation(line: 685, column: 24, scope: !7017)
!7043 = !DILocation(line: 685, column: 20, scope: !7017)
!7044 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p2_entry17hf3e75e5531c08898E", scope: !3264, file: !6144, line: 693, type: !6981, scopeLine: 693, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7045)
!7045 = !{!7046, !7047, !7048, !7049, !7051, !7053, !7055}
!7046 = !DILocalVariable(name: "self", arg: 1, scope: !7044, file: !6144, line: 694, type: !6151)
!7047 = !DILocalVariable(name: "page", arg: 2, scope: !7044, file: !6144, line: 695, type: !1007)
!7048 = !DILocalVariable(name: "flags", arg: 3, scope: !7044, file: !6144, line: 696, type: !362)
!7049 = !DILocalVariable(name: "p4", scope: !7050, file: !6144, line: 698, type: !6165, align: 8)
!7050 = distinct !DILexicalBlock(scope: !7044, file: !6144, line: 698, column: 9)
!7051 = !DILocalVariable(name: "p3", scope: !7052, file: !6144, line: 704, type: !586, align: 8)
!7052 = distinct !DILexicalBlock(scope: !7050, file: !6144, line: 704, column: 9)
!7053 = !DILocalVariable(name: "p2", scope: !7054, file: !6144, line: 710, type: !586, align: 8)
!7054 = distinct !DILexicalBlock(scope: !7052, file: !6144, line: 710, column: 9)
!7055 = !DILocalVariable(name: "p2_entry", scope: !7056, file: !6144, line: 711, type: !3559, align: 8)
!7056 = distinct !DILexicalBlock(scope: !7054, file: !6144, line: 711, column: 9)
!7057 = !DILocation(line: 694, column: 9, scope: !7044)
!7058 = !DILocation(line: 695, column: 9, scope: !7044)
!7059 = !DILocation(line: 696, column: 9, scope: !7044)
!7060 = !DILocation(line: 698, column: 18, scope: !7044)
!7061 = !DILocation(line: 698, column: 13, scope: !7050)
!7062 = !DILocation(line: 700, column: 12, scope: !7050)
!7063 = !DILocation(line: 700, column: 15, scope: !7050)
!7064 = !DILocation(line: 704, column: 47, scope: !7050)
!7065 = !DILocation(line: 704, column: 33, scope: !7050)
!7066 = !DILocation(line: 704, column: 27, scope: !7050)
!7067 = !DILocation(line: 704, column: 13, scope: !7052)
!7068 = !DILocation(line: 706, column: 15, scope: !7052)
!7069 = !DILocation(line: 706, column: 12, scope: !7052)
!7070 = !DILocation(line: 701, column: 24, scope: !7050)
!7071 = !DILocation(line: 701, column: 20, scope: !7050)
!7072 = !DILocation(line: 1, column: 1, scope: !7073)
!7073 = !DILexicalBlockFile(scope: !7050, file: !4749, discriminator: 0)
!7074 = !DILocation(line: 720, column: 6, scope: !7044)
!7075 = !DILocation(line: 710, column: 47, scope: !7052)
!7076 = !DILocation(line: 710, column: 33, scope: !7052)
!7077 = !DILocation(line: 710, column: 27, scope: !7052)
!7078 = !DILocation(line: 710, column: 13, scope: !7054)
!7079 = !DILocation(line: 711, column: 32, scope: !7054)
!7080 = !DILocation(line: 711, column: 29, scope: !7054)
!7081 = !DILocation(line: 711, column: 24, scope: !7054)
!7082 = !DILocation(line: 711, column: 13, scope: !7056)
!7083 = !DILocation(line: 713, column: 12, scope: !7056)
!7084 = !DILocation(line: 707, column: 24, scope: !7052)
!7085 = !DILocation(line: 707, column: 20, scope: !7052)
!7086 = !DILocation(line: 1, column: 1, scope: !7087)
!7087 = !DILexicalBlockFile(scope: !7052, file: !4749, discriminator: 0)
!7088 = !DILocation(line: 717, column: 9, scope: !7056)
!7089 = !DILocation(line: 719, column: 12, scope: !7056)
!7090 = !DILocation(line: 719, column: 9, scope: !7056)
!7091 = !DILocation(line: 714, column: 24, scope: !7056)
!7092 = !DILocation(line: 714, column: 20, scope: !7056)
!7093 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page17h419b22aa4e8f843aE", scope: !3264, file: !6144, line: 722, type: !7094, scopeLine: 722, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7096)
!7094 = !DISubroutineType(types: !7095)
!7095 = !{!3600, !6376, !1007}
!7096 = !{!7097, !7098, !7099, !7101, !7103, !7105, !7107, !7109, !7111}
!7097 = !DILocalVariable(name: "self", arg: 1, scope: !7093, file: !6144, line: 722, type: !6376)
!7098 = !DILocalVariable(name: "page", arg: 2, scope: !7093, file: !6144, line: 722, type: !1007)
!7099 = !DILocalVariable(name: "p4", scope: !7100, file: !6144, line: 723, type: !585, align: 8)
!7100 = distinct !DILexicalBlock(scope: !7093, file: !6144, line: 723, column: 9)
!7101 = !DILocalVariable(name: "p3", scope: !7102, file: !6144, line: 729, type: !6384, align: 8)
!7102 = distinct !DILexicalBlock(scope: !7100, file: !6144, line: 729, column: 9)
!7103 = !DILocalVariable(name: "p3_entry", scope: !7104, file: !6144, line: 730, type: !73, align: 8)
!7104 = distinct !DILexicalBlock(scope: !7102, file: !6144, line: 730, column: 9)
!7105 = !DILocalVariable(name: "p2", scope: !7106, file: !6144, line: 736, type: !6384, align: 8)
!7106 = distinct !DILexicalBlock(scope: !7104, file: !6144, line: 736, column: 9)
!7107 = !DILocalVariable(name: "p2_entry", scope: !7108, file: !6144, line: 737, type: !73, align: 8)
!7108 = distinct !DILexicalBlock(scope: !7106, file: !6144, line: 737, column: 9)
!7109 = !DILocalVariable(name: "p1", scope: !7110, file: !6144, line: 743, type: !6384, align: 8)
!7110 = distinct !DILexicalBlock(scope: !7108, file: !6144, line: 743, column: 9)
!7111 = !DILocalVariable(name: "p1_entry", scope: !7112, file: !6144, line: 744, type: !73, align: 8)
!7112 = distinct !DILexicalBlock(scope: !7110, file: !6144, line: 744, column: 9)
!7113 = !DILocation(line: 722, column: 23, scope: !7093)
!7114 = !DILocation(line: 722, column: 30, scope: !7093)
!7115 = !DILocation(line: 744, column: 13, scope: !7112)
!7116 = !DILocation(line: 723, column: 18, scope: !7093)
!7117 = !DILocation(line: 723, column: 13, scope: !7100)
!7118 = !DILocation(line: 725, column: 12, scope: !7100)
!7119 = !DILocation(line: 725, column: 15, scope: !7100)
!7120 = !DILocation(line: 729, column: 43, scope: !7100)
!7121 = !DILocation(line: 729, column: 29, scope: !7100)
!7122 = !DILocation(line: 729, column: 27, scope: !7100)
!7123 = !DILocation(line: 729, column: 13, scope: !7102)
!7124 = !DILocation(line: 730, column: 28, scope: !7102)
!7125 = !DILocation(line: 730, column: 25, scope: !7102)
!7126 = !DILocation(line: 730, column: 24, scope: !7102)
!7127 = !DILocation(line: 730, column: 13, scope: !7104)
!7128 = !DILocation(line: 732, column: 12, scope: !7104)
!7129 = !DILocation(line: 726, column: 24, scope: !7100)
!7130 = !DILocation(line: 726, column: 20, scope: !7100)
!7131 = !DILocation(line: 1, column: 1, scope: !7132)
!7132 = !DILexicalBlockFile(scope: !7100, file: !4749, discriminator: 0)
!7133 = !DILocation(line: 752, column: 6, scope: !7093)
!7134 = !DILocation(line: 736, column: 43, scope: !7104)
!7135 = !DILocation(line: 736, column: 29, scope: !7104)
!7136 = !DILocation(line: 736, column: 27, scope: !7104)
!7137 = !DILocation(line: 736, column: 13, scope: !7106)
!7138 = !DILocation(line: 737, column: 28, scope: !7106)
!7139 = !DILocation(line: 737, column: 25, scope: !7106)
!7140 = !DILocation(line: 737, column: 24, scope: !7106)
!7141 = !DILocation(line: 737, column: 13, scope: !7108)
!7142 = !DILocation(line: 739, column: 12, scope: !7108)
!7143 = !DILocation(line: 733, column: 24, scope: !7104)
!7144 = !DILocation(line: 733, column: 20, scope: !7104)
!7145 = !DILocation(line: 1, column: 1, scope: !7146)
!7146 = !DILexicalBlockFile(scope: !7104, file: !4749, discriminator: 0)
!7147 = !DILocation(line: 743, column: 43, scope: !7108)
!7148 = !DILocation(line: 743, column: 29, scope: !7108)
!7149 = !DILocation(line: 743, column: 27, scope: !7108)
!7150 = !DILocation(line: 743, column: 13, scope: !7110)
!7151 = !DILocation(line: 744, column: 28, scope: !7110)
!7152 = !DILocation(line: 744, column: 25, scope: !7110)
!7153 = !DILocation(line: 744, column: 24, scope: !7110)
!7154 = !DILocation(line: 746, column: 12, scope: !7112)
!7155 = !DILocation(line: 740, column: 24, scope: !7108)
!7156 = !DILocation(line: 740, column: 20, scope: !7108)
!7157 = !DILocation(line: 1, column: 1, scope: !7158)
!7158 = !DILexicalBlockFile(scope: !7108, file: !4749, discriminator: 0)
!7159 = !DILocation(line: 750, column: 39, scope: !7112)
!7160 = !DILocation(line: 750, column: 9, scope: !7112)
!7161 = !DILocation(line: 751, column: 22, scope: !7112)
!7162 = !DILocation(line: 747, column: 24, scope: !7112)
!7163 = !DILocation(line: 747, column: 20, scope: !7112)
!7164 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17h2d4fa541bc444154E", scope: !3615, file: !6144, line: 751, type: !7165, scopeLine: 751, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7167)
!7165 = !DISubroutineType(types: !7166)
!7166 = !{!3346, !3614, !3328}
!7167 = !{!7168, !7169}
!7168 = !DILocalVariable(name: "p1_entry", scope: !7164, file: !6144, line: 744, type: !73, align: 8)
!7169 = !DILocalVariable(arg: 2, scope: !7164, file: !6144, line: 751, type: !3328)
!7170 = !DILocation(line: 744, column: 13, scope: !7164)
!7171 = !DILocation(line: 751, column: 23, scope: !7164)
!7172 = !DILocation(line: 751, column: 78, scope: !7164)
!7173 = !DILocation(line: 751, column: 42, scope: !7164)
!7174 = !DILocation(line: 751, column: 94, scope: !7164)
!7175 = distinct !DISubprogram(name: "translate", linkageName: "_ZN142_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Translate$GT$9translate17h30098ffa3acd19a1E", scope: !7176, file: !6144, line: 757, type: !7177, scopeLine: 757, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7196)
!7176 = !DINamespace(name: "{impl#4}", scope: !806)
!7177 = !DISubroutineType(types: !7178)
!7178 = !{!7179, !6376, !45}
!7179 = !DICompositeType(tag: DW_TAG_structure_type, name: "TranslateResult", scope: !322, file: !2, size: 256, align: 64, elements: !7180, templateParams: !25, identifier: "18dfa88a7e79cfa83d129fa11ce9601f")
!7180 = !{!7181}
!7181 = !DICompositeType(tag: DW_TAG_variant_part, scope: !7179, file: !2, size: 256, align: 64, elements: !7182, templateParams: !25, identifier: "d6f848012852e75ca99e35bf793f89fd", discriminator: !7195)
!7182 = !{!7183, !7189, !7191}
!7183 = !DIDerivedType(tag: DW_TAG_member, name: "Mapped", scope: !7181, file: !2, baseType: !7184, size: 256, align: 64)
!7184 = !DICompositeType(tag: DW_TAG_structure_type, name: "Mapped", scope: !7179, file: !2, size: 256, align: 64, elements: !7185, templateParams: !25, identifier: "be9606a24990e5db39715a4b324b86bf")
!7185 = !{!7186, !7187, !7188}
!7186 = !DIDerivedType(tag: DW_TAG_member, name: "frame", scope: !7184, file: !2, baseType: !652, size: 128, align: 64)
!7187 = !DIDerivedType(tag: DW_TAG_member, name: "offset", scope: !7184, file: !2, baseType: !49, size: 64, align: 64, offset: 128)
!7188 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !7184, file: !2, baseType: !362, size: 64, align: 64, offset: 192)
!7189 = !DIDerivedType(tag: DW_TAG_member, name: "NotMapped", scope: !7181, file: !2, baseType: !7190, size: 256, align: 64, extraData: i64 3)
!7190 = !DICompositeType(tag: DW_TAG_structure_type, name: "NotMapped", scope: !7179, file: !2, size: 256, align: 64, elements: !25, identifier: "99c09fb1a0b2ff82f76c45f3a30c2c20")
!7191 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !7181, file: !2, baseType: !7192, size: 256, align: 64, extraData: i64 4)
!7192 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !7179, file: !2, size: 256, align: 64, elements: !7193, templateParams: !25, identifier: "ab1efff66d9f0a7d38076fd7a2fe20aa")
!7193 = !{!7194}
!7194 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7192, file: !2, baseType: !351, size: 64, align: 64, offset: 64)
!7195 = !DIDerivedType(tag: DW_TAG_member, scope: !7179, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!7196 = !{!7197, !7198, !7199, !7201, !7203, !7205, !7207, !7209, !7211, !7213, !7215, !7217, !7219, !7221, !7223, !7225, !7227, !7229, !7231, !7233, !7235, !7237, !7239}
!7197 = !DILocalVariable(name: "self", arg: 1, scope: !7175, file: !6144, line: 757, type: !6376)
!7198 = !DILocalVariable(name: "addr", arg: 2, scope: !7175, file: !6144, line: 757, type: !45)
!7199 = !DILocalVariable(name: "page", scope: !7200, file: !6144, line: 758, type: !1007, align: 8)
!7200 = distinct !DILexicalBlock(scope: !7175, file: !6144, line: 758, column: 9)
!7201 = !DILocalVariable(name: "p4", scope: !7202, file: !6144, line: 760, type: !585, align: 8)
!7202 = distinct !DILexicalBlock(scope: !7200, file: !6144, line: 760, column: 9)
!7203 = !DILocalVariable(name: "p4_entry", scope: !7204, file: !6144, line: 761, type: !73, align: 8)
!7204 = distinct !DILexicalBlock(scope: !7202, file: !6144, line: 761, column: 9)
!7205 = !DILocalVariable(name: "p3", scope: !7206, file: !6144, line: 769, type: !6384, align: 8)
!7206 = distinct !DILexicalBlock(scope: !7204, file: !6144, line: 769, column: 9)
!7207 = !DILocalVariable(name: "p3_entry", scope: !7208, file: !6144, line: 770, type: !73, align: 8)
!7208 = distinct !DILexicalBlock(scope: !7206, file: !6144, line: 770, column: 9)
!7209 = !DILocalVariable(name: "entry", scope: !7210, file: !6144, line: 775, type: !73, align: 8)
!7210 = distinct !DILexicalBlock(scope: !7208, file: !6144, line: 775, column: 13)
!7211 = !DILocalVariable(name: "frame", scope: !7212, file: !6144, line: 776, type: !694, align: 8)
!7212 = distinct !DILexicalBlock(scope: !7210, file: !6144, line: 776, column: 13)
!7213 = !DILocalVariable(name: "offset", scope: !7214, file: !6144, line: 777, type: !49, align: 8)
!7214 = distinct !DILexicalBlock(scope: !7212, file: !6144, line: 777, column: 13)
!7215 = !DILocalVariable(name: "flags", scope: !7216, file: !6144, line: 778, type: !362, align: 8)
!7216 = distinct !DILexicalBlock(scope: !7214, file: !6144, line: 778, column: 13)
!7217 = !DILocalVariable(name: "p2", scope: !7218, file: !6144, line: 786, type: !6384, align: 8)
!7218 = distinct !DILexicalBlock(scope: !7208, file: !6144, line: 786, column: 9)
!7219 = !DILocalVariable(name: "p2_entry", scope: !7220, file: !6144, line: 787, type: !73, align: 8)
!7220 = distinct !DILexicalBlock(scope: !7218, file: !6144, line: 787, column: 9)
!7221 = !DILocalVariable(name: "entry", scope: !7222, file: !6144, line: 792, type: !73, align: 8)
!7222 = distinct !DILexicalBlock(scope: !7220, file: !6144, line: 792, column: 13)
!7223 = !DILocalVariable(name: "frame", scope: !7224, file: !6144, line: 793, type: !678, align: 8)
!7224 = distinct !DILexicalBlock(scope: !7222, file: !6144, line: 793, column: 13)
!7225 = !DILocalVariable(name: "offset", scope: !7226, file: !6144, line: 794, type: !49, align: 8)
!7226 = distinct !DILexicalBlock(scope: !7224, file: !6144, line: 794, column: 13)
!7227 = !DILocalVariable(name: "flags", scope: !7228, file: !6144, line: 795, type: !362, align: 8)
!7228 = distinct !DILexicalBlock(scope: !7226, file: !6144, line: 795, column: 13)
!7229 = !DILocalVariable(name: "p1", scope: !7230, file: !6144, line: 803, type: !6384, align: 8)
!7230 = distinct !DILexicalBlock(scope: !7220, file: !6144, line: 803, column: 9)
!7231 = !DILocalVariable(name: "p1_entry", scope: !7232, file: !6144, line: 804, type: !73, align: 8)
!7232 = distinct !DILexicalBlock(scope: !7230, file: !6144, line: 804, column: 9)
!7233 = !DILocalVariable(name: "frame", scope: !7234, file: !6144, line: 812, type: !660, align: 8)
!7234 = distinct !DILexicalBlock(scope: !7232, file: !6144, line: 812, column: 9)
!7235 = !DILocalVariable(name: "frame", scope: !7236, file: !6144, line: 813, type: !660, align: 8)
!7236 = distinct !DILexicalBlock(scope: !7232, file: !6144, line: 813, column: 13)
!7237 = !DILocalVariable(name: "offset", scope: !7238, file: !6144, line: 816, type: !49, align: 8)
!7238 = distinct !DILexicalBlock(scope: !7234, file: !6144, line: 816, column: 9)
!7239 = !DILocalVariable(name: "flags", scope: !7240, file: !6144, line: 817, type: !362, align: 8)
!7240 = distinct !DILexicalBlock(scope: !7238, file: !6144, line: 817, column: 9)
!7241 = !DILocation(line: 757, column: 18, scope: !7175)
!7242 = !DILocation(line: 757, column: 25, scope: !7175)
!7243 = !DILocation(line: 758, column: 13, scope: !7200)
!7244 = !DILocation(line: 776, column: 17, scope: !7212)
!7245 = !DILocation(line: 793, column: 17, scope: !7224)
!7246 = !DILocation(line: 812, column: 13, scope: !7234)
!7247 = !DILocation(line: 813, column: 16, scope: !7236)
!7248 = !DILocation(line: 758, column: 20, scope: !7175)
!7249 = !DILocation(line: 760, column: 18, scope: !7200)
!7250 = !DILocation(line: 760, column: 13, scope: !7202)
!7251 = !DILocation(line: 761, column: 25, scope: !7202)
!7252 = !DILocation(line: 761, column: 28, scope: !7202)
!7253 = !DILocation(line: 761, column: 24, scope: !7202)
!7254 = !DILocation(line: 761, column: 13, scope: !7204)
!7255 = !DILocation(line: 762, column: 12, scope: !7204)
!7256 = !DILocation(line: 765, column: 12, scope: !7204)
!7257 = !DILocation(line: 763, column: 20, scope: !7204)
!7258 = !DILocation(line: 1, column: 1, scope: !7259)
!7259 = !DILexicalBlockFile(scope: !7204, file: !4749, discriminator: 0)
!7260 = !DILocation(line: 823, column: 6, scope: !7175)
!7261 = !DILocation(line: 769, column: 37, scope: !7204)
!7262 = !DILocation(line: 769, column: 43, scope: !7204)
!7263 = !DILocation(line: 769, column: 29, scope: !7204)
!7264 = !DILocation(line: 769, column: 27, scope: !7204)
!7265 = !DILocation(line: 769, column: 13, scope: !7206)
!7266 = !DILocation(line: 770, column: 28, scope: !7206)
!7267 = !DILocation(line: 770, column: 25, scope: !7206)
!7268 = !DILocation(line: 770, column: 24, scope: !7206)
!7269 = !DILocation(line: 770, column: 13, scope: !7208)
!7270 = !DILocation(line: 771, column: 12, scope: !7208)
!7271 = !DILocation(line: 766, column: 13, scope: !7204)
!7272 = !DILocation(line: 774, column: 12, scope: !7208)
!7273 = !DILocation(line: 772, column: 20, scope: !7208)
!7274 = !DILocation(line: 1, column: 1, scope: !7275)
!7275 = !DILexicalBlockFile(scope: !7208, file: !4749, discriminator: 0)
!7276 = !DILocation(line: 786, column: 37, scope: !7208)
!7277 = !DILocation(line: 786, column: 43, scope: !7208)
!7278 = !DILocation(line: 786, column: 29, scope: !7208)
!7279 = !DILocation(line: 786, column: 27, scope: !7208)
!7280 = !DILocation(line: 786, column: 13, scope: !7218)
!7281 = !DILocation(line: 787, column: 28, scope: !7218)
!7282 = !DILocation(line: 787, column: 25, scope: !7218)
!7283 = !DILocation(line: 787, column: 24, scope: !7218)
!7284 = !DILocation(line: 787, column: 13, scope: !7220)
!7285 = !DILocation(line: 788, column: 12, scope: !7220)
!7286 = !DILocation(line: 775, column: 29, scope: !7208)
!7287 = !DILocation(line: 775, column: 26, scope: !7208)
!7288 = !DILocation(line: 775, column: 25, scope: !7208)
!7289 = !DILocation(line: 775, column: 17, scope: !7210)
!7290 = !DILocation(line: 776, column: 55, scope: !7210)
!7291 = !DILocation(line: 776, column: 25, scope: !7210)
!7292 = !DILocation(line: 777, column: 26, scope: !7212)
!7293 = !DILocation(line: 777, column: 17, scope: !7214)
!7294 = !DILocation(line: 778, column: 25, scope: !7214)
!7295 = !DILocation(line: 778, column: 17, scope: !7216)
!7296 = !DILocation(line: 780, column: 46, scope: !7216)
!7297 = !DILocation(line: 780, column: 24, scope: !7216)
!7298 = !DILocation(line: 779, column: 20, scope: !7216)
!7299 = !DILocation(line: 791, column: 12, scope: !7220)
!7300 = !DILocation(line: 789, column: 20, scope: !7220)
!7301 = !DILocation(line: 1, column: 1, scope: !7302)
!7302 = !DILexicalBlockFile(scope: !7220, file: !4749, discriminator: 0)
!7303 = !DILocation(line: 803, column: 37, scope: !7220)
!7304 = !DILocation(line: 803, column: 43, scope: !7220)
!7305 = !DILocation(line: 803, column: 29, scope: !7220)
!7306 = !DILocation(line: 803, column: 27, scope: !7220)
!7307 = !DILocation(line: 803, column: 13, scope: !7230)
!7308 = !DILocation(line: 804, column: 28, scope: !7230)
!7309 = !DILocation(line: 804, column: 25, scope: !7230)
!7310 = !DILocation(line: 804, column: 24, scope: !7230)
!7311 = !DILocation(line: 804, column: 13, scope: !7232)
!7312 = !DILocation(line: 805, column: 12, scope: !7232)
!7313 = !DILocation(line: 792, column: 29, scope: !7220)
!7314 = !DILocation(line: 792, column: 26, scope: !7220)
!7315 = !DILocation(line: 792, column: 25, scope: !7220)
!7316 = !DILocation(line: 792, column: 17, scope: !7222)
!7317 = !DILocation(line: 793, column: 55, scope: !7222)
!7318 = !DILocation(line: 793, column: 25, scope: !7222)
!7319 = !DILocation(line: 794, column: 26, scope: !7224)
!7320 = !DILocation(line: 794, column: 17, scope: !7226)
!7321 = !DILocation(line: 795, column: 25, scope: !7226)
!7322 = !DILocation(line: 795, column: 17, scope: !7228)
!7323 = !DILocation(line: 797, column: 46, scope: !7228)
!7324 = !DILocation(line: 797, column: 24, scope: !7228)
!7325 = !DILocation(line: 796, column: 20, scope: !7228)
!7326 = !DILocation(line: 808, column: 12, scope: !7232)
!7327 = !DILocation(line: 806, column: 20, scope: !7232)
!7328 = !DILocation(line: 1, column: 1, scope: !7329)
!7329 = !DILexicalBlockFile(scope: !7232, file: !4749, discriminator: 0)
!7330 = !DILocation(line: 812, column: 57, scope: !7232)
!7331 = !DILocation(line: 812, column: 27, scope: !7232)
!7332 = !DILocation(line: 812, column: 21, scope: !7232)
!7333 = !DILocation(line: 809, column: 13, scope: !7232)
!7334 = !DILocation(line: 813, column: 16, scope: !7232)
!7335 = !DILocation(line: 816, column: 32, scope: !7234)
!7336 = !DILocation(line: 816, column: 22, scope: !7234)
!7337 = !DILocation(line: 816, column: 13, scope: !7238)
!7338 = !DILocation(line: 817, column: 21, scope: !7238)
!7339 = !DILocation(line: 817, column: 13, scope: !7240)
!7340 = !DILocation(line: 819, column: 20, scope: !7240)
!7341 = !DILocation(line: 818, column: 9, scope: !7240)
!7342 = !DILocation(line: 814, column: 83, scope: !7232)
!7343 = !DILocation(line: 814, column: 46, scope: !7232)
!7344 = !DILocation(line: 762, column: 33, scope: !7204)
!7345 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Display$GT$3fmt17hd05c0ccd63ce542bE", scope: !7346, file: !6144, line: 936, type: !7347, scopeLine: 936, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7350)
!7346 = !DINamespace(name: "{impl#6}", scope: !806)
!7347 = !DISubroutineType(types: !7348)
!7348 = !{!188, !7349, !206}
!7349 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::recursive_page_table::InvalidPageTable", baseType: !805, size: 64, align: 64, dwarfAddressSpace: 0)
!7350 = !{!7351, !7352}
!7351 = !DILocalVariable(name: "self", arg: 1, scope: !7345, file: !6144, line: 936, type: !7349)
!7352 = !DILocalVariable(name: "f", arg: 2, scope: !7345, file: !6144, line: 936, type: !206)
!7353 = !DILocation(line: 936, column: 12, scope: !7345)
!7354 = !DILocation(line: 936, column: 19, scope: !7345)
!7355 = !DILocation(line: 937, column: 15, scope: !7345)
!7356 = !DILocation(line: 937, column: 9, scope: !7345)
!7357 = !DILocation(line: 939, column: 17, scope: !7345)
!7358 = !DILocation(line: 941, column: 44, scope: !7345)
!7359 = !DILocation(line: 943, column: 6, scope: !7345)
!7360 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h53357a3e3aa49fdcE", scope: !806, file: !6144, line: 947, type: !7361, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !7363)
!7361 = !DISubroutineType(types: !7362)
!7362 = !{!4575, !1007, !632}
!7363 = !{!7364, !7365}
!7364 = !DILocalVariable(name: "page", arg: 1, scope: !7360, file: !6144, line: 947, type: !1007)
!7365 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7360, file: !6144, line: 947, type: !632)
!7366 = !DILocation(line: 947, column: 24, scope: !7360)
!7367 = !DILocation(line: 947, column: 39, scope: !7360)
!7368 = !DILocation(line: 948, column: 5, scope: !7360)
!7369 = !DILocation(line: 949, column: 2, scope: !7360)
!7370 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hd6d924a028952a1fE", scope: !806, file: !6144, line: 947, type: !7371, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, retainedNodes: !7373)
!7371 = !DISubroutineType(types: !7372)
!7372 = !{!4575, !870, !632}
!7373 = !{!7374, !7375}
!7374 = !DILocalVariable(name: "page", arg: 1, scope: !7370, file: !6144, line: 947, type: !870)
!7375 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7370, file: !6144, line: 947, type: !632)
!7376 = !DILocation(line: 947, column: 24, scope: !7370)
!7377 = !DILocation(line: 947, column: 39, scope: !7370)
!7378 = !DILocation(line: 948, column: 5, scope: !7370)
!7379 = !DILocation(line: 949, column: 2, scope: !7370)
!7380 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17hdb28bc9cc3316e77E", scope: !806, file: !6144, line: 947, type: !7381, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !7383)
!7381 = !DISubroutineType(types: !7382)
!7382 = !{!4575, !964, !632}
!7383 = !{!7384, !7385}
!7384 = !DILocalVariable(name: "page", arg: 1, scope: !7380, file: !6144, line: 947, type: !964)
!7385 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7380, file: !6144, line: 947, type: !632)
!7386 = !DILocation(line: 947, column: 24, scope: !7380)
!7387 = !DILocation(line: 947, column: 39, scope: !7380)
!7388 = !DILocation(line: 948, column: 5, scope: !7380)
!7389 = !DILocation(line: 949, column: 2, scope: !7380)
!7390 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h52f405d20442ab0eE", scope: !806, file: !6144, line: 952, type: !7391, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !7393)
!7391 = !DISubroutineType(types: !7392)
!7392 = !{!1007, !964, !632}
!7393 = !{!7394, !7395}
!7394 = !DILocalVariable(name: "page", arg: 1, scope: !7390, file: !6144, line: 952, type: !964)
!7395 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7390, file: !6144, line: 952, type: !632)
!7396 = !DILocation(line: 952, column: 25, scope: !7390)
!7397 = !DILocation(line: 952, column: 40, scope: !7390)
!7398 = !DILocation(line: 957, column: 9, scope: !7390)
!7399 = !DILocation(line: 953, column: 5, scope: !7390)
!7400 = !DILocation(line: 959, column: 2, scope: !7390)
!7401 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hb77ccc131f8f9006E", scope: !806, file: !6144, line: 952, type: !7402, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, retainedNodes: !7404)
!7402 = !DISubroutineType(types: !7403)
!7403 = !{!1007, !870, !632}
!7404 = !{!7405, !7406}
!7405 = !DILocalVariable(name: "page", arg: 1, scope: !7401, file: !6144, line: 952, type: !870)
!7406 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7401, file: !6144, line: 952, type: !632)
!7407 = !DILocation(line: 952, column: 25, scope: !7401)
!7408 = !DILocation(line: 952, column: 40, scope: !7401)
!7409 = !DILocation(line: 957, column: 9, scope: !7401)
!7410 = !DILocation(line: 953, column: 5, scope: !7401)
!7411 = !DILocation(line: 959, column: 2, scope: !7401)
!7412 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hdc169c59b09d6969E", scope: !806, file: !6144, line: 952, type: !7413, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !7415)
!7413 = !DISubroutineType(types: !7414)
!7414 = !{!1007, !1007, !632}
!7415 = !{!7416, !7417}
!7416 = !DILocalVariable(name: "page", arg: 1, scope: !7412, file: !6144, line: 952, type: !1007)
!7417 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7412, file: !6144, line: 952, type: !632)
!7418 = !DILocation(line: 952, column: 25, scope: !7412)
!7419 = !DILocation(line: 952, column: 40, scope: !7412)
!7420 = !DILocation(line: 957, column: 9, scope: !7412)
!7421 = !DILocation(line: 953, column: 5, scope: !7412)
!7422 = !DILocation(line: 959, column: 2, scope: !7412)
!7423 = distinct !DISubprogram(name: "p2_ptr<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h0e720976aaf68fbcE", scope: !806, file: !6144, line: 962, type: !7361, scopeLine: 962, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !7424)
!7424 = !{!7425, !7426}
!7425 = !DILocalVariable(name: "page", arg: 1, scope: !7423, file: !6144, line: 962, type: !1007)
!7426 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7423, file: !6144, line: 962, type: !632)
!7427 = !DILocation(line: 962, column: 32, scope: !7423)
!7428 = !DILocation(line: 962, column: 47, scope: !7423)
!7429 = !DILocation(line: 963, column: 5, scope: !7423)
!7430 = !DILocation(line: 964, column: 2, scope: !7423)
!7431 = distinct !DISubprogram(name: "p2_ptr<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h7188bc0b3e6369fbE", scope: !806, file: !6144, line: 962, type: !7381, scopeLine: 962, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !7432)
!7432 = !{!7433, !7434}
!7433 = !DILocalVariable(name: "page", arg: 1, scope: !7431, file: !6144, line: 962, type: !964)
!7434 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7431, file: !6144, line: 962, type: !632)
!7435 = !DILocation(line: 962, column: 32, scope: !7431)
!7436 = !DILocation(line: 962, column: 47, scope: !7431)
!7437 = !DILocation(line: 963, column: 5, scope: !7431)
!7438 = !DILocation(line: 964, column: 2, scope: !7431)
!7439 = distinct !DISubprogram(name: "p2_page<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h05ef4dc10d0182baE", scope: !806, file: !6144, line: 967, type: !7413, scopeLine: 967, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !7440)
!7440 = !{!7441, !7442}
!7441 = !DILocalVariable(name: "page", arg: 1, scope: !7439, file: !6144, line: 967, type: !1007)
!7442 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7439, file: !6144, line: 967, type: !632)
!7443 = !DILocation(line: 967, column: 33, scope: !7439)
!7444 = !DILocation(line: 967, column: 48, scope: !7439)
!7445 = !DILocation(line: 971, column: 9, scope: !7439)
!7446 = !DILocation(line: 972, column: 9, scope: !7439)
!7447 = !DILocation(line: 968, column: 5, scope: !7439)
!7448 = !DILocation(line: 974, column: 2, scope: !7439)
!7449 = distinct !DISubprogram(name: "p2_page<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h9b1e5c2ed559da2bE", scope: !806, file: !6144, line: 967, type: !7391, scopeLine: 967, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !7450)
!7450 = !{!7451, !7452}
!7451 = !DILocalVariable(name: "page", arg: 1, scope: !7449, file: !6144, line: 967, type: !964)
!7452 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7449, file: !6144, line: 967, type: !632)
!7453 = !DILocation(line: 967, column: 33, scope: !7449)
!7454 = !DILocation(line: 967, column: 48, scope: !7449)
!7455 = !DILocation(line: 971, column: 9, scope: !7449)
!7456 = !DILocation(line: 972, column: 9, scope: !7449)
!7457 = !DILocation(line: 968, column: 5, scope: !7449)
!7458 = !DILocation(line: 974, column: 2, scope: !7449)
!7459 = distinct !DISubprogram(name: "p1_ptr", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17h69fada5f4322aa24E", scope: !806, file: !6144, line: 977, type: !7361, scopeLine: 977, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7460)
!7460 = !{!7461, !7462}
!7461 = !DILocalVariable(name: "page", arg: 1, scope: !7459, file: !6144, line: 977, type: !1007)
!7462 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7459, file: !6144, line: 977, type: !632)
!7463 = !DILocation(line: 977, column: 11, scope: !7459)
!7464 = !DILocation(line: 977, column: 33, scope: !7459)
!7465 = !DILocation(line: 978, column: 5, scope: !7459)
!7466 = !DILocation(line: 979, column: 2, scope: !7459)
!7467 = distinct !DISubprogram(name: "p1_page", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17h617b7bae6b97f1c7E", scope: !806, file: !6144, line: 982, type: !7413, scopeLine: 982, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7468)
!7468 = !{!7469, !7470}
!7469 = !DILocalVariable(name: "page", arg: 1, scope: !7467, file: !6144, line: 982, type: !1007)
!7470 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7467, file: !6144, line: 982, type: !632)
!7471 = !DILocation(line: 982, column: 12, scope: !7467)
!7472 = !DILocation(line: 982, column: 34, scope: !7467)
!7473 = !DILocation(line: 985, column: 9, scope: !7467)
!7474 = !DILocation(line: 986, column: 9, scope: !7467)
!7475 = !DILocation(line: 987, column: 9, scope: !7467)
!7476 = !DILocation(line: 983, column: 5, scope: !7467)
!7477 = !DILocation(line: 989, column: 2, scope: !7467)
!7478 = distinct !DISubprogram(name: "start_address", linkageName: "_ZN6x86_6410structures6paging6mapper11MappedFrame13start_address17h31d2b3058b1a48eaE", scope: !652, file: !323, line: 91, type: !7479, scopeLine: 91, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7482)
!7479 = !DISubroutineType(types: !7480)
!7480 = !{!351, !7481}
!7481 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::MappedFrame", baseType: !652, size: 64, align: 64, dwarfAddressSpace: 0)
!7482 = !{!7483, !7484, !7486, !7488}
!7483 = !DILocalVariable(name: "self", arg: 1, scope: !7478, file: !323, line: 91, type: !7481)
!7484 = !DILocalVariable(name: "frame", scope: !7485, file: !323, line: 93, type: !742, align: 8)
!7485 = distinct !DILexicalBlock(scope: !7478, file: !323, line: 93, column: 13)
!7486 = !DILocalVariable(name: "frame", scope: !7487, file: !323, line: 94, type: !733, align: 8)
!7487 = distinct !DILexicalBlock(scope: !7478, file: !323, line: 94, column: 13)
!7488 = !DILocalVariable(name: "frame", scope: !7489, file: !323, line: 95, type: !724, align: 8)
!7489 = distinct !DILexicalBlock(scope: !7478, file: !323, line: 95, column: 13)
!7490 = !DILocation(line: 91, column: 32, scope: !7478)
!7491 = !DILocation(line: 92, column: 15, scope: !7478)
!7492 = !DILocation(line: 92, column: 9, scope: !7478)
!7493 = !DILocation(line: 93, column: 35, scope: !7478)
!7494 = !DILocation(line: 93, column: 35, scope: !7485)
!7495 = !DILocation(line: 93, column: 45, scope: !7485)
!7496 = !DILocation(line: 93, column: 63, scope: !7478)
!7497 = !DILocation(line: 94, column: 35, scope: !7478)
!7498 = !DILocation(line: 94, column: 35, scope: !7487)
!7499 = !DILocation(line: 94, column: 45, scope: !7487)
!7500 = !DILocation(line: 94, column: 63, scope: !7478)
!7501 = !DILocation(line: 95, column: 35, scope: !7478)
!7502 = !DILocation(line: 95, column: 35, scope: !7489)
!7503 = !DILocation(line: 95, column: 45, scope: !7489)
!7504 = !DILocation(line: 95, column: 63, scope: !7478)
!7505 = !DILocation(line: 97, column: 6, scope: !7478)
!7506 = distinct !DISubprogram(name: "size", linkageName: "_ZN6x86_6410structures6paging6mapper11MappedFrame4size17hfad8d186bc8da7c4E", scope: !652, file: !323, line: 100, type: !7507, scopeLine: 100, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7509)
!7507 = !DISubroutineType(types: !7508)
!7508 = !{!49, !7481}
!7509 = !{!7510}
!7510 = !DILocalVariable(name: "self", arg: 1, scope: !7506, file: !323, line: 100, type: !7481)
!7511 = !DILocation(line: 100, column: 23, scope: !7506)
!7512 = !DILocation(line: 101, column: 15, scope: !7506)
!7513 = !DILocation(line: 101, column: 9, scope: !7506)
!7514 = !DILocation(line: 102, column: 41, scope: !7506)
!7515 = !DILocation(line: 103, column: 41, scope: !7506)
!7516 = !DILocation(line: 104, column: 41, scope: !7506)
!7517 = !DILocation(line: 106, column: 6, scope: !7506)
!7518 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h5b8364dd4c9d90b0E", scope: !1004, file: !323, line: 392, type: !7519, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !7521)
!7519 = !DISubroutineType(types: !7520)
!7520 = !{!1004, !1007}
!7521 = !{!7522}
!7522 = !DILocalVariable(name: "page", arg: 1, scope: !7518, file: !323, line: 392, type: !1007)
!7523 = !DILocation(line: 392, column: 16, scope: !7518)
!7524 = !DILocation(line: 393, column: 9, scope: !7518)
!7525 = !DILocation(line: 394, column: 6, scope: !7518)
!7526 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17hc257bc49b59ba341E", scope: !961, file: !323, line: 392, type: !7527, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !7529)
!7527 = !DISubroutineType(types: !7528)
!7528 = !{!961, !964}
!7529 = !{!7530}
!7530 = !DILocalVariable(name: "page", arg: 1, scope: !7526, file: !323, line: 392, type: !964)
!7531 = !DILocation(line: 392, column: 16, scope: !7526)
!7532 = !DILocation(line: 393, column: 9, scope: !7526)
!7533 = !DILocation(line: 394, column: 6, scope: !7526)
!7534 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17hef232dc54bb2a5a6E", scope: !867, file: !323, line: 392, type: !7535, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, retainedNodes: !7537)
!7535 = !DISubroutineType(types: !7536)
!7536 = !{!867, !870}
!7537 = !{!7538}
!7538 = !DILocalVariable(name: "page", arg: 1, scope: !7534, file: !323, line: 392, type: !870)
!7539 = !DILocation(line: 392, column: 16, scope: !7534)
!7540 = !DILocation(line: 393, column: 9, scope: !7534)
!7541 = !DILocation(line: 394, column: 6, scope: !7534)
!7542 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17h5ce52014dfe868d6E", scope: !6317, file: !323, line: 423, type: !5004, scopeLine: 423, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !25)
!7543 = !DILocation(line: 425, column: 6, scope: !7542)
!7544 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17h0c2ccf91b47f7ddeE", scope: !1007, file: !7545, line: 96, type: !7546, scopeLine: 96, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !7548)
!7545 = !DIFile(filename: "src/structures/paging/page.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "a1d00fa70d5e3cd02cbe162e5958cade")
!7546 = !DISubroutineType(types: !7547)
!7547 = !{!1007, !45}
!7548 = !{!7549}
!7549 = !DILocalVariable(name: "address", arg: 1, scope: !7544, file: !7545, line: 96, type: !45)
!7550 = !DILocation(line: 96, column: 31, scope: !7544)
!7551 = !DILocation(line: 98, column: 28, scope: !7544)
!7552 = !DILocation(line: 97, column: 9, scope: !7544)
!7553 = !DILocation(line: 101, column: 6, scope: !7544)
!7554 = distinct !DISubprogram(name: "from_page_table_indices", linkageName: "_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h7f9f7648ad564610E", scope: !1007, file: !7545, line: 199, type: !7555, scopeLine: 199, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7557)
!7555 = !DISubroutineType(types: !7556)
!7556 = !{!1007, !632, !632, !632, !632}
!7557 = !{!7558, !7559, !7560, !7561, !7562}
!7558 = !DILocalVariable(name: "p4_index", arg: 1, scope: !7554, file: !7545, line: 200, type: !632)
!7559 = !DILocalVariable(name: "p3_index", arg: 2, scope: !7554, file: !7545, line: 201, type: !632)
!7560 = !DILocalVariable(name: "p2_index", arg: 3, scope: !7554, file: !7545, line: 202, type: !632)
!7561 = !DILocalVariable(name: "p1_index", arg: 4, scope: !7554, file: !7545, line: 203, type: !632)
!7562 = !DILocalVariable(name: "addr", scope: !7563, file: !7545, line: 207, type: !49, align: 8)
!7563 = distinct !DILexicalBlock(scope: !7554, file: !7545, line: 207, column: 9)
!7564 = !DILocation(line: 200, column: 9, scope: !7554)
!7565 = !DILocation(line: 201, column: 9, scope: !7554)
!7566 = !DILocation(line: 202, column: 9, scope: !7554)
!7567 = !DILocation(line: 203, column: 9, scope: !7554)
!7568 = !DILocation(line: 207, column: 13, scope: !7563)
!7569 = !DILocation(line: 207, column: 24, scope: !7554)
!7570 = !DILocation(line: 208, column: 23, scope: !7563)
!7571 = !DILocation(line: 208, column: 31, scope: !7563)
!7572 = !DILocation(line: 208, column: 9, scope: !7563)
!7573 = !DILocation(line: 209, column: 23, scope: !7563)
!7574 = !DILocation(line: 209, column: 31, scope: !7563)
!7575 = !DILocation(line: 209, column: 9, scope: !7563)
!7576 = !DILocation(line: 210, column: 23, scope: !7563)
!7577 = !DILocation(line: 210, column: 31, scope: !7563)
!7578 = !DILocation(line: 210, column: 9, scope: !7563)
!7579 = !DILocation(line: 211, column: 23, scope: !7563)
!7580 = !DILocation(line: 211, column: 31, scope: !7563)
!7581 = !DILocation(line: 211, column: 9, scope: !7563)
!7582 = !DILocation(line: 212, column: 48, scope: !7563)
!7583 = !DILocation(line: 212, column: 34, scope: !7563)
!7584 = !DILocation(line: 212, column: 9, scope: !7563)
!7585 = !DILocation(line: 213, column: 6, scope: !7554)
!7586 = distinct !DISubprogram(name: "p1_index", linkageName: "_ZN6x86_6410structures6paging4page4Page8p1_index17h6b34a9d8ed0a03c0E", scope: !1007, file: !7545, line: 217, type: !7587, scopeLine: 217, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7589)
!7587 = !DISubroutineType(types: !7588)
!7588 = !{!632, !1007}
!7589 = !{!7590}
!7590 = !DILocalVariable(name: "self", arg: 1, scope: !7586, file: !7545, line: 217, type: !1007)
!7591 = !DILocation(line: 217, column: 27, scope: !7586)
!7592 = !DILocation(line: 218, column: 9, scope: !7586)
!7593 = !DILocation(line: 219, column: 6, scope: !7586)
!7594 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN90_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Display$GT$3fmt17h1fe97f1b5e7a2624E", scope: !7595, file: !7545, line: 405, type: !7596, scopeLine: 405, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7599)
!7595 = !DINamespace(name: "{impl#24}", scope: !669)
!7596 = !DISubroutineType(types: !7597)
!7597 = !{!188, !7598, !206}
!7598 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::AddressNotAligned", baseType: !3328, size: 64, align: 64, dwarfAddressSpace: 0)
!7599 = !{!7600, !7601}
!7600 = !DILocalVariable(name: "self", arg: 1, scope: !7594, file: !7545, line: 405, type: !7598)
!7601 = !DILocalVariable(name: "f", arg: 2, scope: !7594, file: !7545, line: 405, type: !206)
!7602 = !DILocation(line: 405, column: 12, scope: !7594)
!7603 = !DILocation(line: 405, column: 19, scope: !7594)
!7604 = !DILocation(line: 406, column: 9, scope: !7594)
!7605 = !DILocation(line: 407, column: 6, scope: !7594)
!7606 = distinct !DISubprogram(name: "is_unused", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h5e9738769e23a773E", scope: !74, file: !7607, line: 37, type: !7608, scopeLine: 37, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7610)
!7607 = !DIFile(filename: "src/structures/paging/page_table.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0dbb2f540109c1e34222996c12c8c344")
!7608 = !DISubroutineType(types: !7609)
!7609 = !{!306, !73}
!7610 = !{!7611}
!7611 = !DILocalVariable(name: "self", arg: 1, scope: !7606, file: !7607, line: 37, type: !73)
!7612 = !DILocation(line: 37, column: 28, scope: !7606)
!7613 = !DILocation(line: 38, column: 9, scope: !7606)
!7614 = !DILocation(line: 39, column: 6, scope: !7606)
!7615 = distinct !DISubprogram(name: "set_unused", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h96f797d2aad223dcE", scope: !74, file: !7607, line: 43, type: !7616, scopeLine: 43, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7618)
!7616 = !DISubroutineType(types: !7617)
!7617 = !{null, !3559}
!7618 = !{!7619}
!7619 = !DILocalVariable(name: "self", arg: 1, scope: !7615, file: !7607, line: 43, type: !3559)
!7620 = !DILocation(line: 43, column: 23, scope: !7615)
!7621 = !DILocation(line: 44, column: 9, scope: !7615)
!7622 = !DILocation(line: 45, column: 6, scope: !7615)
!7623 = distinct !DISubprogram(name: "flags", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17h7fed306ee1da9ff2E", scope: !74, file: !7607, line: 49, type: !7624, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7626)
!7624 = !DISubroutineType(types: !7625)
!7625 = !{!362, !73}
!7626 = !{!7627}
!7627 = !DILocalVariable(name: "self", arg: 1, scope: !7623, file: !7607, line: 49, type: !73)
!7628 = !DILocation(line: 49, column: 24, scope: !7623)
!7629 = !DILocation(line: 50, column: 44, scope: !7623)
!7630 = !DILocation(line: 50, column: 9, scope: !7623)
!7631 = !DILocation(line: 51, column: 6, scope: !7623)
!7632 = distinct !DISubprogram(name: "addr", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17hce667d955ab36f97E", scope: !74, file: !7607, line: 55, type: !7633, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7635)
!7633 = !DISubroutineType(types: !7634)
!7634 = !{!351, !73}
!7635 = !{!7636}
!7636 = !DILocalVariable(name: "self", arg: 1, scope: !7632, file: !7607, line: 55, type: !73)
!7637 = !DILocation(line: 55, column: 17, scope: !7632)
!7638 = !DILocation(line: 56, column: 23, scope: !7632)
!7639 = !DILocation(line: 56, column: 9, scope: !7632)
!7640 = !DILocation(line: 57, column: 6, scope: !7632)
!7641 = distinct !DISubprogram(name: "frame", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17h737cb39f887b76b6E", scope: !74, file: !7607, line: 67, type: !7642, scopeLine: 67, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7644)
!7642 = !DISubroutineType(types: !7643)
!7643 = !{!3231, !73}
!7644 = !{!7645}
!7645 = !DILocalVariable(name: "self", arg: 1, scope: !7641, file: !7607, line: 67, type: !73)
!7646 = !DILocation(line: 67, column: 18, scope: !7641)
!7647 = !DILocation(line: 68, column: 13, scope: !7641)
!7648 = !DILocation(line: 68, column: 12, scope: !7641)
!7649 = !DILocation(line: 70, column: 19, scope: !7641)
!7650 = !DILocation(line: 69, column: 17, scope: !7641)
!7651 = !DILocation(line: 69, column: 13, scope: !7641)
!7652 = !DILocation(line: 68, column: 9, scope: !7641)
!7653 = !DILocation(line: 75, column: 6, scope: !7641)
!7654 = !DILocation(line: 73, column: 46, scope: !7641)
!7655 = !DILocation(line: 73, column: 16, scope: !7641)
!7656 = !DILocation(line: 73, column: 13, scope: !7641)
!7657 = !DILocation(line: 70, column: 16, scope: !7641)
!7658 = !DILocation(line: 71, column: 17, scope: !7641)
!7659 = !DILocation(line: 71, column: 13, scope: !7641)
!7660 = distinct !DISubprogram(name: "set_flags", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17hf8070906c14b0778E", scope: !74, file: !7607, line: 93, type: !7661, scopeLine: 93, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7663)
!7661 = !DISubroutineType(types: !7662)
!7662 = !{null, !3559, !362}
!7663 = !{!7664, !7665}
!7664 = !DILocalVariable(name: "self", arg: 1, scope: !7660, file: !7607, line: 93, type: !3559)
!7665 = !DILocalVariable(name: "flags", arg: 2, scope: !7660, file: !7607, line: 93, type: !362)
!7666 = !DILocation(line: 93, column: 22, scope: !7660)
!7667 = !DILocation(line: 93, column: 33, scope: !7660)
!7668 = !DILocation(line: 94, column: 22, scope: !7660)
!7669 = !DILocation(line: 94, column: 45, scope: !7660)
!7670 = !DILocation(line: 94, column: 9, scope: !7660)
!7671 = !DILocation(line: 95, column: 6, scope: !7660)
!7672 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableEntry$u20$as$u20$core..fmt..Debug$GT$3fmt17hcfce431613780cc4E", scope: !7673, file: !7607, line: 99, type: !7674, scopeLine: 99, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7676)
!7673 = !DINamespace(name: "{impl#1}", scope: !75)
!7674 = !DISubroutineType(types: !7675)
!7675 = !{!188, !73, !206}
!7676 = !{!7677, !7678, !7679}
!7677 = !DILocalVariable(name: "self", arg: 1, scope: !7672, file: !7607, line: 99, type: !73)
!7678 = !DILocalVariable(name: "f", arg: 2, scope: !7672, file: !7607, line: 99, type: !206)
!7679 = !DILocalVariable(name: "f", scope: !7680, file: !7607, line: 100, type: !5353, align: 8)
!7680 = distinct !DILexicalBlock(scope: !7672, file: !7607, line: 100, column: 9)
!7681 = !DILocation(line: 99, column: 12, scope: !7672)
!7682 = !DILocation(line: 99, column: 19, scope: !7672)
!7683 = !DILocation(line: 100, column: 13, scope: !7680)
!7684 = !DILocation(line: 100, column: 21, scope: !7672)
!7685 = !DILocation(line: 101, column: 26, scope: !7680)
!7686 = !DILocation(line: 101, column: 9, scope: !7680)
!7687 = !DILocation(line: 102, column: 27, scope: !7680)
!7688 = !DILocation(line: 102, column: 9, scope: !7680)
!7689 = !DILocation(line: 103, column: 9, scope: !7680)
!7690 = !DILocation(line: 104, column: 6, scope: !7672)
!7691 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures6paging10page_table9PageTable3new17h612fed51ab60462aE", scope: !587, file: !7607, line: 193, type: !7692, scopeLine: 193, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !25)
!7692 = !DISubroutineType(types: !7693)
!7693 = !{!587}
!7694 = !DILocation(line: 196, column: 22, scope: !7691)
!7695 = !DILocation(line: 195, column: 9, scope: !7691)
!7696 = !DILocation(line: 198, column: 6, scope: !7691)
!7697 = distinct !DISubprogram(name: "index", linkageName: "_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17h84e6a9fb42a58f2bE", scope: !7698, file: !7607, line: 241, type: !7699, scopeLine: 241, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7701)
!7698 = !DINamespace(name: "{impl#5}", scope: !75)
!7699 = !DISubroutineType(types: !7700)
!7700 = !{!73, !6384, !632, !913}
!7701 = !{!7702, !7703}
!7702 = !DILocalVariable(name: "self", arg: 1, scope: !7697, file: !7607, line: 241, type: !6384)
!7703 = !DILocalVariable(name: "index", arg: 2, scope: !7697, file: !7607, line: 241, type: !632)
!7704 = !DILocation(line: 241, column: 14, scope: !7697)
!7705 = !DILocation(line: 241, column: 21, scope: !7697)
!7706 = !DILocation(line: 242, column: 23, scope: !7697)
!7707 = !DILocation(line: 242, column: 10, scope: !7697)
!7708 = !DILocation(line: 242, column: 9, scope: !7697)
!7709 = !DILocation(line: 243, column: 6, scope: !7697)
!7710 = distinct !DISubprogram(name: "index_mut", linkageName: "_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h2336da10aeb09c17E", scope: !7711, file: !7607, line: 248, type: !7712, scopeLine: 248, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7714)
!7711 = !DINamespace(name: "{impl#6}", scope: !75)
!7712 = !DISubroutineType(types: !7713)
!7713 = !{!3559, !586, !632, !913}
!7714 = !{!7715, !7716}
!7715 = !DILocalVariable(name: "self", arg: 1, scope: !7710, file: !7607, line: 248, type: !586)
!7716 = !DILocalVariable(name: "index", arg: 2, scope: !7710, file: !7607, line: 248, type: !632)
!7717 = !DILocation(line: 248, column: 18, scope: !7710)
!7718 = !DILocation(line: 248, column: 29, scope: !7710)
!7719 = !DILocation(line: 249, column: 27, scope: !7710)
!7720 = !DILocation(line: 249, column: 14, scope: !7710)
!7721 = !DILocation(line: 249, column: 9, scope: !7710)
!7722 = !DILocation(line: 250, column: 6, scope: !7710)
!7723 = distinct !DISubprogram(name: "default", linkageName: "_ZN92_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..default..Default$GT$7default17h25f167d595b04fc4E", scope: !7724, file: !7607, line: 254, type: !7692, scopeLine: 254, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !25)
!7724 = !DINamespace(name: "{impl#7}", scope: !75)
!7725 = !DILocation(line: 255, column: 9, scope: !7723)
!7726 = !DILocation(line: 256, column: 6, scope: !7723)
!7727 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN86_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h263df1599812acafE", scope: !7728, file: !7607, line: 261, type: !7729, scopeLine: 261, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7731)
!7728 = !DINamespace(name: "{impl#8}", scope: !75)
!7729 = !DISubroutineType(types: !7730)
!7730 = !{!188, !6384, !206}
!7731 = !{!7732, !7733}
!7732 = !DILocalVariable(name: "self", arg: 1, scope: !7727, file: !7607, line: 261, type: !6384)
!7733 = !DILocalVariable(name: "f", arg: 2, scope: !7727, file: !7607, line: 261, type: !206)
!7734 = !DILocation(line: 261, column: 12, scope: !7727)
!7735 = !DILocation(line: 261, column: 19, scope: !7727)
!7736 = !DILocation(line: 262, column: 9, scope: !7727)
!7737 = !DILocation(line: 263, column: 6, scope: !7727)
!7738 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h5b8798828b3f03fbE", scope: !632, file: !7607, line: 284, type: !7739, scopeLine: 284, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7741)
!7739 = !DISubroutineType(types: !7740)
!7740 = !{!632, !19}
!7741 = !{!7742}
!7742 = !DILocalVariable(name: "index", arg: 1, scope: !7738, file: !7607, line: 284, type: !19)
!7743 = !DILocation(line: 284, column: 31, scope: !7738)
!7744 = !DILocation(line: 285, column: 14, scope: !7738)
!7745 = !DILocation(line: 285, column: 9, scope: !7738)
!7746 = !DILocation(line: 286, column: 6, scope: !7738)
!7747 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h55fa9da61478542aE", scope: !7748, file: !7607, line: 305, type: !7749, scopeLine: 305, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7751)
!7748 = !DINamespace(name: "{impl#12}", scope: !75)
!7749 = !DISubroutineType(types: !7750)
!7750 = !{!49, !632}
!7751 = !{!7752}
!7752 = !DILocalVariable(name: "index", arg: 1, scope: !7747, file: !7607, line: 305, type: !632)
!7753 = !DILocation(line: 305, column: 13, scope: !7747)
!7754 = !DILocation(line: 52, column: 21, scope: !4991, inlinedAt: !7755)
!7755 = distinct !DILocation(line: 306, column: 9, scope: !7747)
!7756 = !DILocation(line: 53, column: 17, scope: !4991, inlinedAt: !7755)
!7757 = !DILocation(line: 307, column: 6, scope: !7747)
!7758 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h927f07f37dc5d608E", scope: !7759, file: !7607, line: 312, type: !7760, scopeLine: 312, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7762)
!7759 = !DINamespace(name: "{impl#13}", scope: !75)
!7760 = !DISubroutineType(types: !7761)
!7761 = !{!9, !632}
!7762 = !{!7763}
!7763 = !DILocalVariable(name: "index", arg: 1, scope: !7758, file: !7607, line: 312, type: !632)
!7764 = !DILocation(line: 312, column: 13, scope: !7758)
!7765 = !DILocalVariable(name: "small", arg: 1, scope: !7766, file: !3741, line: 52, type: !19)
!7766 = distinct !DISubprogram(name: "from", linkageName: "_ZN4core7convert3num66_$LT$impl$u20$core..convert..From$LT$u16$GT$$u20$for$u20$usize$GT$4from17h8a24185ec601bb75E", scope: !7767, file: !3741, line: 52, type: !7768, scopeLine: 52, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7770)
!7767 = !DINamespace(name: "{impl#72}", scope: !3744)
!7768 = !DISubroutineType(types: !7769)
!7769 = !{!9, !19}
!7770 = !{!7765}
!7771 = !DILocation(line: 52, column: 21, scope: !7766, inlinedAt: !7772)
!7772 = distinct !DILocation(line: 313, column: 9, scope: !7758)
!7773 = !DILocation(line: 53, column: 17, scope: !7766, inlinedAt: !7772)
!7774 = !DILocation(line: 314, column: 6, scope: !7758)
!7775 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17h28571c4c4e4800f5E", scope: !4597, file: !7607, line: 335, type: !7776, scopeLine: 335, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7778)
!7776 = !DISubroutineType(types: !7777)
!7777 = !{!4597, !19}
!7778 = !{!7779}
!7779 = !DILocalVariable(name: "offset", arg: 1, scope: !7775, file: !7607, line: 335, type: !19)
!7780 = !DILocation(line: 335, column: 31, scope: !7775)
!7781 = !DILocation(line: 336, column: 14, scope: !7775)
!7782 = !DILocation(line: 336, column: 9, scope: !7775)
!7783 = !DILocation(line: 337, column: 6, scope: !7775)
!7784 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17h2d69ea1935139bfaE", scope: !7785, file: !7607, line: 356, type: !7786, scopeLine: 356, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7788)
!7785 = !DINamespace(name: "{impl#17}", scope: !75)
!7786 = !DISubroutineType(types: !7787)
!7787 = !{!49, !4597}
!7788 = !{!7789}
!7789 = !DILocalVariable(name: "offset", arg: 1, scope: !7784, file: !7607, line: 356, type: !4597)
!7790 = !DILocation(line: 356, column: 13, scope: !7784)
!7791 = !DILocation(line: 52, column: 21, scope: !4991, inlinedAt: !7792)
!7792 = distinct !DILocation(line: 357, column: 9, scope: !7784)
!7793 = !DILocation(line: 53, column: 17, scope: !4991, inlinedAt: !7792)
!7794 = !DILocation(line: 358, column: 6, scope: !7784)
!7795 = distinct !DISubprogram(name: "next_lower_level", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel16next_lower_level17hc33fe216d48082e8E", scope: !810, file: !7607, line: 383, type: !7796, scopeLine: 383, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7811)
!7796 = !DISubroutineType(types: !7797)
!7797 = !{!7798, !810}
!7798 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::structures::paging::page_table::PageTableLevel>", scope: !124, file: !2, size: 8, align: 8, elements: !7799, templateParams: !25, identifier: "ca64269eb38104e65e46d4d077232349")
!7799 = !{!7800}
!7800 = !DICompositeType(tag: DW_TAG_variant_part, scope: !7798, file: !2, size: 8, align: 8, elements: !7801, templateParams: !25, identifier: "abda59f7fb4a724ec585c41b50626dc6", discriminator: !7810)
!7801 = !{!7802, !7806}
!7802 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !7800, file: !2, baseType: !7803, size: 8, align: 8, extraData: i64 0)
!7803 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !7798, file: !2, size: 8, align: 8, elements: !25, templateParams: !7804, identifier: "cfde747305869216ebd19d5f6b964bfe")
!7804 = !{!7805}
!7805 = !DITemplateTypeParameter(name: "T", type: !810)
!7806 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !7800, file: !2, baseType: !7807, size: 8, align: 8)
!7807 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !7798, file: !2, size: 8, align: 8, elements: !7808, templateParams: !7804, identifier: "1b6b2b62e91bb131ce75bb4ec5b5e352")
!7808 = !{!7809}
!7809 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7807, file: !2, baseType: !810, size: 8, align: 8)
!7810 = !DIDerivedType(tag: DW_TAG_member, scope: !7798, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!7811 = !{!7812}
!7812 = !DILocalVariable(name: "self", arg: 1, scope: !7795, file: !7607, line: 383, type: !810)
!7813 = !DILocation(line: 383, column: 35, scope: !7795)
!7814 = !DILocation(line: 384, column: 15, scope: !7795)
!7815 = !{i8 1, i8 5}
!7816 = !DILocation(line: 384, column: 9, scope: !7795)
!7817 = !DILocation(line: 388, column: 36, scope: !7795)
!7818 = !DILocation(line: 387, column: 41, scope: !7795)
!7819 = !DILocation(line: 387, column: 36, scope: !7795)
!7820 = !DILocation(line: 387, column: 60, scope: !7795)
!7821 = !DILocation(line: 386, column: 43, scope: !7795)
!7822 = !DILocation(line: 386, column: 38, scope: !7795)
!7823 = !DILocation(line: 386, column: 62, scope: !7795)
!7824 = !DILocation(line: 385, column: 42, scope: !7795)
!7825 = !DILocation(line: 385, column: 37, scope: !7795)
!7826 = !DILocation(line: 385, column: 63, scope: !7795)
!7827 = !DILocation(line: 390, column: 6, scope: !7795)
!7828 = distinct !DISubprogram(name: "table_address_space_alignment", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel29table_address_space_alignment17h6646ee86d8e489daE", scope: !810, file: !7607, line: 393, type: !7829, scopeLine: 393, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7831)
!7829 = !DISubroutineType(types: !7830)
!7830 = !{!49, !810}
!7831 = !{!7832}
!7832 = !DILocalVariable(name: "self", arg: 1, scope: !7828, file: !7607, line: 393, type: !810)
!7833 = !DILocation(line: 393, column: 48, scope: !7828)
!7834 = !DILocation(line: 394, column: 18, scope: !7828)
!7835 = !DILocation(line: 394, column: 17, scope: !7828)
!7836 = !DILocation(line: 394, column: 9, scope: !7828)
!7837 = !DILocation(line: 395, column: 6, scope: !7828)
!7838 = distinct !DISubprogram(name: "entry_address_space_alignment", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel29entry_address_space_alignment17h19a4ff0b67c4af0aE", scope: !810, file: !7607, line: 398, type: !7829, scopeLine: 398, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7839)
!7839 = !{!7840}
!7840 = !DILocalVariable(name: "self", arg: 1, scope: !7838, file: !7607, line: 398, type: !810)
!7841 = !DILocation(line: 398, column: 48, scope: !7838)
!7842 = !DILocation(line: 399, column: 20, scope: !7838)
!7843 = !DILocation(line: 399, column: 19, scope: !7838)
!7844 = !DILocation(line: 399, column: 18, scope: !7838)
!7845 = !DILocation(line: 399, column: 17, scope: !7838)
!7846 = !DILocation(line: 399, column: 9, scope: !7838)
!7847 = !DILocation(line: 400, column: 6, scope: !7838)
!7848 = distinct !DISubprogram(name: "from_u16", linkageName: "_ZN6x86_6414PrivilegeLevel8from_u1617hf980df225d850a7eE", scope: !255, file: !4749, line: 55, type: !7849, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7851)
!7849 = !DISubroutineType(types: !7850)
!7850 = !{!255, !19}
!7851 = !{!7852, !7853}
!7852 = !DILocalVariable(name: "value", arg: 1, scope: !7848, file: !4749, line: 55, type: !19)
!7853 = !DILocalVariable(name: "i", scope: !7854, file: !4749, line: 61, type: !19, align: 2)
!7854 = distinct !DILexicalBlock(scope: !7848, file: !4749, line: 61, column: 13)
!7855 = !DILocation(line: 55, column: 21, scope: !7848)
!7856 = !DILocation(line: 61, column: 13, scope: !7854)
!7857 = !DILocation(line: 56, column: 9, scope: !7848)
!7858 = !DILocation(line: 61, column: 13, scope: !7848)
!7859 = !DILocalVariable(name: "x", arg: 1, scope: !7860, file: !1539, line: 96, type: !396)
!7860 = distinct !DISubprogram(name: "new_display<u16>", linkageName: "_ZN4core3fmt2rt8Argument11new_display17hb4c0003760c06acbE", scope: !178, file: !1539, line: 96, type: !5694, scopeLine: 96, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !2010, retainedNodes: !7861)
!7861 = !{!7859}
!7862 = !DILocation(line: 96, column: 40, scope: !7860, inlinedAt: !7863)
!7863 = distinct !DILocation(line: 61, column: 18, scope: !7854)
!7864 = !DILocation(line: 83, column: 19, scope: !5700, inlinedAt: !7865)
!7865 = distinct !DILocation(line: 97, column: 9, scope: !7860, inlinedAt: !7863)
!7866 = !DILocation(line: 83, column: 29, scope: !5700, inlinedAt: !7865)
!7867 = !DILocation(line: 92, column: 18, scope: !5700, inlinedAt: !7865)
!7868 = !DILocation(line: 93, column: 6, scope: !5700, inlinedAt: !7865)
!7869 = !DILocation(line: 97, column: 9, scope: !7860, inlinedAt: !7863)
!7870 = !DILocation(line: 61, column: 18, scope: !7854)
!7871 = !DILocation(line: 57, column: 18, scope: !7848)
!7872 = !DILocation(line: 58, column: 18, scope: !7848)
!7873 = !DILocation(line: 59, column: 18, scope: !7848)
!7874 = !DILocation(line: 60, column: 18, scope: !7848)
!7875 = !DILocation(line: 63, column: 6, scope: !7848)
!7876 = distinct !DISubprogram(name: "eq", linkageName: "_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h249cf65e3b883c57E", scope: !7877, file: !4463, line: 40, type: !7878, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7880)
!7877 = !DINamespace(name: "{impl#47}", scope: !46)
!7878 = !DISubroutineType(types: !7879)
!7879 = !{!306, !643, !643}
!7880 = !{!7881, !7882}
!7881 = !DILocalVariable(name: "self", arg: 1, scope: !7876, file: !4463, line: 40, type: !643)
!7882 = !DILocalVariable(name: "other", arg: 2, scope: !7876, file: !4463, line: 40, type: !643)
!7883 = !DILocation(line: 40, column: 23, scope: !7876)
!7884 = !DILocation(line: 42, column: 21, scope: !7876)
!7885 = !DILocation(line: 40, column: 32, scope: !7876)
!7886 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..instructions..port..ReadOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h968416c8c54c14ddE", scope: !7888, file: !7887, line: 82, type: !7890, scopeLine: 82, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7896)
!7887 = !DIFile(filename: "src/instructions/port.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "d2d89e3a4061823cc5bef50c152ccf5c")
!7888 = !DINamespace(name: "{impl#20}", scope: !7889)
!7889 = !DINamespace(name: "port", scope: !385)
!7890 = !DISubroutineType(types: !7891)
!7891 = !{!188, !7892, !206}
!7892 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::port::ReadOnlyAccess", baseType: !7893, size: 64, align: 64, dwarfAddressSpace: 0)
!7893 = !DICompositeType(tag: DW_TAG_structure_type, name: "ReadOnlyAccess", scope: !7889, file: !2, align: 8, elements: !7894, templateParams: !25, identifier: "ad2989d56ac56e4bfaebb25c4ade68d3")
!7894 = !{!7895}
!7895 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7893, file: !2, baseType: !7, align: 8)
!7896 = !{!7897, !7898}
!7897 = !DILocalVariable(name: "self", arg: 1, scope: !7886, file: !7887, line: 82, type: !7892)
!7898 = !DILocalVariable(name: "f", arg: 2, scope: !7886, file: !7887, line: 82, type: !206)
!7899 = !DILocation(line: 82, column: 10, scope: !7886)
!7900 = !DILocation(line: 83, column: 27, scope: !7886)
!7901 = !DILocation(line: 82, column: 15, scope: !7886)
!7902 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..instructions..port..WriteOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h9de43a7028152229E", scope: !7903, file: !7887, line: 91, type: !7904, scopeLine: 91, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7910)
!7903 = !DINamespace(name: "{impl#21}", scope: !7889)
!7904 = !DISubroutineType(types: !7905)
!7905 = !{!188, !7906, !206}
!7906 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::port::WriteOnlyAccess", baseType: !7907, size: 64, align: 64, dwarfAddressSpace: 0)
!7907 = !DICompositeType(tag: DW_TAG_structure_type, name: "WriteOnlyAccess", scope: !7889, file: !2, align: 8, elements: !7908, templateParams: !25, identifier: "400dfbe01ba55bb28688ae680c51cf9d")
!7908 = !{!7909}
!7909 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7907, file: !2, baseType: !7, align: 8)
!7910 = !{!7911, !7912}
!7911 = !DILocalVariable(name: "self", arg: 1, scope: !7902, file: !7887, line: 91, type: !7906)
!7912 = !DILocalVariable(name: "f", arg: 2, scope: !7902, file: !7887, line: 91, type: !206)
!7913 = !DILocation(line: 91, column: 10, scope: !7902)
!7914 = !DILocation(line: 92, column: 28, scope: !7902)
!7915 = !DILocation(line: 91, column: 15, scope: !7902)
!7916 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..instructions..port..ReadWriteAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h3ea937657b697e62E", scope: !7917, file: !7887, line: 100, type: !7918, scopeLine: 100, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7924)
!7917 = !DINamespace(name: "{impl#22}", scope: !7889)
!7918 = !DISubroutineType(types: !7919)
!7919 = !{!188, !7920, !206}
!7920 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::port::ReadWriteAccess", baseType: !7921, size: 64, align: 64, dwarfAddressSpace: 0)
!7921 = !DICompositeType(tag: DW_TAG_structure_type, name: "ReadWriteAccess", scope: !7889, file: !2, align: 8, elements: !7922, templateParams: !25, identifier: "242ac2dd8ed3aa3418512189f9902102")
!7922 = !{!7923}
!7923 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7921, file: !2, baseType: !7, align: 8)
!7924 = !{!7925, !7926}
!7925 = !DILocalVariable(name: "self", arg: 1, scope: !7916, file: !7887, line: 100, type: !7920)
!7926 = !DILocalVariable(name: "f", arg: 2, scope: !7916, file: !7887, line: 100, type: !206)
!7927 = !DILocation(line: 100, column: 10, scope: !7916)
!7928 = !DILocation(line: 101, column: 28, scope: !7916)
!7929 = !DILocation(line: 100, column: 15, scope: !7916)
!7930 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..instructions..random..RdRand$u20$as$u20$core..fmt..Debug$GT$3fmt17h80b6426602b736ccE", scope: !7932, file: !7931, line: 3, type: !7934, scopeLine: 3, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7940)
!7931 = !DIFile(filename: "src/instructions/random.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "b1a9cdbe915f73f122782ebda9eeb864")
!7932 = !DINamespace(name: "{impl#3}", scope: !7933)
!7933 = !DINamespace(name: "random", scope: !385)
!7934 = !DISubroutineType(types: !7935)
!7935 = !{!188, !7936, !206}
!7936 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::random::RdRand", baseType: !7937, size: 64, align: 64, dwarfAddressSpace: 0)
!7937 = !DICompositeType(tag: DW_TAG_structure_type, name: "RdRand", scope: !7933, file: !2, align: 8, elements: !7938, templateParams: !25, identifier: "3d354070b01fc528232144cd22eeafbc")
!7938 = !{!7939}
!7939 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7937, file: !2, baseType: !7, align: 8)
!7940 = !{!7941, !7942}
!7941 = !DILocalVariable(name: "self", arg: 1, scope: !7930, file: !7931, line: 3, type: !7936)
!7942 = !DILocalVariable(name: "f", arg: 2, scope: !7930, file: !7931, line: 3, type: !206)
!7943 = !DILocation(line: 3, column: 23, scope: !7930)
!7944 = !DILocation(line: 5, column: 19, scope: !7930)
!7945 = !DILocation(line: 3, column: 28, scope: !7930)
!7946 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7get_reg17h987227e305da0b79E", scope: !4979, file: !4978, line: 13, type: !7947, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7949)
!7947 = !DISubroutineType(types: !7948)
!7948 = !{!4983}
!7949 = !{!7950}
!7950 = !DILocalVariable(name: "segment", scope: !7951, file: !4978, line: 14, type: !19, align: 2)
!7951 = distinct !DILexicalBlock(scope: !7946, file: !4978, line: 14, column: 13)
!7952 = !DILocation(line: 14, column: 17, scope: !7951)
!7953 = !DILocation(line: 16, column: 17, scope: !7951)
!7954 = !{i32 40502}
!7955 = !DILocation(line: 18, column: 29, scope: !7951)
!7956 = !DILocation(line: 18, column: 13, scope: !7951)
!7957 = !DILocation(line: 19, column: 10, scope: !7946)
!7958 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7set_reg17h6c266ff4eb47aba5E", scope: !7959, file: !4978, line: 28, type: !4981, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7960)
!7959 = !DINamespace(name: "{impl#2}", scope: !4980)
!7960 = !{!7961}
!7961 = !DILocalVariable(name: "sel", arg: 1, scope: !7958, file: !4978, line: 28, type: !4983)
!7962 = !DILocation(line: 28, column: 31, scope: !7958)
!7963 = !DILocation(line: 30, column: 21, scope: !7958)
!7964 = !{i32 40900}
!7965 = !DILocation(line: 32, column: 14, scope: !7958)
!7966 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7get_reg17h6da97fc6356aa459E", scope: !7959, file: !4978, line: 13, type: !7947, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7967)
!7967 = !{!7968}
!7968 = !DILocalVariable(name: "segment", scope: !7969, file: !4978, line: 14, type: !19, align: 2)
!7969 = distinct !DILexicalBlock(scope: !7966, file: !4978, line: 14, column: 13)
!7970 = !DILocation(line: 14, column: 17, scope: !7969)
!7971 = !DILocation(line: 16, column: 17, scope: !7969)
!7972 = !DILocation(line: 18, column: 29, scope: !7969)
!7973 = !DILocation(line: 18, column: 13, scope: !7969)
!7974 = !DILocation(line: 19, column: 10, scope: !7966)
!7975 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7set_reg17h773c5383cac7a2b3E", scope: !7976, file: !4978, line: 28, type: !4981, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7977)
!7976 = !DINamespace(name: "{impl#3}", scope: !4980)
!7977 = !{!7978}
!7978 = !DILocalVariable(name: "sel", arg: 1, scope: !7975, file: !4978, line: 28, type: !4983)
!7979 = !DILocation(line: 28, column: 31, scope: !7975)
!7980 = !DILocation(line: 30, column: 21, scope: !7975)
!7981 = !DILocation(line: 32, column: 14, scope: !7975)
!7982 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7get_reg17h84502a19659e5dc7E", scope: !7976, file: !4978, line: 13, type: !7947, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7983)
!7983 = !{!7984}
!7984 = !DILocalVariable(name: "segment", scope: !7985, file: !4978, line: 14, type: !19, align: 2)
!7985 = distinct !DILexicalBlock(scope: !7982, file: !4978, line: 14, column: 13)
!7986 = !DILocation(line: 14, column: 17, scope: !7985)
!7987 = !DILocation(line: 16, column: 17, scope: !7985)
!7988 = !DILocation(line: 18, column: 29, scope: !7985)
!7989 = !DILocation(line: 18, column: 13, scope: !7985)
!7990 = !DILocation(line: 19, column: 10, scope: !7982)
!7991 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7set_reg17hdbb25f189e6722d4E", scope: !7992, file: !4978, line: 28, type: !4981, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7993)
!7992 = !DINamespace(name: "{impl#4}", scope: !4980)
!7993 = !{!7994}
!7994 = !DILocalVariable(name: "sel", arg: 1, scope: !7991, file: !4978, line: 28, type: !4983)
!7995 = !DILocation(line: 28, column: 31, scope: !7991)
!7996 = !DILocation(line: 30, column: 21, scope: !7991)
!7997 = !DILocation(line: 32, column: 14, scope: !7991)
!7998 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7get_reg17hbbfdb406ade2ac8dE", scope: !7992, file: !4978, line: 13, type: !7947, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !7999)
!7999 = !{!8000}
!8000 = !DILocalVariable(name: "segment", scope: !8001, file: !4978, line: 14, type: !19, align: 2)
!8001 = distinct !DILexicalBlock(scope: !7998, file: !4978, line: 14, column: 13)
!8002 = !DILocation(line: 14, column: 17, scope: !8001)
!8003 = !DILocation(line: 16, column: 17, scope: !8001)
!8004 = !DILocation(line: 18, column: 29, scope: !8001)
!8005 = !DILocation(line: 18, column: 13, scope: !8001)
!8006 = !DILocation(line: 19, column: 10, scope: !7998)
!8007 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7set_reg17hc780a5a57ff68099E", scope: !8008, file: !4978, line: 28, type: !4981, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8009)
!8008 = !DINamespace(name: "{impl#5}", scope: !4980)
!8009 = !{!8010}
!8010 = !DILocalVariable(name: "sel", arg: 1, scope: !8007, file: !4978, line: 28, type: !4983)
!8011 = !DILocation(line: 28, column: 31, scope: !8007)
!8012 = !DILocation(line: 30, column: 21, scope: !8007)
!8013 = !DILocation(line: 32, column: 14, scope: !8007)
!8014 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7get_reg17h38fae7478768f677E", scope: !8008, file: !4978, line: 13, type: !7947, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8015)
!8015 = !{!8016}
!8016 = !DILocalVariable(name: "segment", scope: !8017, file: !4978, line: 14, type: !19, align: 2)
!8017 = distinct !DILexicalBlock(scope: !8014, file: !4978, line: 14, column: 13)
!8018 = !DILocation(line: 14, column: 17, scope: !8017)
!8019 = !DILocation(line: 16, column: 17, scope: !8017)
!8020 = !DILocation(line: 18, column: 29, scope: !8017)
!8021 = !DILocation(line: 18, column: 13, scope: !8017)
!8022 = !DILocation(line: 19, column: 10, scope: !8014)
!8023 = distinct !DISubprogram(name: "read_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$9read_base17h6da2fe31e0731696E", scope: !8024, file: !4978, line: 41, type: !8025, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8027)
!8024 = !DINamespace(name: "{impl#6}", scope: !4980)
!8025 = !DISubroutineType(types: !8026)
!8026 = !{!45}
!8027 = !{!8028}
!8028 = !DILocalVariable(name: "val", scope: !8029, file: !4978, line: 43, type: !49, align: 8)
!8029 = distinct !DILexicalBlock(scope: !8023, file: !4978, line: 43, column: 21)
!8030 = !DILocation(line: 43, column: 25, scope: !8029)
!8031 = !DILocation(line: 44, column: 21, scope: !8029)
!8032 = !{i32 41317}
!8033 = !DILocation(line: 45, column: 42, scope: !8029)
!8034 = !DILocation(line: 45, column: 21, scope: !8029)
!8035 = !DILocation(line: 47, column: 14, scope: !8023)
!8036 = distinct !DISubprogram(name: "write_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$10write_base17h451825d9141a549dE", scope: !8024, file: !4978, line: 49, type: !8037, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8039)
!8037 = !DISubroutineType(types: !8038)
!8038 = !{null, !45}
!8039 = !{!8040}
!8040 = !DILocalVariable(name: "base", arg: 1, scope: !8036, file: !4978, line: 49, type: !45)
!8041 = !DILocation(line: 49, column: 34, scope: !8036)
!8042 = !DILocation(line: 51, column: 67, scope: !8036)
!8043 = !DILocation(line: 51, column: 21, scope: !8036)
!8044 = !{i32 41586}
!8045 = !DILocation(line: 53, column: 14, scope: !8036)
!8046 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7set_reg17h2b3654a67bff24f4E", scope: !8047, file: !4978, line: 28, type: !4981, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8048)
!8047 = !DINamespace(name: "{impl#7}", scope: !4980)
!8048 = !{!8049}
!8049 = !DILocalVariable(name: "sel", arg: 1, scope: !8046, file: !4978, line: 28, type: !4983)
!8050 = !DILocation(line: 28, column: 31, scope: !8046)
!8051 = !DILocation(line: 30, column: 21, scope: !8046)
!8052 = !DILocation(line: 32, column: 14, scope: !8046)
!8053 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7get_reg17hd6ebb3c4ef6278a9E", scope: !8047, file: !4978, line: 13, type: !7947, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8054)
!8054 = !{!8055}
!8055 = !DILocalVariable(name: "segment", scope: !8056, file: !4978, line: 14, type: !19, align: 2)
!8056 = distinct !DILexicalBlock(scope: !8053, file: !4978, line: 14, column: 13)
!8057 = !DILocation(line: 14, column: 17, scope: !8056)
!8058 = !DILocation(line: 16, column: 17, scope: !8056)
!8059 = !DILocation(line: 18, column: 29, scope: !8056)
!8060 = !DILocation(line: 18, column: 13, scope: !8056)
!8061 = !DILocation(line: 19, column: 10, scope: !8053)
!8062 = distinct !DISubprogram(name: "read_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$9read_base17hc76c13b2df254861E", scope: !8063, file: !4978, line: 41, type: !8025, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8064)
!8063 = !DINamespace(name: "{impl#8}", scope: !4980)
!8064 = !{!8065}
!8065 = !DILocalVariable(name: "val", scope: !8066, file: !4978, line: 43, type: !49, align: 8)
!8066 = distinct !DILexicalBlock(scope: !8062, file: !4978, line: 43, column: 21)
!8067 = !DILocation(line: 43, column: 25, scope: !8066)
!8068 = !DILocation(line: 44, column: 21, scope: !8066)
!8069 = !DILocation(line: 45, column: 42, scope: !8066)
!8070 = !DILocation(line: 45, column: 21, scope: !8066)
!8071 = !DILocation(line: 47, column: 14, scope: !8062)
!8072 = distinct !DISubprogram(name: "write_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$10write_base17hd2da8a4dde9ee250E", scope: !8063, file: !4978, line: 49, type: !8037, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8073)
!8073 = !{!8074}
!8074 = !DILocalVariable(name: "base", arg: 1, scope: !8072, file: !4978, line: 49, type: !45)
!8075 = !DILocation(line: 49, column: 34, scope: !8072)
!8076 = !DILocation(line: 51, column: 67, scope: !8072)
!8077 = !DILocation(line: 51, column: 21, scope: !8072)
!8078 = !DILocation(line: 53, column: 14, scope: !8072)
!8079 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..instructions..tlb..InvPicdCommand$u20$as$u20$core..fmt..Debug$GT$3fmt17h171f23096e39fc23E", scope: !8080, file: !5010, line: 23, type: !8081, scopeLine: 23, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8102)
!8080 = !DINamespace(name: "{impl#1}", scope: !384)
!8081 = !DISubroutineType(types: !8082)
!8082 = !{!188, !8083, !206}
!8083 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::tlb::InvPicdCommand", baseType: !8084, size: 64, align: 64, dwarfAddressSpace: 0)
!8084 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvPicdCommand", scope: !384, file: !2, size: 128, align: 64, elements: !8085, templateParams: !25, identifier: "66dae8a94ad1c8935577164bc49643bb")
!8085 = !{!8086}
!8086 = !DICompositeType(tag: DW_TAG_variant_part, scope: !8084, file: !2, size: 128, align: 64, elements: !8087, templateParams: !25, identifier: "276a3bb5819321d2237747fc0eccb9d3", discriminator: !8101)
!8087 = !{!8088, !8093, !8097, !8099}
!8088 = !DIDerivedType(tag: DW_TAG_member, name: "Address", scope: !8086, file: !2, baseType: !8089, size: 128, align: 64, extraData: i64 0)
!8089 = !DICompositeType(tag: DW_TAG_structure_type, name: "Address", scope: !8084, file: !2, size: 128, align: 64, elements: !8090, templateParams: !25, identifier: "142fcbe4edbcd7062af59a4547ced934")
!8090 = !{!8091, !8092}
!8091 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8089, file: !2, baseType: !45, size: 64, align: 64, offset: 64)
!8092 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !8089, file: !2, baseType: !383, size: 16, align: 16, offset: 16)
!8093 = !DIDerivedType(tag: DW_TAG_member, name: "Single", scope: !8086, file: !2, baseType: !8094, size: 128, align: 64, extraData: i64 1)
!8094 = !DICompositeType(tag: DW_TAG_structure_type, name: "Single", scope: !8084, file: !2, size: 128, align: 64, elements: !8095, templateParams: !25, identifier: "2befcd994ae1a5667925aaf636bfd705")
!8095 = !{!8096}
!8096 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8094, file: !2, baseType: !383, size: 16, align: 16, offset: 16)
!8097 = !DIDerivedType(tag: DW_TAG_member, name: "All", scope: !8086, file: !2, baseType: !8098, size: 128, align: 64, extraData: i64 2)
!8098 = !DICompositeType(tag: DW_TAG_structure_type, name: "All", scope: !8084, file: !2, size: 128, align: 64, elements: !25, identifier: "f07708bfb8bcce595dba793942f9737")
!8099 = !DIDerivedType(tag: DW_TAG_member, name: "AllExceptGlobal", scope: !8086, file: !2, baseType: !8100, size: 128, align: 64, extraData: i64 3)
!8100 = !DICompositeType(tag: DW_TAG_structure_type, name: "AllExceptGlobal", scope: !8084, file: !2, size: 128, align: 64, elements: !25, identifier: "584616b78eb4bf4fc5c029774f90aba")
!8101 = !DIDerivedType(tag: DW_TAG_member, scope: !8084, file: !2, baseType: !19, size: 16, align: 16, flags: DIFlagArtificial)
!8102 = !{!8103, !8104, !8105, !8107, !8108}
!8103 = !DILocalVariable(name: "self", arg: 1, scope: !8079, file: !5010, line: 23, type: !8083)
!8104 = !DILocalVariable(name: "f", arg: 2, scope: !8079, file: !5010, line: 23, type: !206)
!8105 = !DILocalVariable(name: "__self_0", scope: !8106, file: !5010, line: 26, type: !64, align: 8)
!8106 = distinct !DILexicalBlock(scope: !8079, file: !5010, line: 23, column: 10)
!8107 = !DILocalVariable(name: "__self_1", scope: !8106, file: !5010, line: 26, type: !382, align: 8)
!8108 = !DILocalVariable(name: "__self_0", scope: !8109, file: !5010, line: 29, type: !382, align: 8)
!8109 = distinct !DILexicalBlock(scope: !8079, file: !5010, line: 23, column: 10)
!8110 = !DILocation(line: 23, column: 10, scope: !8079)
!8111 = !DILocation(line: 26, column: 23, scope: !8106)
!8112 = !DILocation(line: 29, column: 12, scope: !8109)
!8113 = !{i16 0, i16 4}
!8114 = !DILocation(line: 26, column: 13, scope: !8079)
!8115 = !DILocation(line: 26, column: 13, scope: !8106)
!8116 = !DILocation(line: 26, column: 23, scope: !8079)
!8117 = !DILocation(line: 23, column: 10, scope: !8106)
!8118 = !DILocation(line: 29, column: 12, scope: !8079)
!8119 = !DILocation(line: 23, column: 10, scope: !8109)
!8120 = !DILocation(line: 23, column: 15, scope: !8079)
!8121 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..instructions..tlb..InvpcidDescriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17h093fd3b6c99e72e4E", scope: !8122, file: !5010, line: 41, type: !8123, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8130)
!8122 = !DINamespace(name: "{impl#2}", scope: !384)
!8123 = !DISubroutineType(types: !8124)
!8124 = !{!188, !8125, !206}
!8125 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::tlb::InvpcidDescriptor", baseType: !8126, size: 64, align: 64, dwarfAddressSpace: 0)
!8126 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvpcidDescriptor", scope: !384, file: !2, size: 128, align: 64, elements: !8127, templateParams: !25, identifier: "e13fb8b4e7996bb4572db6b93a3ed60b")
!8127 = !{!8128, !8129}
!8128 = !DIDerivedType(tag: DW_TAG_member, name: "address", scope: !8126, file: !2, baseType: !49, size: 64, align: 64)
!8129 = !DIDerivedType(tag: DW_TAG_member, name: "pcid", scope: !8126, file: !2, baseType: !49, size: 64, align: 64, offset: 64)
!8130 = !{!8131, !8132}
!8131 = !DILocalVariable(name: "self", arg: 1, scope: !8121, file: !5010, line: 41, type: !8125)
!8132 = !DILocalVariable(name: "f", arg: 2, scope: !8121, file: !5010, line: 41, type: !206)
!8133 = !DILocation(line: 41, column: 10, scope: !8121)
!8134 = !DILocation(line: 44, column: 5, scope: !8121)
!8135 = !DILocation(line: 41, column: 15, scope: !8121)
!8136 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..instructions..tlb..Pcid$u20$as$u20$core..fmt..Debug$GT$3fmt17hac5e8d1e2f662ab1E", scope: !8137, file: !5010, line: 49, type: !8138, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8140)
!8137 = !DINamespace(name: "{impl#3}", scope: !384)
!8138 = !DISubroutineType(types: !8139)
!8139 = !{!188, !382, !206}
!8140 = !{!8141, !8142}
!8141 = !DILocalVariable(name: "self", arg: 1, scope: !8136, file: !5010, line: 49, type: !382)
!8142 = !DILocalVariable(name: "f", arg: 2, scope: !8136, file: !5010, line: 49, type: !206)
!8143 = !DILocation(line: 49, column: 10, scope: !8136)
!8144 = !DILocation(line: 50, column: 17, scope: !8136)
!8145 = !DILocation(line: 49, column: 15, scope: !8136)
!8146 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h71831dfb66cbbc11E", scope: !8148, file: !8147, line: 7, type: !8150, scopeLine: 7, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8154)
!8147 = !DIFile(filename: "src/registers/control.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "e839101217229d77358c4ba8b8320744")
!8148 = !DINamespace(name: "{impl#0}", scope: !8149)
!8149 = !DINamespace(name: "control", scope: !779)
!8150 = !DISubroutineType(types: !8151)
!8151 = !{!188, !8152, !206}
!8152 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr0", baseType: !8153, size: 64, align: 64, dwarfAddressSpace: 0)
!8153 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr0", scope: !8149, file: !2, align: 8, elements: !25, identifier: "cacc47eb5be805b3bee2b83cc1188a7b")
!8154 = !{!8155, !8156}
!8155 = !DILocalVariable(name: "self", arg: 1, scope: !8146, file: !8147, line: 7, type: !8152)
!8156 = !DILocalVariable(name: "f", arg: 2, scope: !8146, file: !8147, line: 7, type: !206)
!8157 = !DILocation(line: 7, column: 10, scope: !8146)
!8158 = !DILocation(line: 7, column: 15, scope: !8146)
!8159 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h2110dd05807c1196E", scope: !8161, file: !8160, line: 434, type: !8162, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8168)
!8160 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/bitflags-1.3.2/src/lib.rs", directory: "", checksumkind: CSK_MD5, checksum: "a71177c4b92801136d960c3c8e5a0a3c")
!8161 = !DINamespace(name: "{impl#10}", scope: !8149)
!8162 = !DISubroutineType(types: !8163)
!8163 = !{!188, !8164, !206}
!8164 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr0Flags", baseType: !8165, size: 64, align: 64, dwarfAddressSpace: 0)
!8165 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr0Flags", scope: !8149, file: !2, size: 64, align: 64, elements: !8166, templateParams: !25, identifier: "bffaf554e3e1c50ddd6849cb1f770b8e")
!8166 = !{!8167}
!8167 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !8165, file: !2, baseType: !49, size: 64, align: 64)
!8168 = !{!8169, !8170, !8171, !8173, !8188, !8190, !8192, !8194, !8196, !8198, !8200, !8202, !8204, !8206, !8208, !8210, !8212, !8214, !8216, !8218, !8220, !8222, !8224, !8226, !8228, !8230, !8232, !8234, !8236, !8238, !8240, !8242, !8244, !8246, !8248, !8250, !8252, !8254, !8256, !8258, !8260, !8262, !8264, !8266, !8268, !8270, !8272, !8274, !8276, !8278, !8280, !8282, !8284, !8286, !8288, !8290}
!8169 = !DILocalVariable(name: "self", arg: 1, scope: !8159, file: !8160, line: 434, type: !8164)
!8170 = !DILocalVariable(name: "f", arg: 2, scope: !8159, file: !8160, line: 434, type: !206)
!8171 = !DILocalVariable(name: "first", scope: !8172, file: !8160, line: 471, type: !306, align: 1)
!8172 = distinct !DILexicalBlock(scope: !8159, file: !8160, line: 471, column: 17)
!8173 = !DILocalVariable(name: "residual", scope: !8174, file: !8160, line: 475, type: !8175, align: 1)
!8174 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 475, column: 47)
!8175 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<core::convert::Infallible, core::fmt::Error>", scope: !189, file: !2, align: 8, elements: !8176, templateParams: !25, identifier: "260abb401ef33da650f9452eb9b0e7c8")
!8176 = !{!8177}
!8177 = !DICompositeType(tag: DW_TAG_variant_part, scope: !8175, file: !2, align: 8, elements: !8178, templateParams: !25, identifier: "da055f5b0e46289cc781c4dc92d82c31")
!8178 = !{!8179, !8184}
!8179 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !8177, file: !2, baseType: !8180, align: 8)
!8180 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !8175, file: !2, align: 8, elements: !8181, templateParams: !8183, identifier: "eac59ad15da54549279017d74b9c5b70")
!8181 = !{!8182}
!8182 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8180, file: !2, baseType: !903, align: 8)
!8183 = !{!908, !199}
!8184 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !8177, file: !2, baseType: !8185, align: 8)
!8185 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !8175, file: !2, align: 8, elements: !8186, templateParams: !8183, identifier: "12eae00eab43bf0a32202e25a07a11fc")
!8186 = !{!8187}
!8187 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8185, file: !2, baseType: !200, align: 8)
!8188 = !DILocalVariable(name: "val", scope: !8189, file: !8160, line: 475, type: !7, align: 1)
!8189 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 475, column: 29)
!8190 = !DILocalVariable(name: "residual", scope: !8191, file: !8160, line: 478, type: !8175, align: 1)
!8191 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 478, column: 70)
!8192 = !DILocalVariable(name: "val", scope: !8193, file: !8160, line: 478, type: !7, align: 1)
!8193 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 478, column: 25)
!8194 = !DILocalVariable(name: "residual", scope: !8195, file: !8160, line: 475, type: !8175, align: 1)
!8195 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 475, column: 47)
!8196 = !DILocalVariable(name: "val", scope: !8197, file: !8160, line: 475, type: !7, align: 1)
!8197 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 475, column: 29)
!8198 = !DILocalVariable(name: "residual", scope: !8199, file: !8160, line: 478, type: !8175, align: 1)
!8199 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 478, column: 70)
!8200 = !DILocalVariable(name: "val", scope: !8201, file: !8160, line: 478, type: !7, align: 1)
!8201 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 478, column: 25)
!8202 = !DILocalVariable(name: "residual", scope: !8203, file: !8160, line: 475, type: !8175, align: 1)
!8203 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 475, column: 47)
!8204 = !DILocalVariable(name: "val", scope: !8205, file: !8160, line: 475, type: !7, align: 1)
!8205 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 475, column: 29)
!8206 = !DILocalVariable(name: "residual", scope: !8207, file: !8160, line: 478, type: !8175, align: 1)
!8207 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 478, column: 70)
!8208 = !DILocalVariable(name: "val", scope: !8209, file: !8160, line: 478, type: !7, align: 1)
!8209 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 478, column: 25)
!8210 = !DILocalVariable(name: "residual", scope: !8211, file: !8160, line: 475, type: !8175, align: 1)
!8211 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 475, column: 47)
!8212 = !DILocalVariable(name: "val", scope: !8213, file: !8160, line: 475, type: !7, align: 1)
!8213 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 475, column: 29)
!8214 = !DILocalVariable(name: "residual", scope: !8215, file: !8160, line: 478, type: !8175, align: 1)
!8215 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 478, column: 70)
!8216 = !DILocalVariable(name: "val", scope: !8217, file: !8160, line: 478, type: !7, align: 1)
!8217 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 478, column: 25)
!8218 = !DILocalVariable(name: "residual", scope: !8219, file: !8160, line: 475, type: !8175, align: 1)
!8219 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 475, column: 47)
!8220 = !DILocalVariable(name: "val", scope: !8221, file: !8160, line: 475, type: !7, align: 1)
!8221 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 475, column: 29)
!8222 = !DILocalVariable(name: "residual", scope: !8223, file: !8160, line: 478, type: !8175, align: 1)
!8223 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 478, column: 70)
!8224 = !DILocalVariable(name: "val", scope: !8225, file: !8160, line: 478, type: !7, align: 1)
!8225 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 478, column: 25)
!8226 = !DILocalVariable(name: "residual", scope: !8227, file: !8160, line: 475, type: !8175, align: 1)
!8227 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 475, column: 47)
!8228 = !DILocalVariable(name: "val", scope: !8229, file: !8160, line: 475, type: !7, align: 1)
!8229 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 475, column: 29)
!8230 = !DILocalVariable(name: "residual", scope: !8231, file: !8160, line: 478, type: !8175, align: 1)
!8231 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 478, column: 70)
!8232 = !DILocalVariable(name: "val", scope: !8233, file: !8160, line: 478, type: !7, align: 1)
!8233 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 478, column: 25)
!8234 = !DILocalVariable(name: "residual", scope: !8235, file: !8160, line: 475, type: !8175, align: 1)
!8235 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 475, column: 47)
!8236 = !DILocalVariable(name: "val", scope: !8237, file: !8160, line: 475, type: !7, align: 1)
!8237 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 475, column: 29)
!8238 = !DILocalVariable(name: "residual", scope: !8239, file: !8160, line: 478, type: !8175, align: 1)
!8239 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 478, column: 70)
!8240 = !DILocalVariable(name: "val", scope: !8241, file: !8160, line: 478, type: !7, align: 1)
!8241 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 478, column: 25)
!8242 = !DILocalVariable(name: "residual", scope: !8243, file: !8160, line: 475, type: !8175, align: 1)
!8243 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 475, column: 47)
!8244 = !DILocalVariable(name: "val", scope: !8245, file: !8160, line: 475, type: !7, align: 1)
!8245 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 475, column: 29)
!8246 = !DILocalVariable(name: "residual", scope: !8247, file: !8160, line: 478, type: !8175, align: 1)
!8247 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 478, column: 70)
!8248 = !DILocalVariable(name: "val", scope: !8249, file: !8160, line: 478, type: !7, align: 1)
!8249 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 478, column: 25)
!8250 = !DILocalVariable(name: "residual", scope: !8251, file: !8160, line: 475, type: !8175, align: 1)
!8251 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 475, column: 47)
!8252 = !DILocalVariable(name: "val", scope: !8253, file: !8160, line: 475, type: !7, align: 1)
!8253 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 475, column: 29)
!8254 = !DILocalVariable(name: "residual", scope: !8255, file: !8160, line: 478, type: !8175, align: 1)
!8255 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 478, column: 70)
!8256 = !DILocalVariable(name: "val", scope: !8257, file: !8160, line: 478, type: !7, align: 1)
!8257 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 478, column: 25)
!8258 = !DILocalVariable(name: "residual", scope: !8259, file: !8160, line: 475, type: !8175, align: 1)
!8259 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 475, column: 47)
!8260 = !DILocalVariable(name: "val", scope: !8261, file: !8160, line: 475, type: !7, align: 1)
!8261 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 475, column: 29)
!8262 = !DILocalVariable(name: "residual", scope: !8263, file: !8160, line: 478, type: !8175, align: 1)
!8263 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 478, column: 70)
!8264 = !DILocalVariable(name: "val", scope: !8265, file: !8160, line: 478, type: !7, align: 1)
!8265 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 478, column: 25)
!8266 = !DILocalVariable(name: "residual", scope: !8267, file: !8160, line: 475, type: !8175, align: 1)
!8267 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 475, column: 47)
!8268 = !DILocalVariable(name: "val", scope: !8269, file: !8160, line: 475, type: !7, align: 1)
!8269 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 475, column: 29)
!8270 = !DILocalVariable(name: "residual", scope: !8271, file: !8160, line: 478, type: !8175, align: 1)
!8271 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 478, column: 70)
!8272 = !DILocalVariable(name: "val", scope: !8273, file: !8160, line: 478, type: !7, align: 1)
!8273 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 478, column: 25)
!8274 = !DILocalVariable(name: "extra_bits", scope: !8275, file: !8160, line: 481, type: !49, align: 8)
!8275 = distinct !DILexicalBlock(scope: !8172, file: !8160, line: 481, column: 17)
!8276 = !DILocalVariable(name: "residual", scope: !8277, file: !8160, line: 484, type: !8175, align: 1)
!8277 = distinct !DILexicalBlock(scope: !8275, file: !8160, line: 484, column: 43)
!8278 = !DILocalVariable(name: "val", scope: !8279, file: !8160, line: 484, type: !7, align: 1)
!8279 = distinct !DILexicalBlock(scope: !8275, file: !8160, line: 484, column: 25)
!8280 = !DILocalVariable(name: "residual", scope: !8281, file: !8160, line: 487, type: !8175, align: 1)
!8281 = distinct !DILexicalBlock(scope: !8275, file: !8160, line: 487, column: 38)
!8282 = !DILocalVariable(name: "val", scope: !8283, file: !8160, line: 487, type: !7, align: 1)
!8283 = distinct !DILexicalBlock(scope: !8275, file: !8160, line: 487, column: 21)
!8284 = !DILocalVariable(name: "residual", scope: !8285, file: !8160, line: 488, type: !8175, align: 1)
!8285 = distinct !DILexicalBlock(scope: !8275, file: !8160, line: 488, column: 70)
!8286 = !DILocalVariable(name: "val", scope: !8287, file: !8160, line: 488, type: !7, align: 1)
!8287 = distinct !DILexicalBlock(scope: !8275, file: !8160, line: 488, column: 21)
!8288 = !DILocalVariable(name: "residual", scope: !8289, file: !8160, line: 491, type: !8175, align: 1)
!8289 = distinct !DILexicalBlock(scope: !8275, file: !8160, line: 491, column: 43)
!8290 = !DILocalVariable(name: "val", scope: !8291, file: !8160, line: 491, type: !7, align: 1)
!8291 = distinct !DILexicalBlock(scope: !8275, file: !8160, line: 491, column: 21)
!8292 = !DILocation(line: 475, column: 47, scope: !8174)
!8293 = !DILocation(line: 475, column: 29, scope: !8189)
!8294 = !DILocation(line: 478, column: 70, scope: !8191)
!8295 = !DILocation(line: 478, column: 25, scope: !8193)
!8296 = !DILocation(line: 475, column: 47, scope: !8195)
!8297 = !DILocation(line: 475, column: 29, scope: !8197)
!8298 = !DILocation(line: 478, column: 70, scope: !8199)
!8299 = !DILocation(line: 478, column: 25, scope: !8201)
!8300 = !DILocation(line: 475, column: 47, scope: !8203)
!8301 = !DILocation(line: 475, column: 29, scope: !8205)
!8302 = !DILocation(line: 478, column: 70, scope: !8207)
!8303 = !DILocation(line: 478, column: 25, scope: !8209)
!8304 = !DILocation(line: 475, column: 47, scope: !8211)
!8305 = !DILocation(line: 475, column: 29, scope: !8213)
!8306 = !DILocation(line: 478, column: 70, scope: !8215)
!8307 = !DILocation(line: 478, column: 25, scope: !8217)
!8308 = !DILocation(line: 475, column: 47, scope: !8219)
!8309 = !DILocation(line: 475, column: 29, scope: !8221)
!8310 = !DILocation(line: 478, column: 70, scope: !8223)
!8311 = !DILocation(line: 478, column: 25, scope: !8225)
!8312 = !DILocation(line: 475, column: 47, scope: !8227)
!8313 = !DILocation(line: 475, column: 29, scope: !8229)
!8314 = !DILocation(line: 478, column: 70, scope: !8231)
!8315 = !DILocation(line: 478, column: 25, scope: !8233)
!8316 = !DILocation(line: 475, column: 47, scope: !8235)
!8317 = !DILocation(line: 475, column: 29, scope: !8237)
!8318 = !DILocation(line: 478, column: 70, scope: !8239)
!8319 = !DILocation(line: 478, column: 25, scope: !8241)
!8320 = !DILocation(line: 475, column: 47, scope: !8243)
!8321 = !DILocation(line: 475, column: 29, scope: !8245)
!8322 = !DILocation(line: 478, column: 70, scope: !8247)
!8323 = !DILocation(line: 478, column: 25, scope: !8249)
!8324 = !DILocation(line: 475, column: 47, scope: !8251)
!8325 = !DILocation(line: 475, column: 29, scope: !8253)
!8326 = !DILocation(line: 478, column: 70, scope: !8255)
!8327 = !DILocation(line: 478, column: 25, scope: !8257)
!8328 = !DILocation(line: 475, column: 47, scope: !8259)
!8329 = !DILocation(line: 475, column: 29, scope: !8261)
!8330 = !DILocation(line: 478, column: 70, scope: !8263)
!8331 = !DILocation(line: 478, column: 25, scope: !8265)
!8332 = !DILocation(line: 475, column: 47, scope: !8267)
!8333 = !DILocation(line: 475, column: 29, scope: !8269)
!8334 = !DILocation(line: 478, column: 70, scope: !8271)
!8335 = !DILocation(line: 478, column: 25, scope: !8273)
!8336 = !DILocation(line: 484, column: 43, scope: !8277)
!8337 = !DILocation(line: 484, column: 25, scope: !8279)
!8338 = !DILocation(line: 487, column: 38, scope: !8281)
!8339 = !DILocation(line: 487, column: 21, scope: !8283)
!8340 = !DILocation(line: 488, column: 70, scope: !8285)
!8341 = !DILocation(line: 488, column: 21, scope: !8287)
!8342 = !DILocation(line: 491, column: 43, scope: !8289)
!8343 = !DILocation(line: 491, column: 21, scope: !8291)
!8344 = !DILocation(line: 434, column: 20, scope: !8159)
!8345 = !DILocation(line: 434, column: 27, scope: !8159)
!8346 = !DILocation(line: 471, column: 21, scope: !8172)
!8347 = !DILocation(line: 481, column: 21, scope: !8275)
!8348 = !DILocation(line: 471, column: 33, scope: !8159)
!8349 = !DILocation(line: 473, column: 46, scope: !8172)
!8350 = !DILocation(line: 474, column: 29, scope: !8172)
!8351 = !DILocation(line: 474, column: 28, scope: !8172)
!8352 = !DILocation(line: 477, column: 25, scope: !8172)
!8353 = !DILocation(line: 478, column: 25, scope: !8172)
!8354 = !DILocation(line: 475, column: 29, scope: !8172)
!8355 = !DILocation(line: 475, column: 29, scope: !8174)
!8356 = !DILocation(line: 494, column: 14, scope: !8159)
!8357 = !DILocation(line: 478, column: 25, scope: !8191)
!8358 = !DILocation(line: 475, column: 29, scope: !8195)
!8359 = !DILocation(line: 478, column: 25, scope: !8199)
!8360 = !DILocation(line: 475, column: 29, scope: !8203)
!8361 = !DILocation(line: 478, column: 25, scope: !8207)
!8362 = !DILocation(line: 475, column: 29, scope: !8211)
!8363 = !DILocation(line: 478, column: 25, scope: !8215)
!8364 = !DILocation(line: 475, column: 29, scope: !8219)
!8365 = !DILocation(line: 478, column: 25, scope: !8223)
!8366 = !DILocation(line: 475, column: 29, scope: !8227)
!8367 = !DILocation(line: 478, column: 25, scope: !8231)
!8368 = !DILocation(line: 475, column: 29, scope: !8235)
!8369 = !DILocation(line: 478, column: 25, scope: !8239)
!8370 = !DILocation(line: 475, column: 29, scope: !8243)
!8371 = !DILocation(line: 478, column: 25, scope: !8247)
!8372 = !DILocation(line: 475, column: 29, scope: !8251)
!8373 = !DILocation(line: 478, column: 25, scope: !8255)
!8374 = !DILocation(line: 475, column: 29, scope: !8259)
!8375 = !DILocation(line: 478, column: 25, scope: !8263)
!8376 = !DILocation(line: 481, column: 34, scope: !8172)
!8377 = !DILocation(line: 481, column: 47, scope: !8172)
!8378 = !DILocation(line: 481, column: 46, scope: !8172)
!8379 = !DILocation(line: 482, column: 20, scope: !8275)
!8380 = !DILocation(line: 475, column: 29, scope: !8267)
!8381 = !DILocation(line: 478, column: 25, scope: !8271)
!8382 = !DILocation(line: 490, column: 20, scope: !8275)
!8383 = !DILocation(line: 483, column: 25, scope: !8275)
!8384 = !DILocation(line: 483, column: 24, scope: !8275)
!8385 = !DILocation(line: 486, column: 21, scope: !8275)
!8386 = !DILocation(line: 487, column: 21, scope: !8275)
!8387 = !DILocation(line: 484, column: 25, scope: !8275)
!8388 = !DILocation(line: 484, column: 25, scope: !8277)
!8389 = !DILocation(line: 488, column: 21, scope: !8275)
!8390 = !DILocation(line: 487, column: 21, scope: !8281)
!8391 = !DILocation(line: 488, column: 21, scope: !8285)
!8392 = !DILocation(line: 493, column: 17, scope: !8275)
!8393 = !DILocation(line: 491, column: 21, scope: !8275)
!8394 = !DILocation(line: 491, column: 21, scope: !8289)
!8395 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h5ceacb6f29d6df70E", scope: !8396, file: !8160, line: 497, type: !8162, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8397)
!8396 = !DINamespace(name: "{impl#11}", scope: !8149)
!8397 = !{!8398, !8399}
!8398 = !DILocalVariable(name: "self", arg: 1, scope: !8395, file: !8160, line: 497, type: !8164)
!8399 = !DILocalVariable(name: "f", arg: 2, scope: !8395, file: !8160, line: 497, type: !206)
!8400 = !DILocation(line: 497, column: 20, scope: !8395)
!8401 = !DILocation(line: 497, column: 27, scope: !8395)
!8402 = !DILocation(line: 498, column: 17, scope: !8395)
!8403 = !DILocation(line: 499, column: 14, scope: !8395)
!8404 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hb281c34f59b74de5E", scope: !8405, file: !8160, line: 502, type: !8162, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8406)
!8405 = !DINamespace(name: "{impl#12}", scope: !8149)
!8406 = !{!8407, !8408}
!8407 = !DILocalVariable(name: "self", arg: 1, scope: !8404, file: !8160, line: 502, type: !8164)
!8408 = !DILocalVariable(name: "f", arg: 2, scope: !8404, file: !8160, line: 502, type: !206)
!8409 = !DILocation(line: 502, column: 20, scope: !8404)
!8410 = !DILocation(line: 502, column: 27, scope: !8404)
!8411 = !DILocation(line: 503, column: 17, scope: !8404)
!8412 = !DILocation(line: 504, column: 14, scope: !8404)
!8413 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h613ba131b99ca32bE", scope: !8414, file: !8160, line: 507, type: !8162, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8415)
!8414 = !DINamespace(name: "{impl#13}", scope: !8149)
!8415 = !{!8416, !8417}
!8416 = !DILocalVariable(name: "self", arg: 1, scope: !8413, file: !8160, line: 507, type: !8164)
!8417 = !DILocalVariable(name: "f", arg: 2, scope: !8413, file: !8160, line: 507, type: !206)
!8418 = !DILocation(line: 507, column: 20, scope: !8413)
!8419 = !DILocation(line: 507, column: 27, scope: !8413)
!8420 = !DILocation(line: 508, column: 17, scope: !8413)
!8421 = !DILocation(line: 509, column: 14, scope: !8413)
!8422 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hfad4ad632d43237cE", scope: !8423, file: !8160, line: 512, type: !8162, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8424)
!8423 = !DINamespace(name: "{impl#14}", scope: !8149)
!8424 = !{!8425, !8426}
!8425 = !DILocalVariable(name: "self", arg: 1, scope: !8422, file: !8160, line: 512, type: !8164)
!8426 = !DILocalVariable(name: "f", arg: 2, scope: !8422, file: !8160, line: 512, type: !206)
!8427 = !DILocation(line: 512, column: 20, scope: !8422)
!8428 = !DILocation(line: 512, column: 27, scope: !8422)
!8429 = !DILocation(line: 513, column: 17, scope: !8422)
!8430 = !DILocation(line: 514, column: 14, scope: !8422)
!8431 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr0Flags3all17hd29ea4bfa18ae4b9E", scope: !8165, file: !8160, line: 532, type: !8432, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !25)
!8432 = !DISubroutineType(types: !8433)
!8433 = !{!8165}
!8434 = !DILocation(line: 533, column: 17, scope: !8431)
!8435 = !DILocation(line: 541, column: 14, scope: !8431)
!8436 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr0Flags4bits17h9b6e6ed6ca0ec947E", scope: !8165, file: !8160, line: 545, type: !8437, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8439)
!8437 = !DISubroutineType(types: !8438)
!8438 = !{!49, !8164}
!8439 = !{!8440}
!8440 = !DILocalVariable(name: "self", arg: 1, scope: !8436, file: !8160, line: 545, type: !8164)
!8441 = !DILocation(line: 545, column: 31, scope: !8436)
!8442 = !DILocation(line: 546, column: 17, scope: !8436)
!8443 = !DILocation(line: 547, column: 14, scope: !8436)
!8444 = distinct !DISubprogram(name: "PROTECTED_MODE_ENABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17hb74f7f6ae25229baE", scope: !8445, file: !8160, line: 460, type: !8447, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8449)
!8445 = !DINamespace(name: "{impl#0}", scope: !8446)
!8446 = !DINamespace(name: "fmt", scope: !8161)
!8447 = !DISubroutineType(types: !8448)
!8448 = !{!306, !8164}
!8449 = !{!8450}
!8450 = !DILocalVariable(name: "self", arg: 1, scope: !8451, file: !8147, line: 10, type: !8164)
!8451 = !DILexicalBlockFile(scope: !8444, file: !8147, discriminator: 0)
!8452 = !DILocation(line: 10, column: 1, scope: !8451)
!8453 = !DILocation(line: 875, column: 11, scope: !8444)
!8454 = distinct !DISubprogram(name: "MONITOR_COPROCESSOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17h0ec02c06cd24c951E", scope: !8445, file: !8160, line: 460, type: !8447, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8455)
!8455 = !{!8456}
!8456 = !DILocalVariable(name: "self", arg: 1, scope: !8457, file: !8147, line: 10, type: !8164)
!8457 = !DILexicalBlockFile(scope: !8454, file: !8147, discriminator: 0)
!8458 = !DILocation(line: 10, column: 1, scope: !8457)
!8459 = !DILocation(line: 875, column: 11, scope: !8454)
!8460 = distinct !DISubprogram(name: "EMULATE_COPROCESSOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17h3e1ef7cd910b6aa9E", scope: !8445, file: !8160, line: 460, type: !8447, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8461)
!8461 = !{!8462}
!8462 = !DILocalVariable(name: "self", arg: 1, scope: !8463, file: !8147, line: 10, type: !8164)
!8463 = !DILexicalBlockFile(scope: !8460, file: !8147, discriminator: 0)
!8464 = !DILocation(line: 10, column: 1, scope: !8463)
!8465 = !DILocation(line: 875, column: 11, scope: !8460)
!8466 = distinct !DISubprogram(name: "TASK_SWITCHED", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17h7b7adc4d6e8aa758E", scope: !8445, file: !8160, line: 460, type: !8447, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8467)
!8467 = !{!8468}
!8468 = !DILocalVariable(name: "self", arg: 1, scope: !8469, file: !8147, line: 10, type: !8164)
!8469 = !DILexicalBlockFile(scope: !8466, file: !8147, discriminator: 0)
!8470 = !DILocation(line: 10, column: 1, scope: !8469)
!8471 = !DILocation(line: 875, column: 11, scope: !8466)
!8472 = distinct !DISubprogram(name: "EXTENSION_TYPE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17h30c0fc76e37501f3E", scope: !8445, file: !8160, line: 460, type: !8447, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8473)
!8473 = !{!8474}
!8474 = !DILocalVariable(name: "self", arg: 1, scope: !8475, file: !8147, line: 10, type: !8164)
!8475 = !DILexicalBlockFile(scope: !8472, file: !8147, discriminator: 0)
!8476 = !DILocation(line: 10, column: 1, scope: !8475)
!8477 = !DILocation(line: 875, column: 11, scope: !8472)
!8478 = distinct !DISubprogram(name: "NUMERIC_ERROR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17hb40b60b083994927E", scope: !8445, file: !8160, line: 460, type: !8447, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8479)
!8479 = !{!8480}
!8480 = !DILocalVariable(name: "self", arg: 1, scope: !8481, file: !8147, line: 10, type: !8164)
!8481 = !DILexicalBlockFile(scope: !8478, file: !8147, discriminator: 0)
!8482 = !DILocation(line: 10, column: 1, scope: !8481)
!8483 = !DILocation(line: 875, column: 11, scope: !8478)
!8484 = distinct !DISubprogram(name: "WRITE_PROTECT", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17hb8f611b1ac9e22faE", scope: !8445, file: !8160, line: 460, type: !8447, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8485)
!8485 = !{!8486}
!8486 = !DILocalVariable(name: "self", arg: 1, scope: !8487, file: !8147, line: 10, type: !8164)
!8487 = !DILexicalBlockFile(scope: !8484, file: !8147, discriminator: 0)
!8488 = !DILocation(line: 10, column: 1, scope: !8487)
!8489 = !DILocation(line: 875, column: 11, scope: !8484)
!8490 = distinct !DISubprogram(name: "ALIGNMENT_MASK", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17h40e8c52d3e108ae5E", scope: !8445, file: !8160, line: 460, type: !8447, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8491)
!8491 = !{!8492}
!8492 = !DILocalVariable(name: "self", arg: 1, scope: !8493, file: !8147, line: 10, type: !8164)
!8493 = !DILexicalBlockFile(scope: !8490, file: !8147, discriminator: 0)
!8494 = !DILocation(line: 10, column: 1, scope: !8493)
!8495 = !DILocation(line: 875, column: 11, scope: !8490)
!8496 = distinct !DISubprogram(name: "NOT_WRITE_THROUGH", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17h6d7943abf1b6f74cE", scope: !8445, file: !8160, line: 460, type: !8447, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8497)
!8497 = !{!8498}
!8498 = !DILocalVariable(name: "self", arg: 1, scope: !8499, file: !8147, line: 10, type: !8164)
!8499 = !DILexicalBlockFile(scope: !8496, file: !8147, discriminator: 0)
!8500 = !DILocation(line: 10, column: 1, scope: !8499)
!8501 = !DILocation(line: 875, column: 11, scope: !8496)
!8502 = distinct !DISubprogram(name: "CACHE_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17hbafb802529b80c85E", scope: !8445, file: !8160, line: 460, type: !8447, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8503)
!8503 = !{!8504}
!8504 = !DILocalVariable(name: "self", arg: 1, scope: !8505, file: !8147, line: 10, type: !8164)
!8505 = !DILexicalBlockFile(scope: !8502, file: !8147, discriminator: 0)
!8506 = !DILocation(line: 10, column: 1, scope: !8505)
!8507 = !DILocation(line: 875, column: 11, scope: !8502)
!8508 = distinct !DISubprogram(name: "PAGING", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17h0b39b49ae8a75489E", scope: !8445, file: !8160, line: 460, type: !8447, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8509)
!8509 = !{!8510}
!8510 = !DILocalVariable(name: "self", arg: 1, scope: !8511, file: !8147, line: 10, type: !8164)
!8511 = !DILexicalBlockFile(scope: !8508, file: !8147, discriminator: 0)
!8512 = !DILocation(line: 10, column: 1, scope: !8511)
!8513 = !DILocation(line: 875, column: 11, scope: !8508)
!8514 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr2$u20$as$u20$core..fmt..Debug$GT$3fmt17hff64a1ac2d6a9000E", scope: !8515, file: !8147, line: 55, type: !8516, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8520)
!8515 = !DINamespace(name: "{impl#27}", scope: !8149)
!8516 = !DISubroutineType(types: !8517)
!8517 = !{!188, !8518, !206}
!8518 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr2", baseType: !8519, size: 64, align: 64, dwarfAddressSpace: 0)
!8519 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr2", scope: !8149, file: !2, align: 8, elements: !25, identifier: "c4957c977802f5273f162171900073ef")
!8520 = !{!8521, !8522}
!8521 = !DILocalVariable(name: "self", arg: 1, scope: !8514, file: !8147, line: 55, type: !8518)
!8522 = !DILocalVariable(name: "f", arg: 2, scope: !8514, file: !8147, line: 55, type: !206)
!8523 = !DILocation(line: 55, column: 10, scope: !8514)
!8524 = !DILocation(line: 55, column: 15, scope: !8514)
!8525 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr3$u20$as$u20$core..fmt..Debug$GT$3fmt17hd709fb8aecf2e8c9E", scope: !8526, file: !8147, line: 59, type: !8527, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8531)
!8526 = !DINamespace(name: "{impl#28}", scope: !8149)
!8527 = !DISubroutineType(types: !8528)
!8528 = !{!188, !8529, !206}
!8529 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr3", baseType: !8530, size: 64, align: 64, dwarfAddressSpace: 0)
!8530 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr3", scope: !8149, file: !2, align: 8, elements: !25, identifier: "e69c3ddca3092a9b6b9782b7d8756d86")
!8531 = !{!8532, !8533}
!8532 = !DILocalVariable(name: "self", arg: 1, scope: !8525, file: !8147, line: 59, type: !8529)
!8533 = !DILocalVariable(name: "f", arg: 2, scope: !8525, file: !8147, line: 59, type: !206)
!8534 = !DILocation(line: 59, column: 10, scope: !8525)
!8535 = !DILocation(line: 59, column: 15, scope: !8525)
!8536 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hc001fc598e1cdcf1E", scope: !8537, file: !8160, line: 434, type: !8538, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8544)
!8537 = !DINamespace(name: "{impl#38}", scope: !8149)
!8538 = !DISubroutineType(types: !8539)
!8539 = !{!188, !8540, !206}
!8540 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr3Flags", baseType: !8541, size: 64, align: 64, dwarfAddressSpace: 0)
!8541 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr3Flags", scope: !8149, file: !2, size: 64, align: 64, elements: !8542, templateParams: !25, identifier: "308f88f222a5114c96e267f148a8661")
!8542 = !{!8543}
!8543 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !8541, file: !2, baseType: !49, size: 64, align: 64)
!8544 = !{!8545, !8546, !8547, !8549, !8551, !8553, !8555, !8557, !8559, !8561, !8563, !8565, !8567, !8569, !8571, !8573, !8575, !8577, !8579, !8581}
!8545 = !DILocalVariable(name: "self", arg: 1, scope: !8536, file: !8160, line: 434, type: !8540)
!8546 = !DILocalVariable(name: "f", arg: 2, scope: !8536, file: !8160, line: 434, type: !206)
!8547 = !DILocalVariable(name: "first", scope: !8548, file: !8160, line: 471, type: !306, align: 1)
!8548 = distinct !DILexicalBlock(scope: !8536, file: !8160, line: 471, column: 17)
!8549 = !DILocalVariable(name: "residual", scope: !8550, file: !8160, line: 475, type: !8175, align: 1)
!8550 = distinct !DILexicalBlock(scope: !8548, file: !8160, line: 475, column: 47)
!8551 = !DILocalVariable(name: "val", scope: !8552, file: !8160, line: 475, type: !7, align: 1)
!8552 = distinct !DILexicalBlock(scope: !8548, file: !8160, line: 475, column: 29)
!8553 = !DILocalVariable(name: "residual", scope: !8554, file: !8160, line: 478, type: !8175, align: 1)
!8554 = distinct !DILexicalBlock(scope: !8548, file: !8160, line: 478, column: 70)
!8555 = !DILocalVariable(name: "val", scope: !8556, file: !8160, line: 478, type: !7, align: 1)
!8556 = distinct !DILexicalBlock(scope: !8548, file: !8160, line: 478, column: 25)
!8557 = !DILocalVariable(name: "residual", scope: !8558, file: !8160, line: 475, type: !8175, align: 1)
!8558 = distinct !DILexicalBlock(scope: !8548, file: !8160, line: 475, column: 47)
!8559 = !DILocalVariable(name: "val", scope: !8560, file: !8160, line: 475, type: !7, align: 1)
!8560 = distinct !DILexicalBlock(scope: !8548, file: !8160, line: 475, column: 29)
!8561 = !DILocalVariable(name: "residual", scope: !8562, file: !8160, line: 478, type: !8175, align: 1)
!8562 = distinct !DILexicalBlock(scope: !8548, file: !8160, line: 478, column: 70)
!8563 = !DILocalVariable(name: "val", scope: !8564, file: !8160, line: 478, type: !7, align: 1)
!8564 = distinct !DILexicalBlock(scope: !8548, file: !8160, line: 478, column: 25)
!8565 = !DILocalVariable(name: "extra_bits", scope: !8566, file: !8160, line: 481, type: !49, align: 8)
!8566 = distinct !DILexicalBlock(scope: !8548, file: !8160, line: 481, column: 17)
!8567 = !DILocalVariable(name: "residual", scope: !8568, file: !8160, line: 484, type: !8175, align: 1)
!8568 = distinct !DILexicalBlock(scope: !8566, file: !8160, line: 484, column: 43)
!8569 = !DILocalVariable(name: "val", scope: !8570, file: !8160, line: 484, type: !7, align: 1)
!8570 = distinct !DILexicalBlock(scope: !8566, file: !8160, line: 484, column: 25)
!8571 = !DILocalVariable(name: "residual", scope: !8572, file: !8160, line: 487, type: !8175, align: 1)
!8572 = distinct !DILexicalBlock(scope: !8566, file: !8160, line: 487, column: 38)
!8573 = !DILocalVariable(name: "val", scope: !8574, file: !8160, line: 487, type: !7, align: 1)
!8574 = distinct !DILexicalBlock(scope: !8566, file: !8160, line: 487, column: 21)
!8575 = !DILocalVariable(name: "residual", scope: !8576, file: !8160, line: 488, type: !8175, align: 1)
!8576 = distinct !DILexicalBlock(scope: !8566, file: !8160, line: 488, column: 70)
!8577 = !DILocalVariable(name: "val", scope: !8578, file: !8160, line: 488, type: !7, align: 1)
!8578 = distinct !DILexicalBlock(scope: !8566, file: !8160, line: 488, column: 21)
!8579 = !DILocalVariable(name: "residual", scope: !8580, file: !8160, line: 491, type: !8175, align: 1)
!8580 = distinct !DILexicalBlock(scope: !8566, file: !8160, line: 491, column: 43)
!8581 = !DILocalVariable(name: "val", scope: !8582, file: !8160, line: 491, type: !7, align: 1)
!8582 = distinct !DILexicalBlock(scope: !8566, file: !8160, line: 491, column: 21)
!8583 = !DILocation(line: 475, column: 47, scope: !8550)
!8584 = !DILocation(line: 475, column: 29, scope: !8552)
!8585 = !DILocation(line: 478, column: 70, scope: !8554)
!8586 = !DILocation(line: 478, column: 25, scope: !8556)
!8587 = !DILocation(line: 475, column: 47, scope: !8558)
!8588 = !DILocation(line: 475, column: 29, scope: !8560)
!8589 = !DILocation(line: 478, column: 70, scope: !8562)
!8590 = !DILocation(line: 478, column: 25, scope: !8564)
!8591 = !DILocation(line: 484, column: 43, scope: !8568)
!8592 = !DILocation(line: 484, column: 25, scope: !8570)
!8593 = !DILocation(line: 487, column: 38, scope: !8572)
!8594 = !DILocation(line: 487, column: 21, scope: !8574)
!8595 = !DILocation(line: 488, column: 70, scope: !8576)
!8596 = !DILocation(line: 488, column: 21, scope: !8578)
!8597 = !DILocation(line: 491, column: 43, scope: !8580)
!8598 = !DILocation(line: 491, column: 21, scope: !8582)
!8599 = !DILocation(line: 434, column: 20, scope: !8536)
!8600 = !DILocation(line: 434, column: 27, scope: !8536)
!8601 = !DILocation(line: 471, column: 21, scope: !8548)
!8602 = !DILocation(line: 481, column: 21, scope: !8566)
!8603 = !DILocation(line: 471, column: 33, scope: !8536)
!8604 = !DILocation(line: 473, column: 46, scope: !8548)
!8605 = !DILocation(line: 474, column: 29, scope: !8548)
!8606 = !DILocation(line: 474, column: 28, scope: !8548)
!8607 = !DILocation(line: 477, column: 25, scope: !8548)
!8608 = !DILocation(line: 478, column: 25, scope: !8548)
!8609 = !DILocation(line: 475, column: 29, scope: !8548)
!8610 = !DILocation(line: 475, column: 29, scope: !8550)
!8611 = !DILocation(line: 494, column: 14, scope: !8536)
!8612 = !DILocation(line: 478, column: 25, scope: !8554)
!8613 = !DILocation(line: 481, column: 34, scope: !8548)
!8614 = !DILocation(line: 481, column: 47, scope: !8548)
!8615 = !DILocation(line: 481, column: 46, scope: !8548)
!8616 = !DILocation(line: 482, column: 20, scope: !8566)
!8617 = !DILocation(line: 475, column: 29, scope: !8558)
!8618 = !DILocation(line: 478, column: 25, scope: !8562)
!8619 = !DILocation(line: 490, column: 20, scope: !8566)
!8620 = !DILocation(line: 483, column: 25, scope: !8566)
!8621 = !DILocation(line: 483, column: 24, scope: !8566)
!8622 = !DILocation(line: 486, column: 21, scope: !8566)
!8623 = !DILocation(line: 487, column: 21, scope: !8566)
!8624 = !DILocation(line: 484, column: 25, scope: !8566)
!8625 = !DILocation(line: 484, column: 25, scope: !8568)
!8626 = !DILocation(line: 488, column: 21, scope: !8566)
!8627 = !DILocation(line: 487, column: 21, scope: !8572)
!8628 = !DILocation(line: 488, column: 21, scope: !8576)
!8629 = !DILocation(line: 493, column: 17, scope: !8566)
!8630 = !DILocation(line: 491, column: 21, scope: !8566)
!8631 = !DILocation(line: 491, column: 21, scope: !8580)
!8632 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h4c49d2fdebeac875E", scope: !8633, file: !8160, line: 497, type: !8538, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8634)
!8633 = !DINamespace(name: "{impl#39}", scope: !8149)
!8634 = !{!8635, !8636}
!8635 = !DILocalVariable(name: "self", arg: 1, scope: !8632, file: !8160, line: 497, type: !8540)
!8636 = !DILocalVariable(name: "f", arg: 2, scope: !8632, file: !8160, line: 497, type: !206)
!8637 = !DILocation(line: 497, column: 20, scope: !8632)
!8638 = !DILocation(line: 497, column: 27, scope: !8632)
!8639 = !DILocation(line: 498, column: 17, scope: !8632)
!8640 = !DILocation(line: 499, column: 14, scope: !8632)
!8641 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h36dd3fc16f510962E", scope: !8642, file: !8160, line: 502, type: !8538, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8643)
!8642 = !DINamespace(name: "{impl#40}", scope: !8149)
!8643 = !{!8644, !8645}
!8644 = !DILocalVariable(name: "self", arg: 1, scope: !8641, file: !8160, line: 502, type: !8540)
!8645 = !DILocalVariable(name: "f", arg: 2, scope: !8641, file: !8160, line: 502, type: !206)
!8646 = !DILocation(line: 502, column: 20, scope: !8641)
!8647 = !DILocation(line: 502, column: 27, scope: !8641)
!8648 = !DILocation(line: 503, column: 17, scope: !8641)
!8649 = !DILocation(line: 504, column: 14, scope: !8641)
!8650 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hf35906e9497802f2E", scope: !8651, file: !8160, line: 507, type: !8538, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8652)
!8651 = !DINamespace(name: "{impl#41}", scope: !8149)
!8652 = !{!8653, !8654}
!8653 = !DILocalVariable(name: "self", arg: 1, scope: !8650, file: !8160, line: 507, type: !8540)
!8654 = !DILocalVariable(name: "f", arg: 2, scope: !8650, file: !8160, line: 507, type: !206)
!8655 = !DILocation(line: 507, column: 20, scope: !8650)
!8656 = !DILocation(line: 507, column: 27, scope: !8650)
!8657 = !DILocation(line: 508, column: 17, scope: !8650)
!8658 = !DILocation(line: 509, column: 14, scope: !8650)
!8659 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h96b1d47257f3ec8dE", scope: !8660, file: !8160, line: 512, type: !8538, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8661)
!8660 = !DINamespace(name: "{impl#42}", scope: !8149)
!8661 = !{!8662, !8663}
!8662 = !DILocalVariable(name: "self", arg: 1, scope: !8659, file: !8160, line: 512, type: !8540)
!8663 = !DILocalVariable(name: "f", arg: 2, scope: !8659, file: !8160, line: 512, type: !206)
!8664 = !DILocation(line: 512, column: 20, scope: !8659)
!8665 = !DILocation(line: 512, column: 27, scope: !8659)
!8666 = !DILocation(line: 513, column: 17, scope: !8659)
!8667 = !DILocation(line: 514, column: 14, scope: !8659)
!8668 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr3Flags3all17h35009940d34997e5E", scope: !8541, file: !8160, line: 532, type: !8669, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !25)
!8669 = !DISubroutineType(types: !8670)
!8670 = !{!8541}
!8671 = !DILocation(line: 533, column: 17, scope: !8668)
!8672 = !DILocation(line: 541, column: 14, scope: !8668)
!8673 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr3Flags4bits17h6dc91127f6bb3e42E", scope: !8541, file: !8160, line: 545, type: !8674, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8676)
!8674 = !DISubroutineType(types: !8675)
!8675 = !{!49, !8540}
!8676 = !{!8677}
!8677 = !DILocalVariable(name: "self", arg: 1, scope: !8673, file: !8160, line: 545, type: !8540)
!8678 = !DILocation(line: 545, column: 31, scope: !8673)
!8679 = !DILocation(line: 546, column: 17, scope: !8673)
!8680 = !DILocation(line: 547, column: 14, scope: !8673)
!8681 = distinct !DISubprogram(name: "PAGE_LEVEL_WRITETHROUGH", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17h37e3f2c6b4f6cc20E", scope: !8682, file: !8160, line: 460, type: !8684, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8686)
!8682 = !DINamespace(name: "{impl#0}", scope: !8683)
!8683 = !DINamespace(name: "fmt", scope: !8537)
!8684 = !DISubroutineType(types: !8685)
!8685 = !{!306, !8540}
!8686 = !{!8687}
!8687 = !DILocalVariable(name: "self", arg: 1, scope: !8688, file: !8147, line: 62, type: !8540)
!8688 = !DILexicalBlockFile(scope: !8681, file: !8147, discriminator: 0)
!8689 = !DILocation(line: 62, column: 1, scope: !8688)
!8690 = !DILocation(line: 875, column: 11, scope: !8681)
!8691 = distinct !DISubprogram(name: "PAGE_LEVEL_CACHE_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17hc7830c0ab04fbc48E", scope: !8682, file: !8160, line: 460, type: !8684, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8692)
!8692 = !{!8693}
!8693 = !DILocalVariable(name: "self", arg: 1, scope: !8694, file: !8147, line: 62, type: !8540)
!8694 = !DILexicalBlockFile(scope: !8691, file: !8147, discriminator: 0)
!8695 = !DILocation(line: 62, column: 1, scope: !8694)
!8696 = !DILocation(line: 875, column: 11, scope: !8691)
!8697 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr4$u20$as$u20$core..fmt..Debug$GT$3fmt17hdae43ad983824c62E", scope: !8698, file: !8147, line: 76, type: !8699, scopeLine: 76, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8703)
!8698 = !DINamespace(name: "{impl#55}", scope: !8149)
!8699 = !DISubroutineType(types: !8700)
!8700 = !{!188, !8701, !206}
!8701 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr4", baseType: !8702, size: 64, align: 64, dwarfAddressSpace: 0)
!8702 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr4", scope: !8149, file: !2, align: 8, elements: !25, identifier: "f4a4b1e8606f5cc4f67ddc21052f71e6")
!8703 = !{!8704, !8705}
!8704 = !DILocalVariable(name: "self", arg: 1, scope: !8697, file: !8147, line: 76, type: !8701)
!8705 = !DILocalVariable(name: "f", arg: 2, scope: !8697, file: !8147, line: 76, type: !206)
!8706 = !DILocation(line: 76, column: 10, scope: !8697)
!8707 = !DILocation(line: 76, column: 15, scope: !8697)
!8708 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hdcc0f1e2b897cd63E", scope: !8709, file: !8160, line: 434, type: !8710, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !8716)
!8709 = !DINamespace(name: "{impl#65}", scope: !8149)
!8710 = !DISubroutineType(types: !8711)
!8711 = !{!188, !8712, !206}
!8712 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr4Flags", baseType: !8713, size: 64, align: 64, dwarfAddressSpace: 0)
!8713 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr4Flags", scope: !8149, file: !2, size: 64, align: 64, elements: !8714, templateParams: !25, identifier: "6cd4942eb9626b506d89e7b041c97018")
!8714 = !{!8715}
!8715 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !8713, file: !2, baseType: !49, size: 64, align: 64)
!8716 = !{!8717, !8718, !8719, !8721, !8723, !8725, !8727, !8729, !8731, !8733, !8735, !8737, !8739, !8741, !8743, !8745, !8747, !8749, !8751, !8753, !8755, !8757, !8759, !8761, !8763, !8765, !8767, !8769, !8771, !8773, !8775, !8777, !8779, !8781, !8783, !8785, !8787, !8789, !8791, !8793, !8795, !8797, !8799, !8801, !8803, !8805, !8807, !8809, !8811, !8813, !8815, !8817, !8819, !8821, !8823, !8825, !8827, !8829, !8831, !8833, !8835, !8837, !8839, !8841, !8843, !8845, !8847, !8849, !8851, !8853, !8855, !8857, !8859, !8861, !8863, !8865, !8867, !8869, !8871, !8873, !8875, !8877, !8879, !8881, !8883, !8885, !8887, !8889, !8891, !8893, !8895, !8897, !8899, !8901, !8903, !8905, !8907, !8909, !8911, !8913, !8915, !8917, !8919, !8921, !8923, !8925, !8927, !8929, !8931, !8933, !8935, !8937}
!8717 = !DILocalVariable(name: "self", arg: 1, scope: !8708, file: !8160, line: 434, type: !8712)
!8718 = !DILocalVariable(name: "f", arg: 2, scope: !8708, file: !8160, line: 434, type: !206)
!8719 = !DILocalVariable(name: "first", scope: !8720, file: !8160, line: 471, type: !306, align: 1)
!8720 = distinct !DILexicalBlock(scope: !8708, file: !8160, line: 471, column: 17)
!8721 = !DILocalVariable(name: "residual", scope: !8722, file: !8160, line: 475, type: !8175, align: 1)
!8722 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 47)
!8723 = !DILocalVariable(name: "val", scope: !8724, file: !8160, line: 475, type: !7, align: 1)
!8724 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 29)
!8725 = !DILocalVariable(name: "residual", scope: !8726, file: !8160, line: 478, type: !8175, align: 1)
!8726 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 70)
!8727 = !DILocalVariable(name: "val", scope: !8728, file: !8160, line: 478, type: !7, align: 1)
!8728 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 25)
!8729 = !DILocalVariable(name: "residual", scope: !8730, file: !8160, line: 475, type: !8175, align: 1)
!8730 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 47)
!8731 = !DILocalVariable(name: "val", scope: !8732, file: !8160, line: 475, type: !7, align: 1)
!8732 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 29)
!8733 = !DILocalVariable(name: "residual", scope: !8734, file: !8160, line: 478, type: !8175, align: 1)
!8734 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 70)
!8735 = !DILocalVariable(name: "val", scope: !8736, file: !8160, line: 478, type: !7, align: 1)
!8736 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 25)
!8737 = !DILocalVariable(name: "residual", scope: !8738, file: !8160, line: 475, type: !8175, align: 1)
!8738 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 47)
!8739 = !DILocalVariable(name: "val", scope: !8740, file: !8160, line: 475, type: !7, align: 1)
!8740 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 29)
!8741 = !DILocalVariable(name: "residual", scope: !8742, file: !8160, line: 478, type: !8175, align: 1)
!8742 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 70)
!8743 = !DILocalVariable(name: "val", scope: !8744, file: !8160, line: 478, type: !7, align: 1)
!8744 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 25)
!8745 = !DILocalVariable(name: "residual", scope: !8746, file: !8160, line: 475, type: !8175, align: 1)
!8746 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 47)
!8747 = !DILocalVariable(name: "val", scope: !8748, file: !8160, line: 475, type: !7, align: 1)
!8748 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 29)
!8749 = !DILocalVariable(name: "residual", scope: !8750, file: !8160, line: 478, type: !8175, align: 1)
!8750 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 70)
!8751 = !DILocalVariable(name: "val", scope: !8752, file: !8160, line: 478, type: !7, align: 1)
!8752 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 25)
!8753 = !DILocalVariable(name: "residual", scope: !8754, file: !8160, line: 475, type: !8175, align: 1)
!8754 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 47)
!8755 = !DILocalVariable(name: "val", scope: !8756, file: !8160, line: 475, type: !7, align: 1)
!8756 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 29)
!8757 = !DILocalVariable(name: "residual", scope: !8758, file: !8160, line: 478, type: !8175, align: 1)
!8758 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 70)
!8759 = !DILocalVariable(name: "val", scope: !8760, file: !8160, line: 478, type: !7, align: 1)
!8760 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 25)
!8761 = !DILocalVariable(name: "residual", scope: !8762, file: !8160, line: 475, type: !8175, align: 1)
!8762 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 47)
!8763 = !DILocalVariable(name: "val", scope: !8764, file: !8160, line: 475, type: !7, align: 1)
!8764 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 29)
!8765 = !DILocalVariable(name: "residual", scope: !8766, file: !8160, line: 478, type: !8175, align: 1)
!8766 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 70)
!8767 = !DILocalVariable(name: "val", scope: !8768, file: !8160, line: 478, type: !7, align: 1)
!8768 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 25)
!8769 = !DILocalVariable(name: "residual", scope: !8770, file: !8160, line: 475, type: !8175, align: 1)
!8770 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 47)
!8771 = !DILocalVariable(name: "val", scope: !8772, file: !8160, line: 475, type: !7, align: 1)
!8772 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 29)
!8773 = !DILocalVariable(name: "residual", scope: !8774, file: !8160, line: 478, type: !8175, align: 1)
!8774 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 70)
!8775 = !DILocalVariable(name: "val", scope: !8776, file: !8160, line: 478, type: !7, align: 1)
!8776 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 25)
!8777 = !DILocalVariable(name: "residual", scope: !8778, file: !8160, line: 475, type: !8175, align: 1)
!8778 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 47)
!8779 = !DILocalVariable(name: "val", scope: !8780, file: !8160, line: 475, type: !7, align: 1)
!8780 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 29)
!8781 = !DILocalVariable(name: "residual", scope: !8782, file: !8160, line: 478, type: !8175, align: 1)
!8782 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 70)
!8783 = !DILocalVariable(name: "val", scope: !8784, file: !8160, line: 478, type: !7, align: 1)
!8784 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 25)
!8785 = !DILocalVariable(name: "residual", scope: !8786, file: !8160, line: 475, type: !8175, align: 1)
!8786 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 47)
!8787 = !DILocalVariable(name: "val", scope: !8788, file: !8160, line: 475, type: !7, align: 1)
!8788 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 29)
!8789 = !DILocalVariable(name: "residual", scope: !8790, file: !8160, line: 478, type: !8175, align: 1)
!8790 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 70)
!8791 = !DILocalVariable(name: "val", scope: !8792, file: !8160, line: 478, type: !7, align: 1)
!8792 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 25)
!8793 = !DILocalVariable(name: "residual", scope: !8794, file: !8160, line: 475, type: !8175, align: 1)
!8794 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 47)
!8795 = !DILocalVariable(name: "val", scope: !8796, file: !8160, line: 475, type: !7, align: 1)
!8796 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 29)
!8797 = !DILocalVariable(name: "residual", scope: !8798, file: !8160, line: 478, type: !8175, align: 1)
!8798 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 70)
!8799 = !DILocalVariable(name: "val", scope: !8800, file: !8160, line: 478, type: !7, align: 1)
!8800 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 25)
!8801 = !DILocalVariable(name: "residual", scope: !8802, file: !8160, line: 475, type: !8175, align: 1)
!8802 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 47)
!8803 = !DILocalVariable(name: "val", scope: !8804, file: !8160, line: 475, type: !7, align: 1)
!8804 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 29)
!8805 = !DILocalVariable(name: "residual", scope: !8806, file: !8160, line: 478, type: !8175, align: 1)
!8806 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 70)
!8807 = !DILocalVariable(name: "val", scope: !8808, file: !8160, line: 478, type: !7, align: 1)
!8808 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 25)
!8809 = !DILocalVariable(name: "residual", scope: !8810, file: !8160, line: 475, type: !8175, align: 1)
!8810 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 47)
!8811 = !DILocalVariable(name: "val", scope: !8812, file: !8160, line: 475, type: !7, align: 1)
!8812 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 29)
!8813 = !DILocalVariable(name: "residual", scope: !8814, file: !8160, line: 478, type: !8175, align: 1)
!8814 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 70)
!8815 = !DILocalVariable(name: "val", scope: !8816, file: !8160, line: 478, type: !7, align: 1)
!8816 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 25)
!8817 = !DILocalVariable(name: "residual", scope: !8818, file: !8160, line: 475, type: !8175, align: 1)
!8818 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 47)
!8819 = !DILocalVariable(name: "val", scope: !8820, file: !8160, line: 475, type: !7, align: 1)
!8820 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 29)
!8821 = !DILocalVariable(name: "residual", scope: !8822, file: !8160, line: 478, type: !8175, align: 1)
!8822 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 70)
!8823 = !DILocalVariable(name: "val", scope: !8824, file: !8160, line: 478, type: !7, align: 1)
!8824 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 25)
!8825 = !DILocalVariable(name: "residual", scope: !8826, file: !8160, line: 475, type: !8175, align: 1)
!8826 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 47)
!8827 = !DILocalVariable(name: "val", scope: !8828, file: !8160, line: 475, type: !7, align: 1)
!8828 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 29)
!8829 = !DILocalVariable(name: "residual", scope: !8830, file: !8160, line: 478, type: !8175, align: 1)
!8830 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 70)
!8831 = !DILocalVariable(name: "val", scope: !8832, file: !8160, line: 478, type: !7, align: 1)
!8832 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 25)
!8833 = !DILocalVariable(name: "residual", scope: !8834, file: !8160, line: 475, type: !8175, align: 1)
!8834 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 47)
!8835 = !DILocalVariable(name: "val", scope: !8836, file: !8160, line: 475, type: !7, align: 1)
!8836 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 29)
!8837 = !DILocalVariable(name: "residual", scope: !8838, file: !8160, line: 478, type: !8175, align: 1)
!8838 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 70)
!8839 = !DILocalVariable(name: "val", scope: !8840, file: !8160, line: 478, type: !7, align: 1)
!8840 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 25)
!8841 = !DILocalVariable(name: "residual", scope: !8842, file: !8160, line: 475, type: !8175, align: 1)
!8842 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 47)
!8843 = !DILocalVariable(name: "val", scope: !8844, file: !8160, line: 475, type: !7, align: 1)
!8844 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 29)
!8845 = !DILocalVariable(name: "residual", scope: !8846, file: !8160, line: 478, type: !8175, align: 1)
!8846 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 70)
!8847 = !DILocalVariable(name: "val", scope: !8848, file: !8160, line: 478, type: !7, align: 1)
!8848 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 25)
!8849 = !DILocalVariable(name: "residual", scope: !8850, file: !8160, line: 475, type: !8175, align: 1)
!8850 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 47)
!8851 = !DILocalVariable(name: "val", scope: !8852, file: !8160, line: 475, type: !7, align: 1)
!8852 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 29)
!8853 = !DILocalVariable(name: "residual", scope: !8854, file: !8160, line: 478, type: !8175, align: 1)
!8854 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 70)
!8855 = !DILocalVariable(name: "val", scope: !8856, file: !8160, line: 478, type: !7, align: 1)
!8856 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 25)
!8857 = !DILocalVariable(name: "residual", scope: !8858, file: !8160, line: 475, type: !8175, align: 1)
!8858 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 47)
!8859 = !DILocalVariable(name: "val", scope: !8860, file: !8160, line: 475, type: !7, align: 1)
!8860 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 29)
!8861 = !DILocalVariable(name: "residual", scope: !8862, file: !8160, line: 478, type: !8175, align: 1)
!8862 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 70)
!8863 = !DILocalVariable(name: "val", scope: !8864, file: !8160, line: 478, type: !7, align: 1)
!8864 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 25)
!8865 = !DILocalVariable(name: "residual", scope: !8866, file: !8160, line: 475, type: !8175, align: 1)
!8866 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 47)
!8867 = !DILocalVariable(name: "val", scope: !8868, file: !8160, line: 475, type: !7, align: 1)
!8868 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 29)
!8869 = !DILocalVariable(name: "residual", scope: !8870, file: !8160, line: 478, type: !8175, align: 1)
!8870 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 70)
!8871 = !DILocalVariable(name: "val", scope: !8872, file: !8160, line: 478, type: !7, align: 1)
!8872 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 25)
!8873 = !DILocalVariable(name: "residual", scope: !8874, file: !8160, line: 475, type: !8175, align: 1)
!8874 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 47)
!8875 = !DILocalVariable(name: "val", scope: !8876, file: !8160, line: 475, type: !7, align: 1)
!8876 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 29)
!8877 = !DILocalVariable(name: "residual", scope: !8878, file: !8160, line: 478, type: !8175, align: 1)
!8878 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 70)
!8879 = !DILocalVariable(name: "val", scope: !8880, file: !8160, line: 478, type: !7, align: 1)
!8880 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 25)
!8881 = !DILocalVariable(name: "residual", scope: !8882, file: !8160, line: 475, type: !8175, align: 1)
!8882 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 47)
!8883 = !DILocalVariable(name: "val", scope: !8884, file: !8160, line: 475, type: !7, align: 1)
!8884 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 29)
!8885 = !DILocalVariable(name: "residual", scope: !8886, file: !8160, line: 478, type: !8175, align: 1)
!8886 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 70)
!8887 = !DILocalVariable(name: "val", scope: !8888, file: !8160, line: 478, type: !7, align: 1)
!8888 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 25)
!8889 = !DILocalVariable(name: "residual", scope: !8890, file: !8160, line: 475, type: !8175, align: 1)
!8890 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 47)
!8891 = !DILocalVariable(name: "val", scope: !8892, file: !8160, line: 475, type: !7, align: 1)
!8892 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 29)
!8893 = !DILocalVariable(name: "residual", scope: !8894, file: !8160, line: 478, type: !8175, align: 1)
!8894 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 70)
!8895 = !DILocalVariable(name: "val", scope: !8896, file: !8160, line: 478, type: !7, align: 1)
!8896 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 25)
!8897 = !DILocalVariable(name: "residual", scope: !8898, file: !8160, line: 475, type: !8175, align: 1)
!8898 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 47)
!8899 = !DILocalVariable(name: "val", scope: !8900, file: !8160, line: 475, type: !7, align: 1)
!8900 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 29)
!8901 = !DILocalVariable(name: "residual", scope: !8902, file: !8160, line: 478, type: !8175, align: 1)
!8902 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 70)
!8903 = !DILocalVariable(name: "val", scope: !8904, file: !8160, line: 478, type: !7, align: 1)
!8904 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 25)
!8905 = !DILocalVariable(name: "residual", scope: !8906, file: !8160, line: 475, type: !8175, align: 1)
!8906 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 47)
!8907 = !DILocalVariable(name: "val", scope: !8908, file: !8160, line: 475, type: !7, align: 1)
!8908 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 29)
!8909 = !DILocalVariable(name: "residual", scope: !8910, file: !8160, line: 478, type: !8175, align: 1)
!8910 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 70)
!8911 = !DILocalVariable(name: "val", scope: !8912, file: !8160, line: 478, type: !7, align: 1)
!8912 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 25)
!8913 = !DILocalVariable(name: "residual", scope: !8914, file: !8160, line: 475, type: !8175, align: 1)
!8914 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 47)
!8915 = !DILocalVariable(name: "val", scope: !8916, file: !8160, line: 475, type: !7, align: 1)
!8916 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 475, column: 29)
!8917 = !DILocalVariable(name: "residual", scope: !8918, file: !8160, line: 478, type: !8175, align: 1)
!8918 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 70)
!8919 = !DILocalVariable(name: "val", scope: !8920, file: !8160, line: 478, type: !7, align: 1)
!8920 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 478, column: 25)
!8921 = !DILocalVariable(name: "extra_bits", scope: !8922, file: !8160, line: 481, type: !49, align: 8)
!8922 = distinct !DILexicalBlock(scope: !8720, file: !8160, line: 481, column: 17)
!8923 = !DILocalVariable(name: "residual", scope: !8924, file: !8160, line: 484, type: !8175, align: 1)
!8924 = distinct !DILexicalBlock(scope: !8922, file: !8160, line: 484, column: 43)
!8925 = !DILocalVariable(name: "val", scope: !8926, file: !8160, line: 484, type: !7, align: 1)
!8926 = distinct !DILexicalBlock(scope: !8922, file: !8160, line: 484, column: 25)
!8927 = !DILocalVariable(name: "residual", scope: !8928, file: !8160, line: 487, type: !8175, align: 1)
!8928 = distinct !DILexicalBlock(scope: !8922, file: !8160, line: 487, column: 38)
!8929 = !DILocalVariable(name: "val", scope: !8930, file: !8160, line: 487, type: !7, align: 1)
!8930 = distinct !DILexicalBlock(scope: !8922, file: !8160, line: 487, column: 21)
!8931 = !DILocalVariable(name: "residual", scope: !8932, file: !8160, line: 488, type: !8175, align: 1)
!8932 = distinct !DILexicalBlock(scope: !8922, file: !8160, line: 488, column: 70)
!8933 = !DILocalVariable(name: "val", scope: !8934, file: !8160, line: 488, type: !7, align: 1)
!8934 = distinct !DILexicalBlock(scope: !8922, file: !8160, line: 488, column: 21)
!8935 = !DILocalVariable(name: "residual", scope: !8936, file: !8160, line: 491, type: !8175, align: 1)
!8936 = distinct !DILexicalBlock(scope: !8922, file: !8160, line: 491, column: 43)
!8937 = !DILocalVariable(name: "val", scope: !8938, file: !8160, line: 491, type: !7, align: 1)
!8938 = distinct !DILexicalBlock(scope: !8922, file: !8160, line: 491, column: 21)
!8939 = !DILocation(line: 475, column: 47, scope: !8722)
!8940 = !DILocation(line: 475, column: 29, scope: !8724)
!8941 = !DILocation(line: 478, column: 70, scope: !8726)
!8942 = !DILocation(line: 478, column: 25, scope: !8728)
!8943 = !DILocation(line: 475, column: 47, scope: !8730)
!8944 = !DILocation(line: 475, column: 29, scope: !8732)
!8945 = !DILocation(line: 478, column: 70, scope: !8734)
!8946 = !DILocation(line: 478, column: 25, scope: !8736)
!8947 = !DILocation(line: 475, column: 47, scope: !8738)
!8948 = !DILocation(line: 475, column: 29, scope: !8740)
!8949 = !DILocation(line: 478, column: 70, scope: !8742)
!8950 = !DILocation(line: 478, column: 25, scope: !8744)
!8951 = !DILocation(line: 475, column: 47, scope: !8746)
!8952 = !DILocation(line: 475, column: 29, scope: !8748)
!8953 = !DILocation(line: 478, column: 70, scope: !8750)
!8954 = !DILocation(line: 478, column: 25, scope: !8752)
!8955 = !DILocation(line: 475, column: 47, scope: !8754)
!8956 = !DILocation(line: 475, column: 29, scope: !8756)
!8957 = !DILocation(line: 478, column: 70, scope: !8758)
!8958 = !DILocation(line: 478, column: 25, scope: !8760)
!8959 = !DILocation(line: 475, column: 47, scope: !8762)
!8960 = !DILocation(line: 475, column: 29, scope: !8764)
!8961 = !DILocation(line: 478, column: 70, scope: !8766)
!8962 = !DILocation(line: 478, column: 25, scope: !8768)
!8963 = !DILocation(line: 475, column: 47, scope: !8770)
!8964 = !DILocation(line: 475, column: 29, scope: !8772)
!8965 = !DILocation(line: 478, column: 70, scope: !8774)
!8966 = !DILocation(line: 478, column: 25, scope: !8776)
!8967 = !DILocation(line: 475, column: 47, scope: !8778)
!8968 = !DILocation(line: 475, column: 29, scope: !8780)
!8969 = !DILocation(line: 478, column: 70, scope: !8782)
!8970 = !DILocation(line: 478, column: 25, scope: !8784)
!8971 = !DILocation(line: 475, column: 47, scope: !8786)
!8972 = !DILocation(line: 475, column: 29, scope: !8788)
!8973 = !DILocation(line: 478, column: 70, scope: !8790)
!8974 = !DILocation(line: 478, column: 25, scope: !8792)
!8975 = !DILocation(line: 475, column: 47, scope: !8794)
!8976 = !DILocation(line: 475, column: 29, scope: !8796)
!8977 = !DILocation(line: 478, column: 70, scope: !8798)
!8978 = !DILocation(line: 478, column: 25, scope: !8800)
!8979 = !DILocation(line: 475, column: 47, scope: !8802)
!8980 = !DILocation(line: 475, column: 29, scope: !8804)
!8981 = !DILocation(line: 478, column: 70, scope: !8806)
!8982 = !DILocation(line: 478, column: 25, scope: !8808)
!8983 = !DILocation(line: 475, column: 47, scope: !8810)
!8984 = !DILocation(line: 475, column: 29, scope: !8812)
!8985 = !DILocation(line: 478, column: 70, scope: !8814)
!8986 = !DILocation(line: 478, column: 25, scope: !8816)
!8987 = !DILocation(line: 475, column: 47, scope: !8818)
!8988 = !DILocation(line: 475, column: 29, scope: !8820)
!8989 = !DILocation(line: 478, column: 70, scope: !8822)
!8990 = !DILocation(line: 478, column: 25, scope: !8824)
!8991 = !DILocation(line: 475, column: 47, scope: !8826)
!8992 = !DILocation(line: 475, column: 29, scope: !8828)
!8993 = !DILocation(line: 478, column: 70, scope: !8830)
!8994 = !DILocation(line: 478, column: 25, scope: !8832)
!8995 = !DILocation(line: 475, column: 47, scope: !8834)
!8996 = !DILocation(line: 475, column: 29, scope: !8836)
!8997 = !DILocation(line: 478, column: 70, scope: !8838)
!8998 = !DILocation(line: 478, column: 25, scope: !8840)
!8999 = !DILocation(line: 475, column: 47, scope: !8842)
!9000 = !DILocation(line: 475, column: 29, scope: !8844)
!9001 = !DILocation(line: 478, column: 70, scope: !8846)
!9002 = !DILocation(line: 478, column: 25, scope: !8848)
!9003 = !DILocation(line: 475, column: 47, scope: !8850)
!9004 = !DILocation(line: 475, column: 29, scope: !8852)
!9005 = !DILocation(line: 478, column: 70, scope: !8854)
!9006 = !DILocation(line: 478, column: 25, scope: !8856)
!9007 = !DILocation(line: 475, column: 47, scope: !8858)
!9008 = !DILocation(line: 475, column: 29, scope: !8860)
!9009 = !DILocation(line: 478, column: 70, scope: !8862)
!9010 = !DILocation(line: 478, column: 25, scope: !8864)
!9011 = !DILocation(line: 475, column: 47, scope: !8866)
!9012 = !DILocation(line: 475, column: 29, scope: !8868)
!9013 = !DILocation(line: 478, column: 70, scope: !8870)
!9014 = !DILocation(line: 478, column: 25, scope: !8872)
!9015 = !DILocation(line: 475, column: 47, scope: !8874)
!9016 = !DILocation(line: 475, column: 29, scope: !8876)
!9017 = !DILocation(line: 478, column: 70, scope: !8878)
!9018 = !DILocation(line: 478, column: 25, scope: !8880)
!9019 = !DILocation(line: 475, column: 47, scope: !8882)
!9020 = !DILocation(line: 475, column: 29, scope: !8884)
!9021 = !DILocation(line: 478, column: 70, scope: !8886)
!9022 = !DILocation(line: 478, column: 25, scope: !8888)
!9023 = !DILocation(line: 475, column: 47, scope: !8890)
!9024 = !DILocation(line: 475, column: 29, scope: !8892)
!9025 = !DILocation(line: 478, column: 70, scope: !8894)
!9026 = !DILocation(line: 478, column: 25, scope: !8896)
!9027 = !DILocation(line: 475, column: 47, scope: !8898)
!9028 = !DILocation(line: 475, column: 29, scope: !8900)
!9029 = !DILocation(line: 478, column: 70, scope: !8902)
!9030 = !DILocation(line: 478, column: 25, scope: !8904)
!9031 = !DILocation(line: 475, column: 47, scope: !8906)
!9032 = !DILocation(line: 475, column: 29, scope: !8908)
!9033 = !DILocation(line: 478, column: 70, scope: !8910)
!9034 = !DILocation(line: 478, column: 25, scope: !8912)
!9035 = !DILocation(line: 475, column: 47, scope: !8914)
!9036 = !DILocation(line: 475, column: 29, scope: !8916)
!9037 = !DILocation(line: 478, column: 70, scope: !8918)
!9038 = !DILocation(line: 478, column: 25, scope: !8920)
!9039 = !DILocation(line: 484, column: 43, scope: !8924)
!9040 = !DILocation(line: 484, column: 25, scope: !8926)
!9041 = !DILocation(line: 487, column: 38, scope: !8928)
!9042 = !DILocation(line: 487, column: 21, scope: !8930)
!9043 = !DILocation(line: 488, column: 70, scope: !8932)
!9044 = !DILocation(line: 488, column: 21, scope: !8934)
!9045 = !DILocation(line: 491, column: 43, scope: !8936)
!9046 = !DILocation(line: 491, column: 21, scope: !8938)
!9047 = !DILocation(line: 434, column: 20, scope: !8708)
!9048 = !DILocation(line: 434, column: 27, scope: !8708)
!9049 = !DILocation(line: 471, column: 21, scope: !8720)
!9050 = !DILocation(line: 481, column: 21, scope: !8922)
!9051 = !DILocation(line: 471, column: 33, scope: !8708)
!9052 = !DILocation(line: 473, column: 46, scope: !8720)
!9053 = !DILocation(line: 474, column: 29, scope: !8720)
!9054 = !DILocation(line: 474, column: 28, scope: !8720)
!9055 = !DILocation(line: 477, column: 25, scope: !8720)
!9056 = !DILocation(line: 478, column: 25, scope: !8720)
!9057 = !DILocation(line: 475, column: 29, scope: !8720)
!9058 = !DILocation(line: 475, column: 29, scope: !8722)
!9059 = !DILocation(line: 494, column: 14, scope: !8708)
!9060 = !DILocation(line: 478, column: 25, scope: !8726)
!9061 = !DILocation(line: 475, column: 29, scope: !8730)
!9062 = !DILocation(line: 478, column: 25, scope: !8734)
!9063 = !DILocation(line: 475, column: 29, scope: !8738)
!9064 = !DILocation(line: 478, column: 25, scope: !8742)
!9065 = !DILocation(line: 475, column: 29, scope: !8746)
!9066 = !DILocation(line: 478, column: 25, scope: !8750)
!9067 = !DILocation(line: 475, column: 29, scope: !8754)
!9068 = !DILocation(line: 478, column: 25, scope: !8758)
!9069 = !DILocation(line: 475, column: 29, scope: !8762)
!9070 = !DILocation(line: 478, column: 25, scope: !8766)
!9071 = !DILocation(line: 475, column: 29, scope: !8770)
!9072 = !DILocation(line: 478, column: 25, scope: !8774)
!9073 = !DILocation(line: 475, column: 29, scope: !8778)
!9074 = !DILocation(line: 478, column: 25, scope: !8782)
!9075 = !DILocation(line: 475, column: 29, scope: !8786)
!9076 = !DILocation(line: 478, column: 25, scope: !8790)
!9077 = !DILocation(line: 475, column: 29, scope: !8794)
!9078 = !DILocation(line: 478, column: 25, scope: !8798)
!9079 = !DILocation(line: 475, column: 29, scope: !8802)
!9080 = !DILocation(line: 478, column: 25, scope: !8806)
!9081 = !DILocation(line: 475, column: 29, scope: !8810)
!9082 = !DILocation(line: 478, column: 25, scope: !8814)
!9083 = !DILocation(line: 475, column: 29, scope: !8818)
!9084 = !DILocation(line: 478, column: 25, scope: !8822)
!9085 = !DILocation(line: 475, column: 29, scope: !8826)
!9086 = !DILocation(line: 478, column: 25, scope: !8830)
!9087 = !DILocation(line: 475, column: 29, scope: !8834)
!9088 = !DILocation(line: 478, column: 25, scope: !8838)
!9089 = !DILocation(line: 475, column: 29, scope: !8842)
!9090 = !DILocation(line: 478, column: 25, scope: !8846)
!9091 = !DILocation(line: 475, column: 29, scope: !8850)
!9092 = !DILocation(line: 478, column: 25, scope: !8854)
!9093 = !DILocation(line: 475, column: 29, scope: !8858)
!9094 = !DILocation(line: 478, column: 25, scope: !8862)
!9095 = !DILocation(line: 475, column: 29, scope: !8866)
!9096 = !DILocation(line: 478, column: 25, scope: !8870)
!9097 = !DILocation(line: 475, column: 29, scope: !8874)
!9098 = !DILocation(line: 478, column: 25, scope: !8878)
!9099 = !DILocation(line: 475, column: 29, scope: !8882)
!9100 = !DILocation(line: 478, column: 25, scope: !8886)
!9101 = !DILocation(line: 475, column: 29, scope: !8890)
!9102 = !DILocation(line: 478, column: 25, scope: !8894)
!9103 = !DILocation(line: 475, column: 29, scope: !8898)
!9104 = !DILocation(line: 478, column: 25, scope: !8902)
!9105 = !DILocation(line: 475, column: 29, scope: !8906)
!9106 = !DILocation(line: 478, column: 25, scope: !8910)
!9107 = !DILocation(line: 481, column: 34, scope: !8720)
!9108 = !DILocation(line: 481, column: 47, scope: !8720)
!9109 = !DILocation(line: 481, column: 46, scope: !8720)
!9110 = !DILocation(line: 482, column: 20, scope: !8922)
!9111 = !DILocation(line: 475, column: 29, scope: !8914)
!9112 = !DILocation(line: 478, column: 25, scope: !8918)
!9113 = !DILocation(line: 490, column: 20, scope: !8922)
!9114 = !DILocation(line: 483, column: 25, scope: !8922)
!9115 = !DILocation(line: 483, column: 24, scope: !8922)
!9116 = !DILocation(line: 486, column: 21, scope: !8922)
!9117 = !DILocation(line: 487, column: 21, scope: !8922)
!9118 = !DILocation(line: 484, column: 25, scope: !8922)
!9119 = !DILocation(line: 484, column: 25, scope: !8924)
!9120 = !DILocation(line: 488, column: 21, scope: !8922)
!9121 = !DILocation(line: 487, column: 21, scope: !8928)
!9122 = !DILocation(line: 488, column: 21, scope: !8932)
!9123 = !DILocation(line: 493, column: 17, scope: !8922)
!9124 = !DILocation(line: 491, column: 21, scope: !8922)
!9125 = !DILocation(line: 491, column: 21, scope: !8936)
!9126 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h220d573fb7100316E", scope: !9127, file: !8160, line: 497, type: !8710, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9128)
!9127 = !DINamespace(name: "{impl#66}", scope: !8149)
!9128 = !{!9129, !9130}
!9129 = !DILocalVariable(name: "self", arg: 1, scope: !9126, file: !8160, line: 497, type: !8712)
!9130 = !DILocalVariable(name: "f", arg: 2, scope: !9126, file: !8160, line: 497, type: !206)
!9131 = !DILocation(line: 497, column: 20, scope: !9126)
!9132 = !DILocation(line: 497, column: 27, scope: !9126)
!9133 = !DILocation(line: 498, column: 17, scope: !9126)
!9134 = !DILocation(line: 499, column: 14, scope: !9126)
!9135 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h490d47d98f616299E", scope: !9136, file: !8160, line: 502, type: !8710, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9137)
!9136 = !DINamespace(name: "{impl#67}", scope: !8149)
!9137 = !{!9138, !9139}
!9138 = !DILocalVariable(name: "self", arg: 1, scope: !9135, file: !8160, line: 502, type: !8712)
!9139 = !DILocalVariable(name: "f", arg: 2, scope: !9135, file: !8160, line: 502, type: !206)
!9140 = !DILocation(line: 502, column: 20, scope: !9135)
!9141 = !DILocation(line: 502, column: 27, scope: !9135)
!9142 = !DILocation(line: 503, column: 17, scope: !9135)
!9143 = !DILocation(line: 504, column: 14, scope: !9135)
!9144 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h3075c5bbfb5ea0b1E", scope: !9145, file: !8160, line: 507, type: !8710, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9146)
!9145 = !DINamespace(name: "{impl#68}", scope: !8149)
!9146 = !{!9147, !9148}
!9147 = !DILocalVariable(name: "self", arg: 1, scope: !9144, file: !8160, line: 507, type: !8712)
!9148 = !DILocalVariable(name: "f", arg: 2, scope: !9144, file: !8160, line: 507, type: !206)
!9149 = !DILocation(line: 507, column: 20, scope: !9144)
!9150 = !DILocation(line: 507, column: 27, scope: !9144)
!9151 = !DILocation(line: 508, column: 17, scope: !9144)
!9152 = !DILocation(line: 509, column: 14, scope: !9144)
!9153 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hee1866abf8c73ae8E", scope: !9154, file: !8160, line: 512, type: !8710, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9155)
!9154 = !DINamespace(name: "{impl#69}", scope: !8149)
!9155 = !{!9156, !9157}
!9156 = !DILocalVariable(name: "self", arg: 1, scope: !9153, file: !8160, line: 512, type: !8712)
!9157 = !DILocalVariable(name: "f", arg: 2, scope: !9153, file: !8160, line: 512, type: !206)
!9158 = !DILocation(line: 512, column: 20, scope: !9153)
!9159 = !DILocation(line: 512, column: 27, scope: !9153)
!9160 = !DILocation(line: 513, column: 17, scope: !9153)
!9161 = !DILocation(line: 514, column: 14, scope: !9153)
!9162 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr4Flags3all17h4b006329becff3d0E", scope: !8713, file: !8160, line: 532, type: !9163, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !25)
!9163 = !DISubroutineType(types: !9164)
!9164 = !{!8713}
!9165 = !DILocation(line: 533, column: 17, scope: !9162)
!9166 = !DILocation(line: 541, column: 14, scope: !9162)
!9167 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr4Flags4bits17hfa805ad782dff801E", scope: !8713, file: !8160, line: 545, type: !9168, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9170)
!9168 = !DISubroutineType(types: !9169)
!9169 = !{!49, !8712}
!9170 = !{!9171}
!9171 = !DILocalVariable(name: "self", arg: 1, scope: !9167, file: !8160, line: 545, type: !8712)
!9172 = !DILocation(line: 545, column: 31, scope: !9167)
!9173 = !DILocation(line: 546, column: 17, scope: !9167)
!9174 = !DILocation(line: 547, column: 14, scope: !9167)
!9175 = distinct !DISubprogram(name: "VIRTUAL_8086_MODE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17h57c3c2032e7451b9E", scope: !9176, file: !8160, line: 460, type: !9178, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9180)
!9176 = !DINamespace(name: "{impl#0}", scope: !9177)
!9177 = !DINamespace(name: "fmt", scope: !8709)
!9178 = !DISubroutineType(types: !9179)
!9179 = !{!306, !8712}
!9180 = !{!9181}
!9181 = !DILocalVariable(name: "self", arg: 1, scope: !9182, file: !8147, line: 79, type: !8712)
!9182 = !DILexicalBlockFile(scope: !9175, file: !8147, discriminator: 0)
!9183 = !DILocation(line: 79, column: 1, scope: !9182)
!9184 = !DILocation(line: 875, column: 11, scope: !9175)
!9185 = distinct !DISubprogram(name: "PROTECTED_MODE_VIRTUAL_INTERRUPTS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17h2a1a4948be861a5eE", scope: !9176, file: !8160, line: 460, type: !9178, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9186)
!9186 = !{!9187}
!9187 = !DILocalVariable(name: "self", arg: 1, scope: !9188, file: !8147, line: 79, type: !8712)
!9188 = !DILexicalBlockFile(scope: !9185, file: !8147, discriminator: 0)
!9189 = !DILocation(line: 79, column: 1, scope: !9188)
!9190 = !DILocation(line: 875, column: 11, scope: !9185)
!9191 = distinct !DISubprogram(name: "TIMESTAMP_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17hb91aee97853945d6E", scope: !9176, file: !8160, line: 460, type: !9178, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9192)
!9192 = !{!9193}
!9193 = !DILocalVariable(name: "self", arg: 1, scope: !9194, file: !8147, line: 79, type: !8712)
!9194 = !DILexicalBlockFile(scope: !9191, file: !8147, discriminator: 0)
!9195 = !DILocation(line: 79, column: 1, scope: !9194)
!9196 = !DILocation(line: 875, column: 11, scope: !9191)
!9197 = distinct !DISubprogram(name: "DEBUGGING_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17h2422f4dd1317cbd0E", scope: !9176, file: !8160, line: 460, type: !9178, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9198)
!9198 = !{!9199}
!9199 = !DILocalVariable(name: "self", arg: 1, scope: !9200, file: !8147, line: 79, type: !8712)
!9200 = !DILexicalBlockFile(scope: !9197, file: !8147, discriminator: 0)
!9201 = !DILocation(line: 79, column: 1, scope: !9200)
!9202 = !DILocation(line: 875, column: 11, scope: !9197)
!9203 = distinct !DISubprogram(name: "PAGE_SIZE_EXTENSION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17h751dee0961e55d3eE", scope: !9176, file: !8160, line: 460, type: !9178, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9204)
!9204 = !{!9205}
!9205 = !DILocalVariable(name: "self", arg: 1, scope: !9206, file: !8147, line: 79, type: !8712)
!9206 = !DILexicalBlockFile(scope: !9203, file: !8147, discriminator: 0)
!9207 = !DILocation(line: 79, column: 1, scope: !9206)
!9208 = !DILocation(line: 875, column: 11, scope: !9203)
!9209 = distinct !DISubprogram(name: "PHYSICAL_ADDRESS_EXTENSION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17h97ae5b8a0f84ad03E", scope: !9176, file: !8160, line: 460, type: !9178, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9210)
!9210 = !{!9211}
!9211 = !DILocalVariable(name: "self", arg: 1, scope: !9212, file: !8147, line: 79, type: !8712)
!9212 = !DILexicalBlockFile(scope: !9209, file: !8147, discriminator: 0)
!9213 = !DILocation(line: 79, column: 1, scope: !9212)
!9214 = !DILocation(line: 875, column: 11, scope: !9209)
!9215 = distinct !DISubprogram(name: "MACHINE_CHECK_EXCEPTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17h43a0aaddf79f49d8E", scope: !9176, file: !8160, line: 460, type: !9178, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9216)
!9216 = !{!9217}
!9217 = !DILocalVariable(name: "self", arg: 1, scope: !9218, file: !8147, line: 79, type: !8712)
!9218 = !DILexicalBlockFile(scope: !9215, file: !8147, discriminator: 0)
!9219 = !DILocation(line: 79, column: 1, scope: !9218)
!9220 = !DILocation(line: 875, column: 11, scope: !9215)
!9221 = distinct !DISubprogram(name: "PAGE_GLOBAL", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17h0ebb65203658dc6cE", scope: !9176, file: !8160, line: 460, type: !9178, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9222)
!9222 = !{!9223}
!9223 = !DILocalVariable(name: "self", arg: 1, scope: !9224, file: !8147, line: 79, type: !8712)
!9224 = !DILexicalBlockFile(scope: !9221, file: !8147, discriminator: 0)
!9225 = !DILocation(line: 79, column: 1, scope: !9224)
!9226 = !DILocation(line: 875, column: 11, scope: !9221)
!9227 = distinct !DISubprogram(name: "PERFORMANCE_MONITOR_COUNTER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17hcfa446c34c4cf41eE", scope: !9176, file: !8160, line: 460, type: !9178, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9228)
!9228 = !{!9229}
!9229 = !DILocalVariable(name: "self", arg: 1, scope: !9230, file: !8147, line: 79, type: !8712)
!9230 = !DILexicalBlockFile(scope: !9227, file: !8147, discriminator: 0)
!9231 = !DILocation(line: 79, column: 1, scope: !9230)
!9232 = !DILocation(line: 875, column: 11, scope: !9227)
!9233 = distinct !DISubprogram(name: "OSFXSR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17hbce5d5edea4b96a9E", scope: !9176, file: !8160, line: 460, type: !9178, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9234)
!9234 = !{!9235}
!9235 = !DILocalVariable(name: "self", arg: 1, scope: !9236, file: !8147, line: 79, type: !8712)
!9236 = !DILexicalBlockFile(scope: !9233, file: !8147, discriminator: 0)
!9237 = !DILocation(line: 79, column: 1, scope: !9236)
!9238 = !DILocation(line: 875, column: 11, scope: !9233)
!9239 = distinct !DISubprogram(name: "OSXMMEXCPT_ENABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17hd09b85249251a1adE", scope: !9176, file: !8160, line: 460, type: !9178, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9240)
!9240 = !{!9241}
!9241 = !DILocalVariable(name: "self", arg: 1, scope: !9242, file: !8147, line: 79, type: !8712)
!9242 = !DILexicalBlockFile(scope: !9239, file: !8147, discriminator: 0)
!9243 = !DILocation(line: 79, column: 1, scope: !9242)
!9244 = !DILocation(line: 875, column: 11, scope: !9239)
!9245 = distinct !DISubprogram(name: "USER_MODE_INSTRUCTION_PREVENTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17hf421b163e2220d27E", scope: !9176, file: !8160, line: 460, type: !9178, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9246)
!9246 = !{!9247}
!9247 = !DILocalVariable(name: "self", arg: 1, scope: !9248, file: !8147, line: 79, type: !8712)
!9248 = !DILexicalBlockFile(scope: !9245, file: !8147, discriminator: 0)
!9249 = !DILocation(line: 79, column: 1, scope: !9248)
!9250 = !DILocation(line: 875, column: 11, scope: !9245)
!9251 = distinct !DISubprogram(name: "L5_PAGING", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17h09ddc08ca8935062E", scope: !9176, file: !8160, line: 460, type: !9178, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9252)
!9252 = !{!9253}
!9253 = !DILocalVariable(name: "self", arg: 1, scope: !9254, file: !8147, line: 79, type: !8712)
!9254 = !DILexicalBlockFile(scope: !9251, file: !8147, discriminator: 0)
!9255 = !DILocation(line: 79, column: 1, scope: !9254)
!9256 = !DILocation(line: 875, column: 11, scope: !9251)
!9257 = distinct !DISubprogram(name: "VIRTUAL_MACHINE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17h7040cec819b70c53E", scope: !9176, file: !8160, line: 460, type: !9178, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9258)
!9258 = !{!9259}
!9259 = !DILocalVariable(name: "self", arg: 1, scope: !9260, file: !8147, line: 79, type: !8712)
!9260 = !DILexicalBlockFile(scope: !9257, file: !8147, discriminator: 0)
!9261 = !DILocation(line: 79, column: 1, scope: !9260)
!9262 = !DILocation(line: 875, column: 11, scope: !9257)
!9263 = distinct !DISubprogram(name: "SAFER_MODE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17hac57a6bf619be657E", scope: !9176, file: !8160, line: 460, type: !9178, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9264)
!9264 = !{!9265}
!9265 = !DILocalVariable(name: "self", arg: 1, scope: !9266, file: !8147, line: 79, type: !8712)
!9266 = !DILexicalBlockFile(scope: !9263, file: !8147, discriminator: 0)
!9267 = !DILocation(line: 79, column: 1, scope: !9266)
!9268 = !DILocation(line: 875, column: 11, scope: !9263)
!9269 = distinct !DISubprogram(name: "FSGSBASE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17h89686d3b0d675f3bE", scope: !9176, file: !8160, line: 460, type: !9178, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9270)
!9270 = !{!9271}
!9271 = !DILocalVariable(name: "self", arg: 1, scope: !9272, file: !8147, line: 79, type: !8712)
!9272 = !DILexicalBlockFile(scope: !9269, file: !8147, discriminator: 0)
!9273 = !DILocation(line: 79, column: 1, scope: !9272)
!9274 = !DILocation(line: 875, column: 11, scope: !9269)
!9275 = distinct !DISubprogram(name: "PCID", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17hca88524c90054e22E", scope: !9176, file: !8160, line: 460, type: !9178, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9276)
!9276 = !{!9277}
!9277 = !DILocalVariable(name: "self", arg: 1, scope: !9278, file: !8147, line: 79, type: !8712)
!9278 = !DILexicalBlockFile(scope: !9275, file: !8147, discriminator: 0)
!9279 = !DILocation(line: 79, column: 1, scope: !9278)
!9280 = !DILocation(line: 875, column: 11, scope: !9275)
!9281 = distinct !DISubprogram(name: "OSXSAVE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17h3d294a418892c107E", scope: !9176, file: !8160, line: 460, type: !9178, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9282)
!9282 = !{!9283}
!9283 = !DILocalVariable(name: "self", arg: 1, scope: !9284, file: !8147, line: 79, type: !8712)
!9284 = !DILexicalBlockFile(scope: !9281, file: !8147, discriminator: 0)
!9285 = !DILocation(line: 79, column: 1, scope: !9284)
!9286 = !DILocation(line: 875, column: 11, scope: !9281)
!9287 = distinct !DISubprogram(name: "KEY_LOCKER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17hc714fd643851066eE", scope: !9176, file: !8160, line: 460, type: !9178, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9288)
!9288 = !{!9289}
!9289 = !DILocalVariable(name: "self", arg: 1, scope: !9290, file: !8147, line: 79, type: !8712)
!9290 = !DILexicalBlockFile(scope: !9287, file: !8147, discriminator: 0)
!9291 = !DILocation(line: 79, column: 1, scope: !9290)
!9292 = !DILocation(line: 875, column: 11, scope: !9287)
!9293 = distinct !DISubprogram(name: "SUPERVISOR_MODE_EXECUTION_PROTECTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17ha79791d3978be219E", scope: !9176, file: !8160, line: 460, type: !9178, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9294)
!9294 = !{!9295}
!9295 = !DILocalVariable(name: "self", arg: 1, scope: !9296, file: !8147, line: 79, type: !8712)
!9296 = !DILexicalBlockFile(scope: !9293, file: !8147, discriminator: 0)
!9297 = !DILocation(line: 79, column: 1, scope: !9296)
!9298 = !DILocation(line: 875, column: 11, scope: !9293)
!9299 = distinct !DISubprogram(name: "SUPERVISOR_MODE_ACCESS_PREVENTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17h427edfc95974e549E", scope: !9176, file: !8160, line: 460, type: !9178, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9300)
!9300 = !{!9301}
!9301 = !DILocalVariable(name: "self", arg: 1, scope: !9302, file: !8147, line: 79, type: !8712)
!9302 = !DILexicalBlockFile(scope: !9299, file: !8147, discriminator: 0)
!9303 = !DILocation(line: 79, column: 1, scope: !9302)
!9304 = !DILocation(line: 875, column: 11, scope: !9299)
!9305 = distinct !DISubprogram(name: "PROTECTION_KEY_USER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17hd3d3aefdcb85838aE", scope: !9176, file: !8160, line: 460, type: !9178, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9306)
!9306 = !{!9307}
!9307 = !DILocalVariable(name: "self", arg: 1, scope: !9308, file: !8147, line: 79, type: !8712)
!9308 = !DILexicalBlockFile(scope: !9305, file: !8147, discriminator: 0)
!9309 = !DILocation(line: 79, column: 1, scope: !9308)
!9310 = !DILocation(line: 875, column: 11, scope: !9305)
!9311 = distinct !DISubprogram(name: "PROTECTION_KEY", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h5a1f3d9e46a5e828E", scope: !9176, file: !8160, line: 460, type: !9178, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9312)
!9312 = !{!9313}
!9313 = !DILocalVariable(name: "self", arg: 1, scope: !9314, file: !8147, line: 79, type: !8712)
!9314 = !DILexicalBlockFile(scope: !9311, file: !8147, discriminator: 0)
!9315 = !DILocation(line: 79, column: 1, scope: !9314)
!9316 = !DILocation(line: 875, column: 11, scope: !9311)
!9317 = distinct !DISubprogram(name: "CONTROL_FLOW_ENFORCEMENT", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17h2e6fbebbfbe8751dE", scope: !9176, file: !8160, line: 460, type: !9178, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9318)
!9318 = !{!9319}
!9319 = !DILocalVariable(name: "self", arg: 1, scope: !9320, file: !8147, line: 79, type: !8712)
!9320 = !DILexicalBlockFile(scope: !9317, file: !8147, discriminator: 0)
!9321 = !DILocation(line: 79, column: 1, scope: !9320)
!9322 = !DILocation(line: 875, column: 11, scope: !9317)
!9323 = distinct !DISubprogram(name: "PROTECTION_KEY_SUPERVISOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17hb868ac0722f61752E", scope: !9176, file: !8160, line: 460, type: !9178, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9324)
!9324 = !{!9325}
!9325 = !DILocalVariable(name: "self", arg: 1, scope: !9326, file: !8147, line: 79, type: !8712)
!9326 = !DILexicalBlockFile(scope: !9323, file: !8147, discriminator: 0)
!9327 = !DILocation(line: 79, column: 1, scope: !9326)
!9328 = !DILocation(line: 875, column: 11, scope: !9323)
!9329 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr0$u20$as$u20$core..fmt..Debug$GT$3fmt17h6ec85aefd197f2daE", scope: !9330, file: !5046, line: 31, type: !9331, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9335)
!9330 = !DINamespace(name: "{impl#8}", scope: !778)
!9331 = !DISubroutineType(types: !9332)
!9332 = !{!188, !9333, !206}
!9333 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr0", baseType: !9334, size: 64, align: 64, dwarfAddressSpace: 0)
!9334 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr0", scope: !778, file: !2, align: 8, elements: !25, identifier: "ac92aadedaac2698d0cf92dbf28bb811")
!9335 = !{!9336, !9337}
!9336 = !DILocalVariable(name: "self", arg: 1, scope: !9329, file: !5046, line: 31, type: !9333)
!9337 = !DILocalVariable(name: "f", arg: 2, scope: !9329, file: !5046, line: 31, type: !206)
!9338 = !DILocation(line: 31, column: 18, scope: !9329)
!9339 = !DILocation(line: 31, column: 23, scope: !9329)
!9340 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr1$u20$as$u20$core..fmt..Debug$GT$3fmt17hc92f29de644cbfadE", scope: !9341, file: !5046, line: 31, type: !9342, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9346)
!9341 = !DINamespace(name: "{impl#10}", scope: !778)
!9342 = !DISubroutineType(types: !9343)
!9343 = !{!188, !9344, !206}
!9344 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr1", baseType: !9345, size: 64, align: 64, dwarfAddressSpace: 0)
!9345 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr1", scope: !778, file: !2, align: 8, elements: !25, identifier: "9fde609fa5048126dcbf61cc48835d81")
!9346 = !{!9347, !9348}
!9347 = !DILocalVariable(name: "self", arg: 1, scope: !9340, file: !5046, line: 31, type: !9344)
!9348 = !DILocalVariable(name: "f", arg: 2, scope: !9340, file: !5046, line: 31, type: !206)
!9349 = !DILocation(line: 31, column: 18, scope: !9340)
!9350 = !DILocation(line: 31, column: 23, scope: !9340)
!9351 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr2$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb5cdc96d0404cdaE", scope: !9352, file: !5046, line: 31, type: !9353, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9357)
!9352 = !DINamespace(name: "{impl#12}", scope: !778)
!9353 = !DISubroutineType(types: !9354)
!9354 = !{!188, !9355, !206}
!9355 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr2", baseType: !9356, size: 64, align: 64, dwarfAddressSpace: 0)
!9356 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr2", scope: !778, file: !2, align: 8, elements: !25, identifier: "4ac18bf1ff396b506cdf85a9cce09363")
!9357 = !{!9358, !9359}
!9358 = !DILocalVariable(name: "self", arg: 1, scope: !9351, file: !5046, line: 31, type: !9355)
!9359 = !DILocalVariable(name: "f", arg: 2, scope: !9351, file: !5046, line: 31, type: !206)
!9360 = !DILocation(line: 31, column: 18, scope: !9351)
!9361 = !DILocation(line: 31, column: 23, scope: !9351)
!9362 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr3$u20$as$u20$core..fmt..Debug$GT$3fmt17h11ca0ccc5195956bE", scope: !9363, file: !5046, line: 31, type: !9364, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9368)
!9363 = !DINamespace(name: "{impl#14}", scope: !778)
!9364 = !DISubroutineType(types: !9365)
!9365 = !{!188, !9366, !206}
!9366 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr3", baseType: !9367, size: 64, align: 64, dwarfAddressSpace: 0)
!9367 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr3", scope: !778, file: !2, align: 8, elements: !25, identifier: "8414fe5ab546e65a9529a4654fb220b1")
!9368 = !{!9369, !9370}
!9369 = !DILocalVariable(name: "self", arg: 1, scope: !9362, file: !5046, line: 31, type: !9366)
!9370 = !DILocalVariable(name: "f", arg: 2, scope: !9362, file: !5046, line: 31, type: !206)
!9371 = !DILocation(line: 31, column: 18, scope: !9362)
!9372 = !DILocation(line: 31, column: 23, scope: !9362)
!9373 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN89_$LT$x86_64..registers..debug..DebugAddressRegisterNumber$u20$as$u20$core..fmt..Debug$GT$3fmt17hbb748d9db701c4f9E", scope: !9374, file: !5046, line: 63, type: !9375, scopeLine: 63, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9378)
!9374 = !DINamespace(name: "{impl#17}", scope: !778)
!9375 = !DISubroutineType(types: !9376)
!9376 = !{!188, !9377, !206}
!9377 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::DebugAddressRegisterNumber", baseType: !795, size: 64, align: 64, dwarfAddressSpace: 0)
!9378 = !{!9379, !9380}
!9379 = !DILocalVariable(name: "self", arg: 1, scope: !9373, file: !5046, line: 63, type: !9377)
!9380 = !DILocalVariable(name: "f", arg: 2, scope: !9373, file: !5046, line: 63, type: !206)
!9381 = !DILocation(line: 63, column: 23, scope: !9373)
!9382 = !DILocation(line: 63, column: 27, scope: !9373)
!9383 = !DILocation(line: 63, column: 28, scope: !9373)
!9384 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr6$u20$as$u20$core..fmt..Debug$GT$3fmt17hcde009d93994538eE", scope: !9385, file: !5046, line: 107, type: !9386, scopeLine: 107, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9390)
!9385 = !DINamespace(name: "{impl#22}", scope: !778)
!9386 = !DISubroutineType(types: !9387)
!9387 = !{!188, !9388, !206}
!9388 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr6", baseType: !9389, size: 64, align: 64, dwarfAddressSpace: 0)
!9389 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr6", scope: !778, file: !2, align: 8, elements: !25, identifier: "3435b509709121c397146e1957f3385")
!9390 = !{!9391, !9392}
!9391 = !DILocalVariable(name: "self", arg: 1, scope: !9384, file: !5046, line: 107, type: !9388)
!9392 = !DILocalVariable(name: "f", arg: 2, scope: !9384, file: !5046, line: 107, type: !206)
!9393 = !DILocation(line: 107, column: 10, scope: !9384)
!9394 = !DILocation(line: 107, column: 15, scope: !9384)
!9395 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h7df50087551893b4E", scope: !9396, file: !8160, line: 434, type: !9397, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9400)
!9396 = !DINamespace(name: "{impl#32}", scope: !778)
!9397 = !DISubroutineType(types: !9398)
!9398 = !{!188, !9399, !206}
!9399 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr6Flags", baseType: !5094, size: 64, align: 64, dwarfAddressSpace: 0)
!9400 = !{!9401, !9402, !9403, !9405, !9407, !9409, !9411, !9413, !9415, !9417, !9419, !9421, !9423, !9425, !9427, !9429, !9431, !9433, !9435, !9437, !9439, !9441, !9443, !9445, !9447, !9449, !9451, !9453, !9455, !9457, !9459, !9461, !9463, !9465, !9467, !9469, !9471, !9473, !9475, !9477, !9479, !9481, !9483, !9485, !9487, !9489, !9491, !9493}
!9401 = !DILocalVariable(name: "self", arg: 1, scope: !9395, file: !8160, line: 434, type: !9399)
!9402 = !DILocalVariable(name: "f", arg: 2, scope: !9395, file: !8160, line: 434, type: !206)
!9403 = !DILocalVariable(name: "first", scope: !9404, file: !8160, line: 471, type: !306, align: 1)
!9404 = distinct !DILexicalBlock(scope: !9395, file: !8160, line: 471, column: 17)
!9405 = !DILocalVariable(name: "residual", scope: !9406, file: !8160, line: 475, type: !8175, align: 1)
!9406 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 475, column: 47)
!9407 = !DILocalVariable(name: "val", scope: !9408, file: !8160, line: 475, type: !7, align: 1)
!9408 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 475, column: 29)
!9409 = !DILocalVariable(name: "residual", scope: !9410, file: !8160, line: 478, type: !8175, align: 1)
!9410 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 478, column: 70)
!9411 = !DILocalVariable(name: "val", scope: !9412, file: !8160, line: 478, type: !7, align: 1)
!9412 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 478, column: 25)
!9413 = !DILocalVariable(name: "residual", scope: !9414, file: !8160, line: 475, type: !8175, align: 1)
!9414 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 475, column: 47)
!9415 = !DILocalVariable(name: "val", scope: !9416, file: !8160, line: 475, type: !7, align: 1)
!9416 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 475, column: 29)
!9417 = !DILocalVariable(name: "residual", scope: !9418, file: !8160, line: 478, type: !8175, align: 1)
!9418 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 478, column: 70)
!9419 = !DILocalVariable(name: "val", scope: !9420, file: !8160, line: 478, type: !7, align: 1)
!9420 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 478, column: 25)
!9421 = !DILocalVariable(name: "residual", scope: !9422, file: !8160, line: 475, type: !8175, align: 1)
!9422 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 475, column: 47)
!9423 = !DILocalVariable(name: "val", scope: !9424, file: !8160, line: 475, type: !7, align: 1)
!9424 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 475, column: 29)
!9425 = !DILocalVariable(name: "residual", scope: !9426, file: !8160, line: 478, type: !8175, align: 1)
!9426 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 478, column: 70)
!9427 = !DILocalVariable(name: "val", scope: !9428, file: !8160, line: 478, type: !7, align: 1)
!9428 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 478, column: 25)
!9429 = !DILocalVariable(name: "residual", scope: !9430, file: !8160, line: 475, type: !8175, align: 1)
!9430 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 475, column: 47)
!9431 = !DILocalVariable(name: "val", scope: !9432, file: !8160, line: 475, type: !7, align: 1)
!9432 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 475, column: 29)
!9433 = !DILocalVariable(name: "residual", scope: !9434, file: !8160, line: 478, type: !8175, align: 1)
!9434 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 478, column: 70)
!9435 = !DILocalVariable(name: "val", scope: !9436, file: !8160, line: 478, type: !7, align: 1)
!9436 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 478, column: 25)
!9437 = !DILocalVariable(name: "residual", scope: !9438, file: !8160, line: 475, type: !8175, align: 1)
!9438 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 475, column: 47)
!9439 = !DILocalVariable(name: "val", scope: !9440, file: !8160, line: 475, type: !7, align: 1)
!9440 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 475, column: 29)
!9441 = !DILocalVariable(name: "residual", scope: !9442, file: !8160, line: 478, type: !8175, align: 1)
!9442 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 478, column: 70)
!9443 = !DILocalVariable(name: "val", scope: !9444, file: !8160, line: 478, type: !7, align: 1)
!9444 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 478, column: 25)
!9445 = !DILocalVariable(name: "residual", scope: !9446, file: !8160, line: 475, type: !8175, align: 1)
!9446 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 475, column: 47)
!9447 = !DILocalVariable(name: "val", scope: !9448, file: !8160, line: 475, type: !7, align: 1)
!9448 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 475, column: 29)
!9449 = !DILocalVariable(name: "residual", scope: !9450, file: !8160, line: 478, type: !8175, align: 1)
!9450 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 478, column: 70)
!9451 = !DILocalVariable(name: "val", scope: !9452, file: !8160, line: 478, type: !7, align: 1)
!9452 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 478, column: 25)
!9453 = !DILocalVariable(name: "residual", scope: !9454, file: !8160, line: 475, type: !8175, align: 1)
!9454 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 475, column: 47)
!9455 = !DILocalVariable(name: "val", scope: !9456, file: !8160, line: 475, type: !7, align: 1)
!9456 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 475, column: 29)
!9457 = !DILocalVariable(name: "residual", scope: !9458, file: !8160, line: 478, type: !8175, align: 1)
!9458 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 478, column: 70)
!9459 = !DILocalVariable(name: "val", scope: !9460, file: !8160, line: 478, type: !7, align: 1)
!9460 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 478, column: 25)
!9461 = !DILocalVariable(name: "residual", scope: !9462, file: !8160, line: 475, type: !8175, align: 1)
!9462 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 475, column: 47)
!9463 = !DILocalVariable(name: "val", scope: !9464, file: !8160, line: 475, type: !7, align: 1)
!9464 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 475, column: 29)
!9465 = !DILocalVariable(name: "residual", scope: !9466, file: !8160, line: 478, type: !8175, align: 1)
!9466 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 478, column: 70)
!9467 = !DILocalVariable(name: "val", scope: !9468, file: !8160, line: 478, type: !7, align: 1)
!9468 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 478, column: 25)
!9469 = !DILocalVariable(name: "residual", scope: !9470, file: !8160, line: 475, type: !8175, align: 1)
!9470 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 475, column: 47)
!9471 = !DILocalVariable(name: "val", scope: !9472, file: !8160, line: 475, type: !7, align: 1)
!9472 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 475, column: 29)
!9473 = !DILocalVariable(name: "residual", scope: !9474, file: !8160, line: 478, type: !8175, align: 1)
!9474 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 478, column: 70)
!9475 = !DILocalVariable(name: "val", scope: !9476, file: !8160, line: 478, type: !7, align: 1)
!9476 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 478, column: 25)
!9477 = !DILocalVariable(name: "extra_bits", scope: !9478, file: !8160, line: 481, type: !49, align: 8)
!9478 = distinct !DILexicalBlock(scope: !9404, file: !8160, line: 481, column: 17)
!9479 = !DILocalVariable(name: "residual", scope: !9480, file: !8160, line: 484, type: !8175, align: 1)
!9480 = distinct !DILexicalBlock(scope: !9478, file: !8160, line: 484, column: 43)
!9481 = !DILocalVariable(name: "val", scope: !9482, file: !8160, line: 484, type: !7, align: 1)
!9482 = distinct !DILexicalBlock(scope: !9478, file: !8160, line: 484, column: 25)
!9483 = !DILocalVariable(name: "residual", scope: !9484, file: !8160, line: 487, type: !8175, align: 1)
!9484 = distinct !DILexicalBlock(scope: !9478, file: !8160, line: 487, column: 38)
!9485 = !DILocalVariable(name: "val", scope: !9486, file: !8160, line: 487, type: !7, align: 1)
!9486 = distinct !DILexicalBlock(scope: !9478, file: !8160, line: 487, column: 21)
!9487 = !DILocalVariable(name: "residual", scope: !9488, file: !8160, line: 488, type: !8175, align: 1)
!9488 = distinct !DILexicalBlock(scope: !9478, file: !8160, line: 488, column: 70)
!9489 = !DILocalVariable(name: "val", scope: !9490, file: !8160, line: 488, type: !7, align: 1)
!9490 = distinct !DILexicalBlock(scope: !9478, file: !8160, line: 488, column: 21)
!9491 = !DILocalVariable(name: "residual", scope: !9492, file: !8160, line: 491, type: !8175, align: 1)
!9492 = distinct !DILexicalBlock(scope: !9478, file: !8160, line: 491, column: 43)
!9493 = !DILocalVariable(name: "val", scope: !9494, file: !8160, line: 491, type: !7, align: 1)
!9494 = distinct !DILexicalBlock(scope: !9478, file: !8160, line: 491, column: 21)
!9495 = !DILocation(line: 475, column: 47, scope: !9406)
!9496 = !DILocation(line: 475, column: 29, scope: !9408)
!9497 = !DILocation(line: 478, column: 70, scope: !9410)
!9498 = !DILocation(line: 478, column: 25, scope: !9412)
!9499 = !DILocation(line: 475, column: 47, scope: !9414)
!9500 = !DILocation(line: 475, column: 29, scope: !9416)
!9501 = !DILocation(line: 478, column: 70, scope: !9418)
!9502 = !DILocation(line: 478, column: 25, scope: !9420)
!9503 = !DILocation(line: 475, column: 47, scope: !9422)
!9504 = !DILocation(line: 475, column: 29, scope: !9424)
!9505 = !DILocation(line: 478, column: 70, scope: !9426)
!9506 = !DILocation(line: 478, column: 25, scope: !9428)
!9507 = !DILocation(line: 475, column: 47, scope: !9430)
!9508 = !DILocation(line: 475, column: 29, scope: !9432)
!9509 = !DILocation(line: 478, column: 70, scope: !9434)
!9510 = !DILocation(line: 478, column: 25, scope: !9436)
!9511 = !DILocation(line: 475, column: 47, scope: !9438)
!9512 = !DILocation(line: 475, column: 29, scope: !9440)
!9513 = !DILocation(line: 478, column: 70, scope: !9442)
!9514 = !DILocation(line: 478, column: 25, scope: !9444)
!9515 = !DILocation(line: 475, column: 47, scope: !9446)
!9516 = !DILocation(line: 475, column: 29, scope: !9448)
!9517 = !DILocation(line: 478, column: 70, scope: !9450)
!9518 = !DILocation(line: 478, column: 25, scope: !9452)
!9519 = !DILocation(line: 475, column: 47, scope: !9454)
!9520 = !DILocation(line: 475, column: 29, scope: !9456)
!9521 = !DILocation(line: 478, column: 70, scope: !9458)
!9522 = !DILocation(line: 478, column: 25, scope: !9460)
!9523 = !DILocation(line: 475, column: 47, scope: !9462)
!9524 = !DILocation(line: 475, column: 29, scope: !9464)
!9525 = !DILocation(line: 478, column: 70, scope: !9466)
!9526 = !DILocation(line: 478, column: 25, scope: !9468)
!9527 = !DILocation(line: 475, column: 47, scope: !9470)
!9528 = !DILocation(line: 475, column: 29, scope: !9472)
!9529 = !DILocation(line: 478, column: 70, scope: !9474)
!9530 = !DILocation(line: 478, column: 25, scope: !9476)
!9531 = !DILocation(line: 484, column: 43, scope: !9480)
!9532 = !DILocation(line: 484, column: 25, scope: !9482)
!9533 = !DILocation(line: 487, column: 38, scope: !9484)
!9534 = !DILocation(line: 487, column: 21, scope: !9486)
!9535 = !DILocation(line: 488, column: 70, scope: !9488)
!9536 = !DILocation(line: 488, column: 21, scope: !9490)
!9537 = !DILocation(line: 491, column: 43, scope: !9492)
!9538 = !DILocation(line: 491, column: 21, scope: !9494)
!9539 = !DILocation(line: 434, column: 20, scope: !9395)
!9540 = !DILocation(line: 434, column: 27, scope: !9395)
!9541 = !DILocation(line: 471, column: 21, scope: !9404)
!9542 = !DILocation(line: 481, column: 21, scope: !9478)
!9543 = !DILocation(line: 471, column: 33, scope: !9395)
!9544 = !DILocation(line: 473, column: 46, scope: !9404)
!9545 = !DILocation(line: 474, column: 29, scope: !9404)
!9546 = !DILocation(line: 474, column: 28, scope: !9404)
!9547 = !DILocation(line: 477, column: 25, scope: !9404)
!9548 = !DILocation(line: 478, column: 25, scope: !9404)
!9549 = !DILocation(line: 475, column: 29, scope: !9404)
!9550 = !DILocation(line: 475, column: 29, scope: !9406)
!9551 = !DILocation(line: 494, column: 14, scope: !9395)
!9552 = !DILocation(line: 478, column: 25, scope: !9410)
!9553 = !DILocation(line: 475, column: 29, scope: !9414)
!9554 = !DILocation(line: 478, column: 25, scope: !9418)
!9555 = !DILocation(line: 475, column: 29, scope: !9422)
!9556 = !DILocation(line: 478, column: 25, scope: !9426)
!9557 = !DILocation(line: 475, column: 29, scope: !9430)
!9558 = !DILocation(line: 478, column: 25, scope: !9434)
!9559 = !DILocation(line: 475, column: 29, scope: !9438)
!9560 = !DILocation(line: 478, column: 25, scope: !9442)
!9561 = !DILocation(line: 475, column: 29, scope: !9446)
!9562 = !DILocation(line: 478, column: 25, scope: !9450)
!9563 = !DILocation(line: 475, column: 29, scope: !9454)
!9564 = !DILocation(line: 478, column: 25, scope: !9458)
!9565 = !DILocation(line: 475, column: 29, scope: !9462)
!9566 = !DILocation(line: 478, column: 25, scope: !9466)
!9567 = !DILocation(line: 481, column: 34, scope: !9404)
!9568 = !DILocation(line: 481, column: 47, scope: !9404)
!9569 = !DILocation(line: 481, column: 46, scope: !9404)
!9570 = !DILocation(line: 482, column: 20, scope: !9478)
!9571 = !DILocation(line: 475, column: 29, scope: !9470)
!9572 = !DILocation(line: 478, column: 25, scope: !9474)
!9573 = !DILocation(line: 490, column: 20, scope: !9478)
!9574 = !DILocation(line: 483, column: 25, scope: !9478)
!9575 = !DILocation(line: 483, column: 24, scope: !9478)
!9576 = !DILocation(line: 486, column: 21, scope: !9478)
!9577 = !DILocation(line: 487, column: 21, scope: !9478)
!9578 = !DILocation(line: 484, column: 25, scope: !9478)
!9579 = !DILocation(line: 484, column: 25, scope: !9480)
!9580 = !DILocation(line: 488, column: 21, scope: !9478)
!9581 = !DILocation(line: 487, column: 21, scope: !9484)
!9582 = !DILocation(line: 488, column: 21, scope: !9488)
!9583 = !DILocation(line: 493, column: 17, scope: !9478)
!9584 = !DILocation(line: 491, column: 21, scope: !9478)
!9585 = !DILocation(line: 491, column: 21, scope: !9492)
!9586 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h7c9fc11003123594E", scope: !9587, file: !8160, line: 497, type: !9397, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9588)
!9587 = !DINamespace(name: "{impl#33}", scope: !778)
!9588 = !{!9589, !9590}
!9589 = !DILocalVariable(name: "self", arg: 1, scope: !9586, file: !8160, line: 497, type: !9399)
!9590 = !DILocalVariable(name: "f", arg: 2, scope: !9586, file: !8160, line: 497, type: !206)
!9591 = !DILocation(line: 497, column: 20, scope: !9586)
!9592 = !DILocation(line: 497, column: 27, scope: !9586)
!9593 = !DILocation(line: 498, column: 17, scope: !9586)
!9594 = !DILocation(line: 499, column: 14, scope: !9586)
!9595 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h32c0479d76b73fa2E", scope: !9596, file: !8160, line: 502, type: !9397, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9597)
!9596 = !DINamespace(name: "{impl#34}", scope: !778)
!9597 = !{!9598, !9599}
!9598 = !DILocalVariable(name: "self", arg: 1, scope: !9595, file: !8160, line: 502, type: !9399)
!9599 = !DILocalVariable(name: "f", arg: 2, scope: !9595, file: !8160, line: 502, type: !206)
!9600 = !DILocation(line: 502, column: 20, scope: !9595)
!9601 = !DILocation(line: 502, column: 27, scope: !9595)
!9602 = !DILocation(line: 503, column: 17, scope: !9595)
!9603 = !DILocation(line: 504, column: 14, scope: !9595)
!9604 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hf48c72bff0699038E", scope: !9605, file: !8160, line: 507, type: !9397, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9606)
!9605 = !DINamespace(name: "{impl#35}", scope: !778)
!9606 = !{!9607, !9608}
!9607 = !DILocalVariable(name: "self", arg: 1, scope: !9604, file: !8160, line: 507, type: !9399)
!9608 = !DILocalVariable(name: "f", arg: 2, scope: !9604, file: !8160, line: 507, type: !206)
!9609 = !DILocation(line: 507, column: 20, scope: !9604)
!9610 = !DILocation(line: 507, column: 27, scope: !9604)
!9611 = !DILocation(line: 508, column: 17, scope: !9604)
!9612 = !DILocation(line: 509, column: 14, scope: !9604)
!9613 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hc639987b1b29f90eE", scope: !9614, file: !8160, line: 512, type: !9397, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9615)
!9614 = !DINamespace(name: "{impl#36}", scope: !778)
!9615 = !{!9616, !9617}
!9616 = !DILocalVariable(name: "self", arg: 1, scope: !9613, file: !8160, line: 512, type: !9399)
!9617 = !DILocalVariable(name: "f", arg: 2, scope: !9613, file: !8160, line: 512, type: !206)
!9618 = !DILocation(line: 512, column: 20, scope: !9613)
!9619 = !DILocation(line: 512, column: 27, scope: !9613)
!9620 = !DILocation(line: 513, column: 17, scope: !9613)
!9621 = !DILocation(line: 514, column: 14, scope: !9613)
!9622 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5debug8Dr6Flags3all17h0d6de17d28e746a3E", scope: !5094, file: !8160, line: 532, type: !9623, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !25)
!9623 = !DISubroutineType(types: !9624)
!9624 = !{!5094}
!9625 = !DILocation(line: 533, column: 17, scope: !9622)
!9626 = !DILocation(line: 541, column: 14, scope: !9622)
!9627 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5debug8Dr6Flags4bits17h49ae19303d08a8b9E", scope: !5094, file: !8160, line: 545, type: !9628, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9630)
!9628 = !DISubroutineType(types: !9629)
!9629 = !{!49, !9399}
!9630 = !{!9631}
!9631 = !DILocalVariable(name: "self", arg: 1, scope: !9627, file: !8160, line: 545, type: !9399)
!9632 = !DILocation(line: 545, column: 31, scope: !9627)
!9633 = !DILocation(line: 546, column: 17, scope: !9627)
!9634 = !DILocation(line: 547, column: 14, scope: !9627)
!9635 = distinct !DISubprogram(name: "TRAP0", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017hbb5e0a9a04fa9d53E", scope: !9636, file: !8160, line: 460, type: !9638, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9640)
!9636 = !DINamespace(name: "{impl#0}", scope: !9637)
!9637 = !DINamespace(name: "fmt", scope: !9396)
!9638 = !DISubroutineType(types: !9639)
!9639 = !{!306, !9399}
!9640 = !{!9641}
!9641 = !DILocalVariable(name: "self", arg: 1, scope: !9642, file: !5046, line: 110, type: !9399)
!9642 = !DILexicalBlockFile(scope: !9635, file: !5046, discriminator: 0)
!9643 = !DILocation(line: 110, column: 1, scope: !9642)
!9644 = !DILocation(line: 875, column: 11, scope: !9635)
!9645 = distinct !DISubprogram(name: "TRAP1", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117h5494a9a676cf29feE", scope: !9636, file: !8160, line: 460, type: !9638, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9646)
!9646 = !{!9647}
!9647 = !DILocalVariable(name: "self", arg: 1, scope: !9648, file: !5046, line: 110, type: !9399)
!9648 = !DILexicalBlockFile(scope: !9645, file: !5046, discriminator: 0)
!9649 = !DILocation(line: 110, column: 1, scope: !9648)
!9650 = !DILocation(line: 875, column: 11, scope: !9645)
!9651 = distinct !DISubprogram(name: "TRAP2", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217h14c487777f72f713E", scope: !9636, file: !8160, line: 460, type: !9638, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9652)
!9652 = !{!9653}
!9653 = !DILocalVariable(name: "self", arg: 1, scope: !9654, file: !5046, line: 110, type: !9399)
!9654 = !DILexicalBlockFile(scope: !9651, file: !5046, discriminator: 0)
!9655 = !DILocation(line: 110, column: 1, scope: !9654)
!9656 = !DILocation(line: 875, column: 11, scope: !9651)
!9657 = distinct !DISubprogram(name: "TRAP3", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317hfb5aa71e18bd118eE", scope: !9636, file: !8160, line: 460, type: !9638, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9658)
!9658 = !{!9659}
!9659 = !DILocalVariable(name: "self", arg: 1, scope: !9660, file: !5046, line: 110, type: !9399)
!9660 = !DILexicalBlockFile(scope: !9657, file: !5046, discriminator: 0)
!9661 = !DILocation(line: 110, column: 1, scope: !9660)
!9662 = !DILocation(line: 875, column: 11, scope: !9657)
!9663 = distinct !DISubprogram(name: "TRAP", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17h929baa5a8f3eabe1E", scope: !9636, file: !8160, line: 460, type: !9638, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9664)
!9664 = !{!9665}
!9665 = !DILocalVariable(name: "self", arg: 1, scope: !9666, file: !5046, line: 110, type: !9399)
!9666 = !DILexicalBlockFile(scope: !9663, file: !5046, discriminator: 0)
!9667 = !DILocation(line: 110, column: 1, scope: !9666)
!9668 = !DILocation(line: 875, column: 11, scope: !9663)
!9669 = distinct !DISubprogram(name: "ACCESS_DETECTED", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17hb6145f42f4fd296fE", scope: !9636, file: !8160, line: 460, type: !9638, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9670)
!9670 = !{!9671}
!9671 = !DILocalVariable(name: "self", arg: 1, scope: !9672, file: !5046, line: 110, type: !9399)
!9672 = !DILexicalBlockFile(scope: !9669, file: !5046, discriminator: 0)
!9673 = !DILocation(line: 110, column: 1, scope: !9672)
!9674 = !DILocation(line: 875, column: 11, scope: !9669)
!9675 = distinct !DISubprogram(name: "STEP", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17h206364c03248b31fE", scope: !9636, file: !8160, line: 460, type: !9638, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9676)
!9676 = !{!9677}
!9677 = !DILocalVariable(name: "self", arg: 1, scope: !9678, file: !5046, line: 110, type: !9399)
!9678 = !DILexicalBlockFile(scope: !9675, file: !5046, discriminator: 0)
!9679 = !DILocation(line: 110, column: 1, scope: !9678)
!9680 = !DILocation(line: 875, column: 11, scope: !9675)
!9681 = distinct !DISubprogram(name: "SWITCH", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17h21ec9084b2605660E", scope: !9636, file: !8160, line: 460, type: !9638, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9682)
!9682 = !{!9683}
!9683 = !DILocalVariable(name: "self", arg: 1, scope: !9684, file: !5046, line: 110, type: !9399)
!9684 = !DILexicalBlockFile(scope: !9681, file: !5046, discriminator: 0)
!9685 = !DILocation(line: 110, column: 1, scope: !9684)
!9686 = !DILocation(line: 875, column: 11, scope: !9681)
!9687 = distinct !DISubprogram(name: "RTM", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17hd68e59df81cad88cE", scope: !9636, file: !8160, line: 460, type: !9638, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9688)
!9688 = !{!9689}
!9689 = !DILocalVariable(name: "self", arg: 1, scope: !9690, file: !5046, line: 110, type: !9399)
!9690 = !DILexicalBlockFile(scope: !9687, file: !5046, discriminator: 0)
!9691 = !DILocation(line: 110, column: 1, scope: !9690)
!9692 = !DILocation(line: 875, column: 11, scope: !9687)
!9693 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h4bbbcf0f144cd1acE", scope: !9694, file: !8160, line: 434, type: !9695, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9698)
!9694 = !DINamespace(name: "{impl#58}", scope: !778)
!9695 = !DISubroutineType(types: !9696)
!9696 = !{!188, !9697, !206}
!9697 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr7Flags", baseType: !5110, size: 64, align: 64, dwarfAddressSpace: 0)
!9698 = !{!9699, !9700, !9701, !9703, !9705, !9707, !9709, !9711, !9713, !9715, !9717, !9719, !9721, !9723, !9725, !9727, !9729, !9731, !9733, !9735, !9737, !9739, !9741, !9743, !9745, !9747, !9749, !9751, !9753, !9755, !9757, !9759, !9761, !9763, !9765, !9767, !9769, !9771, !9773, !9775, !9777, !9779, !9781, !9783, !9785, !9787, !9789, !9791, !9793, !9795, !9797, !9799, !9801, !9803, !9805, !9807, !9809, !9811, !9813, !9815}
!9699 = !DILocalVariable(name: "self", arg: 1, scope: !9693, file: !8160, line: 434, type: !9697)
!9700 = !DILocalVariable(name: "f", arg: 2, scope: !9693, file: !8160, line: 434, type: !206)
!9701 = !DILocalVariable(name: "first", scope: !9702, file: !8160, line: 471, type: !306, align: 1)
!9702 = distinct !DILexicalBlock(scope: !9693, file: !8160, line: 471, column: 17)
!9703 = !DILocalVariable(name: "residual", scope: !9704, file: !8160, line: 475, type: !8175, align: 1)
!9704 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 475, column: 47)
!9705 = !DILocalVariable(name: "val", scope: !9706, file: !8160, line: 475, type: !7, align: 1)
!9706 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 475, column: 29)
!9707 = !DILocalVariable(name: "residual", scope: !9708, file: !8160, line: 478, type: !8175, align: 1)
!9708 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 478, column: 70)
!9709 = !DILocalVariable(name: "val", scope: !9710, file: !8160, line: 478, type: !7, align: 1)
!9710 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 478, column: 25)
!9711 = !DILocalVariable(name: "residual", scope: !9712, file: !8160, line: 475, type: !8175, align: 1)
!9712 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 475, column: 47)
!9713 = !DILocalVariable(name: "val", scope: !9714, file: !8160, line: 475, type: !7, align: 1)
!9714 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 475, column: 29)
!9715 = !DILocalVariable(name: "residual", scope: !9716, file: !8160, line: 478, type: !8175, align: 1)
!9716 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 478, column: 70)
!9717 = !DILocalVariable(name: "val", scope: !9718, file: !8160, line: 478, type: !7, align: 1)
!9718 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 478, column: 25)
!9719 = !DILocalVariable(name: "residual", scope: !9720, file: !8160, line: 475, type: !8175, align: 1)
!9720 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 475, column: 47)
!9721 = !DILocalVariable(name: "val", scope: !9722, file: !8160, line: 475, type: !7, align: 1)
!9722 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 475, column: 29)
!9723 = !DILocalVariable(name: "residual", scope: !9724, file: !8160, line: 478, type: !8175, align: 1)
!9724 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 478, column: 70)
!9725 = !DILocalVariable(name: "val", scope: !9726, file: !8160, line: 478, type: !7, align: 1)
!9726 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 478, column: 25)
!9727 = !DILocalVariable(name: "residual", scope: !9728, file: !8160, line: 475, type: !8175, align: 1)
!9728 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 475, column: 47)
!9729 = !DILocalVariable(name: "val", scope: !9730, file: !8160, line: 475, type: !7, align: 1)
!9730 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 475, column: 29)
!9731 = !DILocalVariable(name: "residual", scope: !9732, file: !8160, line: 478, type: !8175, align: 1)
!9732 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 478, column: 70)
!9733 = !DILocalVariable(name: "val", scope: !9734, file: !8160, line: 478, type: !7, align: 1)
!9734 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 478, column: 25)
!9735 = !DILocalVariable(name: "residual", scope: !9736, file: !8160, line: 475, type: !8175, align: 1)
!9736 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 475, column: 47)
!9737 = !DILocalVariable(name: "val", scope: !9738, file: !8160, line: 475, type: !7, align: 1)
!9738 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 475, column: 29)
!9739 = !DILocalVariable(name: "residual", scope: !9740, file: !8160, line: 478, type: !8175, align: 1)
!9740 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 478, column: 70)
!9741 = !DILocalVariable(name: "val", scope: !9742, file: !8160, line: 478, type: !7, align: 1)
!9742 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 478, column: 25)
!9743 = !DILocalVariable(name: "residual", scope: !9744, file: !8160, line: 475, type: !8175, align: 1)
!9744 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 475, column: 47)
!9745 = !DILocalVariable(name: "val", scope: !9746, file: !8160, line: 475, type: !7, align: 1)
!9746 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 475, column: 29)
!9747 = !DILocalVariable(name: "residual", scope: !9748, file: !8160, line: 478, type: !8175, align: 1)
!9748 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 478, column: 70)
!9749 = !DILocalVariable(name: "val", scope: !9750, file: !8160, line: 478, type: !7, align: 1)
!9750 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 478, column: 25)
!9751 = !DILocalVariable(name: "residual", scope: !9752, file: !8160, line: 475, type: !8175, align: 1)
!9752 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 475, column: 47)
!9753 = !DILocalVariable(name: "val", scope: !9754, file: !8160, line: 475, type: !7, align: 1)
!9754 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 475, column: 29)
!9755 = !DILocalVariable(name: "residual", scope: !9756, file: !8160, line: 478, type: !8175, align: 1)
!9756 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 478, column: 70)
!9757 = !DILocalVariable(name: "val", scope: !9758, file: !8160, line: 478, type: !7, align: 1)
!9758 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 478, column: 25)
!9759 = !DILocalVariable(name: "residual", scope: !9760, file: !8160, line: 475, type: !8175, align: 1)
!9760 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 475, column: 47)
!9761 = !DILocalVariable(name: "val", scope: !9762, file: !8160, line: 475, type: !7, align: 1)
!9762 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 475, column: 29)
!9763 = !DILocalVariable(name: "residual", scope: !9764, file: !8160, line: 478, type: !8175, align: 1)
!9764 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 478, column: 70)
!9765 = !DILocalVariable(name: "val", scope: !9766, file: !8160, line: 478, type: !7, align: 1)
!9766 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 478, column: 25)
!9767 = !DILocalVariable(name: "residual", scope: !9768, file: !8160, line: 475, type: !8175, align: 1)
!9768 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 475, column: 47)
!9769 = !DILocalVariable(name: "val", scope: !9770, file: !8160, line: 475, type: !7, align: 1)
!9770 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 475, column: 29)
!9771 = !DILocalVariable(name: "residual", scope: !9772, file: !8160, line: 478, type: !8175, align: 1)
!9772 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 478, column: 70)
!9773 = !DILocalVariable(name: "val", scope: !9774, file: !8160, line: 478, type: !7, align: 1)
!9774 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 478, column: 25)
!9775 = !DILocalVariable(name: "residual", scope: !9776, file: !8160, line: 475, type: !8175, align: 1)
!9776 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 475, column: 47)
!9777 = !DILocalVariable(name: "val", scope: !9778, file: !8160, line: 475, type: !7, align: 1)
!9778 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 475, column: 29)
!9779 = !DILocalVariable(name: "residual", scope: !9780, file: !8160, line: 478, type: !8175, align: 1)
!9780 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 478, column: 70)
!9781 = !DILocalVariable(name: "val", scope: !9782, file: !8160, line: 478, type: !7, align: 1)
!9782 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 478, column: 25)
!9783 = !DILocalVariable(name: "residual", scope: !9784, file: !8160, line: 475, type: !8175, align: 1)
!9784 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 475, column: 47)
!9785 = !DILocalVariable(name: "val", scope: !9786, file: !8160, line: 475, type: !7, align: 1)
!9786 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 475, column: 29)
!9787 = !DILocalVariable(name: "residual", scope: !9788, file: !8160, line: 478, type: !8175, align: 1)
!9788 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 478, column: 70)
!9789 = !DILocalVariable(name: "val", scope: !9790, file: !8160, line: 478, type: !7, align: 1)
!9790 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 478, column: 25)
!9791 = !DILocalVariable(name: "residual", scope: !9792, file: !8160, line: 475, type: !8175, align: 1)
!9792 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 475, column: 47)
!9793 = !DILocalVariable(name: "val", scope: !9794, file: !8160, line: 475, type: !7, align: 1)
!9794 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 475, column: 29)
!9795 = !DILocalVariable(name: "residual", scope: !9796, file: !8160, line: 478, type: !8175, align: 1)
!9796 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 478, column: 70)
!9797 = !DILocalVariable(name: "val", scope: !9798, file: !8160, line: 478, type: !7, align: 1)
!9798 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 478, column: 25)
!9799 = !DILocalVariable(name: "extra_bits", scope: !9800, file: !8160, line: 481, type: !49, align: 8)
!9800 = distinct !DILexicalBlock(scope: !9702, file: !8160, line: 481, column: 17)
!9801 = !DILocalVariable(name: "residual", scope: !9802, file: !8160, line: 484, type: !8175, align: 1)
!9802 = distinct !DILexicalBlock(scope: !9800, file: !8160, line: 484, column: 43)
!9803 = !DILocalVariable(name: "val", scope: !9804, file: !8160, line: 484, type: !7, align: 1)
!9804 = distinct !DILexicalBlock(scope: !9800, file: !8160, line: 484, column: 25)
!9805 = !DILocalVariable(name: "residual", scope: !9806, file: !8160, line: 487, type: !8175, align: 1)
!9806 = distinct !DILexicalBlock(scope: !9800, file: !8160, line: 487, column: 38)
!9807 = !DILocalVariable(name: "val", scope: !9808, file: !8160, line: 487, type: !7, align: 1)
!9808 = distinct !DILexicalBlock(scope: !9800, file: !8160, line: 487, column: 21)
!9809 = !DILocalVariable(name: "residual", scope: !9810, file: !8160, line: 488, type: !8175, align: 1)
!9810 = distinct !DILexicalBlock(scope: !9800, file: !8160, line: 488, column: 70)
!9811 = !DILocalVariable(name: "val", scope: !9812, file: !8160, line: 488, type: !7, align: 1)
!9812 = distinct !DILexicalBlock(scope: !9800, file: !8160, line: 488, column: 21)
!9813 = !DILocalVariable(name: "residual", scope: !9814, file: !8160, line: 491, type: !8175, align: 1)
!9814 = distinct !DILexicalBlock(scope: !9800, file: !8160, line: 491, column: 43)
!9815 = !DILocalVariable(name: "val", scope: !9816, file: !8160, line: 491, type: !7, align: 1)
!9816 = distinct !DILexicalBlock(scope: !9800, file: !8160, line: 491, column: 21)
!9817 = !DILocation(line: 475, column: 47, scope: !9704)
!9818 = !DILocation(line: 475, column: 29, scope: !9706)
!9819 = !DILocation(line: 478, column: 70, scope: !9708)
!9820 = !DILocation(line: 478, column: 25, scope: !9710)
!9821 = !DILocation(line: 475, column: 47, scope: !9712)
!9822 = !DILocation(line: 475, column: 29, scope: !9714)
!9823 = !DILocation(line: 478, column: 70, scope: !9716)
!9824 = !DILocation(line: 478, column: 25, scope: !9718)
!9825 = !DILocation(line: 475, column: 47, scope: !9720)
!9826 = !DILocation(line: 475, column: 29, scope: !9722)
!9827 = !DILocation(line: 478, column: 70, scope: !9724)
!9828 = !DILocation(line: 478, column: 25, scope: !9726)
!9829 = !DILocation(line: 475, column: 47, scope: !9728)
!9830 = !DILocation(line: 475, column: 29, scope: !9730)
!9831 = !DILocation(line: 478, column: 70, scope: !9732)
!9832 = !DILocation(line: 478, column: 25, scope: !9734)
!9833 = !DILocation(line: 475, column: 47, scope: !9736)
!9834 = !DILocation(line: 475, column: 29, scope: !9738)
!9835 = !DILocation(line: 478, column: 70, scope: !9740)
!9836 = !DILocation(line: 478, column: 25, scope: !9742)
!9837 = !DILocation(line: 475, column: 47, scope: !9744)
!9838 = !DILocation(line: 475, column: 29, scope: !9746)
!9839 = !DILocation(line: 478, column: 70, scope: !9748)
!9840 = !DILocation(line: 478, column: 25, scope: !9750)
!9841 = !DILocation(line: 475, column: 47, scope: !9752)
!9842 = !DILocation(line: 475, column: 29, scope: !9754)
!9843 = !DILocation(line: 478, column: 70, scope: !9756)
!9844 = !DILocation(line: 478, column: 25, scope: !9758)
!9845 = !DILocation(line: 475, column: 47, scope: !9760)
!9846 = !DILocation(line: 475, column: 29, scope: !9762)
!9847 = !DILocation(line: 478, column: 70, scope: !9764)
!9848 = !DILocation(line: 478, column: 25, scope: !9766)
!9849 = !DILocation(line: 475, column: 47, scope: !9768)
!9850 = !DILocation(line: 475, column: 29, scope: !9770)
!9851 = !DILocation(line: 478, column: 70, scope: !9772)
!9852 = !DILocation(line: 478, column: 25, scope: !9774)
!9853 = !DILocation(line: 475, column: 47, scope: !9776)
!9854 = !DILocation(line: 475, column: 29, scope: !9778)
!9855 = !DILocation(line: 478, column: 70, scope: !9780)
!9856 = !DILocation(line: 478, column: 25, scope: !9782)
!9857 = !DILocation(line: 475, column: 47, scope: !9784)
!9858 = !DILocation(line: 475, column: 29, scope: !9786)
!9859 = !DILocation(line: 478, column: 70, scope: !9788)
!9860 = !DILocation(line: 478, column: 25, scope: !9790)
!9861 = !DILocation(line: 475, column: 47, scope: !9792)
!9862 = !DILocation(line: 475, column: 29, scope: !9794)
!9863 = !DILocation(line: 478, column: 70, scope: !9796)
!9864 = !DILocation(line: 478, column: 25, scope: !9798)
!9865 = !DILocation(line: 484, column: 43, scope: !9802)
!9866 = !DILocation(line: 484, column: 25, scope: !9804)
!9867 = !DILocation(line: 487, column: 38, scope: !9806)
!9868 = !DILocation(line: 487, column: 21, scope: !9808)
!9869 = !DILocation(line: 488, column: 70, scope: !9810)
!9870 = !DILocation(line: 488, column: 21, scope: !9812)
!9871 = !DILocation(line: 491, column: 43, scope: !9814)
!9872 = !DILocation(line: 491, column: 21, scope: !9816)
!9873 = !DILocation(line: 434, column: 20, scope: !9693)
!9874 = !DILocation(line: 434, column: 27, scope: !9693)
!9875 = !DILocation(line: 471, column: 21, scope: !9702)
!9876 = !DILocation(line: 481, column: 21, scope: !9800)
!9877 = !DILocation(line: 471, column: 33, scope: !9693)
!9878 = !DILocation(line: 473, column: 46, scope: !9702)
!9879 = !DILocation(line: 474, column: 29, scope: !9702)
!9880 = !DILocation(line: 474, column: 28, scope: !9702)
!9881 = !DILocation(line: 477, column: 25, scope: !9702)
!9882 = !DILocation(line: 478, column: 25, scope: !9702)
!9883 = !DILocation(line: 475, column: 29, scope: !9702)
!9884 = !DILocation(line: 475, column: 29, scope: !9704)
!9885 = !DILocation(line: 494, column: 14, scope: !9693)
!9886 = !DILocation(line: 478, column: 25, scope: !9708)
!9887 = !DILocation(line: 475, column: 29, scope: !9712)
!9888 = !DILocation(line: 478, column: 25, scope: !9716)
!9889 = !DILocation(line: 475, column: 29, scope: !9720)
!9890 = !DILocation(line: 478, column: 25, scope: !9724)
!9891 = !DILocation(line: 475, column: 29, scope: !9728)
!9892 = !DILocation(line: 478, column: 25, scope: !9732)
!9893 = !DILocation(line: 475, column: 29, scope: !9736)
!9894 = !DILocation(line: 478, column: 25, scope: !9740)
!9895 = !DILocation(line: 475, column: 29, scope: !9744)
!9896 = !DILocation(line: 478, column: 25, scope: !9748)
!9897 = !DILocation(line: 475, column: 29, scope: !9752)
!9898 = !DILocation(line: 478, column: 25, scope: !9756)
!9899 = !DILocation(line: 475, column: 29, scope: !9760)
!9900 = !DILocation(line: 478, column: 25, scope: !9764)
!9901 = !DILocation(line: 475, column: 29, scope: !9768)
!9902 = !DILocation(line: 478, column: 25, scope: !9772)
!9903 = !DILocation(line: 475, column: 29, scope: !9776)
!9904 = !DILocation(line: 478, column: 25, scope: !9780)
!9905 = !DILocation(line: 475, column: 29, scope: !9784)
!9906 = !DILocation(line: 478, column: 25, scope: !9788)
!9907 = !DILocation(line: 481, column: 34, scope: !9702)
!9908 = !DILocation(line: 481, column: 47, scope: !9702)
!9909 = !DILocation(line: 481, column: 46, scope: !9702)
!9910 = !DILocation(line: 482, column: 20, scope: !9800)
!9911 = !DILocation(line: 475, column: 29, scope: !9792)
!9912 = !DILocation(line: 478, column: 25, scope: !9796)
!9913 = !DILocation(line: 490, column: 20, scope: !9800)
!9914 = !DILocation(line: 483, column: 25, scope: !9800)
!9915 = !DILocation(line: 483, column: 24, scope: !9800)
!9916 = !DILocation(line: 486, column: 21, scope: !9800)
!9917 = !DILocation(line: 487, column: 21, scope: !9800)
!9918 = !DILocation(line: 484, column: 25, scope: !9800)
!9919 = !DILocation(line: 484, column: 25, scope: !9802)
!9920 = !DILocation(line: 488, column: 21, scope: !9800)
!9921 = !DILocation(line: 487, column: 21, scope: !9806)
!9922 = !DILocation(line: 488, column: 21, scope: !9810)
!9923 = !DILocation(line: 493, column: 17, scope: !9800)
!9924 = !DILocation(line: 491, column: 21, scope: !9800)
!9925 = !DILocation(line: 491, column: 21, scope: !9814)
!9926 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h058264fb3bb5378bE", scope: !9927, file: !8160, line: 497, type: !9695, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9928)
!9927 = !DINamespace(name: "{impl#59}", scope: !778)
!9928 = !{!9929, !9930}
!9929 = !DILocalVariable(name: "self", arg: 1, scope: !9926, file: !8160, line: 497, type: !9697)
!9930 = !DILocalVariable(name: "f", arg: 2, scope: !9926, file: !8160, line: 497, type: !206)
!9931 = !DILocation(line: 497, column: 20, scope: !9926)
!9932 = !DILocation(line: 497, column: 27, scope: !9926)
!9933 = !DILocation(line: 498, column: 17, scope: !9926)
!9934 = !DILocation(line: 499, column: 14, scope: !9926)
!9935 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hc4c5bc7f8f8cf81eE", scope: !9936, file: !8160, line: 502, type: !9695, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9937)
!9936 = !DINamespace(name: "{impl#60}", scope: !778)
!9937 = !{!9938, !9939}
!9938 = !DILocalVariable(name: "self", arg: 1, scope: !9935, file: !8160, line: 502, type: !9697)
!9939 = !DILocalVariable(name: "f", arg: 2, scope: !9935, file: !8160, line: 502, type: !206)
!9940 = !DILocation(line: 502, column: 20, scope: !9935)
!9941 = !DILocation(line: 502, column: 27, scope: !9935)
!9942 = !DILocation(line: 503, column: 17, scope: !9935)
!9943 = !DILocation(line: 504, column: 14, scope: !9935)
!9944 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hc620c51140986bddE", scope: !9945, file: !8160, line: 507, type: !9695, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9946)
!9945 = !DINamespace(name: "{impl#61}", scope: !778)
!9946 = !{!9947, !9948}
!9947 = !DILocalVariable(name: "self", arg: 1, scope: !9944, file: !8160, line: 507, type: !9697)
!9948 = !DILocalVariable(name: "f", arg: 2, scope: !9944, file: !8160, line: 507, type: !206)
!9949 = !DILocation(line: 507, column: 20, scope: !9944)
!9950 = !DILocation(line: 507, column: 27, scope: !9944)
!9951 = !DILocation(line: 508, column: 17, scope: !9944)
!9952 = !DILocation(line: 509, column: 14, scope: !9944)
!9953 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h5a98161f2c51b0fdE", scope: !9954, file: !8160, line: 512, type: !9695, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9955)
!9954 = !DINamespace(name: "{impl#62}", scope: !778)
!9955 = !{!9956, !9957}
!9956 = !DILocalVariable(name: "self", arg: 1, scope: !9953, file: !8160, line: 512, type: !9697)
!9957 = !DILocalVariable(name: "f", arg: 2, scope: !9953, file: !8160, line: 512, type: !206)
!9958 = !DILocation(line: 512, column: 20, scope: !9953)
!9959 = !DILocation(line: 512, column: 27, scope: !9953)
!9960 = !DILocation(line: 513, column: 17, scope: !9953)
!9961 = !DILocation(line: 514, column: 14, scope: !9953)
!9962 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5debug8Dr7Flags3all17h9cc24f92481a14e3E", scope: !5110, file: !8160, line: 532, type: !9963, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !25)
!9963 = !DISubroutineType(types: !9964)
!9964 = !{!5110}
!9965 = !DILocation(line: 533, column: 17, scope: !9962)
!9966 = !DILocation(line: 541, column: 14, scope: !9962)
!9967 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5debug8Dr7Flags4bits17hbd910a9b025c3c49E", scope: !5110, file: !8160, line: 545, type: !9968, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9970)
!9968 = !DISubroutineType(types: !9969)
!9969 = !{!49, !9697}
!9970 = !{!9971}
!9971 = !DILocalVariable(name: "self", arg: 1, scope: !9967, file: !8160, line: 545, type: !9697)
!9972 = !DILocation(line: 545, column: 31, scope: !9967)
!9973 = !DILocation(line: 546, column: 17, scope: !9967)
!9974 = !DILocation(line: 547, column: 14, scope: !9967)
!9975 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_0_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17hb573ed492b54b186E", scope: !9976, file: !8160, line: 460, type: !9978, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9980)
!9976 = !DINamespace(name: "{impl#0}", scope: !9977)
!9977 = !DINamespace(name: "fmt", scope: !9694)
!9978 = !DISubroutineType(types: !9979)
!9979 = !{!306, !9697}
!9980 = !{!9981}
!9981 = !DILocalVariable(name: "self", arg: 1, scope: !9982, file: !5046, line: 163, type: !9697)
!9982 = !DILexicalBlockFile(scope: !9975, file: !5046, discriminator: 0)
!9983 = !DILocation(line: 163, column: 1, scope: !9982)
!9984 = !DILocation(line: 875, column: 11, scope: !9975)
!9985 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_1_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17h1428ddd01c3cf769E", scope: !9976, file: !8160, line: 460, type: !9978, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9986)
!9986 = !{!9987}
!9987 = !DILocalVariable(name: "self", arg: 1, scope: !9988, file: !5046, line: 163, type: !9697)
!9988 = !DILexicalBlockFile(scope: !9985, file: !5046, discriminator: 0)
!9989 = !DILocation(line: 163, column: 1, scope: !9988)
!9990 = !DILocation(line: 875, column: 11, scope: !9985)
!9991 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_2_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17h2e038832477e1890E", scope: !9976, file: !8160, line: 460, type: !9978, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9992)
!9992 = !{!9993}
!9993 = !DILocalVariable(name: "self", arg: 1, scope: !9994, file: !5046, line: 163, type: !9697)
!9994 = !DILexicalBlockFile(scope: !9991, file: !5046, discriminator: 0)
!9995 = !DILocation(line: 163, column: 1, scope: !9994)
!9996 = !DILocation(line: 875, column: 11, scope: !9991)
!9997 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_3_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17h61d7071d4c544b53E", scope: !9976, file: !8160, line: 460, type: !9978, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !9998)
!9998 = !{!9999}
!9999 = !DILocalVariable(name: "self", arg: 1, scope: !10000, file: !5046, line: 163, type: !9697)
!10000 = !DILexicalBlockFile(scope: !9997, file: !5046, discriminator: 0)
!10001 = !DILocation(line: 163, column: 1, scope: !10000)
!10002 = !DILocation(line: 875, column: 11, scope: !9997)
!10003 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_0_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17he2c9fae4e5159f6eE", scope: !9976, file: !8160, line: 460, type: !9978, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10004)
!10004 = !{!10005}
!10005 = !DILocalVariable(name: "self", arg: 1, scope: !10006, file: !5046, line: 163, type: !9697)
!10006 = !DILexicalBlockFile(scope: !10003, file: !5046, discriminator: 0)
!10007 = !DILocation(line: 163, column: 1, scope: !10006)
!10008 = !DILocation(line: 875, column: 11, scope: !10003)
!10009 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_1_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17hc1e30e285417ce30E", scope: !9976, file: !8160, line: 460, type: !9978, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10010)
!10010 = !{!10011}
!10011 = !DILocalVariable(name: "self", arg: 1, scope: !10012, file: !5046, line: 163, type: !9697)
!10012 = !DILexicalBlockFile(scope: !10009, file: !5046, discriminator: 0)
!10013 = !DILocation(line: 163, column: 1, scope: !10012)
!10014 = !DILocation(line: 875, column: 11, scope: !10009)
!10015 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_2_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17h4fe421311322d0d6E", scope: !9976, file: !8160, line: 460, type: !9978, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10016)
!10016 = !{!10017}
!10017 = !DILocalVariable(name: "self", arg: 1, scope: !10018, file: !5046, line: 163, type: !9697)
!10018 = !DILexicalBlockFile(scope: !10015, file: !5046, discriminator: 0)
!10019 = !DILocation(line: 163, column: 1, scope: !10018)
!10020 = !DILocation(line: 875, column: 11, scope: !10015)
!10021 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_3_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17hfa60e85d07e739d0E", scope: !9976, file: !8160, line: 460, type: !9978, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10022)
!10022 = !{!10023}
!10023 = !DILocalVariable(name: "self", arg: 1, scope: !10024, file: !5046, line: 163, type: !9697)
!10024 = !DILexicalBlockFile(scope: !10021, file: !5046, discriminator: 0)
!10025 = !DILocation(line: 163, column: 1, scope: !10024)
!10026 = !DILocation(line: 875, column: 11, scope: !10021)
!10027 = distinct !DISubprogram(name: "LOCAL_EXACT_BREAKPOINT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17hb7383f0e441d0b3dE", scope: !9976, file: !8160, line: 460, type: !9978, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10028)
!10028 = !{!10029}
!10029 = !DILocalVariable(name: "self", arg: 1, scope: !10030, file: !5046, line: 163, type: !9697)
!10030 = !DILexicalBlockFile(scope: !10027, file: !5046, discriminator: 0)
!10031 = !DILocation(line: 163, column: 1, scope: !10030)
!10032 = !DILocation(line: 875, column: 11, scope: !10027)
!10033 = distinct !DISubprogram(name: "GLOBAL_EXACT_BREAKPOINT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17h777d1935e10db233E", scope: !9976, file: !8160, line: 460, type: !9978, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10034)
!10034 = !{!10035}
!10035 = !DILocalVariable(name: "self", arg: 1, scope: !10036, file: !5046, line: 163, type: !9697)
!10036 = !DILexicalBlockFile(scope: !10033, file: !5046, discriminator: 0)
!10037 = !DILocation(line: 163, column: 1, scope: !10036)
!10038 = !DILocation(line: 875, column: 11, scope: !10033)
!10039 = distinct !DISubprogram(name: "RESTRICTED_TRANSACTIONAL_MEMORY", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17h38f500f51d4d07c0E", scope: !9976, file: !8160, line: 460, type: !9978, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10040)
!10040 = !{!10041}
!10041 = !DILocalVariable(name: "self", arg: 1, scope: !10042, file: !5046, line: 163, type: !9697)
!10042 = !DILexicalBlockFile(scope: !10039, file: !5046, discriminator: 0)
!10043 = !DILocation(line: 163, column: 1, scope: !10042)
!10044 = !DILocation(line: 875, column: 11, scope: !10039)
!10045 = distinct !DISubprogram(name: "GENERAL_DETECT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17hb471eb624c3ed4f6E", scope: !9976, file: !8160, line: 460, type: !9978, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10046)
!10046 = !{!10047}
!10047 = !DILocalVariable(name: "self", arg: 1, scope: !10048, file: !5046, line: 163, type: !9697)
!10048 = !DILexicalBlockFile(scope: !10045, file: !5046, discriminator: 0)
!10049 = !DILocation(line: 163, column: 1, scope: !10048)
!10050 = !DILocation(line: 875, column: 11, scope: !10045)
!10051 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN82_$LT$x86_64..registers..debug..BreakpointCondition$u20$as$u20$core..fmt..Debug$GT$3fmt17h64683cf16c43087eE", scope: !10052, file: !5046, line: 236, type: !10053, scopeLine: 236, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10056)
!10052 = !DINamespace(name: "{impl#77}", scope: !778)
!10053 = !DISubroutineType(types: !10054)
!10054 = !{!188, !10055, !206}
!10055 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::BreakpointCondition", baseType: !785, size: 64, align: 64, dwarfAddressSpace: 0)
!10056 = !{!10057, !10058}
!10057 = !DILocalVariable(name: "self", arg: 1, scope: !10051, file: !5046, line: 236, type: !10055)
!10058 = !DILocalVariable(name: "f", arg: 2, scope: !10051, file: !5046, line: 236, type: !206)
!10059 = !DILocation(line: 236, column: 23, scope: !10051)
!10060 = !DILocation(line: 236, column: 27, scope: !10051)
!10061 = !DILocation(line: 236, column: 28, scope: !10051)
!10062 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..registers..debug..BreakpointSize$u20$as$u20$core..fmt..Debug$GT$3fmt17h6337ff468f10543eE", scope: !10063, file: !5046, line: 271, type: !10064, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10067)
!10063 = !DINamespace(name: "{impl#84}", scope: !778)
!10064 = !DISubroutineType(types: !10065)
!10065 = !{!188, !10066, !206}
!10066 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::BreakpointSize", baseType: !777, size: 64, align: 64, dwarfAddressSpace: 0)
!10067 = !{!10068, !10069}
!10068 = !DILocalVariable(name: "self", arg: 1, scope: !10062, file: !5046, line: 271, type: !10066)
!10069 = !DILocalVariable(name: "f", arg: 2, scope: !10062, file: !5046, line: 271, type: !206)
!10070 = !DILocation(line: 271, column: 23, scope: !10062)
!10071 = !DILocation(line: 271, column: 27, scope: !10062)
!10072 = !DILocation(line: 271, column: 28, scope: !10062)
!10073 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..fmt..Debug$GT$3fmt17h173d948ca69bde45E", scope: !10074, file: !5046, line: 319, type: !10075, scopeLine: 319, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10077)
!10074 = !DINamespace(name: "{impl#91}", scope: !778)
!10075 = !DISubroutineType(types: !10076)
!10076 = !{!188, !5267, !206}
!10077 = !{!10078, !10079}
!10078 = !DILocalVariable(name: "self", arg: 1, scope: !10073, file: !5046, line: 319, type: !5267)
!10079 = !DILocalVariable(name: "f", arg: 2, scope: !10073, file: !5046, line: 319, type: !206)
!10080 = !DILocation(line: 319, column: 23, scope: !10073)
!10081 = !DILocation(line: 322, column: 5, scope: !10073)
!10082 = !DILocation(line: 319, column: 28, scope: !10073)
!10083 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr7$u20$as$u20$core..fmt..Debug$GT$3fmt17h1d511ccf3d0fb93cE", scope: !10084, file: !5046, line: 434, type: !10085, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10089)
!10084 = !DINamespace(name: "{impl#96}", scope: !778)
!10085 = !DISubroutineType(types: !10086)
!10086 = !{!188, !10087, !206}
!10087 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr7", baseType: !10088, size: 64, align: 64, dwarfAddressSpace: 0)
!10088 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr7", scope: !778, file: !2, align: 8, elements: !25, identifier: "e02a9be496db6d83538f21225d4de84")
!10089 = !{!10090, !10091}
!10090 = !DILocalVariable(name: "self", arg: 1, scope: !10083, file: !5046, line: 434, type: !10087)
!10091 = !DILocalVariable(name: "f", arg: 2, scope: !10083, file: !5046, line: 434, type: !206)
!10092 = !DILocation(line: 434, column: 10, scope: !10083)
!10093 = !DILocation(line: 434, column: 15, scope: !10083)
!10094 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN75_$LT$x86_64..registers..model_specific..Msr$u20$as$u20$core..fmt..Debug$GT$3fmt17h8a9a11196baa4e95E", scope: !10096, file: !10095, line: 9, type: !10098, scopeLine: 9, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10104)
!10095 = !DIFile(filename: "src/registers/model_specific.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "8ba587ca82f8fefa8401d3fd1ed061d6")
!10096 = !DINamespace(name: "{impl#10}", scope: !10097)
!10097 = !DINamespace(name: "model_specific", scope: !779)
!10098 = !DISubroutineType(types: !10099)
!10099 = !{!188, !10100, !206}
!10100 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::Msr", baseType: !10101, size: 64, align: 64, dwarfAddressSpace: 0)
!10101 = !DICompositeType(tag: DW_TAG_structure_type, name: "Msr", scope: !10097, file: !2, size: 32, align: 32, elements: !10102, templateParams: !25, identifier: "b93d1407e3b0212a3320b21e9d4ae3c5")
!10102 = !{!10103}
!10103 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !10101, file: !2, baseType: !28, size: 32, align: 32)
!10104 = !{!10105, !10106}
!10105 = !DILocalVariable(name: "self", arg: 1, scope: !10094, file: !10095, line: 9, type: !10100)
!10106 = !DILocalVariable(name: "f", arg: 2, scope: !10094, file: !10095, line: 9, type: !206)
!10107 = !DILocation(line: 9, column: 10, scope: !10094)
!10108 = !DILocation(line: 10, column: 16, scope: !10094)
!10109 = !DILocation(line: 9, column: 15, scope: !10094)
!10110 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..Efer$u20$as$u20$core..fmt..Debug$GT$3fmt17h14b426337daaae63E", scope: !10111, file: !10095, line: 21, type: !10112, scopeLine: 21, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10116)
!10111 = !DINamespace(name: "{impl#11}", scope: !10097)
!10112 = !DISubroutineType(types: !10113)
!10113 = !{!188, !10114, !206}
!10114 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::Efer", baseType: !10115, size: 64, align: 64, dwarfAddressSpace: 0)
!10115 = !DICompositeType(tag: DW_TAG_structure_type, name: "Efer", scope: !10097, file: !2, align: 8, elements: !25, identifier: "af52738eb6d24ec21ad50c3585106fde")
!10116 = !{!10117, !10118}
!10117 = !DILocalVariable(name: "self", arg: 1, scope: !10110, file: !10095, line: 21, type: !10114)
!10118 = !DILocalVariable(name: "f", arg: 2, scope: !10110, file: !10095, line: 21, type: !206)
!10119 = !DILocation(line: 21, column: 10, scope: !10110)
!10120 = !DILocation(line: 21, column: 15, scope: !10110)
!10121 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..model_specific..FsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17hf8f05fd1be574558E", scope: !10122, file: !10095, line: 25, type: !10123, scopeLine: 25, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10127)
!10122 = !DINamespace(name: "{impl#12}", scope: !10097)
!10123 = !DISubroutineType(types: !10124)
!10124 = !{!188, !10125, !206}
!10125 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::FsBase", baseType: !10126, size: 64, align: 64, dwarfAddressSpace: 0)
!10126 = !DICompositeType(tag: DW_TAG_structure_type, name: "FsBase", scope: !10097, file: !2, align: 8, elements: !25, identifier: "51c8a1c2f251c329e5149f2f3bb98c5c")
!10127 = !{!10128, !10129}
!10128 = !DILocalVariable(name: "self", arg: 1, scope: !10121, file: !10095, line: 25, type: !10125)
!10129 = !DILocalVariable(name: "f", arg: 2, scope: !10121, file: !10095, line: 25, type: !206)
!10130 = !DILocation(line: 25, column: 10, scope: !10121)
!10131 = !DILocation(line: 25, column: 15, scope: !10121)
!10132 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..model_specific..GsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17h3aa1d3cd9d6a69d3E", scope: !10133, file: !10095, line: 34, type: !10134, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10138)
!10133 = !DINamespace(name: "{impl#13}", scope: !10097)
!10134 = !DISubroutineType(types: !10135)
!10135 = !{!188, !10136, !206}
!10136 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::GsBase", baseType: !10137, size: 64, align: 64, dwarfAddressSpace: 0)
!10137 = !DICompositeType(tag: DW_TAG_structure_type, name: "GsBase", scope: !10097, file: !2, align: 8, elements: !25, identifier: "ac4ab78dd4d5c8e356e3791944eb586")
!10138 = !{!10139, !10140}
!10139 = !DILocalVariable(name: "self", arg: 1, scope: !10132, file: !10095, line: 34, type: !10136)
!10140 = !DILocalVariable(name: "f", arg: 2, scope: !10132, file: !10095, line: 34, type: !206)
!10141 = !DILocation(line: 34, column: 10, scope: !10132)
!10142 = !DILocation(line: 34, column: 15, scope: !10132)
!10143 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..registers..model_specific..KernelGsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17h6dc333a46817e61fE", scope: !10144, file: !10095, line: 43, type: !10145, scopeLine: 43, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10149)
!10144 = !DINamespace(name: "{impl#14}", scope: !10097)
!10145 = !DISubroutineType(types: !10146)
!10146 = !{!188, !10147, !206}
!10147 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::KernelGsBase", baseType: !10148, size: 64, align: 64, dwarfAddressSpace: 0)
!10148 = !DICompositeType(tag: DW_TAG_structure_type, name: "KernelGsBase", scope: !10097, file: !2, align: 8, elements: !25, identifier: "11f30a6bee0dfaee4dfb1a1fbfa2a2b")
!10149 = !{!10150, !10151}
!10150 = !DILocalVariable(name: "self", arg: 1, scope: !10143, file: !10095, line: 43, type: !10147)
!10151 = !DILocalVariable(name: "f", arg: 2, scope: !10143, file: !10095, line: 43, type: !206)
!10152 = !DILocation(line: 43, column: 10, scope: !10143)
!10153 = !DILocation(line: 43, column: 15, scope: !10143)
!10154 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..Star$u20$as$u20$core..fmt..Debug$GT$3fmt17hc754432b576bf11cE", scope: !10155, file: !10095, line: 47, type: !10156, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10160)
!10155 = !DINamespace(name: "{impl#15}", scope: !10097)
!10156 = !DISubroutineType(types: !10157)
!10157 = !{!188, !10158, !206}
!10158 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::Star", baseType: !10159, size: 64, align: 64, dwarfAddressSpace: 0)
!10159 = !DICompositeType(tag: DW_TAG_structure_type, name: "Star", scope: !10097, file: !2, align: 8, elements: !25, identifier: "72a2c4e5c29bb4c2f5fbcd853a1a93dd")
!10160 = !{!10161, !10162}
!10161 = !DILocalVariable(name: "self", arg: 1, scope: !10154, file: !10095, line: 47, type: !10158)
!10162 = !DILocalVariable(name: "f", arg: 2, scope: !10154, file: !10095, line: 47, type: !206)
!10163 = !DILocation(line: 47, column: 10, scope: !10154)
!10164 = !DILocation(line: 47, column: 15, scope: !10154)
!10165 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..registers..model_specific..LStar$u20$as$u20$core..fmt..Debug$GT$3fmt17h63e5c9632451a7e0E", scope: !10166, file: !10095, line: 51, type: !10167, scopeLine: 51, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10171)
!10166 = !DINamespace(name: "{impl#16}", scope: !10097)
!10167 = !DISubroutineType(types: !10168)
!10168 = !{!188, !10169, !206}
!10169 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::LStar", baseType: !10170, size: 64, align: 64, dwarfAddressSpace: 0)
!10170 = !DICompositeType(tag: DW_TAG_structure_type, name: "LStar", scope: !10097, file: !2, align: 8, elements: !25, identifier: "f8819d2b9e46fcb27d8f981a36429c8f")
!10171 = !{!10172, !10173}
!10172 = !DILocalVariable(name: "self", arg: 1, scope: !10165, file: !10095, line: 51, type: !10169)
!10173 = !DILocalVariable(name: "f", arg: 2, scope: !10165, file: !10095, line: 51, type: !206)
!10174 = !DILocation(line: 51, column: 10, scope: !10165)
!10175 = !DILocation(line: 51, column: 15, scope: !10165)
!10176 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..model_specific..SFMask$u20$as$u20$core..fmt..Debug$GT$3fmt17h7f1ceee213d448efE", scope: !10177, file: !10095, line: 55, type: !10178, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10182)
!10177 = !DINamespace(name: "{impl#17}", scope: !10097)
!10178 = !DISubroutineType(types: !10179)
!10179 = !{!188, !10180, !206}
!10180 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::SFMask", baseType: !10181, size: 64, align: 64, dwarfAddressSpace: 0)
!10181 = !DICompositeType(tag: DW_TAG_structure_type, name: "SFMask", scope: !10097, file: !2, align: 8, elements: !25, identifier: "e0d8bd254a13dd239e7474d511b880b0")
!10182 = !{!10183, !10184}
!10183 = !DILocalVariable(name: "self", arg: 1, scope: !10176, file: !10095, line: 55, type: !10180)
!10184 = !DILocalVariable(name: "f", arg: 2, scope: !10176, file: !10095, line: 55, type: !206)
!10185 = !DILocation(line: 55, column: 10, scope: !10176)
!10186 = !DILocation(line: 55, column: 15, scope: !10176)
!10187 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..UCet$u20$as$u20$core..fmt..Debug$GT$3fmt17h77a5413d5c3e779bE", scope: !10188, file: !10095, line: 59, type: !10189, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10193)
!10188 = !DINamespace(name: "{impl#18}", scope: !10097)
!10189 = !DISubroutineType(types: !10190)
!10190 = !{!188, !10191, !206}
!10191 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::UCet", baseType: !10192, size: 64, align: 64, dwarfAddressSpace: 0)
!10192 = !DICompositeType(tag: DW_TAG_structure_type, name: "UCet", scope: !10097, file: !2, align: 8, elements: !25, identifier: "54a2f815e1d5555643651fd2ec9aa11c")
!10193 = !{!10194, !10195}
!10194 = !DILocalVariable(name: "self", arg: 1, scope: !10187, file: !10095, line: 59, type: !10191)
!10195 = !DILocalVariable(name: "f", arg: 2, scope: !10187, file: !10095, line: 59, type: !206)
!10196 = !DILocation(line: 59, column: 10, scope: !10187)
!10197 = !DILocation(line: 59, column: 15, scope: !10187)
!10198 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..SCet$u20$as$u20$core..fmt..Debug$GT$3fmt17h383d843aeb896b31E", scope: !10199, file: !10095, line: 63, type: !10200, scopeLine: 63, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10204)
!10199 = !DINamespace(name: "{impl#19}", scope: !10097)
!10200 = !DISubroutineType(types: !10201)
!10201 = !{!188, !10202, !206}
!10202 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::SCet", baseType: !10203, size: 64, align: 64, dwarfAddressSpace: 0)
!10203 = !DICompositeType(tag: DW_TAG_structure_type, name: "SCet", scope: !10097, file: !2, align: 8, elements: !25, identifier: "228aa7ed45d8594a706489496bd7bff2")
!10204 = !{!10205, !10206}
!10205 = !DILocalVariable(name: "self", arg: 1, scope: !10198, file: !10095, line: 63, type: !10202)
!10206 = !DILocalVariable(name: "f", arg: 2, scope: !10198, file: !10095, line: 63, type: !206)
!10207 = !DILocation(line: 63, column: 10, scope: !10198)
!10208 = !DILocation(line: 63, column: 15, scope: !10198)
!10209 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hf849e5280a56dbe5E", scope: !10210, file: !8160, line: 434, type: !10211, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10217)
!10210 = !DINamespace(name: "{impl#29}", scope: !10097)
!10211 = !DISubroutineType(types: !10212)
!10212 = !{!188, !10213, !206}
!10213 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::EferFlags", baseType: !10214, size: 64, align: 64, dwarfAddressSpace: 0)
!10214 = !DICompositeType(tag: DW_TAG_structure_type, name: "EferFlags", scope: !10097, file: !2, size: 64, align: 64, elements: !10215, templateParams: !25, identifier: "bcbe20cfccdbb38ea58fa0d5f36ad3ac")
!10215 = !{!10216}
!10216 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !10214, file: !2, baseType: !49, size: 64, align: 64)
!10217 = !{!10218, !10219, !10220, !10222, !10224, !10226, !10228, !10230, !10232, !10234, !10236, !10238, !10240, !10242, !10244, !10246, !10248, !10250, !10252, !10254, !10256, !10258, !10260, !10262, !10264, !10266, !10268, !10270, !10272, !10274, !10276, !10278, !10280, !10282, !10284, !10286, !10288, !10290, !10292, !10294, !10296, !10298, !10300, !10302}
!10218 = !DILocalVariable(name: "self", arg: 1, scope: !10209, file: !8160, line: 434, type: !10213)
!10219 = !DILocalVariable(name: "f", arg: 2, scope: !10209, file: !8160, line: 434, type: !206)
!10220 = !DILocalVariable(name: "first", scope: !10221, file: !8160, line: 471, type: !306, align: 1)
!10221 = distinct !DILexicalBlock(scope: !10209, file: !8160, line: 471, column: 17)
!10222 = !DILocalVariable(name: "residual", scope: !10223, file: !8160, line: 475, type: !8175, align: 1)
!10223 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 475, column: 47)
!10224 = !DILocalVariable(name: "val", scope: !10225, file: !8160, line: 475, type: !7, align: 1)
!10225 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 475, column: 29)
!10226 = !DILocalVariable(name: "residual", scope: !10227, file: !8160, line: 478, type: !8175, align: 1)
!10227 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 478, column: 70)
!10228 = !DILocalVariable(name: "val", scope: !10229, file: !8160, line: 478, type: !7, align: 1)
!10229 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 478, column: 25)
!10230 = !DILocalVariable(name: "residual", scope: !10231, file: !8160, line: 475, type: !8175, align: 1)
!10231 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 475, column: 47)
!10232 = !DILocalVariable(name: "val", scope: !10233, file: !8160, line: 475, type: !7, align: 1)
!10233 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 475, column: 29)
!10234 = !DILocalVariable(name: "residual", scope: !10235, file: !8160, line: 478, type: !8175, align: 1)
!10235 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 478, column: 70)
!10236 = !DILocalVariable(name: "val", scope: !10237, file: !8160, line: 478, type: !7, align: 1)
!10237 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 478, column: 25)
!10238 = !DILocalVariable(name: "residual", scope: !10239, file: !8160, line: 475, type: !8175, align: 1)
!10239 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 475, column: 47)
!10240 = !DILocalVariable(name: "val", scope: !10241, file: !8160, line: 475, type: !7, align: 1)
!10241 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 475, column: 29)
!10242 = !DILocalVariable(name: "residual", scope: !10243, file: !8160, line: 478, type: !8175, align: 1)
!10243 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 478, column: 70)
!10244 = !DILocalVariable(name: "val", scope: !10245, file: !8160, line: 478, type: !7, align: 1)
!10245 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 478, column: 25)
!10246 = !DILocalVariable(name: "residual", scope: !10247, file: !8160, line: 475, type: !8175, align: 1)
!10247 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 475, column: 47)
!10248 = !DILocalVariable(name: "val", scope: !10249, file: !8160, line: 475, type: !7, align: 1)
!10249 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 475, column: 29)
!10250 = !DILocalVariable(name: "residual", scope: !10251, file: !8160, line: 478, type: !8175, align: 1)
!10251 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 478, column: 70)
!10252 = !DILocalVariable(name: "val", scope: !10253, file: !8160, line: 478, type: !7, align: 1)
!10253 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 478, column: 25)
!10254 = !DILocalVariable(name: "residual", scope: !10255, file: !8160, line: 475, type: !8175, align: 1)
!10255 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 475, column: 47)
!10256 = !DILocalVariable(name: "val", scope: !10257, file: !8160, line: 475, type: !7, align: 1)
!10257 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 475, column: 29)
!10258 = !DILocalVariable(name: "residual", scope: !10259, file: !8160, line: 478, type: !8175, align: 1)
!10259 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 478, column: 70)
!10260 = !DILocalVariable(name: "val", scope: !10261, file: !8160, line: 478, type: !7, align: 1)
!10261 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 478, column: 25)
!10262 = !DILocalVariable(name: "residual", scope: !10263, file: !8160, line: 475, type: !8175, align: 1)
!10263 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 475, column: 47)
!10264 = !DILocalVariable(name: "val", scope: !10265, file: !8160, line: 475, type: !7, align: 1)
!10265 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 475, column: 29)
!10266 = !DILocalVariable(name: "residual", scope: !10267, file: !8160, line: 478, type: !8175, align: 1)
!10267 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 478, column: 70)
!10268 = !DILocalVariable(name: "val", scope: !10269, file: !8160, line: 478, type: !7, align: 1)
!10269 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 478, column: 25)
!10270 = !DILocalVariable(name: "residual", scope: !10271, file: !8160, line: 475, type: !8175, align: 1)
!10271 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 475, column: 47)
!10272 = !DILocalVariable(name: "val", scope: !10273, file: !8160, line: 475, type: !7, align: 1)
!10273 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 475, column: 29)
!10274 = !DILocalVariable(name: "residual", scope: !10275, file: !8160, line: 478, type: !8175, align: 1)
!10275 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 478, column: 70)
!10276 = !DILocalVariable(name: "val", scope: !10277, file: !8160, line: 478, type: !7, align: 1)
!10277 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 478, column: 25)
!10278 = !DILocalVariable(name: "residual", scope: !10279, file: !8160, line: 475, type: !8175, align: 1)
!10279 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 475, column: 47)
!10280 = !DILocalVariable(name: "val", scope: !10281, file: !8160, line: 475, type: !7, align: 1)
!10281 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 475, column: 29)
!10282 = !DILocalVariable(name: "residual", scope: !10283, file: !8160, line: 478, type: !8175, align: 1)
!10283 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 478, column: 70)
!10284 = !DILocalVariable(name: "val", scope: !10285, file: !8160, line: 478, type: !7, align: 1)
!10285 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 478, column: 25)
!10286 = !DILocalVariable(name: "extra_bits", scope: !10287, file: !8160, line: 481, type: !49, align: 8)
!10287 = distinct !DILexicalBlock(scope: !10221, file: !8160, line: 481, column: 17)
!10288 = !DILocalVariable(name: "residual", scope: !10289, file: !8160, line: 484, type: !8175, align: 1)
!10289 = distinct !DILexicalBlock(scope: !10287, file: !8160, line: 484, column: 43)
!10290 = !DILocalVariable(name: "val", scope: !10291, file: !8160, line: 484, type: !7, align: 1)
!10291 = distinct !DILexicalBlock(scope: !10287, file: !8160, line: 484, column: 25)
!10292 = !DILocalVariable(name: "residual", scope: !10293, file: !8160, line: 487, type: !8175, align: 1)
!10293 = distinct !DILexicalBlock(scope: !10287, file: !8160, line: 487, column: 38)
!10294 = !DILocalVariable(name: "val", scope: !10295, file: !8160, line: 487, type: !7, align: 1)
!10295 = distinct !DILexicalBlock(scope: !10287, file: !8160, line: 487, column: 21)
!10296 = !DILocalVariable(name: "residual", scope: !10297, file: !8160, line: 488, type: !8175, align: 1)
!10297 = distinct !DILexicalBlock(scope: !10287, file: !8160, line: 488, column: 70)
!10298 = !DILocalVariable(name: "val", scope: !10299, file: !8160, line: 488, type: !7, align: 1)
!10299 = distinct !DILexicalBlock(scope: !10287, file: !8160, line: 488, column: 21)
!10300 = !DILocalVariable(name: "residual", scope: !10301, file: !8160, line: 491, type: !8175, align: 1)
!10301 = distinct !DILexicalBlock(scope: !10287, file: !8160, line: 491, column: 43)
!10302 = !DILocalVariable(name: "val", scope: !10303, file: !8160, line: 491, type: !7, align: 1)
!10303 = distinct !DILexicalBlock(scope: !10287, file: !8160, line: 491, column: 21)
!10304 = !DILocation(line: 475, column: 47, scope: !10223)
!10305 = !DILocation(line: 475, column: 29, scope: !10225)
!10306 = !DILocation(line: 478, column: 70, scope: !10227)
!10307 = !DILocation(line: 478, column: 25, scope: !10229)
!10308 = !DILocation(line: 475, column: 47, scope: !10231)
!10309 = !DILocation(line: 475, column: 29, scope: !10233)
!10310 = !DILocation(line: 478, column: 70, scope: !10235)
!10311 = !DILocation(line: 478, column: 25, scope: !10237)
!10312 = !DILocation(line: 475, column: 47, scope: !10239)
!10313 = !DILocation(line: 475, column: 29, scope: !10241)
!10314 = !DILocation(line: 478, column: 70, scope: !10243)
!10315 = !DILocation(line: 478, column: 25, scope: !10245)
!10316 = !DILocation(line: 475, column: 47, scope: !10247)
!10317 = !DILocation(line: 475, column: 29, scope: !10249)
!10318 = !DILocation(line: 478, column: 70, scope: !10251)
!10319 = !DILocation(line: 478, column: 25, scope: !10253)
!10320 = !DILocation(line: 475, column: 47, scope: !10255)
!10321 = !DILocation(line: 475, column: 29, scope: !10257)
!10322 = !DILocation(line: 478, column: 70, scope: !10259)
!10323 = !DILocation(line: 478, column: 25, scope: !10261)
!10324 = !DILocation(line: 475, column: 47, scope: !10263)
!10325 = !DILocation(line: 475, column: 29, scope: !10265)
!10326 = !DILocation(line: 478, column: 70, scope: !10267)
!10327 = !DILocation(line: 478, column: 25, scope: !10269)
!10328 = !DILocation(line: 475, column: 47, scope: !10271)
!10329 = !DILocation(line: 475, column: 29, scope: !10273)
!10330 = !DILocation(line: 478, column: 70, scope: !10275)
!10331 = !DILocation(line: 478, column: 25, scope: !10277)
!10332 = !DILocation(line: 475, column: 47, scope: !10279)
!10333 = !DILocation(line: 475, column: 29, scope: !10281)
!10334 = !DILocation(line: 478, column: 70, scope: !10283)
!10335 = !DILocation(line: 478, column: 25, scope: !10285)
!10336 = !DILocation(line: 484, column: 43, scope: !10289)
!10337 = !DILocation(line: 484, column: 25, scope: !10291)
!10338 = !DILocation(line: 487, column: 38, scope: !10293)
!10339 = !DILocation(line: 487, column: 21, scope: !10295)
!10340 = !DILocation(line: 488, column: 70, scope: !10297)
!10341 = !DILocation(line: 488, column: 21, scope: !10299)
!10342 = !DILocation(line: 491, column: 43, scope: !10301)
!10343 = !DILocation(line: 491, column: 21, scope: !10303)
!10344 = !DILocation(line: 434, column: 20, scope: !10209)
!10345 = !DILocation(line: 434, column: 27, scope: !10209)
!10346 = !DILocation(line: 471, column: 21, scope: !10221)
!10347 = !DILocation(line: 481, column: 21, scope: !10287)
!10348 = !DILocation(line: 471, column: 33, scope: !10209)
!10349 = !DILocation(line: 473, column: 46, scope: !10221)
!10350 = !DILocation(line: 474, column: 29, scope: !10221)
!10351 = !DILocation(line: 474, column: 28, scope: !10221)
!10352 = !DILocation(line: 477, column: 25, scope: !10221)
!10353 = !DILocation(line: 478, column: 25, scope: !10221)
!10354 = !DILocation(line: 475, column: 29, scope: !10221)
!10355 = !DILocation(line: 475, column: 29, scope: !10223)
!10356 = !DILocation(line: 494, column: 14, scope: !10209)
!10357 = !DILocation(line: 478, column: 25, scope: !10227)
!10358 = !DILocation(line: 475, column: 29, scope: !10231)
!10359 = !DILocation(line: 478, column: 25, scope: !10235)
!10360 = !DILocation(line: 475, column: 29, scope: !10239)
!10361 = !DILocation(line: 478, column: 25, scope: !10243)
!10362 = !DILocation(line: 475, column: 29, scope: !10247)
!10363 = !DILocation(line: 478, column: 25, scope: !10251)
!10364 = !DILocation(line: 475, column: 29, scope: !10255)
!10365 = !DILocation(line: 478, column: 25, scope: !10259)
!10366 = !DILocation(line: 475, column: 29, scope: !10263)
!10367 = !DILocation(line: 478, column: 25, scope: !10267)
!10368 = !DILocation(line: 475, column: 29, scope: !10271)
!10369 = !DILocation(line: 478, column: 25, scope: !10275)
!10370 = !DILocation(line: 481, column: 34, scope: !10221)
!10371 = !DILocation(line: 481, column: 47, scope: !10221)
!10372 = !DILocation(line: 481, column: 46, scope: !10221)
!10373 = !DILocation(line: 482, column: 20, scope: !10287)
!10374 = !DILocation(line: 475, column: 29, scope: !10279)
!10375 = !DILocation(line: 478, column: 25, scope: !10283)
!10376 = !DILocation(line: 490, column: 20, scope: !10287)
!10377 = !DILocation(line: 483, column: 25, scope: !10287)
!10378 = !DILocation(line: 483, column: 24, scope: !10287)
!10379 = !DILocation(line: 486, column: 21, scope: !10287)
!10380 = !DILocation(line: 487, column: 21, scope: !10287)
!10381 = !DILocation(line: 484, column: 25, scope: !10287)
!10382 = !DILocation(line: 484, column: 25, scope: !10289)
!10383 = !DILocation(line: 488, column: 21, scope: !10287)
!10384 = !DILocation(line: 487, column: 21, scope: !10293)
!10385 = !DILocation(line: 488, column: 21, scope: !10297)
!10386 = !DILocation(line: 493, column: 17, scope: !10287)
!10387 = !DILocation(line: 491, column: 21, scope: !10287)
!10388 = !DILocation(line: 491, column: 21, scope: !10301)
!10389 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN82_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h3d6cce2d8efe1768E", scope: !10390, file: !8160, line: 497, type: !10211, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10391)
!10390 = !DINamespace(name: "{impl#30}", scope: !10097)
!10391 = !{!10392, !10393}
!10392 = !DILocalVariable(name: "self", arg: 1, scope: !10389, file: !8160, line: 497, type: !10213)
!10393 = !DILocalVariable(name: "f", arg: 2, scope: !10389, file: !8160, line: 497, type: !206)
!10394 = !DILocation(line: 497, column: 20, scope: !10389)
!10395 = !DILocation(line: 497, column: 27, scope: !10389)
!10396 = !DILocation(line: 498, column: 17, scope: !10389)
!10397 = !DILocation(line: 499, column: 14, scope: !10389)
!10398 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h7a70fa314ef86c1fE", scope: !10399, file: !8160, line: 502, type: !10211, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10400)
!10399 = !DINamespace(name: "{impl#31}", scope: !10097)
!10400 = !{!10401, !10402}
!10401 = !DILocalVariable(name: "self", arg: 1, scope: !10398, file: !8160, line: 502, type: !10213)
!10402 = !DILocalVariable(name: "f", arg: 2, scope: !10398, file: !8160, line: 502, type: !206)
!10403 = !DILocation(line: 502, column: 20, scope: !10398)
!10404 = !DILocation(line: 502, column: 27, scope: !10398)
!10405 = !DILocation(line: 503, column: 17, scope: !10398)
!10406 = !DILocation(line: 504, column: 14, scope: !10398)
!10407 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h59de206d9a941810E", scope: !10408, file: !8160, line: 507, type: !10211, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10409)
!10408 = !DINamespace(name: "{impl#32}", scope: !10097)
!10409 = !{!10410, !10411}
!10410 = !DILocalVariable(name: "self", arg: 1, scope: !10407, file: !8160, line: 507, type: !10213)
!10411 = !DILocalVariable(name: "f", arg: 2, scope: !10407, file: !8160, line: 507, type: !206)
!10412 = !DILocation(line: 507, column: 20, scope: !10407)
!10413 = !DILocation(line: 507, column: 27, scope: !10407)
!10414 = !DILocation(line: 508, column: 17, scope: !10407)
!10415 = !DILocation(line: 509, column: 14, scope: !10407)
!10416 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h17827f33ee95b40aE", scope: !10417, file: !8160, line: 512, type: !10211, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10418)
!10417 = !DINamespace(name: "{impl#33}", scope: !10097)
!10418 = !{!10419, !10420}
!10419 = !DILocalVariable(name: "self", arg: 1, scope: !10416, file: !8160, line: 512, type: !10213)
!10420 = !DILocalVariable(name: "f", arg: 2, scope: !10416, file: !8160, line: 512, type: !206)
!10421 = !DILocation(line: 512, column: 20, scope: !10416)
!10422 = !DILocation(line: 512, column: 27, scope: !10416)
!10423 = !DILocation(line: 513, column: 17, scope: !10416)
!10424 = !DILocation(line: 514, column: 14, scope: !10416)
!10425 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers14model_specific9EferFlags3all17h5d14b4bcc8744ee6E", scope: !10214, file: !8160, line: 532, type: !10426, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !25)
!10426 = !DISubroutineType(types: !10427)
!10427 = !{!10214}
!10428 = !DILocation(line: 533, column: 17, scope: !10425)
!10429 = !DILocation(line: 541, column: 14, scope: !10425)
!10430 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers14model_specific9EferFlags4bits17h9bbb1a2ce5f98a5cE", scope: !10214, file: !8160, line: 545, type: !10431, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10433)
!10431 = !DISubroutineType(types: !10432)
!10432 = !{!49, !10213}
!10433 = !{!10434}
!10434 = !DILocalVariable(name: "self", arg: 1, scope: !10430, file: !8160, line: 545, type: !10213)
!10435 = !DILocation(line: 545, column: 31, scope: !10430)
!10436 = !DILocation(line: 546, column: 17, scope: !10430)
!10437 = !DILocation(line: 547, column: 14, scope: !10430)
!10438 = distinct !DISubprogram(name: "SYSTEM_CALL_EXTENSIONS", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17h074a8770b3962d8aE", scope: !10439, file: !8160, line: 460, type: !10441, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10443)
!10439 = !DINamespace(name: "{impl#0}", scope: !10440)
!10440 = !DINamespace(name: "fmt", scope: !10210)
!10441 = !DISubroutineType(types: !10442)
!10442 = !{!306, !10213}
!10443 = !{!10444}
!10444 = !DILocalVariable(name: "self", arg: 1, scope: !10445, file: !10095, line: 111, type: !10213)
!10445 = !DILexicalBlockFile(scope: !10438, file: !10095, discriminator: 0)
!10446 = !DILocation(line: 111, column: 1, scope: !10445)
!10447 = !DILocation(line: 875, column: 11, scope: !10438)
!10448 = distinct !DISubprogram(name: "LONG_MODE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17h6e963e6a186d0f3bE", scope: !10439, file: !8160, line: 460, type: !10441, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10449)
!10449 = !{!10450}
!10450 = !DILocalVariable(name: "self", arg: 1, scope: !10451, file: !10095, line: 111, type: !10213)
!10451 = !DILexicalBlockFile(scope: !10448, file: !10095, discriminator: 0)
!10452 = !DILocation(line: 111, column: 1, scope: !10451)
!10453 = !DILocation(line: 875, column: 11, scope: !10448)
!10454 = distinct !DISubprogram(name: "LONG_MODE_ACTIVE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17h3725efe5ea20f5b8E", scope: !10439, file: !8160, line: 460, type: !10441, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10455)
!10455 = !{!10456}
!10456 = !DILocalVariable(name: "self", arg: 1, scope: !10457, file: !10095, line: 111, type: !10213)
!10457 = !DILexicalBlockFile(scope: !10454, file: !10095, discriminator: 0)
!10458 = !DILocation(line: 111, column: 1, scope: !10457)
!10459 = !DILocation(line: 875, column: 11, scope: !10454)
!10460 = distinct !DISubprogram(name: "NO_EXECUTE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17h31b6cdb0e041f20dE", scope: !10439, file: !8160, line: 460, type: !10441, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10461)
!10461 = !{!10462}
!10462 = !DILocalVariable(name: "self", arg: 1, scope: !10463, file: !10095, line: 111, type: !10213)
!10463 = !DILexicalBlockFile(scope: !10460, file: !10095, discriminator: 0)
!10464 = !DILocation(line: 111, column: 1, scope: !10463)
!10465 = !DILocation(line: 875, column: 11, scope: !10460)
!10466 = distinct !DISubprogram(name: "SECURE_VIRTUAL_MACHINE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17hf81f42b89bc18f48E", scope: !10439, file: !8160, line: 460, type: !10441, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10467)
!10467 = !{!10468}
!10468 = !DILocalVariable(name: "self", arg: 1, scope: !10469, file: !10095, line: 111, type: !10213)
!10469 = !DILexicalBlockFile(scope: !10466, file: !10095, discriminator: 0)
!10470 = !DILocation(line: 111, column: 1, scope: !10469)
!10471 = !DILocation(line: 875, column: 11, scope: !10466)
!10472 = distinct !DISubprogram(name: "LONG_MODE_SEGMENT_LIMIT_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17h9a74c20a04f7b13aE", scope: !10439, file: !8160, line: 460, type: !10441, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10473)
!10473 = !{!10474}
!10474 = !DILocalVariable(name: "self", arg: 1, scope: !10475, file: !10095, line: 111, type: !10213)
!10475 = !DILexicalBlockFile(scope: !10472, file: !10095, discriminator: 0)
!10476 = !DILocation(line: 111, column: 1, scope: !10475)
!10477 = !DILocation(line: 875, column: 11, scope: !10472)
!10478 = distinct !DISubprogram(name: "FAST_FXSAVE_FXRSTOR", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17h52238a9229ef1835E", scope: !10439, file: !8160, line: 460, type: !10441, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10479)
!10479 = !{!10480}
!10480 = !DILocalVariable(name: "self", arg: 1, scope: !10481, file: !10095, line: 111, type: !10213)
!10481 = !DILexicalBlockFile(scope: !10478, file: !10095, discriminator: 0)
!10482 = !DILocation(line: 111, column: 1, scope: !10481)
!10483 = !DILocation(line: 875, column: 11, scope: !10478)
!10484 = distinct !DISubprogram(name: "TRANSLATION_CACHE_EXTENSION", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17hbae0a937ce1330daE", scope: !10439, file: !8160, line: 460, type: !10441, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10485)
!10485 = !{!10486}
!10486 = !DILocalVariable(name: "self", arg: 1, scope: !10487, file: !10095, line: 111, type: !10213)
!10487 = !DILexicalBlockFile(scope: !10484, file: !10095, discriminator: 0)
!10488 = !DILocation(line: 111, column: 1, scope: !10487)
!10489 = !DILocation(line: 875, column: 11, scope: !10484)
!10490 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h4b212d2defaf0d2eE", scope: !10491, file: !8160, line: 434, type: !10492, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10498)
!10491 = !DINamespace(name: "{impl#55}", scope: !10097)
!10492 = !DISubroutineType(types: !10493)
!10493 = !{!188, !10494, !206}
!10494 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::CetFlags", baseType: !10495, size: 64, align: 64, dwarfAddressSpace: 0)
!10495 = !DICompositeType(tag: DW_TAG_structure_type, name: "CetFlags", scope: !10097, file: !2, size: 64, align: 64, elements: !10496, templateParams: !25, identifier: "5d0e524b45c5eeb5c42232150482c080")
!10496 = !{!10497}
!10497 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !10495, file: !2, baseType: !49, size: 64, align: 64)
!10498 = !{!10499, !10500, !10501, !10503, !10505, !10507, !10509, !10511, !10513, !10515, !10517, !10519, !10521, !10523, !10525, !10527, !10529, !10531, !10533, !10535, !10537, !10539, !10541, !10543, !10545, !10547, !10549, !10551, !10553, !10555, !10557, !10559, !10561, !10563, !10565, !10567, !10569, !10571, !10573, !10575, !10577, !10579, !10581, !10583}
!10499 = !DILocalVariable(name: "self", arg: 1, scope: !10490, file: !8160, line: 434, type: !10494)
!10500 = !DILocalVariable(name: "f", arg: 2, scope: !10490, file: !8160, line: 434, type: !206)
!10501 = !DILocalVariable(name: "first", scope: !10502, file: !8160, line: 471, type: !306, align: 1)
!10502 = distinct !DILexicalBlock(scope: !10490, file: !8160, line: 471, column: 17)
!10503 = !DILocalVariable(name: "residual", scope: !10504, file: !8160, line: 475, type: !8175, align: 1)
!10504 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 475, column: 47)
!10505 = !DILocalVariable(name: "val", scope: !10506, file: !8160, line: 475, type: !7, align: 1)
!10506 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 475, column: 29)
!10507 = !DILocalVariable(name: "residual", scope: !10508, file: !8160, line: 478, type: !8175, align: 1)
!10508 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 478, column: 70)
!10509 = !DILocalVariable(name: "val", scope: !10510, file: !8160, line: 478, type: !7, align: 1)
!10510 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 478, column: 25)
!10511 = !DILocalVariable(name: "residual", scope: !10512, file: !8160, line: 475, type: !8175, align: 1)
!10512 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 475, column: 47)
!10513 = !DILocalVariable(name: "val", scope: !10514, file: !8160, line: 475, type: !7, align: 1)
!10514 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 475, column: 29)
!10515 = !DILocalVariable(name: "residual", scope: !10516, file: !8160, line: 478, type: !8175, align: 1)
!10516 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 478, column: 70)
!10517 = !DILocalVariable(name: "val", scope: !10518, file: !8160, line: 478, type: !7, align: 1)
!10518 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 478, column: 25)
!10519 = !DILocalVariable(name: "residual", scope: !10520, file: !8160, line: 475, type: !8175, align: 1)
!10520 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 475, column: 47)
!10521 = !DILocalVariable(name: "val", scope: !10522, file: !8160, line: 475, type: !7, align: 1)
!10522 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 475, column: 29)
!10523 = !DILocalVariable(name: "residual", scope: !10524, file: !8160, line: 478, type: !8175, align: 1)
!10524 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 478, column: 70)
!10525 = !DILocalVariable(name: "val", scope: !10526, file: !8160, line: 478, type: !7, align: 1)
!10526 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 478, column: 25)
!10527 = !DILocalVariable(name: "residual", scope: !10528, file: !8160, line: 475, type: !8175, align: 1)
!10528 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 475, column: 47)
!10529 = !DILocalVariable(name: "val", scope: !10530, file: !8160, line: 475, type: !7, align: 1)
!10530 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 475, column: 29)
!10531 = !DILocalVariable(name: "residual", scope: !10532, file: !8160, line: 478, type: !8175, align: 1)
!10532 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 478, column: 70)
!10533 = !DILocalVariable(name: "val", scope: !10534, file: !8160, line: 478, type: !7, align: 1)
!10534 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 478, column: 25)
!10535 = !DILocalVariable(name: "residual", scope: !10536, file: !8160, line: 475, type: !8175, align: 1)
!10536 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 475, column: 47)
!10537 = !DILocalVariable(name: "val", scope: !10538, file: !8160, line: 475, type: !7, align: 1)
!10538 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 475, column: 29)
!10539 = !DILocalVariable(name: "residual", scope: !10540, file: !8160, line: 478, type: !8175, align: 1)
!10540 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 478, column: 70)
!10541 = !DILocalVariable(name: "val", scope: !10542, file: !8160, line: 478, type: !7, align: 1)
!10542 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 478, column: 25)
!10543 = !DILocalVariable(name: "residual", scope: !10544, file: !8160, line: 475, type: !8175, align: 1)
!10544 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 475, column: 47)
!10545 = !DILocalVariable(name: "val", scope: !10546, file: !8160, line: 475, type: !7, align: 1)
!10546 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 475, column: 29)
!10547 = !DILocalVariable(name: "residual", scope: !10548, file: !8160, line: 478, type: !8175, align: 1)
!10548 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 478, column: 70)
!10549 = !DILocalVariable(name: "val", scope: !10550, file: !8160, line: 478, type: !7, align: 1)
!10550 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 478, column: 25)
!10551 = !DILocalVariable(name: "residual", scope: !10552, file: !8160, line: 475, type: !8175, align: 1)
!10552 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 475, column: 47)
!10553 = !DILocalVariable(name: "val", scope: !10554, file: !8160, line: 475, type: !7, align: 1)
!10554 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 475, column: 29)
!10555 = !DILocalVariable(name: "residual", scope: !10556, file: !8160, line: 478, type: !8175, align: 1)
!10556 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 478, column: 70)
!10557 = !DILocalVariable(name: "val", scope: !10558, file: !8160, line: 478, type: !7, align: 1)
!10558 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 478, column: 25)
!10559 = !DILocalVariable(name: "residual", scope: !10560, file: !8160, line: 475, type: !8175, align: 1)
!10560 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 475, column: 47)
!10561 = !DILocalVariable(name: "val", scope: !10562, file: !8160, line: 475, type: !7, align: 1)
!10562 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 475, column: 29)
!10563 = !DILocalVariable(name: "residual", scope: !10564, file: !8160, line: 478, type: !8175, align: 1)
!10564 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 478, column: 70)
!10565 = !DILocalVariable(name: "val", scope: !10566, file: !8160, line: 478, type: !7, align: 1)
!10566 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 478, column: 25)
!10567 = !DILocalVariable(name: "extra_bits", scope: !10568, file: !8160, line: 481, type: !49, align: 8)
!10568 = distinct !DILexicalBlock(scope: !10502, file: !8160, line: 481, column: 17)
!10569 = !DILocalVariable(name: "residual", scope: !10570, file: !8160, line: 484, type: !8175, align: 1)
!10570 = distinct !DILexicalBlock(scope: !10568, file: !8160, line: 484, column: 43)
!10571 = !DILocalVariable(name: "val", scope: !10572, file: !8160, line: 484, type: !7, align: 1)
!10572 = distinct !DILexicalBlock(scope: !10568, file: !8160, line: 484, column: 25)
!10573 = !DILocalVariable(name: "residual", scope: !10574, file: !8160, line: 487, type: !8175, align: 1)
!10574 = distinct !DILexicalBlock(scope: !10568, file: !8160, line: 487, column: 38)
!10575 = !DILocalVariable(name: "val", scope: !10576, file: !8160, line: 487, type: !7, align: 1)
!10576 = distinct !DILexicalBlock(scope: !10568, file: !8160, line: 487, column: 21)
!10577 = !DILocalVariable(name: "residual", scope: !10578, file: !8160, line: 488, type: !8175, align: 1)
!10578 = distinct !DILexicalBlock(scope: !10568, file: !8160, line: 488, column: 70)
!10579 = !DILocalVariable(name: "val", scope: !10580, file: !8160, line: 488, type: !7, align: 1)
!10580 = distinct !DILexicalBlock(scope: !10568, file: !8160, line: 488, column: 21)
!10581 = !DILocalVariable(name: "residual", scope: !10582, file: !8160, line: 491, type: !8175, align: 1)
!10582 = distinct !DILexicalBlock(scope: !10568, file: !8160, line: 491, column: 43)
!10583 = !DILocalVariable(name: "val", scope: !10584, file: !8160, line: 491, type: !7, align: 1)
!10584 = distinct !DILexicalBlock(scope: !10568, file: !8160, line: 491, column: 21)
!10585 = !DILocation(line: 475, column: 47, scope: !10504)
!10586 = !DILocation(line: 475, column: 29, scope: !10506)
!10587 = !DILocation(line: 478, column: 70, scope: !10508)
!10588 = !DILocation(line: 478, column: 25, scope: !10510)
!10589 = !DILocation(line: 475, column: 47, scope: !10512)
!10590 = !DILocation(line: 475, column: 29, scope: !10514)
!10591 = !DILocation(line: 478, column: 70, scope: !10516)
!10592 = !DILocation(line: 478, column: 25, scope: !10518)
!10593 = !DILocation(line: 475, column: 47, scope: !10520)
!10594 = !DILocation(line: 475, column: 29, scope: !10522)
!10595 = !DILocation(line: 478, column: 70, scope: !10524)
!10596 = !DILocation(line: 478, column: 25, scope: !10526)
!10597 = !DILocation(line: 475, column: 47, scope: !10528)
!10598 = !DILocation(line: 475, column: 29, scope: !10530)
!10599 = !DILocation(line: 478, column: 70, scope: !10532)
!10600 = !DILocation(line: 478, column: 25, scope: !10534)
!10601 = !DILocation(line: 475, column: 47, scope: !10536)
!10602 = !DILocation(line: 475, column: 29, scope: !10538)
!10603 = !DILocation(line: 478, column: 70, scope: !10540)
!10604 = !DILocation(line: 478, column: 25, scope: !10542)
!10605 = !DILocation(line: 475, column: 47, scope: !10544)
!10606 = !DILocation(line: 475, column: 29, scope: !10546)
!10607 = !DILocation(line: 478, column: 70, scope: !10548)
!10608 = !DILocation(line: 478, column: 25, scope: !10550)
!10609 = !DILocation(line: 475, column: 47, scope: !10552)
!10610 = !DILocation(line: 475, column: 29, scope: !10554)
!10611 = !DILocation(line: 478, column: 70, scope: !10556)
!10612 = !DILocation(line: 478, column: 25, scope: !10558)
!10613 = !DILocation(line: 475, column: 47, scope: !10560)
!10614 = !DILocation(line: 475, column: 29, scope: !10562)
!10615 = !DILocation(line: 478, column: 70, scope: !10564)
!10616 = !DILocation(line: 478, column: 25, scope: !10566)
!10617 = !DILocation(line: 484, column: 43, scope: !10570)
!10618 = !DILocation(line: 484, column: 25, scope: !10572)
!10619 = !DILocation(line: 487, column: 38, scope: !10574)
!10620 = !DILocation(line: 487, column: 21, scope: !10576)
!10621 = !DILocation(line: 488, column: 70, scope: !10578)
!10622 = !DILocation(line: 488, column: 21, scope: !10580)
!10623 = !DILocation(line: 491, column: 43, scope: !10582)
!10624 = !DILocation(line: 491, column: 21, scope: !10584)
!10625 = !DILocation(line: 434, column: 20, scope: !10490)
!10626 = !DILocation(line: 434, column: 27, scope: !10490)
!10627 = !DILocation(line: 471, column: 21, scope: !10502)
!10628 = !DILocation(line: 481, column: 21, scope: !10568)
!10629 = !DILocation(line: 471, column: 33, scope: !10490)
!10630 = !DILocation(line: 473, column: 46, scope: !10502)
!10631 = !DILocation(line: 474, column: 29, scope: !10502)
!10632 = !DILocation(line: 474, column: 28, scope: !10502)
!10633 = !DILocation(line: 477, column: 25, scope: !10502)
!10634 = !DILocation(line: 478, column: 25, scope: !10502)
!10635 = !DILocation(line: 475, column: 29, scope: !10502)
!10636 = !DILocation(line: 475, column: 29, scope: !10504)
!10637 = !DILocation(line: 494, column: 14, scope: !10490)
!10638 = !DILocation(line: 478, column: 25, scope: !10508)
!10639 = !DILocation(line: 475, column: 29, scope: !10512)
!10640 = !DILocation(line: 478, column: 25, scope: !10516)
!10641 = !DILocation(line: 475, column: 29, scope: !10520)
!10642 = !DILocation(line: 478, column: 25, scope: !10524)
!10643 = !DILocation(line: 475, column: 29, scope: !10528)
!10644 = !DILocation(line: 478, column: 25, scope: !10532)
!10645 = !DILocation(line: 475, column: 29, scope: !10536)
!10646 = !DILocation(line: 478, column: 25, scope: !10540)
!10647 = !DILocation(line: 475, column: 29, scope: !10544)
!10648 = !DILocation(line: 478, column: 25, scope: !10548)
!10649 = !DILocation(line: 475, column: 29, scope: !10552)
!10650 = !DILocation(line: 478, column: 25, scope: !10556)
!10651 = !DILocation(line: 481, column: 34, scope: !10502)
!10652 = !DILocation(line: 481, column: 47, scope: !10502)
!10653 = !DILocation(line: 481, column: 46, scope: !10502)
!10654 = !DILocation(line: 482, column: 20, scope: !10568)
!10655 = !DILocation(line: 475, column: 29, scope: !10560)
!10656 = !DILocation(line: 478, column: 25, scope: !10564)
!10657 = !DILocation(line: 490, column: 20, scope: !10568)
!10658 = !DILocation(line: 483, column: 25, scope: !10568)
!10659 = !DILocation(line: 483, column: 24, scope: !10568)
!10660 = !DILocation(line: 486, column: 21, scope: !10568)
!10661 = !DILocation(line: 487, column: 21, scope: !10568)
!10662 = !DILocation(line: 484, column: 25, scope: !10568)
!10663 = !DILocation(line: 484, column: 25, scope: !10570)
!10664 = !DILocation(line: 488, column: 21, scope: !10568)
!10665 = !DILocation(line: 487, column: 21, scope: !10574)
!10666 = !DILocation(line: 488, column: 21, scope: !10578)
!10667 = !DILocation(line: 493, column: 17, scope: !10568)
!10668 = !DILocation(line: 491, column: 21, scope: !10568)
!10669 = !DILocation(line: 491, column: 21, scope: !10582)
!10670 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17heb75503f26c39b59E", scope: !10671, file: !8160, line: 497, type: !10492, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10672)
!10671 = !DINamespace(name: "{impl#56}", scope: !10097)
!10672 = !{!10673, !10674}
!10673 = !DILocalVariable(name: "self", arg: 1, scope: !10670, file: !8160, line: 497, type: !10494)
!10674 = !DILocalVariable(name: "f", arg: 2, scope: !10670, file: !8160, line: 497, type: !206)
!10675 = !DILocation(line: 497, column: 20, scope: !10670)
!10676 = !DILocation(line: 497, column: 27, scope: !10670)
!10677 = !DILocation(line: 498, column: 17, scope: !10670)
!10678 = !DILocation(line: 499, column: 14, scope: !10670)
!10679 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17he7b92358cfe95011E", scope: !10680, file: !8160, line: 502, type: !10492, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10681)
!10680 = !DINamespace(name: "{impl#57}", scope: !10097)
!10681 = !{!10682, !10683}
!10682 = !DILocalVariable(name: "self", arg: 1, scope: !10679, file: !8160, line: 502, type: !10494)
!10683 = !DILocalVariable(name: "f", arg: 2, scope: !10679, file: !8160, line: 502, type: !206)
!10684 = !DILocation(line: 502, column: 20, scope: !10679)
!10685 = !DILocation(line: 502, column: 27, scope: !10679)
!10686 = !DILocation(line: 503, column: 17, scope: !10679)
!10687 = !DILocation(line: 504, column: 14, scope: !10679)
!10688 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hefc08e1fc5480581E", scope: !10689, file: !8160, line: 507, type: !10492, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10690)
!10689 = !DINamespace(name: "{impl#58}", scope: !10097)
!10690 = !{!10691, !10692}
!10691 = !DILocalVariable(name: "self", arg: 1, scope: !10688, file: !8160, line: 507, type: !10494)
!10692 = !DILocalVariable(name: "f", arg: 2, scope: !10688, file: !8160, line: 507, type: !206)
!10693 = !DILocation(line: 507, column: 20, scope: !10688)
!10694 = !DILocation(line: 507, column: 27, scope: !10688)
!10695 = !DILocation(line: 508, column: 17, scope: !10688)
!10696 = !DILocation(line: 509, column: 14, scope: !10688)
!10697 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hf86ed9fe4ce0c460E", scope: !10698, file: !8160, line: 512, type: !10492, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10699)
!10698 = !DINamespace(name: "{impl#59}", scope: !10097)
!10699 = !{!10700, !10701}
!10700 = !DILocalVariable(name: "self", arg: 1, scope: !10697, file: !8160, line: 512, type: !10494)
!10701 = !DILocalVariable(name: "f", arg: 2, scope: !10697, file: !8160, line: 512, type: !206)
!10702 = !DILocation(line: 512, column: 20, scope: !10697)
!10703 = !DILocation(line: 512, column: 27, scope: !10697)
!10704 = !DILocation(line: 513, column: 17, scope: !10697)
!10705 = !DILocation(line: 514, column: 14, scope: !10697)
!10706 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers14model_specific8CetFlags3all17he62c45e7ac3c9a46E", scope: !10495, file: !8160, line: 532, type: !10707, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !25)
!10707 = !DISubroutineType(types: !10708)
!10708 = !{!10495}
!10709 = !DILocation(line: 533, column: 17, scope: !10706)
!10710 = !DILocation(line: 541, column: 14, scope: !10706)
!10711 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers14model_specific8CetFlags4bits17h1f057eb63fdbb322E", scope: !10495, file: !8160, line: 545, type: !10712, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10714)
!10712 = !DISubroutineType(types: !10713)
!10713 = !{!49, !10494}
!10714 = !{!10715}
!10715 = !DILocalVariable(name: "self", arg: 1, scope: !10711, file: !8160, line: 545, type: !10494)
!10716 = !DILocation(line: 545, column: 31, scope: !10711)
!10717 = !DILocation(line: 546, column: 17, scope: !10711)
!10718 = !DILocation(line: 547, column: 14, scope: !10711)
!10719 = distinct !DISubprogram(name: "SS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17h6c6996172ac81e12E", scope: !10720, file: !8160, line: 460, type: !10722, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10724)
!10720 = !DINamespace(name: "{impl#0}", scope: !10721)
!10721 = !DINamespace(name: "fmt", scope: !10491)
!10722 = !DISubroutineType(types: !10723)
!10723 = !{!306, !10494}
!10724 = !{!10725}
!10725 = !DILocalVariable(name: "self", arg: 1, scope: !10726, file: !10095, line: 133, type: !10494)
!10726 = !DILexicalBlockFile(scope: !10719, file: !10095, discriminator: 0)
!10727 = !DILocation(line: 133, column: 1, scope: !10726)
!10728 = !DILocation(line: 875, column: 11, scope: !10719)
!10729 = distinct !DISubprogram(name: "SS_WRITE_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17hf88dac88c09b74caE", scope: !10720, file: !8160, line: 460, type: !10722, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10730)
!10730 = !{!10731}
!10731 = !DILocalVariable(name: "self", arg: 1, scope: !10732, file: !10095, line: 133, type: !10494)
!10732 = !DILexicalBlockFile(scope: !10729, file: !10095, discriminator: 0)
!10733 = !DILocation(line: 133, column: 1, scope: !10732)
!10734 = !DILocation(line: 875, column: 11, scope: !10729)
!10735 = distinct !DISubprogram(name: "IBT_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17hb543c621128c9c57E", scope: !10720, file: !8160, line: 460, type: !10722, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10736)
!10736 = !{!10737}
!10737 = !DILocalVariable(name: "self", arg: 1, scope: !10738, file: !10095, line: 133, type: !10494)
!10738 = !DILexicalBlockFile(scope: !10735, file: !10095, discriminator: 0)
!10739 = !DILocation(line: 133, column: 1, scope: !10738)
!10740 = !DILocation(line: 875, column: 11, scope: !10735)
!10741 = distinct !DISubprogram(name: "IBT_LEGACY_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17h096d0ba1dd5a96f3E", scope: !10720, file: !8160, line: 460, type: !10722, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10742)
!10742 = !{!10743}
!10743 = !DILocalVariable(name: "self", arg: 1, scope: !10744, file: !10095, line: 133, type: !10494)
!10744 = !DILexicalBlockFile(scope: !10741, file: !10095, discriminator: 0)
!10745 = !DILocation(line: 133, column: 1, scope: !10744)
!10746 = !DILocation(line: 875, column: 11, scope: !10741)
!10747 = distinct !DISubprogram(name: "IBT_NO_TRACK_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17h99bc0d5b65b056ebE", scope: !10720, file: !8160, line: 460, type: !10722, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10748)
!10748 = !{!10749}
!10749 = !DILocalVariable(name: "self", arg: 1, scope: !10750, file: !10095, line: 133, type: !10494)
!10750 = !DILexicalBlockFile(scope: !10747, file: !10095, discriminator: 0)
!10751 = !DILocation(line: 133, column: 1, scope: !10750)
!10752 = !DILocation(line: 875, column: 11, scope: !10747)
!10753 = distinct !DISubprogram(name: "IBT_LEGACY_SUPPRESS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17h7ec7da38354bafb6E", scope: !10720, file: !8160, line: 460, type: !10722, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10754)
!10754 = !{!10755}
!10755 = !DILocalVariable(name: "self", arg: 1, scope: !10756, file: !10095, line: 133, type: !10494)
!10756 = !DILexicalBlockFile(scope: !10753, file: !10095, discriminator: 0)
!10757 = !DILocation(line: 133, column: 1, scope: !10756)
!10758 = !DILocation(line: 875, column: 11, scope: !10753)
!10759 = distinct !DISubprogram(name: "IBT_SUPPRESS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17h3ddf26f42545fbd6E", scope: !10720, file: !8160, line: 460, type: !10722, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10760)
!10760 = !{!10761}
!10761 = !DILocalVariable(name: "self", arg: 1, scope: !10762, file: !10095, line: 133, type: !10494)
!10762 = !DILexicalBlockFile(scope: !10759, file: !10095, discriminator: 0)
!10763 = !DILocation(line: 133, column: 1, scope: !10762)
!10764 = !DILocation(line: 875, column: 11, scope: !10759)
!10765 = distinct !DISubprogram(name: "IBT_TRACKED", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17h0e99c623cca32cc7E", scope: !10720, file: !8160, line: 460, type: !10722, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10766)
!10766 = !{!10767}
!10767 = !DILocalVariable(name: "self", arg: 1, scope: !10768, file: !10095, line: 133, type: !10494)
!10768 = !DILexicalBlockFile(scope: !10765, file: !10095, discriminator: 0)
!10769 = !DILocation(line: 133, column: 1, scope: !10768)
!10770 = !DILocation(line: 875, column: 11, scope: !10765)
!10771 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$3fmt17hef57acbbfe2f36f2E", scope: !10772, file: !8160, line: 434, type: !10774, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !10780)
!10772 = !DINamespace(name: "{impl#10}", scope: !10773)
!10773 = !DINamespace(name: "mxcsr", scope: !779)
!10774 = !DISubroutineType(types: !10775)
!10775 = !{!188, !10776, !206}
!10776 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::mxcsr::MxCsr", baseType: !10777, size: 64, align: 64, dwarfAddressSpace: 0)
!10777 = !DICompositeType(tag: DW_TAG_structure_type, name: "MxCsr", scope: !10773, file: !2, size: 32, align: 32, elements: !10778, templateParams: !25, identifier: "24ab4ffb94e6919a3387079fc3b88bd4")
!10778 = !{!10779}
!10779 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !10777, file: !2, baseType: !28, size: 32, align: 32)
!10780 = !{!10781, !10782, !10783, !10785, !10787, !10789, !10791, !10793, !10795, !10797, !10799, !10801, !10803, !10805, !10807, !10809, !10811, !10813, !10815, !10817, !10819, !10821, !10823, !10825, !10827, !10829, !10831, !10833, !10835, !10837, !10839, !10841, !10843, !10845, !10847, !10849, !10851, !10853, !10855, !10857, !10859, !10861, !10863, !10865, !10867, !10869, !10871, !10873, !10875, !10877, !10879, !10881, !10883, !10885, !10887, !10889, !10891, !10893, !10895, !10897, !10899, !10901, !10903, !10905, !10907, !10909, !10911, !10913, !10915, !10917, !10919, !10921, !10923, !10925, !10927, !10929, !10931, !10933, !10935, !10937}
!10781 = !DILocalVariable(name: "self", arg: 1, scope: !10771, file: !8160, line: 434, type: !10776)
!10782 = !DILocalVariable(name: "f", arg: 2, scope: !10771, file: !8160, line: 434, type: !206)
!10783 = !DILocalVariable(name: "first", scope: !10784, file: !8160, line: 471, type: !306, align: 1)
!10784 = distinct !DILexicalBlock(scope: !10771, file: !8160, line: 471, column: 17)
!10785 = !DILocalVariable(name: "residual", scope: !10786, file: !8160, line: 475, type: !8175, align: 1)
!10786 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 47)
!10787 = !DILocalVariable(name: "val", scope: !10788, file: !8160, line: 475, type: !7, align: 1)
!10788 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 29)
!10789 = !DILocalVariable(name: "residual", scope: !10790, file: !8160, line: 478, type: !8175, align: 1)
!10790 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 70)
!10791 = !DILocalVariable(name: "val", scope: !10792, file: !8160, line: 478, type: !7, align: 1)
!10792 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 25)
!10793 = !DILocalVariable(name: "residual", scope: !10794, file: !8160, line: 475, type: !8175, align: 1)
!10794 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 47)
!10795 = !DILocalVariable(name: "val", scope: !10796, file: !8160, line: 475, type: !7, align: 1)
!10796 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 29)
!10797 = !DILocalVariable(name: "residual", scope: !10798, file: !8160, line: 478, type: !8175, align: 1)
!10798 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 70)
!10799 = !DILocalVariable(name: "val", scope: !10800, file: !8160, line: 478, type: !7, align: 1)
!10800 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 25)
!10801 = !DILocalVariable(name: "residual", scope: !10802, file: !8160, line: 475, type: !8175, align: 1)
!10802 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 47)
!10803 = !DILocalVariable(name: "val", scope: !10804, file: !8160, line: 475, type: !7, align: 1)
!10804 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 29)
!10805 = !DILocalVariable(name: "residual", scope: !10806, file: !8160, line: 478, type: !8175, align: 1)
!10806 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 70)
!10807 = !DILocalVariable(name: "val", scope: !10808, file: !8160, line: 478, type: !7, align: 1)
!10808 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 25)
!10809 = !DILocalVariable(name: "residual", scope: !10810, file: !8160, line: 475, type: !8175, align: 1)
!10810 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 47)
!10811 = !DILocalVariable(name: "val", scope: !10812, file: !8160, line: 475, type: !7, align: 1)
!10812 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 29)
!10813 = !DILocalVariable(name: "residual", scope: !10814, file: !8160, line: 478, type: !8175, align: 1)
!10814 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 70)
!10815 = !DILocalVariable(name: "val", scope: !10816, file: !8160, line: 478, type: !7, align: 1)
!10816 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 25)
!10817 = !DILocalVariable(name: "residual", scope: !10818, file: !8160, line: 475, type: !8175, align: 1)
!10818 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 47)
!10819 = !DILocalVariable(name: "val", scope: !10820, file: !8160, line: 475, type: !7, align: 1)
!10820 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 29)
!10821 = !DILocalVariable(name: "residual", scope: !10822, file: !8160, line: 478, type: !8175, align: 1)
!10822 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 70)
!10823 = !DILocalVariable(name: "val", scope: !10824, file: !8160, line: 478, type: !7, align: 1)
!10824 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 25)
!10825 = !DILocalVariable(name: "residual", scope: !10826, file: !8160, line: 475, type: !8175, align: 1)
!10826 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 47)
!10827 = !DILocalVariable(name: "val", scope: !10828, file: !8160, line: 475, type: !7, align: 1)
!10828 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 29)
!10829 = !DILocalVariable(name: "residual", scope: !10830, file: !8160, line: 478, type: !8175, align: 1)
!10830 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 70)
!10831 = !DILocalVariable(name: "val", scope: !10832, file: !8160, line: 478, type: !7, align: 1)
!10832 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 25)
!10833 = !DILocalVariable(name: "residual", scope: !10834, file: !8160, line: 475, type: !8175, align: 1)
!10834 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 47)
!10835 = !DILocalVariable(name: "val", scope: !10836, file: !8160, line: 475, type: !7, align: 1)
!10836 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 29)
!10837 = !DILocalVariable(name: "residual", scope: !10838, file: !8160, line: 478, type: !8175, align: 1)
!10838 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 70)
!10839 = !DILocalVariable(name: "val", scope: !10840, file: !8160, line: 478, type: !7, align: 1)
!10840 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 25)
!10841 = !DILocalVariable(name: "residual", scope: !10842, file: !8160, line: 475, type: !8175, align: 1)
!10842 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 47)
!10843 = !DILocalVariable(name: "val", scope: !10844, file: !8160, line: 475, type: !7, align: 1)
!10844 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 29)
!10845 = !DILocalVariable(name: "residual", scope: !10846, file: !8160, line: 478, type: !8175, align: 1)
!10846 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 70)
!10847 = !DILocalVariable(name: "val", scope: !10848, file: !8160, line: 478, type: !7, align: 1)
!10848 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 25)
!10849 = !DILocalVariable(name: "residual", scope: !10850, file: !8160, line: 475, type: !8175, align: 1)
!10850 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 47)
!10851 = !DILocalVariable(name: "val", scope: !10852, file: !8160, line: 475, type: !7, align: 1)
!10852 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 29)
!10853 = !DILocalVariable(name: "residual", scope: !10854, file: !8160, line: 478, type: !8175, align: 1)
!10854 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 70)
!10855 = !DILocalVariable(name: "val", scope: !10856, file: !8160, line: 478, type: !7, align: 1)
!10856 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 25)
!10857 = !DILocalVariable(name: "residual", scope: !10858, file: !8160, line: 475, type: !8175, align: 1)
!10858 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 47)
!10859 = !DILocalVariable(name: "val", scope: !10860, file: !8160, line: 475, type: !7, align: 1)
!10860 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 29)
!10861 = !DILocalVariable(name: "residual", scope: !10862, file: !8160, line: 478, type: !8175, align: 1)
!10862 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 70)
!10863 = !DILocalVariable(name: "val", scope: !10864, file: !8160, line: 478, type: !7, align: 1)
!10864 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 25)
!10865 = !DILocalVariable(name: "residual", scope: !10866, file: !8160, line: 475, type: !8175, align: 1)
!10866 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 47)
!10867 = !DILocalVariable(name: "val", scope: !10868, file: !8160, line: 475, type: !7, align: 1)
!10868 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 29)
!10869 = !DILocalVariable(name: "residual", scope: !10870, file: !8160, line: 478, type: !8175, align: 1)
!10870 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 70)
!10871 = !DILocalVariable(name: "val", scope: !10872, file: !8160, line: 478, type: !7, align: 1)
!10872 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 25)
!10873 = !DILocalVariable(name: "residual", scope: !10874, file: !8160, line: 475, type: !8175, align: 1)
!10874 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 47)
!10875 = !DILocalVariable(name: "val", scope: !10876, file: !8160, line: 475, type: !7, align: 1)
!10876 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 29)
!10877 = !DILocalVariable(name: "residual", scope: !10878, file: !8160, line: 478, type: !8175, align: 1)
!10878 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 70)
!10879 = !DILocalVariable(name: "val", scope: !10880, file: !8160, line: 478, type: !7, align: 1)
!10880 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 25)
!10881 = !DILocalVariable(name: "residual", scope: !10882, file: !8160, line: 475, type: !8175, align: 1)
!10882 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 47)
!10883 = !DILocalVariable(name: "val", scope: !10884, file: !8160, line: 475, type: !7, align: 1)
!10884 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 29)
!10885 = !DILocalVariable(name: "residual", scope: !10886, file: !8160, line: 478, type: !8175, align: 1)
!10886 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 70)
!10887 = !DILocalVariable(name: "val", scope: !10888, file: !8160, line: 478, type: !7, align: 1)
!10888 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 25)
!10889 = !DILocalVariable(name: "residual", scope: !10890, file: !8160, line: 475, type: !8175, align: 1)
!10890 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 47)
!10891 = !DILocalVariable(name: "val", scope: !10892, file: !8160, line: 475, type: !7, align: 1)
!10892 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 29)
!10893 = !DILocalVariable(name: "residual", scope: !10894, file: !8160, line: 478, type: !8175, align: 1)
!10894 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 70)
!10895 = !DILocalVariable(name: "val", scope: !10896, file: !8160, line: 478, type: !7, align: 1)
!10896 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 25)
!10897 = !DILocalVariable(name: "residual", scope: !10898, file: !8160, line: 475, type: !8175, align: 1)
!10898 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 47)
!10899 = !DILocalVariable(name: "val", scope: !10900, file: !8160, line: 475, type: !7, align: 1)
!10900 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 29)
!10901 = !DILocalVariable(name: "residual", scope: !10902, file: !8160, line: 478, type: !8175, align: 1)
!10902 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 70)
!10903 = !DILocalVariable(name: "val", scope: !10904, file: !8160, line: 478, type: !7, align: 1)
!10904 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 25)
!10905 = !DILocalVariable(name: "residual", scope: !10906, file: !8160, line: 475, type: !8175, align: 1)
!10906 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 47)
!10907 = !DILocalVariable(name: "val", scope: !10908, file: !8160, line: 475, type: !7, align: 1)
!10908 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 29)
!10909 = !DILocalVariable(name: "residual", scope: !10910, file: !8160, line: 478, type: !8175, align: 1)
!10910 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 70)
!10911 = !DILocalVariable(name: "val", scope: !10912, file: !8160, line: 478, type: !7, align: 1)
!10912 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 25)
!10913 = !DILocalVariable(name: "residual", scope: !10914, file: !8160, line: 475, type: !8175, align: 1)
!10914 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 47)
!10915 = !DILocalVariable(name: "val", scope: !10916, file: !8160, line: 475, type: !7, align: 1)
!10916 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 475, column: 29)
!10917 = !DILocalVariable(name: "residual", scope: !10918, file: !8160, line: 478, type: !8175, align: 1)
!10918 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 70)
!10919 = !DILocalVariable(name: "val", scope: !10920, file: !8160, line: 478, type: !7, align: 1)
!10920 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 478, column: 25)
!10921 = !DILocalVariable(name: "extra_bits", scope: !10922, file: !8160, line: 481, type: !28, align: 4)
!10922 = distinct !DILexicalBlock(scope: !10784, file: !8160, line: 481, column: 17)
!10923 = !DILocalVariable(name: "residual", scope: !10924, file: !8160, line: 484, type: !8175, align: 1)
!10924 = distinct !DILexicalBlock(scope: !10922, file: !8160, line: 484, column: 43)
!10925 = !DILocalVariable(name: "val", scope: !10926, file: !8160, line: 484, type: !7, align: 1)
!10926 = distinct !DILexicalBlock(scope: !10922, file: !8160, line: 484, column: 25)
!10927 = !DILocalVariable(name: "residual", scope: !10928, file: !8160, line: 487, type: !8175, align: 1)
!10928 = distinct !DILexicalBlock(scope: !10922, file: !8160, line: 487, column: 38)
!10929 = !DILocalVariable(name: "val", scope: !10930, file: !8160, line: 487, type: !7, align: 1)
!10930 = distinct !DILexicalBlock(scope: !10922, file: !8160, line: 487, column: 21)
!10931 = !DILocalVariable(name: "residual", scope: !10932, file: !8160, line: 488, type: !8175, align: 1)
!10932 = distinct !DILexicalBlock(scope: !10922, file: !8160, line: 488, column: 70)
!10933 = !DILocalVariable(name: "val", scope: !10934, file: !8160, line: 488, type: !7, align: 1)
!10934 = distinct !DILexicalBlock(scope: !10922, file: !8160, line: 488, column: 21)
!10935 = !DILocalVariable(name: "residual", scope: !10936, file: !8160, line: 491, type: !8175, align: 1)
!10936 = distinct !DILexicalBlock(scope: !10922, file: !8160, line: 491, column: 43)
!10937 = !DILocalVariable(name: "val", scope: !10938, file: !8160, line: 491, type: !7, align: 1)
!10938 = distinct !DILexicalBlock(scope: !10922, file: !8160, line: 491, column: 21)
!10939 = !DILocation(line: 475, column: 47, scope: !10786)
!10940 = !DILocation(line: 475, column: 29, scope: !10788)
!10941 = !DILocation(line: 478, column: 70, scope: !10790)
!10942 = !DILocation(line: 478, column: 25, scope: !10792)
!10943 = !DILocation(line: 475, column: 47, scope: !10794)
!10944 = !DILocation(line: 475, column: 29, scope: !10796)
!10945 = !DILocation(line: 478, column: 70, scope: !10798)
!10946 = !DILocation(line: 478, column: 25, scope: !10800)
!10947 = !DILocation(line: 475, column: 47, scope: !10802)
!10948 = !DILocation(line: 475, column: 29, scope: !10804)
!10949 = !DILocation(line: 478, column: 70, scope: !10806)
!10950 = !DILocation(line: 478, column: 25, scope: !10808)
!10951 = !DILocation(line: 475, column: 47, scope: !10810)
!10952 = !DILocation(line: 475, column: 29, scope: !10812)
!10953 = !DILocation(line: 478, column: 70, scope: !10814)
!10954 = !DILocation(line: 478, column: 25, scope: !10816)
!10955 = !DILocation(line: 475, column: 47, scope: !10818)
!10956 = !DILocation(line: 475, column: 29, scope: !10820)
!10957 = !DILocation(line: 478, column: 70, scope: !10822)
!10958 = !DILocation(line: 478, column: 25, scope: !10824)
!10959 = !DILocation(line: 475, column: 47, scope: !10826)
!10960 = !DILocation(line: 475, column: 29, scope: !10828)
!10961 = !DILocation(line: 478, column: 70, scope: !10830)
!10962 = !DILocation(line: 478, column: 25, scope: !10832)
!10963 = !DILocation(line: 475, column: 47, scope: !10834)
!10964 = !DILocation(line: 475, column: 29, scope: !10836)
!10965 = !DILocation(line: 478, column: 70, scope: !10838)
!10966 = !DILocation(line: 478, column: 25, scope: !10840)
!10967 = !DILocation(line: 475, column: 47, scope: !10842)
!10968 = !DILocation(line: 475, column: 29, scope: !10844)
!10969 = !DILocation(line: 478, column: 70, scope: !10846)
!10970 = !DILocation(line: 478, column: 25, scope: !10848)
!10971 = !DILocation(line: 475, column: 47, scope: !10850)
!10972 = !DILocation(line: 475, column: 29, scope: !10852)
!10973 = !DILocation(line: 478, column: 70, scope: !10854)
!10974 = !DILocation(line: 478, column: 25, scope: !10856)
!10975 = !DILocation(line: 475, column: 47, scope: !10858)
!10976 = !DILocation(line: 475, column: 29, scope: !10860)
!10977 = !DILocation(line: 478, column: 70, scope: !10862)
!10978 = !DILocation(line: 478, column: 25, scope: !10864)
!10979 = !DILocation(line: 475, column: 47, scope: !10866)
!10980 = !DILocation(line: 475, column: 29, scope: !10868)
!10981 = !DILocation(line: 478, column: 70, scope: !10870)
!10982 = !DILocation(line: 478, column: 25, scope: !10872)
!10983 = !DILocation(line: 475, column: 47, scope: !10874)
!10984 = !DILocation(line: 475, column: 29, scope: !10876)
!10985 = !DILocation(line: 478, column: 70, scope: !10878)
!10986 = !DILocation(line: 478, column: 25, scope: !10880)
!10987 = !DILocation(line: 475, column: 47, scope: !10882)
!10988 = !DILocation(line: 475, column: 29, scope: !10884)
!10989 = !DILocation(line: 478, column: 70, scope: !10886)
!10990 = !DILocation(line: 478, column: 25, scope: !10888)
!10991 = !DILocation(line: 475, column: 47, scope: !10890)
!10992 = !DILocation(line: 475, column: 29, scope: !10892)
!10993 = !DILocation(line: 478, column: 70, scope: !10894)
!10994 = !DILocation(line: 478, column: 25, scope: !10896)
!10995 = !DILocation(line: 475, column: 47, scope: !10898)
!10996 = !DILocation(line: 475, column: 29, scope: !10900)
!10997 = !DILocation(line: 478, column: 70, scope: !10902)
!10998 = !DILocation(line: 478, column: 25, scope: !10904)
!10999 = !DILocation(line: 475, column: 47, scope: !10906)
!11000 = !DILocation(line: 475, column: 29, scope: !10908)
!11001 = !DILocation(line: 478, column: 70, scope: !10910)
!11002 = !DILocation(line: 478, column: 25, scope: !10912)
!11003 = !DILocation(line: 475, column: 47, scope: !10914)
!11004 = !DILocation(line: 475, column: 29, scope: !10916)
!11005 = !DILocation(line: 478, column: 70, scope: !10918)
!11006 = !DILocation(line: 478, column: 25, scope: !10920)
!11007 = !DILocation(line: 484, column: 43, scope: !10924)
!11008 = !DILocation(line: 484, column: 25, scope: !10926)
!11009 = !DILocation(line: 487, column: 38, scope: !10928)
!11010 = !DILocation(line: 487, column: 21, scope: !10930)
!11011 = !DILocation(line: 488, column: 70, scope: !10932)
!11012 = !DILocation(line: 488, column: 21, scope: !10934)
!11013 = !DILocation(line: 491, column: 43, scope: !10936)
!11014 = !DILocation(line: 491, column: 21, scope: !10938)
!11015 = !DILocation(line: 434, column: 20, scope: !10771)
!11016 = !DILocation(line: 434, column: 27, scope: !10771)
!11017 = !DILocation(line: 471, column: 21, scope: !10784)
!11018 = !DILocation(line: 481, column: 21, scope: !10922)
!11019 = !DILocation(line: 471, column: 33, scope: !10771)
!11020 = !DILocation(line: 473, column: 46, scope: !10784)
!11021 = !DILocation(line: 474, column: 29, scope: !10784)
!11022 = !DILocation(line: 474, column: 28, scope: !10784)
!11023 = !DILocation(line: 477, column: 25, scope: !10784)
!11024 = !DILocation(line: 478, column: 25, scope: !10784)
!11025 = !DILocation(line: 475, column: 29, scope: !10784)
!11026 = !DILocation(line: 475, column: 29, scope: !10786)
!11027 = !DILocation(line: 494, column: 14, scope: !10771)
!11028 = !DILocation(line: 478, column: 25, scope: !10790)
!11029 = !DILocation(line: 475, column: 29, scope: !10794)
!11030 = !DILocation(line: 478, column: 25, scope: !10798)
!11031 = !DILocation(line: 475, column: 29, scope: !10802)
!11032 = !DILocation(line: 478, column: 25, scope: !10806)
!11033 = !DILocation(line: 475, column: 29, scope: !10810)
!11034 = !DILocation(line: 478, column: 25, scope: !10814)
!11035 = !DILocation(line: 475, column: 29, scope: !10818)
!11036 = !DILocation(line: 478, column: 25, scope: !10822)
!11037 = !DILocation(line: 475, column: 29, scope: !10826)
!11038 = !DILocation(line: 478, column: 25, scope: !10830)
!11039 = !DILocation(line: 475, column: 29, scope: !10834)
!11040 = !DILocation(line: 478, column: 25, scope: !10838)
!11041 = !DILocation(line: 475, column: 29, scope: !10842)
!11042 = !DILocation(line: 478, column: 25, scope: !10846)
!11043 = !DILocation(line: 475, column: 29, scope: !10850)
!11044 = !DILocation(line: 478, column: 25, scope: !10854)
!11045 = !DILocation(line: 475, column: 29, scope: !10858)
!11046 = !DILocation(line: 478, column: 25, scope: !10862)
!11047 = !DILocation(line: 475, column: 29, scope: !10866)
!11048 = !DILocation(line: 478, column: 25, scope: !10870)
!11049 = !DILocation(line: 475, column: 29, scope: !10874)
!11050 = !DILocation(line: 478, column: 25, scope: !10878)
!11051 = !DILocation(line: 475, column: 29, scope: !10882)
!11052 = !DILocation(line: 478, column: 25, scope: !10886)
!11053 = !DILocation(line: 475, column: 29, scope: !10890)
!11054 = !DILocation(line: 478, column: 25, scope: !10894)
!11055 = !DILocation(line: 475, column: 29, scope: !10898)
!11056 = !DILocation(line: 478, column: 25, scope: !10902)
!11057 = !DILocation(line: 475, column: 29, scope: !10906)
!11058 = !DILocation(line: 478, column: 25, scope: !10910)
!11059 = !DILocation(line: 481, column: 34, scope: !10784)
!11060 = !DILocation(line: 481, column: 47, scope: !10784)
!11061 = !DILocation(line: 481, column: 46, scope: !10784)
!11062 = !DILocation(line: 482, column: 20, scope: !10922)
!11063 = !DILocation(line: 475, column: 29, scope: !10914)
!11064 = !DILocation(line: 478, column: 25, scope: !10918)
!11065 = !DILocation(line: 490, column: 20, scope: !10922)
!11066 = !DILocation(line: 483, column: 25, scope: !10922)
!11067 = !DILocation(line: 483, column: 24, scope: !10922)
!11068 = !DILocation(line: 486, column: 21, scope: !10922)
!11069 = !DILocation(line: 487, column: 21, scope: !10922)
!11070 = !DILocation(line: 484, column: 25, scope: !10922)
!11071 = !DILocation(line: 484, column: 25, scope: !10924)
!11072 = !DILocation(line: 488, column: 21, scope: !10922)
!11073 = !DILocation(line: 487, column: 21, scope: !10928)
!11074 = !DILocation(line: 488, column: 21, scope: !10932)
!11075 = !DILocation(line: 493, column: 17, scope: !10922)
!11076 = !DILocation(line: 491, column: 21, scope: !10922)
!11077 = !DILocation(line: 491, column: 21, scope: !10936)
!11078 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN69_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Binary$GT$3fmt17h16aaaf7adabf98dbE", scope: !11079, file: !8160, line: 497, type: !10774, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11080)
!11079 = !DINamespace(name: "{impl#11}", scope: !10773)
!11080 = !{!11081, !11082}
!11081 = !DILocalVariable(name: "self", arg: 1, scope: !11078, file: !8160, line: 497, type: !10776)
!11082 = !DILocalVariable(name: "f", arg: 2, scope: !11078, file: !8160, line: 497, type: !206)
!11083 = !DILocation(line: 497, column: 20, scope: !11078)
!11084 = !DILocation(line: 497, column: 27, scope: !11078)
!11085 = !DILocation(line: 498, column: 17, scope: !11078)
!11086 = !DILocation(line: 499, column: 14, scope: !11078)
!11087 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Octal$GT$3fmt17h4732c9709fb82661E", scope: !11088, file: !8160, line: 502, type: !10774, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11089)
!11088 = !DINamespace(name: "{impl#12}", scope: !10773)
!11089 = !{!11090, !11091}
!11090 = !DILocalVariable(name: "self", arg: 1, scope: !11087, file: !8160, line: 502, type: !10776)
!11091 = !DILocalVariable(name: "f", arg: 2, scope: !11087, file: !8160, line: 502, type: !206)
!11092 = !DILocation(line: 502, column: 20, scope: !11087)
!11093 = !DILocation(line: 502, column: 27, scope: !11087)
!11094 = !DILocation(line: 503, column: 17, scope: !11087)
!11095 = !DILocation(line: 504, column: 14, scope: !11087)
!11096 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h01bf19af3c7c1c21E", scope: !11097, file: !8160, line: 507, type: !10774, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11098)
!11097 = !DINamespace(name: "{impl#13}", scope: !10773)
!11098 = !{!11099, !11100}
!11099 = !DILocalVariable(name: "self", arg: 1, scope: !11096, file: !8160, line: 507, type: !10776)
!11100 = !DILocalVariable(name: "f", arg: 2, scope: !11096, file: !8160, line: 507, type: !206)
!11101 = !DILocation(line: 507, column: 20, scope: !11096)
!11102 = !DILocation(line: 507, column: 27, scope: !11096)
!11103 = !DILocation(line: 508, column: 17, scope: !11096)
!11104 = !DILocation(line: 509, column: 14, scope: !11096)
!11105 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h16429096619879b7E", scope: !11106, file: !8160, line: 512, type: !10774, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11107)
!11106 = !DINamespace(name: "{impl#14}", scope: !10773)
!11107 = !{!11108, !11109}
!11108 = !DILocalVariable(name: "self", arg: 1, scope: !11105, file: !8160, line: 512, type: !10776)
!11109 = !DILocalVariable(name: "f", arg: 2, scope: !11105, file: !8160, line: 512, type: !206)
!11110 = !DILocation(line: 512, column: 20, scope: !11105)
!11111 = !DILocation(line: 512, column: 27, scope: !11105)
!11112 = !DILocation(line: 513, column: 17, scope: !11105)
!11113 = !DILocation(line: 514, column: 14, scope: !11105)
!11114 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5mxcsr5MxCsr3all17hf225043922162931E", scope: !10777, file: !8160, line: 532, type: !11115, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !25)
!11115 = !DISubroutineType(types: !11116)
!11116 = !{!10777}
!11117 = !DILocation(line: 533, column: 17, scope: !11114)
!11118 = !DILocation(line: 541, column: 14, scope: !11114)
!11119 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5mxcsr5MxCsr4bits17h783ccc1b78d30a7dE", scope: !10777, file: !8160, line: 545, type: !11120, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11122)
!11120 = !DISubroutineType(types: !11121)
!11121 = !{!28, !10776}
!11122 = !{!11123}
!11123 = !DILocalVariable(name: "self", arg: 1, scope: !11119, file: !8160, line: 545, type: !10776)
!11124 = !DILocation(line: 545, column: 31, scope: !11119)
!11125 = !DILocation(line: 546, column: 17, scope: !11119)
!11126 = !DILocation(line: 547, column: 14, scope: !11119)
!11127 = distinct !DISubprogram(name: "INVALID_OPERATION", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17h8b63a6f504d2bd50E", scope: !11128, file: !8160, line: 460, type: !11130, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11132)
!11128 = !DINamespace(name: "{impl#0}", scope: !11129)
!11129 = !DINamespace(name: "fmt", scope: !10772)
!11130 = !DISubroutineType(types: !11131)
!11131 = !{!306, !10776}
!11132 = !{!11133}
!11133 = !DILocalVariable(name: "self", arg: 1, scope: !11134, file: !11135, line: 8, type: !10776)
!11134 = !DILexicalBlockFile(scope: !11127, file: !11135, discriminator: 0)
!11135 = !DIFile(filename: "src/registers/mxcsr.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "f781b210490e7951603e5d9f6c6f6bef")
!11136 = !DILocation(line: 8, column: 1, scope: !11134)
!11137 = !DILocation(line: 875, column: 11, scope: !11127)
!11138 = distinct !DISubprogram(name: "DENORMAL", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17h375e62c471892831E", scope: !11128, file: !8160, line: 460, type: !11130, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11139)
!11139 = !{!11140}
!11140 = !DILocalVariable(name: "self", arg: 1, scope: !11141, file: !11135, line: 8, type: !10776)
!11141 = !DILexicalBlockFile(scope: !11138, file: !11135, discriminator: 0)
!11142 = !DILocation(line: 8, column: 1, scope: !11141)
!11143 = !DILocation(line: 875, column: 11, scope: !11138)
!11144 = distinct !DISubprogram(name: "DIVIDE_BY_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17hb8b21c34ea2d5b1fE", scope: !11128, file: !8160, line: 460, type: !11130, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11145)
!11145 = !{!11146}
!11146 = !DILocalVariable(name: "self", arg: 1, scope: !11147, file: !11135, line: 8, type: !10776)
!11147 = !DILexicalBlockFile(scope: !11144, file: !11135, discriminator: 0)
!11148 = !DILocation(line: 8, column: 1, scope: !11147)
!11149 = !DILocation(line: 875, column: 11, scope: !11144)
!11150 = distinct !DISubprogram(name: "OVERFLOW", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17ha84e16ca56389899E", scope: !11128, file: !8160, line: 460, type: !11130, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11151)
!11151 = !{!11152}
!11152 = !DILocalVariable(name: "self", arg: 1, scope: !11153, file: !11135, line: 8, type: !10776)
!11153 = !DILexicalBlockFile(scope: !11150, file: !11135, discriminator: 0)
!11154 = !DILocation(line: 8, column: 1, scope: !11153)
!11155 = !DILocation(line: 875, column: 11, scope: !11150)
!11156 = distinct !DISubprogram(name: "UNDERFLOW", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17h585eb9cabc30df2cE", scope: !11128, file: !8160, line: 460, type: !11130, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11157)
!11157 = !{!11158}
!11158 = !DILocalVariable(name: "self", arg: 1, scope: !11159, file: !11135, line: 8, type: !10776)
!11159 = !DILexicalBlockFile(scope: !11156, file: !11135, discriminator: 0)
!11160 = !DILocation(line: 8, column: 1, scope: !11159)
!11161 = !DILocation(line: 875, column: 11, scope: !11156)
!11162 = distinct !DISubprogram(name: "PRECISION", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17hcc253c092fd22e83E", scope: !11128, file: !8160, line: 460, type: !11130, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11163)
!11163 = !{!11164}
!11164 = !DILocalVariable(name: "self", arg: 1, scope: !11165, file: !11135, line: 8, type: !10776)
!11165 = !DILexicalBlockFile(scope: !11162, file: !11135, discriminator: 0)
!11166 = !DILocation(line: 8, column: 1, scope: !11165)
!11167 = !DILocation(line: 875, column: 11, scope: !11162)
!11168 = distinct !DISubprogram(name: "DENORMALS_ARE_ZEROS", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17h33e3001deddceaf3E", scope: !11128, file: !8160, line: 460, type: !11130, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11169)
!11169 = !{!11170}
!11170 = !DILocalVariable(name: "self", arg: 1, scope: !11171, file: !11135, line: 8, type: !10776)
!11171 = !DILexicalBlockFile(scope: !11168, file: !11135, discriminator: 0)
!11172 = !DILocation(line: 8, column: 1, scope: !11171)
!11173 = !DILocation(line: 875, column: 11, scope: !11168)
!11174 = distinct !DISubprogram(name: "INVALID_OPERATION_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17h89da8ea7fa8cec76E", scope: !11128, file: !8160, line: 460, type: !11130, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11175)
!11175 = !{!11176}
!11176 = !DILocalVariable(name: "self", arg: 1, scope: !11177, file: !11135, line: 8, type: !10776)
!11177 = !DILexicalBlockFile(scope: !11174, file: !11135, discriminator: 0)
!11178 = !DILocation(line: 8, column: 1, scope: !11177)
!11179 = !DILocation(line: 875, column: 11, scope: !11174)
!11180 = distinct !DISubprogram(name: "DENORMAL_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17hbde13b970240d474E", scope: !11128, file: !8160, line: 460, type: !11130, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11181)
!11181 = !{!11182}
!11182 = !DILocalVariable(name: "self", arg: 1, scope: !11183, file: !11135, line: 8, type: !10776)
!11183 = !DILexicalBlockFile(scope: !11180, file: !11135, discriminator: 0)
!11184 = !DILocation(line: 8, column: 1, scope: !11183)
!11185 = !DILocation(line: 875, column: 11, scope: !11180)
!11186 = distinct !DISubprogram(name: "DIVIDE_BY_ZERO_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17h55deeb0db0b45c2fE", scope: !11128, file: !8160, line: 460, type: !11130, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11187)
!11187 = !{!11188}
!11188 = !DILocalVariable(name: "self", arg: 1, scope: !11189, file: !11135, line: 8, type: !10776)
!11189 = !DILexicalBlockFile(scope: !11186, file: !11135, discriminator: 0)
!11190 = !DILocation(line: 8, column: 1, scope: !11189)
!11191 = !DILocation(line: 875, column: 11, scope: !11186)
!11192 = distinct !DISubprogram(name: "OVERFLOW_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h0823a4976a248b9aE", scope: !11128, file: !8160, line: 460, type: !11130, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11193)
!11193 = !{!11194}
!11194 = !DILocalVariable(name: "self", arg: 1, scope: !11195, file: !11135, line: 8, type: !10776)
!11195 = !DILexicalBlockFile(scope: !11192, file: !11135, discriminator: 0)
!11196 = !DILocation(line: 8, column: 1, scope: !11195)
!11197 = !DILocation(line: 875, column: 11, scope: !11192)
!11198 = distinct !DISubprogram(name: "UNDERFLOW_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17h2a0d7e7d48b0cc0aE", scope: !11128, file: !8160, line: 460, type: !11130, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11199)
!11199 = !{!11200}
!11200 = !DILocalVariable(name: "self", arg: 1, scope: !11201, file: !11135, line: 8, type: !10776)
!11201 = !DILexicalBlockFile(scope: !11198, file: !11135, discriminator: 0)
!11202 = !DILocation(line: 8, column: 1, scope: !11201)
!11203 = !DILocation(line: 875, column: 11, scope: !11198)
!11204 = distinct !DISubprogram(name: "PRECISION_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17h56a60f66e3e7d715E", scope: !11128, file: !8160, line: 460, type: !11130, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11205)
!11205 = !{!11206}
!11206 = !DILocalVariable(name: "self", arg: 1, scope: !11207, file: !11135, line: 8, type: !10776)
!11207 = !DILexicalBlockFile(scope: !11204, file: !11135, discriminator: 0)
!11208 = !DILocation(line: 8, column: 1, scope: !11207)
!11209 = !DILocation(line: 875, column: 11, scope: !11204)
!11210 = distinct !DISubprogram(name: "ROUNDING_CONTROL_NEGATIVE", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17h89f6831010611becE", scope: !11128, file: !8160, line: 460, type: !11130, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11211)
!11211 = !{!11212}
!11212 = !DILocalVariable(name: "self", arg: 1, scope: !11213, file: !11135, line: 8, type: !10776)
!11213 = !DILexicalBlockFile(scope: !11210, file: !11135, discriminator: 0)
!11214 = !DILocation(line: 8, column: 1, scope: !11213)
!11215 = !DILocation(line: 875, column: 11, scope: !11210)
!11216 = distinct !DISubprogram(name: "ROUNDING_CONTROL_POSITIVE", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17hc9c50c50360b1cd2E", scope: !11128, file: !8160, line: 460, type: !11130, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11217)
!11217 = !{!11218}
!11218 = !DILocalVariable(name: "self", arg: 1, scope: !11219, file: !11135, line: 8, type: !10776)
!11219 = !DILexicalBlockFile(scope: !11216, file: !11135, discriminator: 0)
!11220 = !DILocation(line: 8, column: 1, scope: !11219)
!11221 = !DILocation(line: 875, column: 11, scope: !11216)
!11222 = distinct !DISubprogram(name: "ROUNDING_CONTROL_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17hf17d4cf12e551e3bE", scope: !11128, file: !8160, line: 460, type: !11130, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11223)
!11223 = !{!11224}
!11224 = !DILocalVariable(name: "self", arg: 1, scope: !11225, file: !11135, line: 8, type: !10776)
!11225 = !DILexicalBlockFile(scope: !11222, file: !11135, discriminator: 0)
!11226 = !DILocation(line: 8, column: 1, scope: !11225)
!11227 = !DILocation(line: 875, column: 11, scope: !11222)
!11228 = distinct !DISubprogram(name: "FLUSH_TO_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17h2cc246fbd29a904cE", scope: !11128, file: !8160, line: 460, type: !11130, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11229)
!11229 = !{!11230}
!11230 = !DILocalVariable(name: "self", arg: 1, scope: !11231, file: !11135, line: 8, type: !10776)
!11231 = !DILexicalBlockFile(scope: !11228, file: !11135, discriminator: 0)
!11232 = !DILocation(line: 8, column: 1, scope: !11231)
!11233 = !DILocation(line: 875, column: 11, scope: !11228)
!11234 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h31b798099fee92f7E", scope: !11235, file: !8160, line: 434, type: !11237, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11243)
!11235 = !DINamespace(name: "{impl#9}", scope: !11236)
!11236 = !DINamespace(name: "rflags", scope: !779)
!11237 = !DISubroutineType(types: !11238)
!11238 = !{!188, !11239, !206}
!11239 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::rflags::RFlags", baseType: !11240, size: 64, align: 64, dwarfAddressSpace: 0)
!11240 = !DICompositeType(tag: DW_TAG_structure_type, name: "RFlags", scope: !11236, file: !2, size: 64, align: 64, elements: !11241, templateParams: !25, identifier: "4a7900a9ec431d513411dc3126ef5d0b")
!11241 = !{!11242}
!11242 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !11240, file: !2, baseType: !49, size: 64, align: 64)
!11243 = !{!11244, !11245, !11246, !11248, !11250, !11252, !11254, !11256, !11258, !11260, !11262, !11264, !11266, !11268, !11270, !11272, !11274, !11276, !11278, !11280, !11282, !11284, !11286, !11288, !11290, !11292, !11294, !11296, !11298, !11300, !11302, !11304, !11306, !11308, !11310, !11312, !11314, !11316, !11318, !11320, !11322, !11324, !11326, !11328, !11330, !11332, !11334, !11336, !11338, !11340, !11342, !11344, !11346, !11348, !11350, !11352, !11354, !11356, !11358, !11360, !11362, !11364, !11366, !11368, !11370, !11372, !11374, !11376, !11378, !11380, !11382, !11384, !11386, !11388, !11390, !11392, !11394, !11396, !11398, !11400, !11402, !11404, !11406, !11408}
!11244 = !DILocalVariable(name: "self", arg: 1, scope: !11234, file: !8160, line: 434, type: !11239)
!11245 = !DILocalVariable(name: "f", arg: 2, scope: !11234, file: !8160, line: 434, type: !206)
!11246 = !DILocalVariable(name: "first", scope: !11247, file: !8160, line: 471, type: !306, align: 1)
!11247 = distinct !DILexicalBlock(scope: !11234, file: !8160, line: 471, column: 17)
!11248 = !DILocalVariable(name: "residual", scope: !11249, file: !8160, line: 475, type: !8175, align: 1)
!11249 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 47)
!11250 = !DILocalVariable(name: "val", scope: !11251, file: !8160, line: 475, type: !7, align: 1)
!11251 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 29)
!11252 = !DILocalVariable(name: "residual", scope: !11253, file: !8160, line: 478, type: !8175, align: 1)
!11253 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 70)
!11254 = !DILocalVariable(name: "val", scope: !11255, file: !8160, line: 478, type: !7, align: 1)
!11255 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 25)
!11256 = !DILocalVariable(name: "residual", scope: !11257, file: !8160, line: 475, type: !8175, align: 1)
!11257 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 47)
!11258 = !DILocalVariable(name: "val", scope: !11259, file: !8160, line: 475, type: !7, align: 1)
!11259 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 29)
!11260 = !DILocalVariable(name: "residual", scope: !11261, file: !8160, line: 478, type: !8175, align: 1)
!11261 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 70)
!11262 = !DILocalVariable(name: "val", scope: !11263, file: !8160, line: 478, type: !7, align: 1)
!11263 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 25)
!11264 = !DILocalVariable(name: "residual", scope: !11265, file: !8160, line: 475, type: !8175, align: 1)
!11265 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 47)
!11266 = !DILocalVariable(name: "val", scope: !11267, file: !8160, line: 475, type: !7, align: 1)
!11267 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 29)
!11268 = !DILocalVariable(name: "residual", scope: !11269, file: !8160, line: 478, type: !8175, align: 1)
!11269 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 70)
!11270 = !DILocalVariable(name: "val", scope: !11271, file: !8160, line: 478, type: !7, align: 1)
!11271 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 25)
!11272 = !DILocalVariable(name: "residual", scope: !11273, file: !8160, line: 475, type: !8175, align: 1)
!11273 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 47)
!11274 = !DILocalVariable(name: "val", scope: !11275, file: !8160, line: 475, type: !7, align: 1)
!11275 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 29)
!11276 = !DILocalVariable(name: "residual", scope: !11277, file: !8160, line: 478, type: !8175, align: 1)
!11277 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 70)
!11278 = !DILocalVariable(name: "val", scope: !11279, file: !8160, line: 478, type: !7, align: 1)
!11279 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 25)
!11280 = !DILocalVariable(name: "residual", scope: !11281, file: !8160, line: 475, type: !8175, align: 1)
!11281 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 47)
!11282 = !DILocalVariable(name: "val", scope: !11283, file: !8160, line: 475, type: !7, align: 1)
!11283 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 29)
!11284 = !DILocalVariable(name: "residual", scope: !11285, file: !8160, line: 478, type: !8175, align: 1)
!11285 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 70)
!11286 = !DILocalVariable(name: "val", scope: !11287, file: !8160, line: 478, type: !7, align: 1)
!11287 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 25)
!11288 = !DILocalVariable(name: "residual", scope: !11289, file: !8160, line: 475, type: !8175, align: 1)
!11289 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 47)
!11290 = !DILocalVariable(name: "val", scope: !11291, file: !8160, line: 475, type: !7, align: 1)
!11291 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 29)
!11292 = !DILocalVariable(name: "residual", scope: !11293, file: !8160, line: 478, type: !8175, align: 1)
!11293 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 70)
!11294 = !DILocalVariable(name: "val", scope: !11295, file: !8160, line: 478, type: !7, align: 1)
!11295 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 25)
!11296 = !DILocalVariable(name: "residual", scope: !11297, file: !8160, line: 475, type: !8175, align: 1)
!11297 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 47)
!11298 = !DILocalVariable(name: "val", scope: !11299, file: !8160, line: 475, type: !7, align: 1)
!11299 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 29)
!11300 = !DILocalVariable(name: "residual", scope: !11301, file: !8160, line: 478, type: !8175, align: 1)
!11301 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 70)
!11302 = !DILocalVariable(name: "val", scope: !11303, file: !8160, line: 478, type: !7, align: 1)
!11303 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 25)
!11304 = !DILocalVariable(name: "residual", scope: !11305, file: !8160, line: 475, type: !8175, align: 1)
!11305 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 47)
!11306 = !DILocalVariable(name: "val", scope: !11307, file: !8160, line: 475, type: !7, align: 1)
!11307 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 29)
!11308 = !DILocalVariable(name: "residual", scope: !11309, file: !8160, line: 478, type: !8175, align: 1)
!11309 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 70)
!11310 = !DILocalVariable(name: "val", scope: !11311, file: !8160, line: 478, type: !7, align: 1)
!11311 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 25)
!11312 = !DILocalVariable(name: "residual", scope: !11313, file: !8160, line: 475, type: !8175, align: 1)
!11313 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 47)
!11314 = !DILocalVariable(name: "val", scope: !11315, file: !8160, line: 475, type: !7, align: 1)
!11315 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 29)
!11316 = !DILocalVariable(name: "residual", scope: !11317, file: !8160, line: 478, type: !8175, align: 1)
!11317 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 70)
!11318 = !DILocalVariable(name: "val", scope: !11319, file: !8160, line: 478, type: !7, align: 1)
!11319 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 25)
!11320 = !DILocalVariable(name: "residual", scope: !11321, file: !8160, line: 475, type: !8175, align: 1)
!11321 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 47)
!11322 = !DILocalVariable(name: "val", scope: !11323, file: !8160, line: 475, type: !7, align: 1)
!11323 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 29)
!11324 = !DILocalVariable(name: "residual", scope: !11325, file: !8160, line: 478, type: !8175, align: 1)
!11325 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 70)
!11326 = !DILocalVariable(name: "val", scope: !11327, file: !8160, line: 478, type: !7, align: 1)
!11327 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 25)
!11328 = !DILocalVariable(name: "residual", scope: !11329, file: !8160, line: 475, type: !8175, align: 1)
!11329 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 47)
!11330 = !DILocalVariable(name: "val", scope: !11331, file: !8160, line: 475, type: !7, align: 1)
!11331 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 29)
!11332 = !DILocalVariable(name: "residual", scope: !11333, file: !8160, line: 478, type: !8175, align: 1)
!11333 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 70)
!11334 = !DILocalVariable(name: "val", scope: !11335, file: !8160, line: 478, type: !7, align: 1)
!11335 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 25)
!11336 = !DILocalVariable(name: "residual", scope: !11337, file: !8160, line: 475, type: !8175, align: 1)
!11337 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 47)
!11338 = !DILocalVariable(name: "val", scope: !11339, file: !8160, line: 475, type: !7, align: 1)
!11339 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 29)
!11340 = !DILocalVariable(name: "residual", scope: !11341, file: !8160, line: 478, type: !8175, align: 1)
!11341 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 70)
!11342 = !DILocalVariable(name: "val", scope: !11343, file: !8160, line: 478, type: !7, align: 1)
!11343 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 25)
!11344 = !DILocalVariable(name: "residual", scope: !11345, file: !8160, line: 475, type: !8175, align: 1)
!11345 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 47)
!11346 = !DILocalVariable(name: "val", scope: !11347, file: !8160, line: 475, type: !7, align: 1)
!11347 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 29)
!11348 = !DILocalVariable(name: "residual", scope: !11349, file: !8160, line: 478, type: !8175, align: 1)
!11349 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 70)
!11350 = !DILocalVariable(name: "val", scope: !11351, file: !8160, line: 478, type: !7, align: 1)
!11351 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 25)
!11352 = !DILocalVariable(name: "residual", scope: !11353, file: !8160, line: 475, type: !8175, align: 1)
!11353 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 47)
!11354 = !DILocalVariable(name: "val", scope: !11355, file: !8160, line: 475, type: !7, align: 1)
!11355 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 29)
!11356 = !DILocalVariable(name: "residual", scope: !11357, file: !8160, line: 478, type: !8175, align: 1)
!11357 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 70)
!11358 = !DILocalVariable(name: "val", scope: !11359, file: !8160, line: 478, type: !7, align: 1)
!11359 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 25)
!11360 = !DILocalVariable(name: "residual", scope: !11361, file: !8160, line: 475, type: !8175, align: 1)
!11361 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 47)
!11362 = !DILocalVariable(name: "val", scope: !11363, file: !8160, line: 475, type: !7, align: 1)
!11363 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 29)
!11364 = !DILocalVariable(name: "residual", scope: !11365, file: !8160, line: 478, type: !8175, align: 1)
!11365 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 70)
!11366 = !DILocalVariable(name: "val", scope: !11367, file: !8160, line: 478, type: !7, align: 1)
!11367 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 25)
!11368 = !DILocalVariable(name: "residual", scope: !11369, file: !8160, line: 475, type: !8175, align: 1)
!11369 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 47)
!11370 = !DILocalVariable(name: "val", scope: !11371, file: !8160, line: 475, type: !7, align: 1)
!11371 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 29)
!11372 = !DILocalVariable(name: "residual", scope: !11373, file: !8160, line: 478, type: !8175, align: 1)
!11373 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 70)
!11374 = !DILocalVariable(name: "val", scope: !11375, file: !8160, line: 478, type: !7, align: 1)
!11375 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 25)
!11376 = !DILocalVariable(name: "residual", scope: !11377, file: !8160, line: 475, type: !8175, align: 1)
!11377 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 47)
!11378 = !DILocalVariable(name: "val", scope: !11379, file: !8160, line: 475, type: !7, align: 1)
!11379 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 29)
!11380 = !DILocalVariable(name: "residual", scope: !11381, file: !8160, line: 478, type: !8175, align: 1)
!11381 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 70)
!11382 = !DILocalVariable(name: "val", scope: !11383, file: !8160, line: 478, type: !7, align: 1)
!11383 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 25)
!11384 = !DILocalVariable(name: "residual", scope: !11385, file: !8160, line: 475, type: !8175, align: 1)
!11385 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 47)
!11386 = !DILocalVariable(name: "val", scope: !11387, file: !8160, line: 475, type: !7, align: 1)
!11387 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 475, column: 29)
!11388 = !DILocalVariable(name: "residual", scope: !11389, file: !8160, line: 478, type: !8175, align: 1)
!11389 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 70)
!11390 = !DILocalVariable(name: "val", scope: !11391, file: !8160, line: 478, type: !7, align: 1)
!11391 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 478, column: 25)
!11392 = !DILocalVariable(name: "extra_bits", scope: !11393, file: !8160, line: 481, type: !49, align: 8)
!11393 = distinct !DILexicalBlock(scope: !11247, file: !8160, line: 481, column: 17)
!11394 = !DILocalVariable(name: "residual", scope: !11395, file: !8160, line: 484, type: !8175, align: 1)
!11395 = distinct !DILexicalBlock(scope: !11393, file: !8160, line: 484, column: 43)
!11396 = !DILocalVariable(name: "val", scope: !11397, file: !8160, line: 484, type: !7, align: 1)
!11397 = distinct !DILexicalBlock(scope: !11393, file: !8160, line: 484, column: 25)
!11398 = !DILocalVariable(name: "residual", scope: !11399, file: !8160, line: 487, type: !8175, align: 1)
!11399 = distinct !DILexicalBlock(scope: !11393, file: !8160, line: 487, column: 38)
!11400 = !DILocalVariable(name: "val", scope: !11401, file: !8160, line: 487, type: !7, align: 1)
!11401 = distinct !DILexicalBlock(scope: !11393, file: !8160, line: 487, column: 21)
!11402 = !DILocalVariable(name: "residual", scope: !11403, file: !8160, line: 488, type: !8175, align: 1)
!11403 = distinct !DILexicalBlock(scope: !11393, file: !8160, line: 488, column: 70)
!11404 = !DILocalVariable(name: "val", scope: !11405, file: !8160, line: 488, type: !7, align: 1)
!11405 = distinct !DILexicalBlock(scope: !11393, file: !8160, line: 488, column: 21)
!11406 = !DILocalVariable(name: "residual", scope: !11407, file: !8160, line: 491, type: !8175, align: 1)
!11407 = distinct !DILexicalBlock(scope: !11393, file: !8160, line: 491, column: 43)
!11408 = !DILocalVariable(name: "val", scope: !11409, file: !8160, line: 491, type: !7, align: 1)
!11409 = distinct !DILexicalBlock(scope: !11393, file: !8160, line: 491, column: 21)
!11410 = !DILocation(line: 475, column: 47, scope: !11249)
!11411 = !DILocation(line: 475, column: 29, scope: !11251)
!11412 = !DILocation(line: 478, column: 70, scope: !11253)
!11413 = !DILocation(line: 478, column: 25, scope: !11255)
!11414 = !DILocation(line: 475, column: 47, scope: !11257)
!11415 = !DILocation(line: 475, column: 29, scope: !11259)
!11416 = !DILocation(line: 478, column: 70, scope: !11261)
!11417 = !DILocation(line: 478, column: 25, scope: !11263)
!11418 = !DILocation(line: 475, column: 47, scope: !11265)
!11419 = !DILocation(line: 475, column: 29, scope: !11267)
!11420 = !DILocation(line: 478, column: 70, scope: !11269)
!11421 = !DILocation(line: 478, column: 25, scope: !11271)
!11422 = !DILocation(line: 475, column: 47, scope: !11273)
!11423 = !DILocation(line: 475, column: 29, scope: !11275)
!11424 = !DILocation(line: 478, column: 70, scope: !11277)
!11425 = !DILocation(line: 478, column: 25, scope: !11279)
!11426 = !DILocation(line: 475, column: 47, scope: !11281)
!11427 = !DILocation(line: 475, column: 29, scope: !11283)
!11428 = !DILocation(line: 478, column: 70, scope: !11285)
!11429 = !DILocation(line: 478, column: 25, scope: !11287)
!11430 = !DILocation(line: 475, column: 47, scope: !11289)
!11431 = !DILocation(line: 475, column: 29, scope: !11291)
!11432 = !DILocation(line: 478, column: 70, scope: !11293)
!11433 = !DILocation(line: 478, column: 25, scope: !11295)
!11434 = !DILocation(line: 475, column: 47, scope: !11297)
!11435 = !DILocation(line: 475, column: 29, scope: !11299)
!11436 = !DILocation(line: 478, column: 70, scope: !11301)
!11437 = !DILocation(line: 478, column: 25, scope: !11303)
!11438 = !DILocation(line: 475, column: 47, scope: !11305)
!11439 = !DILocation(line: 475, column: 29, scope: !11307)
!11440 = !DILocation(line: 478, column: 70, scope: !11309)
!11441 = !DILocation(line: 478, column: 25, scope: !11311)
!11442 = !DILocation(line: 475, column: 47, scope: !11313)
!11443 = !DILocation(line: 475, column: 29, scope: !11315)
!11444 = !DILocation(line: 478, column: 70, scope: !11317)
!11445 = !DILocation(line: 478, column: 25, scope: !11319)
!11446 = !DILocation(line: 475, column: 47, scope: !11321)
!11447 = !DILocation(line: 475, column: 29, scope: !11323)
!11448 = !DILocation(line: 478, column: 70, scope: !11325)
!11449 = !DILocation(line: 478, column: 25, scope: !11327)
!11450 = !DILocation(line: 475, column: 47, scope: !11329)
!11451 = !DILocation(line: 475, column: 29, scope: !11331)
!11452 = !DILocation(line: 478, column: 70, scope: !11333)
!11453 = !DILocation(line: 478, column: 25, scope: !11335)
!11454 = !DILocation(line: 475, column: 47, scope: !11337)
!11455 = !DILocation(line: 475, column: 29, scope: !11339)
!11456 = !DILocation(line: 478, column: 70, scope: !11341)
!11457 = !DILocation(line: 478, column: 25, scope: !11343)
!11458 = !DILocation(line: 475, column: 47, scope: !11345)
!11459 = !DILocation(line: 475, column: 29, scope: !11347)
!11460 = !DILocation(line: 478, column: 70, scope: !11349)
!11461 = !DILocation(line: 478, column: 25, scope: !11351)
!11462 = !DILocation(line: 475, column: 47, scope: !11353)
!11463 = !DILocation(line: 475, column: 29, scope: !11355)
!11464 = !DILocation(line: 478, column: 70, scope: !11357)
!11465 = !DILocation(line: 478, column: 25, scope: !11359)
!11466 = !DILocation(line: 475, column: 47, scope: !11361)
!11467 = !DILocation(line: 475, column: 29, scope: !11363)
!11468 = !DILocation(line: 478, column: 70, scope: !11365)
!11469 = !DILocation(line: 478, column: 25, scope: !11367)
!11470 = !DILocation(line: 475, column: 47, scope: !11369)
!11471 = !DILocation(line: 475, column: 29, scope: !11371)
!11472 = !DILocation(line: 478, column: 70, scope: !11373)
!11473 = !DILocation(line: 478, column: 25, scope: !11375)
!11474 = !DILocation(line: 475, column: 47, scope: !11377)
!11475 = !DILocation(line: 475, column: 29, scope: !11379)
!11476 = !DILocation(line: 478, column: 70, scope: !11381)
!11477 = !DILocation(line: 478, column: 25, scope: !11383)
!11478 = !DILocation(line: 475, column: 47, scope: !11385)
!11479 = !DILocation(line: 475, column: 29, scope: !11387)
!11480 = !DILocation(line: 478, column: 70, scope: !11389)
!11481 = !DILocation(line: 478, column: 25, scope: !11391)
!11482 = !DILocation(line: 484, column: 43, scope: !11395)
!11483 = !DILocation(line: 484, column: 25, scope: !11397)
!11484 = !DILocation(line: 487, column: 38, scope: !11399)
!11485 = !DILocation(line: 487, column: 21, scope: !11401)
!11486 = !DILocation(line: 488, column: 70, scope: !11403)
!11487 = !DILocation(line: 488, column: 21, scope: !11405)
!11488 = !DILocation(line: 491, column: 43, scope: !11407)
!11489 = !DILocation(line: 491, column: 21, scope: !11409)
!11490 = !DILocation(line: 434, column: 20, scope: !11234)
!11491 = !DILocation(line: 434, column: 27, scope: !11234)
!11492 = !DILocation(line: 471, column: 21, scope: !11247)
!11493 = !DILocation(line: 481, column: 21, scope: !11393)
!11494 = !DILocation(line: 471, column: 33, scope: !11234)
!11495 = !DILocation(line: 473, column: 46, scope: !11247)
!11496 = !DILocation(line: 474, column: 29, scope: !11247)
!11497 = !DILocation(line: 474, column: 28, scope: !11247)
!11498 = !DILocation(line: 477, column: 25, scope: !11247)
!11499 = !DILocation(line: 478, column: 25, scope: !11247)
!11500 = !DILocation(line: 475, column: 29, scope: !11247)
!11501 = !DILocation(line: 475, column: 29, scope: !11249)
!11502 = !DILocation(line: 494, column: 14, scope: !11234)
!11503 = !DILocation(line: 478, column: 25, scope: !11253)
!11504 = !DILocation(line: 475, column: 29, scope: !11257)
!11505 = !DILocation(line: 478, column: 25, scope: !11261)
!11506 = !DILocation(line: 475, column: 29, scope: !11265)
!11507 = !DILocation(line: 478, column: 25, scope: !11269)
!11508 = !DILocation(line: 475, column: 29, scope: !11273)
!11509 = !DILocation(line: 478, column: 25, scope: !11277)
!11510 = !DILocation(line: 475, column: 29, scope: !11281)
!11511 = !DILocation(line: 478, column: 25, scope: !11285)
!11512 = !DILocation(line: 475, column: 29, scope: !11289)
!11513 = !DILocation(line: 478, column: 25, scope: !11293)
!11514 = !DILocation(line: 475, column: 29, scope: !11297)
!11515 = !DILocation(line: 478, column: 25, scope: !11301)
!11516 = !DILocation(line: 475, column: 29, scope: !11305)
!11517 = !DILocation(line: 478, column: 25, scope: !11309)
!11518 = !DILocation(line: 475, column: 29, scope: !11313)
!11519 = !DILocation(line: 478, column: 25, scope: !11317)
!11520 = !DILocation(line: 475, column: 29, scope: !11321)
!11521 = !DILocation(line: 478, column: 25, scope: !11325)
!11522 = !DILocation(line: 475, column: 29, scope: !11329)
!11523 = !DILocation(line: 478, column: 25, scope: !11333)
!11524 = !DILocation(line: 475, column: 29, scope: !11337)
!11525 = !DILocation(line: 478, column: 25, scope: !11341)
!11526 = !DILocation(line: 475, column: 29, scope: !11345)
!11527 = !DILocation(line: 478, column: 25, scope: !11349)
!11528 = !DILocation(line: 475, column: 29, scope: !11353)
!11529 = !DILocation(line: 478, column: 25, scope: !11357)
!11530 = !DILocation(line: 475, column: 29, scope: !11361)
!11531 = !DILocation(line: 478, column: 25, scope: !11365)
!11532 = !DILocation(line: 475, column: 29, scope: !11369)
!11533 = !DILocation(line: 478, column: 25, scope: !11373)
!11534 = !DILocation(line: 475, column: 29, scope: !11377)
!11535 = !DILocation(line: 478, column: 25, scope: !11381)
!11536 = !DILocation(line: 481, column: 34, scope: !11247)
!11537 = !DILocation(line: 481, column: 47, scope: !11247)
!11538 = !DILocation(line: 481, column: 46, scope: !11247)
!11539 = !DILocation(line: 482, column: 20, scope: !11393)
!11540 = !DILocation(line: 475, column: 29, scope: !11385)
!11541 = !DILocation(line: 478, column: 25, scope: !11389)
!11542 = !DILocation(line: 490, column: 20, scope: !11393)
!11543 = !DILocation(line: 483, column: 25, scope: !11393)
!11544 = !DILocation(line: 483, column: 24, scope: !11393)
!11545 = !DILocation(line: 486, column: 21, scope: !11393)
!11546 = !DILocation(line: 487, column: 21, scope: !11393)
!11547 = !DILocation(line: 484, column: 25, scope: !11393)
!11548 = !DILocation(line: 484, column: 25, scope: !11395)
!11549 = !DILocation(line: 488, column: 21, scope: !11393)
!11550 = !DILocation(line: 487, column: 21, scope: !11399)
!11551 = !DILocation(line: 488, column: 21, scope: !11403)
!11552 = !DILocation(line: 493, column: 17, scope: !11393)
!11553 = !DILocation(line: 491, column: 21, scope: !11393)
!11554 = !DILocation(line: 491, column: 21, scope: !11407)
!11555 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17he7a911c16ab05485E", scope: !11556, file: !8160, line: 497, type: !11237, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11557)
!11556 = !DINamespace(name: "{impl#10}", scope: !11236)
!11557 = !{!11558, !11559}
!11558 = !DILocalVariable(name: "self", arg: 1, scope: !11555, file: !8160, line: 497, type: !11239)
!11559 = !DILocalVariable(name: "f", arg: 2, scope: !11555, file: !8160, line: 497, type: !206)
!11560 = !DILocation(line: 497, column: 20, scope: !11555)
!11561 = !DILocation(line: 497, column: 27, scope: !11555)
!11562 = !DILocation(line: 498, column: 17, scope: !11555)
!11563 = !DILocation(line: 499, column: 14, scope: !11555)
!11564 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h98b6df71d37fd968E", scope: !11565, file: !8160, line: 502, type: !11237, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11566)
!11565 = !DINamespace(name: "{impl#11}", scope: !11236)
!11566 = !{!11567, !11568}
!11567 = !DILocalVariable(name: "self", arg: 1, scope: !11564, file: !8160, line: 502, type: !11239)
!11568 = !DILocalVariable(name: "f", arg: 2, scope: !11564, file: !8160, line: 502, type: !206)
!11569 = !DILocation(line: 502, column: 20, scope: !11564)
!11570 = !DILocation(line: 502, column: 27, scope: !11564)
!11571 = !DILocation(line: 503, column: 17, scope: !11564)
!11572 = !DILocation(line: 504, column: 14, scope: !11564)
!11573 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hadde1e7ea6d9cc7cE", scope: !11574, file: !8160, line: 507, type: !11237, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11575)
!11574 = !DINamespace(name: "{impl#12}", scope: !11236)
!11575 = !{!11576, !11577}
!11576 = !DILocalVariable(name: "self", arg: 1, scope: !11573, file: !8160, line: 507, type: !11239)
!11577 = !DILocalVariable(name: "f", arg: 2, scope: !11573, file: !8160, line: 507, type: !206)
!11578 = !DILocation(line: 507, column: 20, scope: !11573)
!11579 = !DILocation(line: 507, column: 27, scope: !11573)
!11580 = !DILocation(line: 508, column: 17, scope: !11573)
!11581 = !DILocation(line: 509, column: 14, scope: !11573)
!11582 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h7418d4d0b69897d8E", scope: !11583, file: !8160, line: 512, type: !11237, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11584)
!11583 = !DINamespace(name: "{impl#13}", scope: !11236)
!11584 = !{!11585, !11586}
!11585 = !DILocalVariable(name: "self", arg: 1, scope: !11582, file: !8160, line: 512, type: !11239)
!11586 = !DILocalVariable(name: "f", arg: 2, scope: !11582, file: !8160, line: 512, type: !206)
!11587 = !DILocation(line: 512, column: 20, scope: !11582)
!11588 = !DILocation(line: 512, column: 27, scope: !11582)
!11589 = !DILocation(line: 513, column: 17, scope: !11582)
!11590 = !DILocation(line: 514, column: 14, scope: !11582)
!11591 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers6rflags6RFlags3all17h3ab199505240c2b0E", scope: !11240, file: !8160, line: 532, type: !11592, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !25)
!11592 = !DISubroutineType(types: !11593)
!11593 = !{!11240}
!11594 = !DILocation(line: 533, column: 17, scope: !11591)
!11595 = !DILocation(line: 541, column: 14, scope: !11591)
!11596 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers6rflags6RFlags4bits17h6b4cadc8a9521a74E", scope: !11240, file: !8160, line: 545, type: !11597, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11599)
!11597 = !DISubroutineType(types: !11598)
!11598 = !{!49, !11239}
!11599 = !{!11600}
!11600 = !DILocalVariable(name: "self", arg: 1, scope: !11596, file: !8160, line: 545, type: !11239)
!11601 = !DILocation(line: 545, column: 31, scope: !11596)
!11602 = !DILocation(line: 546, column: 17, scope: !11596)
!11603 = !DILocation(line: 547, column: 14, scope: !11596)
!11604 = distinct !DISubprogram(name: "ID", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17h2861a6ca76d751fdE", scope: !11605, file: !8160, line: 460, type: !11607, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11609)
!11605 = !DINamespace(name: "{impl#0}", scope: !11606)
!11606 = !DINamespace(name: "fmt", scope: !11235)
!11607 = !DISubroutineType(types: !11608)
!11608 = !{!306, !11239}
!11609 = !{!11610}
!11610 = !DILocalVariable(name: "self", arg: 1, scope: !11611, file: !11612, line: 8, type: !11239)
!11611 = !DILexicalBlockFile(scope: !11604, file: !11612, discriminator: 0)
!11612 = !DIFile(filename: "src/registers/rflags.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "98fc6bdf648638d8096c72f422ccab4e")
!11613 = !DILocation(line: 8, column: 1, scope: !11611)
!11614 = !DILocation(line: 875, column: 11, scope: !11604)
!11615 = distinct !DISubprogram(name: "VIRTUAL_INTERRUPT_PENDING", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17h3e390daef618d377E", scope: !11605, file: !8160, line: 460, type: !11607, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11616)
!11616 = !{!11617}
!11617 = !DILocalVariable(name: "self", arg: 1, scope: !11618, file: !11612, line: 8, type: !11239)
!11618 = !DILexicalBlockFile(scope: !11615, file: !11612, discriminator: 0)
!11619 = !DILocation(line: 8, column: 1, scope: !11618)
!11620 = !DILocation(line: 875, column: 11, scope: !11615)
!11621 = distinct !DISubprogram(name: "VIRTUAL_INTERRUPT", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17h035b5f208da8f299E", scope: !11605, file: !8160, line: 460, type: !11607, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11622)
!11622 = !{!11623}
!11623 = !DILocalVariable(name: "self", arg: 1, scope: !11624, file: !11612, line: 8, type: !11239)
!11624 = !DILexicalBlockFile(scope: !11621, file: !11612, discriminator: 0)
!11625 = !DILocation(line: 8, column: 1, scope: !11624)
!11626 = !DILocation(line: 875, column: 11, scope: !11621)
!11627 = distinct !DISubprogram(name: "ALIGNMENT_CHECK", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17h541b7e281371b2d9E", scope: !11605, file: !8160, line: 460, type: !11607, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11628)
!11628 = !{!11629}
!11629 = !DILocalVariable(name: "self", arg: 1, scope: !11630, file: !11612, line: 8, type: !11239)
!11630 = !DILexicalBlockFile(scope: !11627, file: !11612, discriminator: 0)
!11631 = !DILocation(line: 8, column: 1, scope: !11630)
!11632 = !DILocation(line: 875, column: 11, scope: !11627)
!11633 = distinct !DISubprogram(name: "VIRTUAL_8086_MODE", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17hf866fa861b23e134E", scope: !11605, file: !8160, line: 460, type: !11607, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11634)
!11634 = !{!11635}
!11635 = !DILocalVariable(name: "self", arg: 1, scope: !11636, file: !11612, line: 8, type: !11239)
!11636 = !DILexicalBlockFile(scope: !11633, file: !11612, discriminator: 0)
!11637 = !DILocation(line: 8, column: 1, scope: !11636)
!11638 = !DILocation(line: 875, column: 11, scope: !11633)
!11639 = distinct !DISubprogram(name: "RESUME_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17hcf8e2cfc6f93f049E", scope: !11605, file: !8160, line: 460, type: !11607, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11640)
!11640 = !{!11641}
!11641 = !DILocalVariable(name: "self", arg: 1, scope: !11642, file: !11612, line: 8, type: !11239)
!11642 = !DILexicalBlockFile(scope: !11639, file: !11612, discriminator: 0)
!11643 = !DILocation(line: 8, column: 1, scope: !11642)
!11644 = !DILocation(line: 875, column: 11, scope: !11639)
!11645 = distinct !DISubprogram(name: "NESTED_TASK", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17heecceeab9e589e5eE", scope: !11605, file: !8160, line: 460, type: !11607, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11646)
!11646 = !{!11647}
!11647 = !DILocalVariable(name: "self", arg: 1, scope: !11648, file: !11612, line: 8, type: !11239)
!11648 = !DILexicalBlockFile(scope: !11645, file: !11612, discriminator: 0)
!11649 = !DILocation(line: 8, column: 1, scope: !11648)
!11650 = !DILocation(line: 875, column: 11, scope: !11645)
!11651 = distinct !DISubprogram(name: "IOPL_HIGH", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17h2a716e22c5b6e5acE", scope: !11605, file: !8160, line: 460, type: !11607, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11652)
!11652 = !{!11653}
!11653 = !DILocalVariable(name: "self", arg: 1, scope: !11654, file: !11612, line: 8, type: !11239)
!11654 = !DILexicalBlockFile(scope: !11651, file: !11612, discriminator: 0)
!11655 = !DILocation(line: 8, column: 1, scope: !11654)
!11656 = !DILocation(line: 875, column: 11, scope: !11651)
!11657 = distinct !DISubprogram(name: "IOPL_LOW", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17h518d903ea4be968dE", scope: !11605, file: !8160, line: 460, type: !11607, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11658)
!11658 = !{!11659}
!11659 = !DILocalVariable(name: "self", arg: 1, scope: !11660, file: !11612, line: 8, type: !11239)
!11660 = !DILexicalBlockFile(scope: !11657, file: !11612, discriminator: 0)
!11661 = !DILocation(line: 8, column: 1, scope: !11660)
!11662 = !DILocation(line: 875, column: 11, scope: !11657)
!11663 = distinct !DISubprogram(name: "OVERFLOW_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17h60ce108dd8ff67a1E", scope: !11605, file: !8160, line: 460, type: !11607, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11664)
!11664 = !{!11665}
!11665 = !DILocalVariable(name: "self", arg: 1, scope: !11666, file: !11612, line: 8, type: !11239)
!11666 = !DILexicalBlockFile(scope: !11663, file: !11612, discriminator: 0)
!11667 = !DILocation(line: 8, column: 1, scope: !11666)
!11668 = !DILocation(line: 875, column: 11, scope: !11663)
!11669 = distinct !DISubprogram(name: "DIRECTION_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17ha6f32fd434a21274E", scope: !11605, file: !8160, line: 460, type: !11607, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11670)
!11670 = !{!11671}
!11671 = !DILocalVariable(name: "self", arg: 1, scope: !11672, file: !11612, line: 8, type: !11239)
!11672 = !DILexicalBlockFile(scope: !11669, file: !11612, discriminator: 0)
!11673 = !DILocation(line: 8, column: 1, scope: !11672)
!11674 = !DILocation(line: 875, column: 11, scope: !11669)
!11675 = distinct !DISubprogram(name: "INTERRUPT_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17h6fd3f72092ccd177E", scope: !11605, file: !8160, line: 460, type: !11607, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11676)
!11676 = !{!11677}
!11677 = !DILocalVariable(name: "self", arg: 1, scope: !11678, file: !11612, line: 8, type: !11239)
!11678 = !DILexicalBlockFile(scope: !11675, file: !11612, discriminator: 0)
!11679 = !DILocation(line: 8, column: 1, scope: !11678)
!11680 = !DILocation(line: 875, column: 11, scope: !11675)
!11681 = distinct !DISubprogram(name: "TRAP_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17h10388bfb4e405b7dE", scope: !11605, file: !8160, line: 460, type: !11607, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11682)
!11682 = !{!11683}
!11683 = !DILocalVariable(name: "self", arg: 1, scope: !11684, file: !11612, line: 8, type: !11239)
!11684 = !DILexicalBlockFile(scope: !11681, file: !11612, discriminator: 0)
!11685 = !DILocation(line: 8, column: 1, scope: !11684)
!11686 = !DILocation(line: 875, column: 11, scope: !11681)
!11687 = distinct !DISubprogram(name: "SIGN_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17ha9126c34ba180379E", scope: !11605, file: !8160, line: 460, type: !11607, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11688)
!11688 = !{!11689}
!11689 = !DILocalVariable(name: "self", arg: 1, scope: !11690, file: !11612, line: 8, type: !11239)
!11690 = !DILexicalBlockFile(scope: !11687, file: !11612, discriminator: 0)
!11691 = !DILocation(line: 8, column: 1, scope: !11690)
!11692 = !DILocation(line: 875, column: 11, scope: !11687)
!11693 = distinct !DISubprogram(name: "ZERO_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17hcc9d3a61618cd4b2E", scope: !11605, file: !8160, line: 460, type: !11607, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11694)
!11694 = !{!11695}
!11695 = !DILocalVariable(name: "self", arg: 1, scope: !11696, file: !11612, line: 8, type: !11239)
!11696 = !DILexicalBlockFile(scope: !11693, file: !11612, discriminator: 0)
!11697 = !DILocation(line: 8, column: 1, scope: !11696)
!11698 = !DILocation(line: 875, column: 11, scope: !11693)
!11699 = distinct !DISubprogram(name: "AUXILIARY_CARRY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17h724bb83439bed7d9E", scope: !11605, file: !8160, line: 460, type: !11607, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11700)
!11700 = !{!11701}
!11701 = !DILocalVariable(name: "self", arg: 1, scope: !11702, file: !11612, line: 8, type: !11239)
!11702 = !DILexicalBlockFile(scope: !11699, file: !11612, discriminator: 0)
!11703 = !DILocation(line: 8, column: 1, scope: !11702)
!11704 = !DILocation(line: 875, column: 11, scope: !11699)
!11705 = distinct !DISubprogram(name: "PARITY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17hc7cc0b6155960772E", scope: !11605, file: !8160, line: 460, type: !11607, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11706)
!11706 = !{!11707}
!11707 = !DILocalVariable(name: "self", arg: 1, scope: !11708, file: !11612, line: 8, type: !11239)
!11708 = !DILexicalBlockFile(scope: !11705, file: !11612, discriminator: 0)
!11709 = !DILocation(line: 8, column: 1, scope: !11708)
!11710 = !DILocation(line: 875, column: 11, scope: !11705)
!11711 = distinct !DISubprogram(name: "CARRY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17he4584586ece8a982E", scope: !11605, file: !8160, line: 460, type: !11607, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11712)
!11712 = !{!11713}
!11713 = !DILocalVariable(name: "self", arg: 1, scope: !11714, file: !11612, line: 8, type: !11239)
!11714 = !DILexicalBlockFile(scope: !11711, file: !11612, discriminator: 0)
!11715 = !DILocation(line: 8, column: 1, scope: !11714)
!11716 = !DILocation(line: 875, column: 11, scope: !11711)
!11717 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..CS$u20$as$u20$core..fmt..Debug$GT$3fmt17hf568bbbdff8b0e24E", scope: !11718, file: !5325, line: 129, type: !11719, scopeLine: 129, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11723)
!11718 = !DINamespace(name: "{impl#11}", scope: !4984)
!11719 = !DISubroutineType(types: !11720)
!11720 = !{!188, !11721, !206}
!11721 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::CS", baseType: !11722, size: 64, align: 64, dwarfAddressSpace: 0)
!11722 = !DICompositeType(tag: DW_TAG_structure_type, name: "CS", scope: !4984, file: !2, align: 8, elements: !25, identifier: "51df5ca1c86d5bf5b36f5b7b87209f55")
!11723 = !{!11724, !11725}
!11724 = !DILocalVariable(name: "self", arg: 1, scope: !11717, file: !5325, line: 129, type: !11721)
!11725 = !DILocalVariable(name: "f", arg: 2, scope: !11717, file: !5325, line: 129, type: !206)
!11726 = !DILocation(line: 129, column: 10, scope: !11717)
!11727 = !DILocation(line: 129, column: 15, scope: !11717)
!11728 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..SS$u20$as$u20$core..fmt..Debug$GT$3fmt17hb572899fb69d0b9aE", scope: !11729, file: !5325, line: 143, type: !11730, scopeLine: 143, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11734)
!11729 = !DINamespace(name: "{impl#12}", scope: !4984)
!11730 = !DISubroutineType(types: !11731)
!11731 = !{!188, !11732, !206}
!11732 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::SS", baseType: !11733, size: 64, align: 64, dwarfAddressSpace: 0)
!11733 = !DICompositeType(tag: DW_TAG_structure_type, name: "SS", scope: !4984, file: !2, align: 8, elements: !25, identifier: "4ce8736a48419baae1b7c28a7b1a7c84")
!11734 = !{!11735, !11736}
!11735 = !DILocalVariable(name: "self", arg: 1, scope: !11728, file: !5325, line: 143, type: !11732)
!11736 = !DILocalVariable(name: "f", arg: 2, scope: !11728, file: !5325, line: 143, type: !206)
!11737 = !DILocation(line: 143, column: 10, scope: !11728)
!11738 = !DILocation(line: 143, column: 15, scope: !11728)
!11739 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..DS$u20$as$u20$core..fmt..Debug$GT$3fmt17h7298b780074ec919E", scope: !11740, file: !5325, line: 149, type: !11741, scopeLine: 149, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11745)
!11740 = !DINamespace(name: "{impl#13}", scope: !4984)
!11741 = !DISubroutineType(types: !11742)
!11742 = !{!188, !11743, !206}
!11743 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::DS", baseType: !11744, size: 64, align: 64, dwarfAddressSpace: 0)
!11744 = !DICompositeType(tag: DW_TAG_structure_type, name: "DS", scope: !4984, file: !2, align: 8, elements: !25, identifier: "ed2fbc9518a17d2495f7edb3f8cf82b7")
!11745 = !{!11746, !11747}
!11746 = !DILocalVariable(name: "self", arg: 1, scope: !11739, file: !5325, line: 149, type: !11743)
!11747 = !DILocalVariable(name: "f", arg: 2, scope: !11739, file: !5325, line: 149, type: !206)
!11748 = !DILocation(line: 149, column: 10, scope: !11739)
!11749 = !DILocation(line: 149, column: 15, scope: !11739)
!11750 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..ES$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f92c0925e56e5ecE", scope: !11751, file: !5325, line: 155, type: !11752, scopeLine: 155, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11756)
!11751 = !DINamespace(name: "{impl#14}", scope: !4984)
!11752 = !DISubroutineType(types: !11753)
!11753 = !{!188, !11754, !206}
!11754 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::ES", baseType: !11755, size: 64, align: 64, dwarfAddressSpace: 0)
!11755 = !DICompositeType(tag: DW_TAG_structure_type, name: "ES", scope: !4984, file: !2, align: 8, elements: !25, identifier: "a917e0a9c4ac6a12297f801e8d0febe2")
!11756 = !{!11757, !11758}
!11757 = !DILocalVariable(name: "self", arg: 1, scope: !11750, file: !5325, line: 155, type: !11754)
!11758 = !DILocalVariable(name: "f", arg: 2, scope: !11750, file: !5325, line: 155, type: !206)
!11759 = !DILocation(line: 155, column: 10, scope: !11750)
!11760 = !DILocation(line: 155, column: 15, scope: !11750)
!11761 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..FS$u20$as$u20$core..fmt..Debug$GT$3fmt17hf519338eabf382d4E", scope: !11762, file: !5325, line: 162, type: !11763, scopeLine: 162, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11767)
!11762 = !DINamespace(name: "{impl#15}", scope: !4984)
!11763 = !DISubroutineType(types: !11764)
!11764 = !{!188, !11765, !206}
!11765 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::FS", baseType: !11766, size: 64, align: 64, dwarfAddressSpace: 0)
!11766 = !DICompositeType(tag: DW_TAG_structure_type, name: "FS", scope: !4984, file: !2, align: 8, elements: !25, identifier: "783bc6c215e2c768f737603e83ae652c")
!11767 = !{!11768, !11769}
!11768 = !DILocalVariable(name: "self", arg: 1, scope: !11761, file: !5325, line: 162, type: !11765)
!11769 = !DILocalVariable(name: "f", arg: 2, scope: !11761, file: !5325, line: 162, type: !206)
!11770 = !DILocation(line: 162, column: 10, scope: !11761)
!11771 = !DILocation(line: 162, column: 15, scope: !11761)
!11772 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..GS$u20$as$u20$core..fmt..Debug$GT$3fmt17h050ad780aded4acbE", scope: !11773, file: !5325, line: 169, type: !11774, scopeLine: 169, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11777)
!11773 = !DINamespace(name: "{impl#16}", scope: !4984)
!11774 = !DISubroutineType(types: !11775)
!11775 = !{!188, !11776, !206}
!11776 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::GS", baseType: !5003, size: 64, align: 64, dwarfAddressSpace: 0)
!11777 = !{!11778, !11779}
!11778 = !DILocalVariable(name: "self", arg: 1, scope: !11772, file: !5325, line: 169, type: !11776)
!11779 = !DILocalVariable(name: "f", arg: 2, scope: !11772, file: !5325, line: 169, type: !206)
!11780 = !DILocation(line: 169, column: 10, scope: !11772)
!11781 = !DILocation(line: 169, column: 15, scope: !11772)
!11782 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN70_$LT$x86_64..registers..xcontrol..XCr0$u20$as$u20$core..fmt..Debug$GT$3fmt17hd1265c26045e09b8E", scope: !11784, file: !11783, line: 5, type: !11786, scopeLine: 5, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11790)
!11783 = !DIFile(filename: "src/registers/xcontrol.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "314d37212b3f24120df7f188543a7013")
!11784 = !DINamespace(name: "{impl#0}", scope: !11785)
!11785 = !DINamespace(name: "xcontrol", scope: !779)
!11786 = !DISubroutineType(types: !11787)
!11787 = !{!188, !11788, !206}
!11788 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::xcontrol::XCr0", baseType: !11789, size: 64, align: 64, dwarfAddressSpace: 0)
!11789 = !DICompositeType(tag: DW_TAG_structure_type, name: "XCr0", scope: !11785, file: !2, align: 8, elements: !25, identifier: "a22aa5181b20e74b5936651cefc43979")
!11790 = !{!11791, !11792}
!11791 = !DILocalVariable(name: "self", arg: 1, scope: !11782, file: !11783, line: 5, type: !11788)
!11792 = !DILocalVariable(name: "f", arg: 2, scope: !11782, file: !11783, line: 5, type: !206)
!11793 = !DILocation(line: 5, column: 10, scope: !11782)
!11794 = !DILocation(line: 5, column: 15, scope: !11782)
!11795 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17ha166673e9c1c680eE", scope: !11796, file: !8160, line: 434, type: !11797, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !11803)
!11796 = !DINamespace(name: "{impl#10}", scope: !11785)
!11797 = !DISubroutineType(types: !11798)
!11798 = !{!188, !11799, !206}
!11799 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::xcontrol::XCr0Flags", baseType: !11800, size: 64, align: 64, dwarfAddressSpace: 0)
!11800 = !DICompositeType(tag: DW_TAG_structure_type, name: "XCr0Flags", scope: !11785, file: !2, size: 64, align: 64, elements: !11801, templateParams: !25, identifier: "4ea55e40c25a614efb1db40bba07bb06")
!11801 = !{!11802}
!11802 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !11800, file: !2, baseType: !49, size: 64, align: 64)
!11803 = !{!11804, !11805, !11806, !11808, !11810, !11812, !11814, !11816, !11818, !11820, !11822, !11824, !11826, !11828, !11830, !11832, !11834, !11836, !11838, !11840, !11842, !11844, !11846, !11848, !11850, !11852, !11854, !11856, !11858, !11860, !11862, !11864, !11866, !11868, !11870, !11872, !11874, !11876, !11878, !11880, !11882, !11884, !11886, !11888, !11890, !11892, !11894, !11896, !11898, !11900, !11902, !11904, !11906, !11908, !11910, !11912}
!11804 = !DILocalVariable(name: "self", arg: 1, scope: !11795, file: !8160, line: 434, type: !11799)
!11805 = !DILocalVariable(name: "f", arg: 2, scope: !11795, file: !8160, line: 434, type: !206)
!11806 = !DILocalVariable(name: "first", scope: !11807, file: !8160, line: 471, type: !306, align: 1)
!11807 = distinct !DILexicalBlock(scope: !11795, file: !8160, line: 471, column: 17)
!11808 = !DILocalVariable(name: "residual", scope: !11809, file: !8160, line: 475, type: !8175, align: 1)
!11809 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 475, column: 47)
!11810 = !DILocalVariable(name: "val", scope: !11811, file: !8160, line: 475, type: !7, align: 1)
!11811 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 475, column: 29)
!11812 = !DILocalVariable(name: "residual", scope: !11813, file: !8160, line: 478, type: !8175, align: 1)
!11813 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 478, column: 70)
!11814 = !DILocalVariable(name: "val", scope: !11815, file: !8160, line: 478, type: !7, align: 1)
!11815 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 478, column: 25)
!11816 = !DILocalVariable(name: "residual", scope: !11817, file: !8160, line: 475, type: !8175, align: 1)
!11817 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 475, column: 47)
!11818 = !DILocalVariable(name: "val", scope: !11819, file: !8160, line: 475, type: !7, align: 1)
!11819 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 475, column: 29)
!11820 = !DILocalVariable(name: "residual", scope: !11821, file: !8160, line: 478, type: !8175, align: 1)
!11821 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 478, column: 70)
!11822 = !DILocalVariable(name: "val", scope: !11823, file: !8160, line: 478, type: !7, align: 1)
!11823 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 478, column: 25)
!11824 = !DILocalVariable(name: "residual", scope: !11825, file: !8160, line: 475, type: !8175, align: 1)
!11825 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 475, column: 47)
!11826 = !DILocalVariable(name: "val", scope: !11827, file: !8160, line: 475, type: !7, align: 1)
!11827 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 475, column: 29)
!11828 = !DILocalVariable(name: "residual", scope: !11829, file: !8160, line: 478, type: !8175, align: 1)
!11829 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 478, column: 70)
!11830 = !DILocalVariable(name: "val", scope: !11831, file: !8160, line: 478, type: !7, align: 1)
!11831 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 478, column: 25)
!11832 = !DILocalVariable(name: "residual", scope: !11833, file: !8160, line: 475, type: !8175, align: 1)
!11833 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 475, column: 47)
!11834 = !DILocalVariable(name: "val", scope: !11835, file: !8160, line: 475, type: !7, align: 1)
!11835 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 475, column: 29)
!11836 = !DILocalVariable(name: "residual", scope: !11837, file: !8160, line: 478, type: !8175, align: 1)
!11837 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 478, column: 70)
!11838 = !DILocalVariable(name: "val", scope: !11839, file: !8160, line: 478, type: !7, align: 1)
!11839 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 478, column: 25)
!11840 = !DILocalVariable(name: "residual", scope: !11841, file: !8160, line: 475, type: !8175, align: 1)
!11841 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 475, column: 47)
!11842 = !DILocalVariable(name: "val", scope: !11843, file: !8160, line: 475, type: !7, align: 1)
!11843 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 475, column: 29)
!11844 = !DILocalVariable(name: "residual", scope: !11845, file: !8160, line: 478, type: !8175, align: 1)
!11845 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 478, column: 70)
!11846 = !DILocalVariable(name: "val", scope: !11847, file: !8160, line: 478, type: !7, align: 1)
!11847 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 478, column: 25)
!11848 = !DILocalVariable(name: "residual", scope: !11849, file: !8160, line: 475, type: !8175, align: 1)
!11849 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 475, column: 47)
!11850 = !DILocalVariable(name: "val", scope: !11851, file: !8160, line: 475, type: !7, align: 1)
!11851 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 475, column: 29)
!11852 = !DILocalVariable(name: "residual", scope: !11853, file: !8160, line: 478, type: !8175, align: 1)
!11853 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 478, column: 70)
!11854 = !DILocalVariable(name: "val", scope: !11855, file: !8160, line: 478, type: !7, align: 1)
!11855 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 478, column: 25)
!11856 = !DILocalVariable(name: "residual", scope: !11857, file: !8160, line: 475, type: !8175, align: 1)
!11857 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 475, column: 47)
!11858 = !DILocalVariable(name: "val", scope: !11859, file: !8160, line: 475, type: !7, align: 1)
!11859 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 475, column: 29)
!11860 = !DILocalVariable(name: "residual", scope: !11861, file: !8160, line: 478, type: !8175, align: 1)
!11861 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 478, column: 70)
!11862 = !DILocalVariable(name: "val", scope: !11863, file: !8160, line: 478, type: !7, align: 1)
!11863 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 478, column: 25)
!11864 = !DILocalVariable(name: "residual", scope: !11865, file: !8160, line: 475, type: !8175, align: 1)
!11865 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 475, column: 47)
!11866 = !DILocalVariable(name: "val", scope: !11867, file: !8160, line: 475, type: !7, align: 1)
!11867 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 475, column: 29)
!11868 = !DILocalVariable(name: "residual", scope: !11869, file: !8160, line: 478, type: !8175, align: 1)
!11869 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 478, column: 70)
!11870 = !DILocalVariable(name: "val", scope: !11871, file: !8160, line: 478, type: !7, align: 1)
!11871 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 478, column: 25)
!11872 = !DILocalVariable(name: "residual", scope: !11873, file: !8160, line: 475, type: !8175, align: 1)
!11873 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 475, column: 47)
!11874 = !DILocalVariable(name: "val", scope: !11875, file: !8160, line: 475, type: !7, align: 1)
!11875 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 475, column: 29)
!11876 = !DILocalVariable(name: "residual", scope: !11877, file: !8160, line: 478, type: !8175, align: 1)
!11877 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 478, column: 70)
!11878 = !DILocalVariable(name: "val", scope: !11879, file: !8160, line: 478, type: !7, align: 1)
!11879 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 478, column: 25)
!11880 = !DILocalVariable(name: "residual", scope: !11881, file: !8160, line: 475, type: !8175, align: 1)
!11881 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 475, column: 47)
!11882 = !DILocalVariable(name: "val", scope: !11883, file: !8160, line: 475, type: !7, align: 1)
!11883 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 475, column: 29)
!11884 = !DILocalVariable(name: "residual", scope: !11885, file: !8160, line: 478, type: !8175, align: 1)
!11885 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 478, column: 70)
!11886 = !DILocalVariable(name: "val", scope: !11887, file: !8160, line: 478, type: !7, align: 1)
!11887 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 478, column: 25)
!11888 = !DILocalVariable(name: "residual", scope: !11889, file: !8160, line: 475, type: !8175, align: 1)
!11889 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 475, column: 47)
!11890 = !DILocalVariable(name: "val", scope: !11891, file: !8160, line: 475, type: !7, align: 1)
!11891 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 475, column: 29)
!11892 = !DILocalVariable(name: "residual", scope: !11893, file: !8160, line: 478, type: !8175, align: 1)
!11893 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 478, column: 70)
!11894 = !DILocalVariable(name: "val", scope: !11895, file: !8160, line: 478, type: !7, align: 1)
!11895 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 478, column: 25)
!11896 = !DILocalVariable(name: "extra_bits", scope: !11897, file: !8160, line: 481, type: !49, align: 8)
!11897 = distinct !DILexicalBlock(scope: !11807, file: !8160, line: 481, column: 17)
!11898 = !DILocalVariable(name: "residual", scope: !11899, file: !8160, line: 484, type: !8175, align: 1)
!11899 = distinct !DILexicalBlock(scope: !11897, file: !8160, line: 484, column: 43)
!11900 = !DILocalVariable(name: "val", scope: !11901, file: !8160, line: 484, type: !7, align: 1)
!11901 = distinct !DILexicalBlock(scope: !11897, file: !8160, line: 484, column: 25)
!11902 = !DILocalVariable(name: "residual", scope: !11903, file: !8160, line: 487, type: !8175, align: 1)
!11903 = distinct !DILexicalBlock(scope: !11897, file: !8160, line: 487, column: 38)
!11904 = !DILocalVariable(name: "val", scope: !11905, file: !8160, line: 487, type: !7, align: 1)
!11905 = distinct !DILexicalBlock(scope: !11897, file: !8160, line: 487, column: 21)
!11906 = !DILocalVariable(name: "residual", scope: !11907, file: !8160, line: 488, type: !8175, align: 1)
!11907 = distinct !DILexicalBlock(scope: !11897, file: !8160, line: 488, column: 70)
!11908 = !DILocalVariable(name: "val", scope: !11909, file: !8160, line: 488, type: !7, align: 1)
!11909 = distinct !DILexicalBlock(scope: !11897, file: !8160, line: 488, column: 21)
!11910 = !DILocalVariable(name: "residual", scope: !11911, file: !8160, line: 491, type: !8175, align: 1)
!11911 = distinct !DILexicalBlock(scope: !11897, file: !8160, line: 491, column: 43)
!11912 = !DILocalVariable(name: "val", scope: !11913, file: !8160, line: 491, type: !7, align: 1)
!11913 = distinct !DILexicalBlock(scope: !11897, file: !8160, line: 491, column: 21)
!11914 = !DILocation(line: 475, column: 47, scope: !11809)
!11915 = !DILocation(line: 475, column: 29, scope: !11811)
!11916 = !DILocation(line: 478, column: 70, scope: !11813)
!11917 = !DILocation(line: 478, column: 25, scope: !11815)
!11918 = !DILocation(line: 475, column: 47, scope: !11817)
!11919 = !DILocation(line: 475, column: 29, scope: !11819)
!11920 = !DILocation(line: 478, column: 70, scope: !11821)
!11921 = !DILocation(line: 478, column: 25, scope: !11823)
!11922 = !DILocation(line: 475, column: 47, scope: !11825)
!11923 = !DILocation(line: 475, column: 29, scope: !11827)
!11924 = !DILocation(line: 478, column: 70, scope: !11829)
!11925 = !DILocation(line: 478, column: 25, scope: !11831)
!11926 = !DILocation(line: 475, column: 47, scope: !11833)
!11927 = !DILocation(line: 475, column: 29, scope: !11835)
!11928 = !DILocation(line: 478, column: 70, scope: !11837)
!11929 = !DILocation(line: 478, column: 25, scope: !11839)
!11930 = !DILocation(line: 475, column: 47, scope: !11841)
!11931 = !DILocation(line: 475, column: 29, scope: !11843)
!11932 = !DILocation(line: 478, column: 70, scope: !11845)
!11933 = !DILocation(line: 478, column: 25, scope: !11847)
!11934 = !DILocation(line: 475, column: 47, scope: !11849)
!11935 = !DILocation(line: 475, column: 29, scope: !11851)
!11936 = !DILocation(line: 478, column: 70, scope: !11853)
!11937 = !DILocation(line: 478, column: 25, scope: !11855)
!11938 = !DILocation(line: 475, column: 47, scope: !11857)
!11939 = !DILocation(line: 475, column: 29, scope: !11859)
!11940 = !DILocation(line: 478, column: 70, scope: !11861)
!11941 = !DILocation(line: 478, column: 25, scope: !11863)
!11942 = !DILocation(line: 475, column: 47, scope: !11865)
!11943 = !DILocation(line: 475, column: 29, scope: !11867)
!11944 = !DILocation(line: 478, column: 70, scope: !11869)
!11945 = !DILocation(line: 478, column: 25, scope: !11871)
!11946 = !DILocation(line: 475, column: 47, scope: !11873)
!11947 = !DILocation(line: 475, column: 29, scope: !11875)
!11948 = !DILocation(line: 478, column: 70, scope: !11877)
!11949 = !DILocation(line: 478, column: 25, scope: !11879)
!11950 = !DILocation(line: 475, column: 47, scope: !11881)
!11951 = !DILocation(line: 475, column: 29, scope: !11883)
!11952 = !DILocation(line: 478, column: 70, scope: !11885)
!11953 = !DILocation(line: 478, column: 25, scope: !11887)
!11954 = !DILocation(line: 475, column: 47, scope: !11889)
!11955 = !DILocation(line: 475, column: 29, scope: !11891)
!11956 = !DILocation(line: 478, column: 70, scope: !11893)
!11957 = !DILocation(line: 478, column: 25, scope: !11895)
!11958 = !DILocation(line: 484, column: 43, scope: !11899)
!11959 = !DILocation(line: 484, column: 25, scope: !11901)
!11960 = !DILocation(line: 487, column: 38, scope: !11903)
!11961 = !DILocation(line: 487, column: 21, scope: !11905)
!11962 = !DILocation(line: 488, column: 70, scope: !11907)
!11963 = !DILocation(line: 488, column: 21, scope: !11909)
!11964 = !DILocation(line: 491, column: 43, scope: !11911)
!11965 = !DILocation(line: 491, column: 21, scope: !11913)
!11966 = !DILocation(line: 434, column: 20, scope: !11795)
!11967 = !DILocation(line: 434, column: 27, scope: !11795)
!11968 = !DILocation(line: 471, column: 21, scope: !11807)
!11969 = !DILocation(line: 481, column: 21, scope: !11897)
!11970 = !DILocation(line: 471, column: 33, scope: !11795)
!11971 = !DILocation(line: 473, column: 46, scope: !11807)
!11972 = !DILocation(line: 474, column: 29, scope: !11807)
!11973 = !DILocation(line: 474, column: 28, scope: !11807)
!11974 = !DILocation(line: 477, column: 25, scope: !11807)
!11975 = !DILocation(line: 478, column: 25, scope: !11807)
!11976 = !DILocation(line: 475, column: 29, scope: !11807)
!11977 = !DILocation(line: 475, column: 29, scope: !11809)
!11978 = !DILocation(line: 494, column: 14, scope: !11795)
!11979 = !DILocation(line: 478, column: 25, scope: !11813)
!11980 = !DILocation(line: 475, column: 29, scope: !11817)
!11981 = !DILocation(line: 478, column: 25, scope: !11821)
!11982 = !DILocation(line: 475, column: 29, scope: !11825)
!11983 = !DILocation(line: 478, column: 25, scope: !11829)
!11984 = !DILocation(line: 475, column: 29, scope: !11833)
!11985 = !DILocation(line: 478, column: 25, scope: !11837)
!11986 = !DILocation(line: 475, column: 29, scope: !11841)
!11987 = !DILocation(line: 478, column: 25, scope: !11845)
!11988 = !DILocation(line: 475, column: 29, scope: !11849)
!11989 = !DILocation(line: 478, column: 25, scope: !11853)
!11990 = !DILocation(line: 475, column: 29, scope: !11857)
!11991 = !DILocation(line: 478, column: 25, scope: !11861)
!11992 = !DILocation(line: 475, column: 29, scope: !11865)
!11993 = !DILocation(line: 478, column: 25, scope: !11869)
!11994 = !DILocation(line: 475, column: 29, scope: !11873)
!11995 = !DILocation(line: 478, column: 25, scope: !11877)
!11996 = !DILocation(line: 475, column: 29, scope: !11881)
!11997 = !DILocation(line: 478, column: 25, scope: !11885)
!11998 = !DILocation(line: 481, column: 34, scope: !11807)
!11999 = !DILocation(line: 481, column: 47, scope: !11807)
!12000 = !DILocation(line: 481, column: 46, scope: !11807)
!12001 = !DILocation(line: 482, column: 20, scope: !11897)
!12002 = !DILocation(line: 475, column: 29, scope: !11889)
!12003 = !DILocation(line: 478, column: 25, scope: !11893)
!12004 = !DILocation(line: 490, column: 20, scope: !11897)
!12005 = !DILocation(line: 483, column: 25, scope: !11897)
!12006 = !DILocation(line: 483, column: 24, scope: !11897)
!12007 = !DILocation(line: 486, column: 21, scope: !11897)
!12008 = !DILocation(line: 487, column: 21, scope: !11897)
!12009 = !DILocation(line: 484, column: 25, scope: !11897)
!12010 = !DILocation(line: 484, column: 25, scope: !11899)
!12011 = !DILocation(line: 488, column: 21, scope: !11897)
!12012 = !DILocation(line: 487, column: 21, scope: !11903)
!12013 = !DILocation(line: 488, column: 21, scope: !11907)
!12014 = !DILocation(line: 493, column: 17, scope: !11897)
!12015 = !DILocation(line: 491, column: 21, scope: !11897)
!12016 = !DILocation(line: 491, column: 21, scope: !11911)
!12017 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hc19192116189a310E", scope: !12018, file: !8160, line: 497, type: !11797, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12019)
!12018 = !DINamespace(name: "{impl#11}", scope: !11785)
!12019 = !{!12020, !12021}
!12020 = !DILocalVariable(name: "self", arg: 1, scope: !12017, file: !8160, line: 497, type: !11799)
!12021 = !DILocalVariable(name: "f", arg: 2, scope: !12017, file: !8160, line: 497, type: !206)
!12022 = !DILocation(line: 497, column: 20, scope: !12017)
!12023 = !DILocation(line: 497, column: 27, scope: !12017)
!12024 = !DILocation(line: 498, column: 17, scope: !12017)
!12025 = !DILocation(line: 499, column: 14, scope: !12017)
!12026 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h05e4c1ff17598cbdE", scope: !12027, file: !8160, line: 502, type: !11797, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12028)
!12027 = !DINamespace(name: "{impl#12}", scope: !11785)
!12028 = !{!12029, !12030}
!12029 = !DILocalVariable(name: "self", arg: 1, scope: !12026, file: !8160, line: 502, type: !11799)
!12030 = !DILocalVariable(name: "f", arg: 2, scope: !12026, file: !8160, line: 502, type: !206)
!12031 = !DILocation(line: 502, column: 20, scope: !12026)
!12032 = !DILocation(line: 502, column: 27, scope: !12026)
!12033 = !DILocation(line: 503, column: 17, scope: !12026)
!12034 = !DILocation(line: 504, column: 14, scope: !12026)
!12035 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h99a56b3cc4176e3aE", scope: !12036, file: !8160, line: 507, type: !11797, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12037)
!12036 = !DINamespace(name: "{impl#13}", scope: !11785)
!12037 = !{!12038, !12039}
!12038 = !DILocalVariable(name: "self", arg: 1, scope: !12035, file: !8160, line: 507, type: !11799)
!12039 = !DILocalVariable(name: "f", arg: 2, scope: !12035, file: !8160, line: 507, type: !206)
!12040 = !DILocation(line: 507, column: 20, scope: !12035)
!12041 = !DILocation(line: 507, column: 27, scope: !12035)
!12042 = !DILocation(line: 508, column: 17, scope: !12035)
!12043 = !DILocation(line: 509, column: 14, scope: !12035)
!12044 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h99dfe892f21061a0E", scope: !12045, file: !8160, line: 512, type: !11797, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12046)
!12045 = !DINamespace(name: "{impl#14}", scope: !11785)
!12046 = !{!12047, !12048}
!12047 = !DILocalVariable(name: "self", arg: 1, scope: !12044, file: !8160, line: 512, type: !11799)
!12048 = !DILocalVariable(name: "f", arg: 2, scope: !12044, file: !8160, line: 512, type: !206)
!12049 = !DILocation(line: 512, column: 20, scope: !12044)
!12050 = !DILocation(line: 512, column: 27, scope: !12044)
!12051 = !DILocation(line: 513, column: 17, scope: !12044)
!12052 = !DILocation(line: 514, column: 14, scope: !12044)
!12053 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers8xcontrol9XCr0Flags3all17h21dd6af97188df32E", scope: !11800, file: !8160, line: 532, type: !12054, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !25)
!12054 = !DISubroutineType(types: !12055)
!12055 = !{!11800}
!12056 = !DILocation(line: 533, column: 17, scope: !12053)
!12057 = !DILocation(line: 541, column: 14, scope: !12053)
!12058 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers8xcontrol9XCr0Flags4bits17hc57fa0852ba84b18E", scope: !11800, file: !8160, line: 545, type: !12059, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12061)
!12059 = !DISubroutineType(types: !12060)
!12060 = !{!49, !11799}
!12061 = !{!12062}
!12062 = !DILocalVariable(name: "self", arg: 1, scope: !12058, file: !8160, line: 545, type: !11799)
!12063 = !DILocation(line: 545, column: 31, scope: !12058)
!12064 = !DILocation(line: 546, column: 17, scope: !12058)
!12065 = !DILocation(line: 547, column: 14, scope: !12058)
!12066 = distinct !DISubprogram(name: "X87", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717h6c94e8b19d6fc77cE", scope: !12067, file: !8160, line: 460, type: !12069, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12071)
!12067 = !DINamespace(name: "{impl#0}", scope: !12068)
!12068 = !DINamespace(name: "fmt", scope: !11796)
!12069 = !DISubroutineType(types: !12070)
!12070 = !{!306, !11799}
!12071 = !{!12072}
!12072 = !DILocalVariable(name: "self", arg: 1, scope: !12073, file: !11783, line: 8, type: !11799)
!12073 = !DILexicalBlockFile(scope: !12066, file: !11783, discriminator: 0)
!12074 = !DILocation(line: 8, column: 1, scope: !12073)
!12075 = !DILocation(line: 875, column: 11, scope: !12066)
!12076 = distinct !DISubprogram(name: "SSE", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17h0e10566a4257cc5eE", scope: !12067, file: !8160, line: 460, type: !12069, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12077)
!12077 = !{!12078}
!12078 = !DILocalVariable(name: "self", arg: 1, scope: !12079, file: !11783, line: 8, type: !11799)
!12079 = !DILexicalBlockFile(scope: !12076, file: !11783, discriminator: 0)
!12080 = !DILocation(line: 8, column: 1, scope: !12079)
!12081 = !DILocation(line: 875, column: 11, scope: !12076)
!12082 = distinct !DISubprogram(name: "AVX", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17h836a97754159c123E", scope: !12067, file: !8160, line: 460, type: !12069, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12083)
!12083 = !{!12084}
!12084 = !DILocalVariable(name: "self", arg: 1, scope: !12085, file: !11783, line: 8, type: !11799)
!12085 = !DILexicalBlockFile(scope: !12082, file: !11783, discriminator: 0)
!12086 = !DILocation(line: 8, column: 1, scope: !12085)
!12087 = !DILocation(line: 875, column: 11, scope: !12082)
!12088 = distinct !DISubprogram(name: "YMM", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17h5e6acea384b7cb6aE", scope: !12067, file: !8160, line: 460, type: !12069, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12089)
!12089 = !{!12090}
!12090 = !DILocalVariable(name: "self", arg: 1, scope: !12091, file: !11783, line: 8, type: !11799)
!12091 = !DILexicalBlockFile(scope: !12088, file: !11783, discriminator: 0)
!12092 = !DILocation(line: 8, column: 1, scope: !12091)
!12093 = !DILocation(line: 875, column: 11, scope: !12088)
!12094 = distinct !DISubprogram(name: "BNDREG", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17h30df63373fce7d98E", scope: !12067, file: !8160, line: 460, type: !12069, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12095)
!12095 = !{!12096}
!12096 = !DILocalVariable(name: "self", arg: 1, scope: !12097, file: !11783, line: 8, type: !11799)
!12097 = !DILexicalBlockFile(scope: !12094, file: !11783, discriminator: 0)
!12098 = !DILocation(line: 8, column: 1, scope: !12097)
!12099 = !DILocation(line: 875, column: 11, scope: !12094)
!12100 = distinct !DISubprogram(name: "BNDCSR", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17h4562bcc79c90f048E", scope: !12067, file: !8160, line: 460, type: !12069, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12101)
!12101 = !{!12102}
!12102 = !DILocalVariable(name: "self", arg: 1, scope: !12103, file: !11783, line: 8, type: !11799)
!12103 = !DILexicalBlockFile(scope: !12100, file: !11783, discriminator: 0)
!12104 = !DILocation(line: 8, column: 1, scope: !12103)
!12105 = !DILocation(line: 875, column: 11, scope: !12100)
!12106 = distinct !DISubprogram(name: "OPMASK", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17hb2ca32848363c4b8E", scope: !12067, file: !8160, line: 460, type: !12069, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12107)
!12107 = !{!12108}
!12108 = !DILocalVariable(name: "self", arg: 1, scope: !12109, file: !11783, line: 8, type: !11799)
!12109 = !DILexicalBlockFile(scope: !12106, file: !11783, discriminator: 0)
!12110 = !DILocation(line: 8, column: 1, scope: !12109)
!12111 = !DILocation(line: 875, column: 11, scope: !12106)
!12112 = distinct !DISubprogram(name: "ZMM_HI256", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617h4069feb5c93e52ebE", scope: !12067, file: !8160, line: 460, type: !12069, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12113)
!12113 = !{!12114}
!12114 = !DILocalVariable(name: "self", arg: 1, scope: !12115, file: !11783, line: 8, type: !11799)
!12115 = !DILexicalBlockFile(scope: !12112, file: !11783, discriminator: 0)
!12116 = !DILocation(line: 8, column: 1, scope: !12115)
!12117 = !DILocation(line: 875, column: 11, scope: !12112)
!12118 = distinct !DISubprogram(name: "HI16_ZMM", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17h0cf612c71dcb67c2E", scope: !12067, file: !8160, line: 460, type: !12069, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12119)
!12119 = !{!12120}
!12120 = !DILocalVariable(name: "self", arg: 1, scope: !12121, file: !11783, line: 8, type: !11799)
!12121 = !DILexicalBlockFile(scope: !12118, file: !11783, discriminator: 0)
!12122 = !DILocation(line: 8, column: 1, scope: !12121)
!12123 = !DILocation(line: 875, column: 11, scope: !12118)
!12124 = distinct !DISubprogram(name: "MPK", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17h98a1f82dc1486eedE", scope: !12067, file: !8160, line: 460, type: !12069, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12125)
!12125 = !{!12126}
!12126 = !DILocalVariable(name: "self", arg: 1, scope: !12127, file: !11783, line: 8, type: !11799)
!12127 = !DILexicalBlockFile(scope: !12124, file: !11783, discriminator: 0)
!12128 = !DILocation(line: 8, column: 1, scope: !12127)
!12129 = !DILocation(line: 875, column: 11, scope: !12124)
!12130 = distinct !DISubprogram(name: "LWP", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17h7eda64b512812436E", scope: !12067, file: !8160, line: 460, type: !12069, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12131)
!12131 = !{!12132}
!12132 = !DILocalVariable(name: "self", arg: 1, scope: !12133, file: !11783, line: 8, type: !11799)
!12133 = !DILexicalBlockFile(scope: !12130, file: !11783, discriminator: 0)
!12134 = !DILocation(line: 8, column: 1, scope: !12133)
!12135 = !DILocation(line: 875, column: 11, scope: !12130)
!12136 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..gdt..GlobalDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hd82138d53f324323E", scope: !12137, file: !5369, line: 47, type: !12138, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12140)
!12137 = !DINamespace(name: "{impl#3}", scope: !5371)
!12138 = !DISubroutineType(types: !12139)
!12139 = !{!188, !5381, !206}
!12140 = !{!12141, !12142}
!12141 = !DILocalVariable(name: "self", arg: 1, scope: !12136, file: !5369, line: 47, type: !5381)
!12142 = !DILocalVariable(name: "f", arg: 2, scope: !12136, file: !5369, line: 47, type: !206)
!12143 = !DILocation(line: 47, column: 10, scope: !12136)
!12144 = !DILocation(line: 50, column: 5, scope: !12136)
!12145 = !DILocation(line: 47, column: 15, scope: !12136)
!12146 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..structures..gdt..Descriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17h6b9b64153ba72158E", scope: !12147, file: !5369, line: 190, type: !12148, scopeLine: 190, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12165)
!12147 = !DINamespace(name: "{impl#5}", scope: !5371)
!12148 = !DISubroutineType(types: !12149)
!12149 = !{!188, !12150, !206}
!12150 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::gdt::Descriptor", baseType: !12151, size: 64, align: 64, dwarfAddressSpace: 0)
!12151 = !DICompositeType(tag: DW_TAG_structure_type, name: "Descriptor", scope: !5371, file: !2, size: 192, align: 64, elements: !12152, templateParams: !25, identifier: "3ed6fbb243fe2890babba7f2f0eaea71")
!12152 = !{!12153}
!12153 = !DICompositeType(tag: DW_TAG_variant_part, scope: !12151, file: !2, size: 192, align: 64, elements: !12154, templateParams: !25, identifier: "e8c7ad5626163f81a04b4b4413d05900", discriminator: !12164)
!12154 = !{!12155, !12159}
!12155 = !DIDerivedType(tag: DW_TAG_member, name: "UserSegment", scope: !12153, file: !2, baseType: !12156, size: 192, align: 64, extraData: i64 0)
!12156 = !DICompositeType(tag: DW_TAG_structure_type, name: "UserSegment", scope: !12151, file: !2, size: 192, align: 64, elements: !12157, templateParams: !25, identifier: "539e0856f5fdce813897a7118bd4bf85")
!12157 = !{!12158}
!12158 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !12156, file: !2, baseType: !49, size: 64, align: 64, offset: 64)
!12159 = !DIDerivedType(tag: DW_TAG_member, name: "SystemSegment", scope: !12153, file: !2, baseType: !12160, size: 192, align: 64, extraData: i64 1)
!12160 = !DICompositeType(tag: DW_TAG_structure_type, name: "SystemSegment", scope: !12151, file: !2, size: 192, align: 64, elements: !12161, templateParams: !25, identifier: "95c97f4d71fde61c5a276c5efc1f48e")
!12161 = !{!12162, !12163}
!12162 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !12160, file: !2, baseType: !49, size: 64, align: 64, offset: 64)
!12163 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !12160, file: !2, baseType: !49, size: 64, align: 64, offset: 128)
!12164 = !DIDerivedType(tag: DW_TAG_member, scope: !12151, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!12165 = !{!12166, !12167, !12168, !12170, !12172}
!12166 = !DILocalVariable(name: "self", arg: 1, scope: !12146, file: !5369, line: 190, type: !12150)
!12167 = !DILocalVariable(name: "f", arg: 2, scope: !12146, file: !5369, line: 190, type: !206)
!12168 = !DILocalVariable(name: "__self_0", scope: !12169, file: !5369, line: 196, type: !87, align: 8)
!12169 = distinct !DILexicalBlock(scope: !12146, file: !5369, line: 190, column: 10)
!12170 = !DILocalVariable(name: "__self_0", scope: !12171, file: !5369, line: 198, type: !87, align: 8)
!12171 = distinct !DILexicalBlock(scope: !12146, file: !5369, line: 190, column: 10)
!12172 = !DILocalVariable(name: "__self_1", scope: !12171, file: !5369, line: 198, type: !87, align: 8)
!12173 = !DILocation(line: 190, column: 10, scope: !12146)
!12174 = !DILocation(line: 196, column: 17, scope: !12169)
!12175 = !DILocation(line: 198, column: 24, scope: !12171)
!12176 = !DILocation(line: 196, column: 17, scope: !12146)
!12177 = !DILocation(line: 190, column: 10, scope: !12169)
!12178 = !DILocation(line: 198, column: 19, scope: !12146)
!12179 = !DILocation(line: 198, column: 19, scope: !12171)
!12180 = !DILocation(line: 198, column: 24, scope: !12146)
!12181 = !DILocation(line: 190, column: 10, scope: !12171)
!12182 = !DILocation(line: 190, column: 15, scope: !12146)
!12183 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h628b7a4c63f019d2E", scope: !12184, file: !8160, line: 434, type: !12185, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12191)
!12184 = !DINamespace(name: "{impl#16}", scope: !5371)
!12185 = !DISubroutineType(types: !12186)
!12186 = !{!188, !12187, !206}
!12187 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::gdt::DescriptorFlags", baseType: !12188, size: 64, align: 64, dwarfAddressSpace: 0)
!12188 = !DICompositeType(tag: DW_TAG_structure_type, name: "DescriptorFlags", scope: !5371, file: !2, size: 64, align: 64, elements: !12189, templateParams: !25, identifier: "dc7ce6f91fc08b763988f3326f582a02")
!12189 = !{!12190}
!12190 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !12188, file: !2, baseType: !49, size: 64, align: 64)
!12191 = !{!12192, !12193, !12194, !12196, !12198, !12200, !12202, !12204, !12206, !12208, !12210, !12212, !12214, !12216, !12218, !12220, !12222, !12224, !12226, !12228, !12230, !12232, !12234, !12236, !12238, !12240, !12242, !12244, !12246, !12248, !12250, !12252, !12254, !12256, !12258, !12260, !12262, !12264, !12266, !12268, !12270, !12272, !12274, !12276, !12278, !12280, !12282, !12284, !12286, !12288, !12290, !12292, !12294, !12296, !12298, !12300, !12302, !12304, !12306, !12308, !12310, !12312, !12314, !12316, !12318, !12320, !12322, !12324, !12326, !12328, !12330, !12332}
!12192 = !DILocalVariable(name: "self", arg: 1, scope: !12183, file: !8160, line: 434, type: !12187)
!12193 = !DILocalVariable(name: "f", arg: 2, scope: !12183, file: !8160, line: 434, type: !206)
!12194 = !DILocalVariable(name: "first", scope: !12195, file: !8160, line: 471, type: !306, align: 1)
!12195 = distinct !DILexicalBlock(scope: !12183, file: !8160, line: 471, column: 17)
!12196 = !DILocalVariable(name: "residual", scope: !12197, file: !8160, line: 475, type: !8175, align: 1)
!12197 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 47)
!12198 = !DILocalVariable(name: "val", scope: !12199, file: !8160, line: 475, type: !7, align: 1)
!12199 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 29)
!12200 = !DILocalVariable(name: "residual", scope: !12201, file: !8160, line: 478, type: !8175, align: 1)
!12201 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 70)
!12202 = !DILocalVariable(name: "val", scope: !12203, file: !8160, line: 478, type: !7, align: 1)
!12203 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 25)
!12204 = !DILocalVariable(name: "residual", scope: !12205, file: !8160, line: 475, type: !8175, align: 1)
!12205 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 47)
!12206 = !DILocalVariable(name: "val", scope: !12207, file: !8160, line: 475, type: !7, align: 1)
!12207 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 29)
!12208 = !DILocalVariable(name: "residual", scope: !12209, file: !8160, line: 478, type: !8175, align: 1)
!12209 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 70)
!12210 = !DILocalVariable(name: "val", scope: !12211, file: !8160, line: 478, type: !7, align: 1)
!12211 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 25)
!12212 = !DILocalVariable(name: "residual", scope: !12213, file: !8160, line: 475, type: !8175, align: 1)
!12213 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 47)
!12214 = !DILocalVariable(name: "val", scope: !12215, file: !8160, line: 475, type: !7, align: 1)
!12215 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 29)
!12216 = !DILocalVariable(name: "residual", scope: !12217, file: !8160, line: 478, type: !8175, align: 1)
!12217 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 70)
!12218 = !DILocalVariable(name: "val", scope: !12219, file: !8160, line: 478, type: !7, align: 1)
!12219 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 25)
!12220 = !DILocalVariable(name: "residual", scope: !12221, file: !8160, line: 475, type: !8175, align: 1)
!12221 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 47)
!12222 = !DILocalVariable(name: "val", scope: !12223, file: !8160, line: 475, type: !7, align: 1)
!12223 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 29)
!12224 = !DILocalVariable(name: "residual", scope: !12225, file: !8160, line: 478, type: !8175, align: 1)
!12225 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 70)
!12226 = !DILocalVariable(name: "val", scope: !12227, file: !8160, line: 478, type: !7, align: 1)
!12227 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 25)
!12228 = !DILocalVariable(name: "residual", scope: !12229, file: !8160, line: 475, type: !8175, align: 1)
!12229 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 47)
!12230 = !DILocalVariable(name: "val", scope: !12231, file: !8160, line: 475, type: !7, align: 1)
!12231 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 29)
!12232 = !DILocalVariable(name: "residual", scope: !12233, file: !8160, line: 478, type: !8175, align: 1)
!12233 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 70)
!12234 = !DILocalVariable(name: "val", scope: !12235, file: !8160, line: 478, type: !7, align: 1)
!12235 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 25)
!12236 = !DILocalVariable(name: "residual", scope: !12237, file: !8160, line: 475, type: !8175, align: 1)
!12237 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 47)
!12238 = !DILocalVariable(name: "val", scope: !12239, file: !8160, line: 475, type: !7, align: 1)
!12239 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 29)
!12240 = !DILocalVariable(name: "residual", scope: !12241, file: !8160, line: 478, type: !8175, align: 1)
!12241 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 70)
!12242 = !DILocalVariable(name: "val", scope: !12243, file: !8160, line: 478, type: !7, align: 1)
!12243 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 25)
!12244 = !DILocalVariable(name: "residual", scope: !12245, file: !8160, line: 475, type: !8175, align: 1)
!12245 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 47)
!12246 = !DILocalVariable(name: "val", scope: !12247, file: !8160, line: 475, type: !7, align: 1)
!12247 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 29)
!12248 = !DILocalVariable(name: "residual", scope: !12249, file: !8160, line: 478, type: !8175, align: 1)
!12249 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 70)
!12250 = !DILocalVariable(name: "val", scope: !12251, file: !8160, line: 478, type: !7, align: 1)
!12251 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 25)
!12252 = !DILocalVariable(name: "residual", scope: !12253, file: !8160, line: 475, type: !8175, align: 1)
!12253 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 47)
!12254 = !DILocalVariable(name: "val", scope: !12255, file: !8160, line: 475, type: !7, align: 1)
!12255 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 29)
!12256 = !DILocalVariable(name: "residual", scope: !12257, file: !8160, line: 478, type: !8175, align: 1)
!12257 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 70)
!12258 = !DILocalVariable(name: "val", scope: !12259, file: !8160, line: 478, type: !7, align: 1)
!12259 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 25)
!12260 = !DILocalVariable(name: "residual", scope: !12261, file: !8160, line: 475, type: !8175, align: 1)
!12261 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 47)
!12262 = !DILocalVariable(name: "val", scope: !12263, file: !8160, line: 475, type: !7, align: 1)
!12263 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 29)
!12264 = !DILocalVariable(name: "residual", scope: !12265, file: !8160, line: 478, type: !8175, align: 1)
!12265 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 70)
!12266 = !DILocalVariable(name: "val", scope: !12267, file: !8160, line: 478, type: !7, align: 1)
!12267 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 25)
!12268 = !DILocalVariable(name: "residual", scope: !12269, file: !8160, line: 475, type: !8175, align: 1)
!12269 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 47)
!12270 = !DILocalVariable(name: "val", scope: !12271, file: !8160, line: 475, type: !7, align: 1)
!12271 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 29)
!12272 = !DILocalVariable(name: "residual", scope: !12273, file: !8160, line: 478, type: !8175, align: 1)
!12273 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 70)
!12274 = !DILocalVariable(name: "val", scope: !12275, file: !8160, line: 478, type: !7, align: 1)
!12275 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 25)
!12276 = !DILocalVariable(name: "residual", scope: !12277, file: !8160, line: 475, type: !8175, align: 1)
!12277 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 47)
!12278 = !DILocalVariable(name: "val", scope: !12279, file: !8160, line: 475, type: !7, align: 1)
!12279 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 29)
!12280 = !DILocalVariable(name: "residual", scope: !12281, file: !8160, line: 478, type: !8175, align: 1)
!12281 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 70)
!12282 = !DILocalVariable(name: "val", scope: !12283, file: !8160, line: 478, type: !7, align: 1)
!12283 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 25)
!12284 = !DILocalVariable(name: "residual", scope: !12285, file: !8160, line: 475, type: !8175, align: 1)
!12285 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 47)
!12286 = !DILocalVariable(name: "val", scope: !12287, file: !8160, line: 475, type: !7, align: 1)
!12287 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 29)
!12288 = !DILocalVariable(name: "residual", scope: !12289, file: !8160, line: 478, type: !8175, align: 1)
!12289 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 70)
!12290 = !DILocalVariable(name: "val", scope: !12291, file: !8160, line: 478, type: !7, align: 1)
!12291 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 25)
!12292 = !DILocalVariable(name: "residual", scope: !12293, file: !8160, line: 475, type: !8175, align: 1)
!12293 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 47)
!12294 = !DILocalVariable(name: "val", scope: !12295, file: !8160, line: 475, type: !7, align: 1)
!12295 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 29)
!12296 = !DILocalVariable(name: "residual", scope: !12297, file: !8160, line: 478, type: !8175, align: 1)
!12297 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 70)
!12298 = !DILocalVariable(name: "val", scope: !12299, file: !8160, line: 478, type: !7, align: 1)
!12299 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 25)
!12300 = !DILocalVariable(name: "residual", scope: !12301, file: !8160, line: 475, type: !8175, align: 1)
!12301 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 47)
!12302 = !DILocalVariable(name: "val", scope: !12303, file: !8160, line: 475, type: !7, align: 1)
!12303 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 29)
!12304 = !DILocalVariable(name: "residual", scope: !12305, file: !8160, line: 478, type: !8175, align: 1)
!12305 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 70)
!12306 = !DILocalVariable(name: "val", scope: !12307, file: !8160, line: 478, type: !7, align: 1)
!12307 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 25)
!12308 = !DILocalVariable(name: "residual", scope: !12309, file: !8160, line: 475, type: !8175, align: 1)
!12309 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 47)
!12310 = !DILocalVariable(name: "val", scope: !12311, file: !8160, line: 475, type: !7, align: 1)
!12311 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 475, column: 29)
!12312 = !DILocalVariable(name: "residual", scope: !12313, file: !8160, line: 478, type: !8175, align: 1)
!12313 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 70)
!12314 = !DILocalVariable(name: "val", scope: !12315, file: !8160, line: 478, type: !7, align: 1)
!12315 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 478, column: 25)
!12316 = !DILocalVariable(name: "extra_bits", scope: !12317, file: !8160, line: 481, type: !49, align: 8)
!12317 = distinct !DILexicalBlock(scope: !12195, file: !8160, line: 481, column: 17)
!12318 = !DILocalVariable(name: "residual", scope: !12319, file: !8160, line: 484, type: !8175, align: 1)
!12319 = distinct !DILexicalBlock(scope: !12317, file: !8160, line: 484, column: 43)
!12320 = !DILocalVariable(name: "val", scope: !12321, file: !8160, line: 484, type: !7, align: 1)
!12321 = distinct !DILexicalBlock(scope: !12317, file: !8160, line: 484, column: 25)
!12322 = !DILocalVariable(name: "residual", scope: !12323, file: !8160, line: 487, type: !8175, align: 1)
!12323 = distinct !DILexicalBlock(scope: !12317, file: !8160, line: 487, column: 38)
!12324 = !DILocalVariable(name: "val", scope: !12325, file: !8160, line: 487, type: !7, align: 1)
!12325 = distinct !DILexicalBlock(scope: !12317, file: !8160, line: 487, column: 21)
!12326 = !DILocalVariable(name: "residual", scope: !12327, file: !8160, line: 488, type: !8175, align: 1)
!12327 = distinct !DILexicalBlock(scope: !12317, file: !8160, line: 488, column: 70)
!12328 = !DILocalVariable(name: "val", scope: !12329, file: !8160, line: 488, type: !7, align: 1)
!12329 = distinct !DILexicalBlock(scope: !12317, file: !8160, line: 488, column: 21)
!12330 = !DILocalVariable(name: "residual", scope: !12331, file: !8160, line: 491, type: !8175, align: 1)
!12331 = distinct !DILexicalBlock(scope: !12317, file: !8160, line: 491, column: 43)
!12332 = !DILocalVariable(name: "val", scope: !12333, file: !8160, line: 491, type: !7, align: 1)
!12333 = distinct !DILexicalBlock(scope: !12317, file: !8160, line: 491, column: 21)
!12334 = !DILocation(line: 475, column: 47, scope: !12197)
!12335 = !DILocation(line: 475, column: 29, scope: !12199)
!12336 = !DILocation(line: 478, column: 70, scope: !12201)
!12337 = !DILocation(line: 478, column: 25, scope: !12203)
!12338 = !DILocation(line: 475, column: 47, scope: !12205)
!12339 = !DILocation(line: 475, column: 29, scope: !12207)
!12340 = !DILocation(line: 478, column: 70, scope: !12209)
!12341 = !DILocation(line: 478, column: 25, scope: !12211)
!12342 = !DILocation(line: 475, column: 47, scope: !12213)
!12343 = !DILocation(line: 475, column: 29, scope: !12215)
!12344 = !DILocation(line: 478, column: 70, scope: !12217)
!12345 = !DILocation(line: 478, column: 25, scope: !12219)
!12346 = !DILocation(line: 475, column: 47, scope: !12221)
!12347 = !DILocation(line: 475, column: 29, scope: !12223)
!12348 = !DILocation(line: 478, column: 70, scope: !12225)
!12349 = !DILocation(line: 478, column: 25, scope: !12227)
!12350 = !DILocation(line: 475, column: 47, scope: !12229)
!12351 = !DILocation(line: 475, column: 29, scope: !12231)
!12352 = !DILocation(line: 478, column: 70, scope: !12233)
!12353 = !DILocation(line: 478, column: 25, scope: !12235)
!12354 = !DILocation(line: 475, column: 47, scope: !12237)
!12355 = !DILocation(line: 475, column: 29, scope: !12239)
!12356 = !DILocation(line: 478, column: 70, scope: !12241)
!12357 = !DILocation(line: 478, column: 25, scope: !12243)
!12358 = !DILocation(line: 475, column: 47, scope: !12245)
!12359 = !DILocation(line: 475, column: 29, scope: !12247)
!12360 = !DILocation(line: 478, column: 70, scope: !12249)
!12361 = !DILocation(line: 478, column: 25, scope: !12251)
!12362 = !DILocation(line: 475, column: 47, scope: !12253)
!12363 = !DILocation(line: 475, column: 29, scope: !12255)
!12364 = !DILocation(line: 478, column: 70, scope: !12257)
!12365 = !DILocation(line: 478, column: 25, scope: !12259)
!12366 = !DILocation(line: 475, column: 47, scope: !12261)
!12367 = !DILocation(line: 475, column: 29, scope: !12263)
!12368 = !DILocation(line: 478, column: 70, scope: !12265)
!12369 = !DILocation(line: 478, column: 25, scope: !12267)
!12370 = !DILocation(line: 475, column: 47, scope: !12269)
!12371 = !DILocation(line: 475, column: 29, scope: !12271)
!12372 = !DILocation(line: 478, column: 70, scope: !12273)
!12373 = !DILocation(line: 478, column: 25, scope: !12275)
!12374 = !DILocation(line: 475, column: 47, scope: !12277)
!12375 = !DILocation(line: 475, column: 29, scope: !12279)
!12376 = !DILocation(line: 478, column: 70, scope: !12281)
!12377 = !DILocation(line: 478, column: 25, scope: !12283)
!12378 = !DILocation(line: 475, column: 47, scope: !12285)
!12379 = !DILocation(line: 475, column: 29, scope: !12287)
!12380 = !DILocation(line: 478, column: 70, scope: !12289)
!12381 = !DILocation(line: 478, column: 25, scope: !12291)
!12382 = !DILocation(line: 475, column: 47, scope: !12293)
!12383 = !DILocation(line: 475, column: 29, scope: !12295)
!12384 = !DILocation(line: 478, column: 70, scope: !12297)
!12385 = !DILocation(line: 478, column: 25, scope: !12299)
!12386 = !DILocation(line: 475, column: 47, scope: !12301)
!12387 = !DILocation(line: 475, column: 29, scope: !12303)
!12388 = !DILocation(line: 478, column: 70, scope: !12305)
!12389 = !DILocation(line: 478, column: 25, scope: !12307)
!12390 = !DILocation(line: 475, column: 47, scope: !12309)
!12391 = !DILocation(line: 475, column: 29, scope: !12311)
!12392 = !DILocation(line: 478, column: 70, scope: !12313)
!12393 = !DILocation(line: 478, column: 25, scope: !12315)
!12394 = !DILocation(line: 484, column: 43, scope: !12319)
!12395 = !DILocation(line: 484, column: 25, scope: !12321)
!12396 = !DILocation(line: 487, column: 38, scope: !12323)
!12397 = !DILocation(line: 487, column: 21, scope: !12325)
!12398 = !DILocation(line: 488, column: 70, scope: !12327)
!12399 = !DILocation(line: 488, column: 21, scope: !12329)
!12400 = !DILocation(line: 491, column: 43, scope: !12331)
!12401 = !DILocation(line: 491, column: 21, scope: !12333)
!12402 = !DILocation(line: 434, column: 20, scope: !12183)
!12403 = !DILocation(line: 434, column: 27, scope: !12183)
!12404 = !DILocation(line: 471, column: 21, scope: !12195)
!12405 = !DILocation(line: 481, column: 21, scope: !12317)
!12406 = !DILocation(line: 471, column: 33, scope: !12183)
!12407 = !DILocation(line: 473, column: 46, scope: !12195)
!12408 = !DILocation(line: 474, column: 29, scope: !12195)
!12409 = !DILocation(line: 474, column: 28, scope: !12195)
!12410 = !DILocation(line: 477, column: 25, scope: !12195)
!12411 = !DILocation(line: 478, column: 25, scope: !12195)
!12412 = !DILocation(line: 475, column: 29, scope: !12195)
!12413 = !DILocation(line: 475, column: 29, scope: !12197)
!12414 = !DILocation(line: 494, column: 14, scope: !12183)
!12415 = !DILocation(line: 478, column: 25, scope: !12201)
!12416 = !DILocation(line: 475, column: 29, scope: !12205)
!12417 = !DILocation(line: 478, column: 25, scope: !12209)
!12418 = !DILocation(line: 475, column: 29, scope: !12213)
!12419 = !DILocation(line: 478, column: 25, scope: !12217)
!12420 = !DILocation(line: 475, column: 29, scope: !12221)
!12421 = !DILocation(line: 478, column: 25, scope: !12225)
!12422 = !DILocation(line: 475, column: 29, scope: !12229)
!12423 = !DILocation(line: 478, column: 25, scope: !12233)
!12424 = !DILocation(line: 475, column: 29, scope: !12237)
!12425 = !DILocation(line: 478, column: 25, scope: !12241)
!12426 = !DILocation(line: 475, column: 29, scope: !12245)
!12427 = !DILocation(line: 478, column: 25, scope: !12249)
!12428 = !DILocation(line: 475, column: 29, scope: !12253)
!12429 = !DILocation(line: 478, column: 25, scope: !12257)
!12430 = !DILocation(line: 475, column: 29, scope: !12261)
!12431 = !DILocation(line: 478, column: 25, scope: !12265)
!12432 = !DILocation(line: 475, column: 29, scope: !12269)
!12433 = !DILocation(line: 478, column: 25, scope: !12273)
!12434 = !DILocation(line: 475, column: 29, scope: !12277)
!12435 = !DILocation(line: 478, column: 25, scope: !12281)
!12436 = !DILocation(line: 475, column: 29, scope: !12285)
!12437 = !DILocation(line: 478, column: 25, scope: !12289)
!12438 = !DILocation(line: 475, column: 29, scope: !12293)
!12439 = !DILocation(line: 478, column: 25, scope: !12297)
!12440 = !DILocation(line: 475, column: 29, scope: !12301)
!12441 = !DILocation(line: 478, column: 25, scope: !12305)
!12442 = !DILocation(line: 481, column: 34, scope: !12195)
!12443 = !DILocation(line: 481, column: 47, scope: !12195)
!12444 = !DILocation(line: 481, column: 46, scope: !12195)
!12445 = !DILocation(line: 482, column: 20, scope: !12317)
!12446 = !DILocation(line: 475, column: 29, scope: !12309)
!12447 = !DILocation(line: 478, column: 25, scope: !12313)
!12448 = !DILocation(line: 490, column: 20, scope: !12317)
!12449 = !DILocation(line: 483, column: 25, scope: !12317)
!12450 = !DILocation(line: 483, column: 24, scope: !12317)
!12451 = !DILocation(line: 486, column: 21, scope: !12317)
!12452 = !DILocation(line: 487, column: 21, scope: !12317)
!12453 = !DILocation(line: 484, column: 25, scope: !12317)
!12454 = !DILocation(line: 484, column: 25, scope: !12319)
!12455 = !DILocation(line: 488, column: 21, scope: !12317)
!12456 = !DILocation(line: 487, column: 21, scope: !12323)
!12457 = !DILocation(line: 488, column: 21, scope: !12327)
!12458 = !DILocation(line: 493, column: 17, scope: !12317)
!12459 = !DILocation(line: 491, column: 21, scope: !12317)
!12460 = !DILocation(line: 491, column: 21, scope: !12331)
!12461 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17heea0769c32e39530E", scope: !12462, file: !8160, line: 497, type: !12185, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12463)
!12462 = !DINamespace(name: "{impl#17}", scope: !5371)
!12463 = !{!12464, !12465}
!12464 = !DILocalVariable(name: "self", arg: 1, scope: !12461, file: !8160, line: 497, type: !12187)
!12465 = !DILocalVariable(name: "f", arg: 2, scope: !12461, file: !8160, line: 497, type: !206)
!12466 = !DILocation(line: 497, column: 20, scope: !12461)
!12467 = !DILocation(line: 497, column: 27, scope: !12461)
!12468 = !DILocation(line: 498, column: 17, scope: !12461)
!12469 = !DILocation(line: 499, column: 14, scope: !12461)
!12470 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h9bb964fd5ad6ac76E", scope: !12471, file: !8160, line: 502, type: !12185, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12472)
!12471 = !DINamespace(name: "{impl#18}", scope: !5371)
!12472 = !{!12473, !12474}
!12473 = !DILocalVariable(name: "self", arg: 1, scope: !12470, file: !8160, line: 502, type: !12187)
!12474 = !DILocalVariable(name: "f", arg: 2, scope: !12470, file: !8160, line: 502, type: !206)
!12475 = !DILocation(line: 502, column: 20, scope: !12470)
!12476 = !DILocation(line: 502, column: 27, scope: !12470)
!12477 = !DILocation(line: 503, column: 17, scope: !12470)
!12478 = !DILocation(line: 504, column: 14, scope: !12470)
!12479 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h0a0cc07749d5590eE", scope: !12480, file: !8160, line: 507, type: !12185, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12481)
!12480 = !DINamespace(name: "{impl#19}", scope: !5371)
!12481 = !{!12482, !12483}
!12482 = !DILocalVariable(name: "self", arg: 1, scope: !12479, file: !8160, line: 507, type: !12187)
!12483 = !DILocalVariable(name: "f", arg: 2, scope: !12479, file: !8160, line: 507, type: !206)
!12484 = !DILocation(line: 507, column: 20, scope: !12479)
!12485 = !DILocation(line: 507, column: 27, scope: !12479)
!12486 = !DILocation(line: 508, column: 17, scope: !12479)
!12487 = !DILocation(line: 509, column: 14, scope: !12479)
!12488 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hdaff953ecd7f37c2E", scope: !12489, file: !8160, line: 512, type: !12185, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12490)
!12489 = !DINamespace(name: "{impl#20}", scope: !5371)
!12490 = !{!12491, !12492}
!12491 = !DILocalVariable(name: "self", arg: 1, scope: !12488, file: !8160, line: 512, type: !12187)
!12492 = !DILocalVariable(name: "f", arg: 2, scope: !12488, file: !8160, line: 512, type: !206)
!12493 = !DILocation(line: 512, column: 20, scope: !12488)
!12494 = !DILocation(line: 512, column: 27, scope: !12488)
!12495 = !DILocation(line: 513, column: 17, scope: !12488)
!12496 = !DILocation(line: 514, column: 14, scope: !12488)
!12497 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures3gdt15DescriptorFlags3all17h590f752caa99d592E", scope: !12188, file: !8160, line: 532, type: !12498, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !25)
!12498 = !DISubroutineType(types: !12499)
!12499 = !{!12188}
!12500 = !DILocation(line: 533, column: 17, scope: !12497)
!12501 = !DILocation(line: 541, column: 14, scope: !12497)
!12502 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures3gdt15DescriptorFlags4bits17h215b797e3f31c188E", scope: !12188, file: !8160, line: 545, type: !12503, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12505)
!12503 = !DISubroutineType(types: !12504)
!12504 = !{!49, !12187}
!12505 = !{!12506}
!12506 = !DILocalVariable(name: "self", arg: 1, scope: !12502, file: !8160, line: 545, type: !12187)
!12507 = !DILocation(line: 545, column: 31, scope: !12502)
!12508 = !DILocation(line: 546, column: 17, scope: !12502)
!12509 = !DILocation(line: 547, column: 14, scope: !12502)
!12510 = distinct !DISubprogram(name: "ACCESSED", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h7d4da9b6aee648a8E", scope: !12511, file: !8160, line: 460, type: !12513, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12515)
!12511 = !DINamespace(name: "{impl#0}", scope: !12512)
!12512 = !DINamespace(name: "fmt", scope: !12184)
!12513 = !DISubroutineType(types: !12514)
!12514 = !{!306, !12187}
!12515 = !{!12516}
!12516 = !DILocalVariable(name: "self", arg: 1, scope: !12517, file: !5369, line: 201, type: !12187)
!12517 = !DILexicalBlockFile(scope: !12510, file: !5369, discriminator: 0)
!12518 = !DILocation(line: 201, column: 1, scope: !12517)
!12519 = !DILocation(line: 875, column: 11, scope: !12510)
!12520 = distinct !DISubprogram(name: "WRITABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17hd1a4b4a8b3a9432bE", scope: !12511, file: !8160, line: 460, type: !12513, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12521)
!12521 = !{!12522}
!12522 = !DILocalVariable(name: "self", arg: 1, scope: !12523, file: !5369, line: 201, type: !12187)
!12523 = !DILexicalBlockFile(scope: !12520, file: !5369, discriminator: 0)
!12524 = !DILocation(line: 201, column: 1, scope: !12523)
!12525 = !DILocation(line: 875, column: 11, scope: !12520)
!12526 = distinct !DISubprogram(name: "CONFORMING", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17hf0ce9c601aa169cdE", scope: !12511, file: !8160, line: 460, type: !12513, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12527)
!12527 = !{!12528}
!12528 = !DILocalVariable(name: "self", arg: 1, scope: !12529, file: !5369, line: 201, type: !12187)
!12529 = !DILexicalBlockFile(scope: !12526, file: !5369, discriminator: 0)
!12530 = !DILocation(line: 201, column: 1, scope: !12529)
!12531 = !DILocation(line: 875, column: 11, scope: !12526)
!12532 = distinct !DISubprogram(name: "EXECUTABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17ha83689387ee1e321E", scope: !12511, file: !8160, line: 460, type: !12513, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12533)
!12533 = !{!12534}
!12534 = !DILocalVariable(name: "self", arg: 1, scope: !12535, file: !5369, line: 201, type: !12187)
!12535 = !DILexicalBlockFile(scope: !12532, file: !5369, discriminator: 0)
!12536 = !DILocation(line: 201, column: 1, scope: !12535)
!12537 = !DILocation(line: 875, column: 11, scope: !12532)
!12538 = distinct !DISubprogram(name: "USER_SEGMENT", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17h0b693bc8fb497562E", scope: !12511, file: !8160, line: 460, type: !12513, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12539)
!12539 = !{!12540}
!12540 = !DILocalVariable(name: "self", arg: 1, scope: !12541, file: !5369, line: 201, type: !12187)
!12541 = !DILexicalBlockFile(scope: !12538, file: !5369, discriminator: 0)
!12542 = !DILocation(line: 201, column: 1, scope: !12541)
!12543 = !DILocation(line: 875, column: 11, scope: !12538)
!12544 = distinct !DISubprogram(name: "DPL_RING_3", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317h6a66259f0d160cb9E", scope: !12511, file: !8160, line: 460, type: !12513, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12545)
!12545 = !{!12546}
!12546 = !DILocalVariable(name: "self", arg: 1, scope: !12547, file: !5369, line: 201, type: !12187)
!12547 = !DILexicalBlockFile(scope: !12544, file: !5369, discriminator: 0)
!12548 = !DILocation(line: 201, column: 1, scope: !12547)
!12549 = !DILocation(line: 875, column: 11, scope: !12544)
!12550 = distinct !DISubprogram(name: "PRESENT", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17hcb688931523dfa41E", scope: !12511, file: !8160, line: 460, type: !12513, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12551)
!12551 = !{!12552}
!12552 = !DILocalVariable(name: "self", arg: 1, scope: !12553, file: !5369, line: 201, type: !12187)
!12553 = !DILexicalBlockFile(scope: !12550, file: !5369, discriminator: 0)
!12554 = !DILocation(line: 201, column: 1, scope: !12553)
!12555 = !DILocation(line: 875, column: 11, scope: !12550)
!12556 = distinct !DISubprogram(name: "AVAILABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17hf58952ea0b4fa11cE", scope: !12511, file: !8160, line: 460, type: !12513, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12557)
!12557 = !{!12558}
!12558 = !DILocalVariable(name: "self", arg: 1, scope: !12559, file: !5369, line: 201, type: !12187)
!12559 = !DILexicalBlockFile(scope: !12556, file: !5369, discriminator: 0)
!12560 = !DILocation(line: 201, column: 1, scope: !12559)
!12561 = !DILocation(line: 875, column: 11, scope: !12556)
!12562 = distinct !DISubprogram(name: "LONG_MODE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17h02aa4c3768217976E", scope: !12511, file: !8160, line: 460, type: !12513, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12563)
!12563 = !{!12564}
!12564 = !DILocalVariable(name: "self", arg: 1, scope: !12565, file: !5369, line: 201, type: !12187)
!12565 = !DILexicalBlockFile(scope: !12562, file: !5369, discriminator: 0)
!12566 = !DILocation(line: 201, column: 1, scope: !12565)
!12567 = !DILocation(line: 875, column: 11, scope: !12562)
!12568 = distinct !DISubprogram(name: "DEFAULT_SIZE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17h91de80d7638fbd3aE", scope: !12511, file: !8160, line: 460, type: !12513, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12569)
!12569 = !{!12570}
!12570 = !DILocalVariable(name: "self", arg: 1, scope: !12571, file: !5369, line: 201, type: !12187)
!12571 = !DILexicalBlockFile(scope: !12568, file: !5369, discriminator: 0)
!12572 = !DILocation(line: 201, column: 1, scope: !12571)
!12573 = !DILocation(line: 875, column: 11, scope: !12568)
!12574 = distinct !DISubprogram(name: "GRANULARITY", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17h3db92b0821f3f099E", scope: !12511, file: !8160, line: 460, type: !12513, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12575)
!12575 = !{!12576}
!12576 = !DILocalVariable(name: "self", arg: 1, scope: !12577, file: !5369, line: 201, type: !12187)
!12577 = !DILexicalBlockFile(scope: !12574, file: !5369, discriminator: 0)
!12578 = !DILocation(line: 201, column: 1, scope: !12577)
!12579 = !DILocation(line: 875, column: 11, scope: !12574)
!12580 = distinct !DISubprogram(name: "LIMIT_0_15", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517hf5c2d4874442c120E", scope: !12511, file: !8160, line: 460, type: !12513, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12581)
!12581 = !{!12582}
!12582 = !DILocalVariable(name: "self", arg: 1, scope: !12583, file: !5369, line: 201, type: !12187)
!12583 = !DILexicalBlockFile(scope: !12580, file: !5369, discriminator: 0)
!12584 = !DILocation(line: 201, column: 1, scope: !12583)
!12585 = !DILocation(line: 875, column: 11, scope: !12580)
!12586 = distinct !DISubprogram(name: "LIMIT_16_19", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917h7b44f61a34338e64E", scope: !12511, file: !8160, line: 460, type: !12513, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12587)
!12587 = !{!12588}
!12588 = !DILocalVariable(name: "self", arg: 1, scope: !12589, file: !5369, line: 201, type: !12187)
!12589 = !DILexicalBlockFile(scope: !12586, file: !5369, discriminator: 0)
!12590 = !DILocation(line: 201, column: 1, scope: !12589)
!12591 = !DILocation(line: 875, column: 11, scope: !12586)
!12592 = distinct !DISubprogram(name: "BASE_0_23", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317hc32522a1c9a5d61bE", scope: !12511, file: !8160, line: 460, type: !12513, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12593)
!12593 = !{!12594}
!12594 = !DILocalVariable(name: "self", arg: 1, scope: !12595, file: !5369, line: 201, type: !12187)
!12595 = !DILexicalBlockFile(scope: !12592, file: !5369, discriminator: 0)
!12596 = !DILocation(line: 201, column: 1, scope: !12595)
!12597 = !DILocation(line: 875, column: 11, scope: !12592)
!12598 = distinct !DISubprogram(name: "BASE_24_31", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117h4b8bbb422bde4f41E", scope: !12511, file: !8160, line: 460, type: !12513, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12599)
!12599 = !{!12600}
!12600 = !DILocalVariable(name: "self", arg: 1, scope: !12601, file: !5369, line: 201, type: !12187)
!12601 = !DILexicalBlockFile(scope: !12598, file: !5369, discriminator: 0)
!12602 = !DILocation(line: 201, column: 1, scope: !12601)
!12603 = !DILocation(line: 875, column: 11, scope: !12598)
!12604 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN86_$LT$x86_64..structures..idt..InterruptDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h4db79cb1ca045a76E", scope: !12605, file: !5394, line: 47, type: !12606, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12608)
!12605 = !DINamespace(name: "{impl#15}", scope: !14)
!12606 = !DISubroutineType(types: !12607)
!12607 = !{!188, !5425, !206}
!12608 = !{!12609, !12610, !12611, !12617}
!12609 = !DILocalVariable(name: "self", arg: 1, scope: !12604, file: !5394, line: 47, type: !5425)
!12610 = !DILocalVariable(name: "f", arg: 2, scope: !12604, file: !5394, line: 47, type: !206)
!12611 = !DILocalVariable(name: "names", scope: !12612, file: !5394, line: 47, type: !12613, align: 8)
!12612 = distinct !DILexicalBlock(scope: !12604, file: !5394, line: 47, column: 17)
!12613 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[&str; 26]", baseType: !12614, size: 64, align: 64, dwarfAddressSpace: 0)
!12614 = !DICompositeType(tag: DW_TAG_array_type, baseType: !115, size: 3328, align: 64, elements: !12615)
!12615 = !{!12616}
!12616 = !DISubrange(count: 26, lowerBound: 0)
!12617 = !DILocalVariable(name: "values", scope: !12618, file: !5394, line: 47, type: !12619, align: 8)
!12618 = distinct !DILexicalBlock(scope: !12612, file: !5394, line: 47, column: 17)
!12619 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[&dyn core::fmt::Debug]", file: !2, size: 128, align: 64, elements: !12620, templateParams: !25, identifier: "5a6fdc7993f209e8af3159a6249c8363")
!12620 = !{!12621, !12629}
!12621 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !12619, file: !2, baseType: !12622, size: 64, align: 64)
!12622 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !12623, size: 64, align: 64, dwarfAddressSpace: 0)
!12623 = !DICompositeType(tag: DW_TAG_structure_type, name: "&dyn core::fmt::Debug", file: !2, size: 128, align: 64, elements: !12624, templateParams: !25, identifier: "6781269d57c213ce3f6d49603f103983")
!12624 = !{!12625, !12628}
!12625 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !12623, file: !2, baseType: !12626, size: 64, align: 64)
!12626 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !12627, size: 64, align: 64, dwarfAddressSpace: 0)
!12627 = !DICompositeType(tag: DW_TAG_structure_type, name: "dyn core::fmt::Debug", file: !2, align: 8, elements: !25, identifier: "4b8b10190d8499666402f2a60d73df28")
!12628 = !DIDerivedType(tag: DW_TAG_member, name: "vtable", scope: !12623, file: !2, baseType: !234, size: 64, align: 64, offset: 64)
!12629 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !12619, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!12630 = !DILocation(line: 47, column: 17, scope: !12612)
!12631 = !DILocation(line: 47, column: 17, scope: !12604)
!12632 = !DILocation(line: 90, column: 5, scope: !12612)
!12633 = !DILocation(line: 100, column: 5, scope: !12612)
!12634 = !DILocation(line: 108, column: 5, scope: !12612)
!12635 = !DILocation(line: 117, column: 5, scope: !12612)
!12636 = !DILocation(line: 127, column: 5, scope: !12612)
!12637 = !DILocation(line: 161, column: 5, scope: !12612)
!12638 = !DILocation(line: 178, column: 5, scope: !12612)
!12639 = !DILocation(line: 212, column: 5, scope: !12612)
!12640 = !DILocation(line: 219, column: 5, scope: !12612)
!12641 = !DILocation(line: 229, column: 5, scope: !12612)
!12642 = !DILocation(line: 239, column: 5, scope: !12612)
!12643 = !DILocation(line: 256, column: 5, scope: !12612)
!12644 = !DILocation(line: 272, column: 5, scope: !12612)
!12645 = !DILocation(line: 293, column: 5, scope: !12612)
!12646 = !DILocation(line: 296, column: 5, scope: !12612)
!12647 = !DILocation(line: 304, column: 5, scope: !12612)
!12648 = !DILocation(line: 313, column: 5, scope: !12612)
!12649 = !DILocation(line: 322, column: 5, scope: !12612)
!12650 = !DILocation(line: 338, column: 5, scope: !12612)
!12651 = !DILocation(line: 341, column: 5, scope: !12612)
!12652 = !DILocation(line: 344, column: 5, scope: !12612)
!12653 = !DILocation(line: 373, column: 5, scope: !12612)
!12654 = !DILocation(line: 384, column: 5, scope: !12612)
!12655 = !DILocation(line: 387, column: 5, scope: !12612)
!12656 = !DILocation(line: 409, column: 5, scope: !12612)
!12657 = !DILocation(line: 47, column: 17, scope: !12618)
!12658 = !DILocation(line: 47, column: 22, scope: !12604)
!12659 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17hf46e72ba336de825E", scope: !12660, file: !8160, line: 434, type: !12661, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12664)
!12660 = !DINamespace(name: "{impl#38}", scope: !14)
!12661 = !DISubroutineType(types: !12662)
!12662 = !{!188, !12663, !206}
!12663 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::PageFaultErrorCode", baseType: !508, size: 64, align: 64, dwarfAddressSpace: 0)
!12664 = !{!12665, !12666, !12667, !12669, !12671, !12673, !12675, !12677, !12679, !12681, !12683, !12685, !12687, !12689, !12691, !12693, !12695, !12697, !12699, !12701, !12703, !12705, !12707, !12709, !12711, !12713, !12715, !12717, !12719, !12721, !12723, !12725, !12727, !12729, !12731, !12733, !12735, !12737, !12739, !12741, !12743, !12745, !12747, !12749, !12751, !12753, !12755, !12757}
!12665 = !DILocalVariable(name: "self", arg: 1, scope: !12659, file: !8160, line: 434, type: !12663)
!12666 = !DILocalVariable(name: "f", arg: 2, scope: !12659, file: !8160, line: 434, type: !206)
!12667 = !DILocalVariable(name: "first", scope: !12668, file: !8160, line: 471, type: !306, align: 1)
!12668 = distinct !DILexicalBlock(scope: !12659, file: !8160, line: 471, column: 17)
!12669 = !DILocalVariable(name: "residual", scope: !12670, file: !8160, line: 475, type: !8175, align: 1)
!12670 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 475, column: 47)
!12671 = !DILocalVariable(name: "val", scope: !12672, file: !8160, line: 475, type: !7, align: 1)
!12672 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 475, column: 29)
!12673 = !DILocalVariable(name: "residual", scope: !12674, file: !8160, line: 478, type: !8175, align: 1)
!12674 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 478, column: 70)
!12675 = !DILocalVariable(name: "val", scope: !12676, file: !8160, line: 478, type: !7, align: 1)
!12676 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 478, column: 25)
!12677 = !DILocalVariable(name: "residual", scope: !12678, file: !8160, line: 475, type: !8175, align: 1)
!12678 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 475, column: 47)
!12679 = !DILocalVariable(name: "val", scope: !12680, file: !8160, line: 475, type: !7, align: 1)
!12680 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 475, column: 29)
!12681 = !DILocalVariable(name: "residual", scope: !12682, file: !8160, line: 478, type: !8175, align: 1)
!12682 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 478, column: 70)
!12683 = !DILocalVariable(name: "val", scope: !12684, file: !8160, line: 478, type: !7, align: 1)
!12684 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 478, column: 25)
!12685 = !DILocalVariable(name: "residual", scope: !12686, file: !8160, line: 475, type: !8175, align: 1)
!12686 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 475, column: 47)
!12687 = !DILocalVariable(name: "val", scope: !12688, file: !8160, line: 475, type: !7, align: 1)
!12688 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 475, column: 29)
!12689 = !DILocalVariable(name: "residual", scope: !12690, file: !8160, line: 478, type: !8175, align: 1)
!12690 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 478, column: 70)
!12691 = !DILocalVariable(name: "val", scope: !12692, file: !8160, line: 478, type: !7, align: 1)
!12692 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 478, column: 25)
!12693 = !DILocalVariable(name: "residual", scope: !12694, file: !8160, line: 475, type: !8175, align: 1)
!12694 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 475, column: 47)
!12695 = !DILocalVariable(name: "val", scope: !12696, file: !8160, line: 475, type: !7, align: 1)
!12696 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 475, column: 29)
!12697 = !DILocalVariable(name: "residual", scope: !12698, file: !8160, line: 478, type: !8175, align: 1)
!12698 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 478, column: 70)
!12699 = !DILocalVariable(name: "val", scope: !12700, file: !8160, line: 478, type: !7, align: 1)
!12700 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 478, column: 25)
!12701 = !DILocalVariable(name: "residual", scope: !12702, file: !8160, line: 475, type: !8175, align: 1)
!12702 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 475, column: 47)
!12703 = !DILocalVariable(name: "val", scope: !12704, file: !8160, line: 475, type: !7, align: 1)
!12704 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 475, column: 29)
!12705 = !DILocalVariable(name: "residual", scope: !12706, file: !8160, line: 478, type: !8175, align: 1)
!12706 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 478, column: 70)
!12707 = !DILocalVariable(name: "val", scope: !12708, file: !8160, line: 478, type: !7, align: 1)
!12708 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 478, column: 25)
!12709 = !DILocalVariable(name: "residual", scope: !12710, file: !8160, line: 475, type: !8175, align: 1)
!12710 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 475, column: 47)
!12711 = !DILocalVariable(name: "val", scope: !12712, file: !8160, line: 475, type: !7, align: 1)
!12712 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 475, column: 29)
!12713 = !DILocalVariable(name: "residual", scope: !12714, file: !8160, line: 478, type: !8175, align: 1)
!12714 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 478, column: 70)
!12715 = !DILocalVariable(name: "val", scope: !12716, file: !8160, line: 478, type: !7, align: 1)
!12716 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 478, column: 25)
!12717 = !DILocalVariable(name: "residual", scope: !12718, file: !8160, line: 475, type: !8175, align: 1)
!12718 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 475, column: 47)
!12719 = !DILocalVariable(name: "val", scope: !12720, file: !8160, line: 475, type: !7, align: 1)
!12720 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 475, column: 29)
!12721 = !DILocalVariable(name: "residual", scope: !12722, file: !8160, line: 478, type: !8175, align: 1)
!12722 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 478, column: 70)
!12723 = !DILocalVariable(name: "val", scope: !12724, file: !8160, line: 478, type: !7, align: 1)
!12724 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 478, column: 25)
!12725 = !DILocalVariable(name: "residual", scope: !12726, file: !8160, line: 475, type: !8175, align: 1)
!12726 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 475, column: 47)
!12727 = !DILocalVariable(name: "val", scope: !12728, file: !8160, line: 475, type: !7, align: 1)
!12728 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 475, column: 29)
!12729 = !DILocalVariable(name: "residual", scope: !12730, file: !8160, line: 478, type: !8175, align: 1)
!12730 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 478, column: 70)
!12731 = !DILocalVariable(name: "val", scope: !12732, file: !8160, line: 478, type: !7, align: 1)
!12732 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 478, column: 25)
!12733 = !DILocalVariable(name: "residual", scope: !12734, file: !8160, line: 475, type: !8175, align: 1)
!12734 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 475, column: 47)
!12735 = !DILocalVariable(name: "val", scope: !12736, file: !8160, line: 475, type: !7, align: 1)
!12736 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 475, column: 29)
!12737 = !DILocalVariable(name: "residual", scope: !12738, file: !8160, line: 478, type: !8175, align: 1)
!12738 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 478, column: 70)
!12739 = !DILocalVariable(name: "val", scope: !12740, file: !8160, line: 478, type: !7, align: 1)
!12740 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 478, column: 25)
!12741 = !DILocalVariable(name: "extra_bits", scope: !12742, file: !8160, line: 481, type: !49, align: 8)
!12742 = distinct !DILexicalBlock(scope: !12668, file: !8160, line: 481, column: 17)
!12743 = !DILocalVariable(name: "residual", scope: !12744, file: !8160, line: 484, type: !8175, align: 1)
!12744 = distinct !DILexicalBlock(scope: !12742, file: !8160, line: 484, column: 43)
!12745 = !DILocalVariable(name: "val", scope: !12746, file: !8160, line: 484, type: !7, align: 1)
!12746 = distinct !DILexicalBlock(scope: !12742, file: !8160, line: 484, column: 25)
!12747 = !DILocalVariable(name: "residual", scope: !12748, file: !8160, line: 487, type: !8175, align: 1)
!12748 = distinct !DILexicalBlock(scope: !12742, file: !8160, line: 487, column: 38)
!12749 = !DILocalVariable(name: "val", scope: !12750, file: !8160, line: 487, type: !7, align: 1)
!12750 = distinct !DILexicalBlock(scope: !12742, file: !8160, line: 487, column: 21)
!12751 = !DILocalVariable(name: "residual", scope: !12752, file: !8160, line: 488, type: !8175, align: 1)
!12752 = distinct !DILexicalBlock(scope: !12742, file: !8160, line: 488, column: 70)
!12753 = !DILocalVariable(name: "val", scope: !12754, file: !8160, line: 488, type: !7, align: 1)
!12754 = distinct !DILexicalBlock(scope: !12742, file: !8160, line: 488, column: 21)
!12755 = !DILocalVariable(name: "residual", scope: !12756, file: !8160, line: 491, type: !8175, align: 1)
!12756 = distinct !DILexicalBlock(scope: !12742, file: !8160, line: 491, column: 43)
!12757 = !DILocalVariable(name: "val", scope: !12758, file: !8160, line: 491, type: !7, align: 1)
!12758 = distinct !DILexicalBlock(scope: !12742, file: !8160, line: 491, column: 21)
!12759 = !DILocation(line: 475, column: 47, scope: !12670)
!12760 = !DILocation(line: 475, column: 29, scope: !12672)
!12761 = !DILocation(line: 478, column: 70, scope: !12674)
!12762 = !DILocation(line: 478, column: 25, scope: !12676)
!12763 = !DILocation(line: 475, column: 47, scope: !12678)
!12764 = !DILocation(line: 475, column: 29, scope: !12680)
!12765 = !DILocation(line: 478, column: 70, scope: !12682)
!12766 = !DILocation(line: 478, column: 25, scope: !12684)
!12767 = !DILocation(line: 475, column: 47, scope: !12686)
!12768 = !DILocation(line: 475, column: 29, scope: !12688)
!12769 = !DILocation(line: 478, column: 70, scope: !12690)
!12770 = !DILocation(line: 478, column: 25, scope: !12692)
!12771 = !DILocation(line: 475, column: 47, scope: !12694)
!12772 = !DILocation(line: 475, column: 29, scope: !12696)
!12773 = !DILocation(line: 478, column: 70, scope: !12698)
!12774 = !DILocation(line: 478, column: 25, scope: !12700)
!12775 = !DILocation(line: 475, column: 47, scope: !12702)
!12776 = !DILocation(line: 475, column: 29, scope: !12704)
!12777 = !DILocation(line: 478, column: 70, scope: !12706)
!12778 = !DILocation(line: 478, column: 25, scope: !12708)
!12779 = !DILocation(line: 475, column: 47, scope: !12710)
!12780 = !DILocation(line: 475, column: 29, scope: !12712)
!12781 = !DILocation(line: 478, column: 70, scope: !12714)
!12782 = !DILocation(line: 478, column: 25, scope: !12716)
!12783 = !DILocation(line: 475, column: 47, scope: !12718)
!12784 = !DILocation(line: 475, column: 29, scope: !12720)
!12785 = !DILocation(line: 478, column: 70, scope: !12722)
!12786 = !DILocation(line: 478, column: 25, scope: !12724)
!12787 = !DILocation(line: 475, column: 47, scope: !12726)
!12788 = !DILocation(line: 475, column: 29, scope: !12728)
!12789 = !DILocation(line: 478, column: 70, scope: !12730)
!12790 = !DILocation(line: 478, column: 25, scope: !12732)
!12791 = !DILocation(line: 475, column: 47, scope: !12734)
!12792 = !DILocation(line: 475, column: 29, scope: !12736)
!12793 = !DILocation(line: 478, column: 70, scope: !12738)
!12794 = !DILocation(line: 478, column: 25, scope: !12740)
!12795 = !DILocation(line: 484, column: 43, scope: !12744)
!12796 = !DILocation(line: 484, column: 25, scope: !12746)
!12797 = !DILocation(line: 487, column: 38, scope: !12748)
!12798 = !DILocation(line: 487, column: 21, scope: !12750)
!12799 = !DILocation(line: 488, column: 70, scope: !12752)
!12800 = !DILocation(line: 488, column: 21, scope: !12754)
!12801 = !DILocation(line: 491, column: 43, scope: !12756)
!12802 = !DILocation(line: 491, column: 21, scope: !12758)
!12803 = !DILocation(line: 434, column: 20, scope: !12659)
!12804 = !DILocation(line: 434, column: 27, scope: !12659)
!12805 = !DILocation(line: 471, column: 21, scope: !12668)
!12806 = !DILocation(line: 481, column: 21, scope: !12742)
!12807 = !DILocation(line: 471, column: 33, scope: !12659)
!12808 = !DILocation(line: 473, column: 46, scope: !12668)
!12809 = !DILocation(line: 474, column: 29, scope: !12668)
!12810 = !DILocation(line: 474, column: 28, scope: !12668)
!12811 = !DILocation(line: 477, column: 25, scope: !12668)
!12812 = !DILocation(line: 478, column: 25, scope: !12668)
!12813 = !DILocation(line: 475, column: 29, scope: !12668)
!12814 = !DILocation(line: 475, column: 29, scope: !12670)
!12815 = !DILocation(line: 494, column: 14, scope: !12659)
!12816 = !DILocation(line: 478, column: 25, scope: !12674)
!12817 = !DILocation(line: 475, column: 29, scope: !12678)
!12818 = !DILocation(line: 478, column: 25, scope: !12682)
!12819 = !DILocation(line: 475, column: 29, scope: !12686)
!12820 = !DILocation(line: 478, column: 25, scope: !12690)
!12821 = !DILocation(line: 475, column: 29, scope: !12694)
!12822 = !DILocation(line: 478, column: 25, scope: !12698)
!12823 = !DILocation(line: 475, column: 29, scope: !12702)
!12824 = !DILocation(line: 478, column: 25, scope: !12706)
!12825 = !DILocation(line: 475, column: 29, scope: !12710)
!12826 = !DILocation(line: 478, column: 25, scope: !12714)
!12827 = !DILocation(line: 475, column: 29, scope: !12718)
!12828 = !DILocation(line: 478, column: 25, scope: !12722)
!12829 = !DILocation(line: 475, column: 29, scope: !12726)
!12830 = !DILocation(line: 478, column: 25, scope: !12730)
!12831 = !DILocation(line: 481, column: 34, scope: !12668)
!12832 = !DILocation(line: 481, column: 47, scope: !12668)
!12833 = !DILocation(line: 481, column: 46, scope: !12668)
!12834 = !DILocation(line: 482, column: 20, scope: !12742)
!12835 = !DILocation(line: 475, column: 29, scope: !12734)
!12836 = !DILocation(line: 478, column: 25, scope: !12738)
!12837 = !DILocation(line: 490, column: 20, scope: !12742)
!12838 = !DILocation(line: 483, column: 25, scope: !12742)
!12839 = !DILocation(line: 483, column: 24, scope: !12742)
!12840 = !DILocation(line: 486, column: 21, scope: !12742)
!12841 = !DILocation(line: 487, column: 21, scope: !12742)
!12842 = !DILocation(line: 484, column: 25, scope: !12742)
!12843 = !DILocation(line: 484, column: 25, scope: !12744)
!12844 = !DILocation(line: 488, column: 21, scope: !12742)
!12845 = !DILocation(line: 487, column: 21, scope: !12748)
!12846 = !DILocation(line: 488, column: 21, scope: !12752)
!12847 = !DILocation(line: 493, column: 17, scope: !12742)
!12848 = !DILocation(line: 491, column: 21, scope: !12742)
!12849 = !DILocation(line: 491, column: 21, scope: !12756)
!12850 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Binary$GT$3fmt17h7ae77ffcb0017540E", scope: !12851, file: !8160, line: 497, type: !12661, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12852)
!12851 = !DINamespace(name: "{impl#39}", scope: !14)
!12852 = !{!12853, !12854}
!12853 = !DILocalVariable(name: "self", arg: 1, scope: !12850, file: !8160, line: 497, type: !12663)
!12854 = !DILocalVariable(name: "f", arg: 2, scope: !12850, file: !8160, line: 497, type: !206)
!12855 = !DILocation(line: 497, column: 20, scope: !12850)
!12856 = !DILocation(line: 497, column: 27, scope: !12850)
!12857 = !DILocation(line: 498, column: 17, scope: !12850)
!12858 = !DILocation(line: 499, column: 14, scope: !12850)
!12859 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Octal$GT$3fmt17h687b0652f4f0891eE", scope: !12860, file: !8160, line: 502, type: !12661, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12861)
!12860 = !DINamespace(name: "{impl#40}", scope: !14)
!12861 = !{!12862, !12863}
!12862 = !DILocalVariable(name: "self", arg: 1, scope: !12859, file: !8160, line: 502, type: !12663)
!12863 = !DILocalVariable(name: "f", arg: 2, scope: !12859, file: !8160, line: 502, type: !206)
!12864 = !DILocation(line: 502, column: 20, scope: !12859)
!12865 = !DILocation(line: 502, column: 27, scope: !12859)
!12866 = !DILocation(line: 503, column: 17, scope: !12859)
!12867 = !DILocation(line: 504, column: 14, scope: !12859)
!12868 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h2114d7d3d5baf448E", scope: !12869, file: !8160, line: 507, type: !12661, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12870)
!12869 = !DINamespace(name: "{impl#41}", scope: !14)
!12870 = !{!12871, !12872}
!12871 = !DILocalVariable(name: "self", arg: 1, scope: !12868, file: !8160, line: 507, type: !12663)
!12872 = !DILocalVariable(name: "f", arg: 2, scope: !12868, file: !8160, line: 507, type: !206)
!12873 = !DILocation(line: 507, column: 20, scope: !12868)
!12874 = !DILocation(line: 507, column: 27, scope: !12868)
!12875 = !DILocation(line: 508, column: 17, scope: !12868)
!12876 = !DILocation(line: 509, column: 14, scope: !12868)
!12877 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hdc1c801f7bf615bbE", scope: !12878, file: !8160, line: 512, type: !12661, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12879)
!12878 = !DINamespace(name: "{impl#42}", scope: !14)
!12879 = !{!12880, !12881}
!12880 = !DILocalVariable(name: "self", arg: 1, scope: !12877, file: !8160, line: 512, type: !12663)
!12881 = !DILocalVariable(name: "f", arg: 2, scope: !12877, file: !8160, line: 512, type: !206)
!12882 = !DILocation(line: 512, column: 20, scope: !12877)
!12883 = !DILocation(line: 512, column: 27, scope: !12877)
!12884 = !DILocation(line: 513, column: 17, scope: !12877)
!12885 = !DILocation(line: 514, column: 14, scope: !12877)
!12886 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures3idt18PageFaultErrorCode3all17hf9f257c0eaba5f43E", scope: !508, file: !8160, line: 532, type: !12887, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !25)
!12887 = !DISubroutineType(types: !12888)
!12888 = !{!508}
!12889 = !DILocation(line: 533, column: 17, scope: !12886)
!12890 = !DILocation(line: 541, column: 14, scope: !12886)
!12891 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17hffa5d587601b9dabE", scope: !508, file: !8160, line: 545, type: !12892, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12894)
!12892 = !DISubroutineType(types: !12893)
!12893 = !{!49, !12663}
!12894 = !{!12895}
!12895 = !DILocalVariable(name: "self", arg: 1, scope: !12891, file: !8160, line: 545, type: !12663)
!12896 = !DILocation(line: 545, column: 31, scope: !12891)
!12897 = !DILocation(line: 546, column: 17, scope: !12891)
!12898 = !DILocation(line: 547, column: 14, scope: !12891)
!12899 = distinct !DISubprogram(name: "PROTECTION_VIOLATION", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17h5069f59689ad6c79E", scope: !12900, file: !8160, line: 460, type: !12902, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12904)
!12900 = !DINamespace(name: "{impl#0}", scope: !12901)
!12901 = !DINamespace(name: "fmt", scope: !12660)
!12902 = !DISubroutineType(types: !12903)
!12903 = !{!306, !12663}
!12904 = !{!12905}
!12905 = !DILocalVariable(name: "self", arg: 1, scope: !12906, file: !5394, line: 930, type: !12663)
!12906 = !DILexicalBlockFile(scope: !12899, file: !5394, discriminator: 0)
!12907 = !DILocation(line: 930, column: 1, scope: !12906)
!12908 = !DILocation(line: 875, column: 11, scope: !12899)
!12909 = distinct !DISubprogram(name: "CAUSED_BY_WRITE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17h8457ed3c729b9a5dE", scope: !12900, file: !8160, line: 460, type: !12902, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12910)
!12910 = !{!12911}
!12911 = !DILocalVariable(name: "self", arg: 1, scope: !12912, file: !5394, line: 930, type: !12663)
!12912 = !DILexicalBlockFile(scope: !12909, file: !5394, discriminator: 0)
!12913 = !DILocation(line: 930, column: 1, scope: !12912)
!12914 = !DILocation(line: 875, column: 11, scope: !12909)
!12915 = distinct !DISubprogram(name: "USER_MODE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17h6e62cae88f54f67bE", scope: !12900, file: !8160, line: 460, type: !12902, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12916)
!12916 = !{!12917}
!12917 = !DILocalVariable(name: "self", arg: 1, scope: !12918, file: !5394, line: 930, type: !12663)
!12918 = !DILexicalBlockFile(scope: !12915, file: !5394, discriminator: 0)
!12919 = !DILocation(line: 930, column: 1, scope: !12918)
!12920 = !DILocation(line: 875, column: 11, scope: !12915)
!12921 = distinct !DISubprogram(name: "MALFORMED_TABLE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17ha7658e6c7d87c9aeE", scope: !12900, file: !8160, line: 460, type: !12902, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12922)
!12922 = !{!12923}
!12923 = !DILocalVariable(name: "self", arg: 1, scope: !12924, file: !5394, line: 930, type: !12663)
!12924 = !DILexicalBlockFile(scope: !12921, file: !5394, discriminator: 0)
!12925 = !DILocation(line: 930, column: 1, scope: !12924)
!12926 = !DILocation(line: 875, column: 11, scope: !12921)
!12927 = distinct !DISubprogram(name: "INSTRUCTION_FETCH", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17hac6a57d0276066b8E", scope: !12900, file: !8160, line: 460, type: !12902, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12928)
!12928 = !{!12929}
!12929 = !DILocalVariable(name: "self", arg: 1, scope: !12930, file: !5394, line: 930, type: !12663)
!12930 = !DILexicalBlockFile(scope: !12927, file: !5394, discriminator: 0)
!12931 = !DILocation(line: 930, column: 1, scope: !12930)
!12932 = !DILocation(line: 875, column: 11, scope: !12927)
!12933 = distinct !DISubprogram(name: "PROTECTION_KEY", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h02492cf2156cd04eE", scope: !12900, file: !8160, line: 460, type: !12902, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12934)
!12934 = !{!12935}
!12935 = !DILocalVariable(name: "self", arg: 1, scope: !12936, file: !5394, line: 930, type: !12663)
!12936 = !DILexicalBlockFile(scope: !12933, file: !5394, discriminator: 0)
!12937 = !DILocation(line: 930, column: 1, scope: !12936)
!12938 = !DILocation(line: 875, column: 11, scope: !12933)
!12939 = distinct !DISubprogram(name: "SHADOW_STACK", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17h9128bb9ce6694d98E", scope: !12900, file: !8160, line: 460, type: !12902, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12940)
!12940 = !{!12941}
!12941 = !DILocalVariable(name: "self", arg: 1, scope: !12942, file: !5394, line: 930, type: !12663)
!12942 = !DILexicalBlockFile(scope: !12939, file: !5394, discriminator: 0)
!12943 = !DILocation(line: 930, column: 1, scope: !12942)
!12944 = !DILocation(line: 875, column: 11, scope: !12939)
!12945 = distinct !DISubprogram(name: "SGX", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17h3e3bc70e805e6aa2E", scope: !12900, file: !8160, line: 460, type: !12902, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12946)
!12946 = !{!12947}
!12947 = !DILocalVariable(name: "self", arg: 1, scope: !12948, file: !5394, line: 930, type: !12663)
!12948 = !DILexicalBlockFile(scope: !12945, file: !5394, discriminator: 0)
!12949 = !DILocation(line: 930, column: 1, scope: !12948)
!12950 = !DILocation(line: 875, column: 11, scope: !12945)
!12951 = distinct !DISubprogram(name: "RMP", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17hd7bd83cfd1465b7fE", scope: !12900, file: !8160, line: 460, type: !12902, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12952)
!12952 = !{!12953}
!12953 = !DILocalVariable(name: "self", arg: 1, scope: !12954, file: !5394, line: 930, type: !12663)
!12954 = !DILexicalBlockFile(scope: !12951, file: !5394, discriminator: 0)
!12955 = !DILocation(line: 930, column: 1, scope: !12954)
!12956 = !DILocation(line: 875, column: 11, scope: !12951)
!12957 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h2dc662130ed5d70bE", scope: !12958, file: !5394, line: 1042, type: !12959, scopeLine: 1042, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12962)
!12958 = !DINamespace(name: "{impl#62}", scope: !14)
!12959 = !DISubroutineType(types: !12960)
!12960 = !{!188, !12961, !206}
!12961 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::DescriptorTable", baseType: !315, size: 64, align: 64, dwarfAddressSpace: 0)
!12962 = !{!12963, !12964}
!12963 = !DILocalVariable(name: "self", arg: 1, scope: !12957, file: !5394, line: 1042, type: !12961)
!12964 = !DILocalVariable(name: "f", arg: 2, scope: !12957, file: !5394, line: 1042, type: !206)
!12965 = !DILocation(line: 1042, column: 10, scope: !12957)
!12966 = !DILocation(line: 1042, column: 14, scope: !12957)
!12967 = !DILocation(line: 1042, column: 15, scope: !12957)
!12968 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..idt..ExceptionVector$u20$as$u20$core..fmt..Debug$GT$3fmt17hb3f85d6314a0b79bE", scope: !12969, file: !5394, line: 1059, type: !12970, scopeLine: 1059, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !12973)
!12969 = !DINamespace(name: "{impl#72}", scope: !14)
!12970 = !DISubroutineType(types: !12971)
!12971 = !{!188, !12972, !206}
!12972 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::ExceptionVector", baseType: !816, size: 64, align: 64, dwarfAddressSpace: 0)
!12973 = !{!12974, !12975}
!12974 = !DILocalVariable(name: "self", arg: 1, scope: !12968, file: !5394, line: 1059, type: !12972)
!12975 = !DILocalVariable(name: "f", arg: 2, scope: !12968, file: !5394, line: 1059, type: !206)
!12976 = !DILocation(line: 1059, column: 23, scope: !12968)
!12977 = !{i8 0, i8 31}
!12978 = !DILocation(line: 1059, column: 27, scope: !12968)
!12979 = !DILocation(line: 1059, column: 28, scope: !12968)
!12980 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h70abf4cd4eac3317E", scope: !660, file: !5874, line: 40, type: !5911, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !12981)
!12981 = !{!12982}
!12982 = !DILocalVariable(name: "start_address", arg: 1, scope: !12980, file: !5874, line: 40, type: !351)
!12983 = !DILocation(line: 40, column: 48, scope: !12980)
!12984 = !DILocation(line: 41, column: 9, scope: !12980)
!12985 = !DILocation(line: 45, column: 6, scope: !12980)
!12986 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hbb2f50c0f0c661d9E", scope: !694, file: !5874, line: 40, type: !5929, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, retainedNodes: !12987)
!12987 = !{!12988}
!12988 = !DILocalVariable(name: "start_address", arg: 1, scope: !12986, file: !5874, line: 40, type: !351)
!12989 = !DILocation(line: 40, column: 48, scope: !12986)
!12990 = !DILocation(line: 41, column: 9, scope: !12986)
!12991 = !DILocation(line: 45, column: 6, scope: !12986)
!12992 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17hbfe60f470481f49dE", scope: !678, file: !5874, line: 40, type: !5920, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !12993)
!12993 = !{!12994}
!12994 = !DILocalVariable(name: "start_address", arg: 1, scope: !12992, file: !5874, line: 40, type: !351)
!12995 = !DILocation(line: 40, column: 48, scope: !12992)
!12996 = !DILocation(line: 41, column: 9, scope: !12992)
!12997 = !DILocation(line: 45, column: 6, scope: !12992)
!12998 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h461e0cc9fc3332e1E", scope: !694, file: !5874, line: 59, type: !12999, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, retainedNodes: !13001)
!12999 = !DISubroutineType(types: !13000)
!13000 = !{!351, !694}
!13001 = !{!13002}
!13002 = !DILocalVariable(name: "self", arg: 1, scope: !12998, file: !5874, line: 59, type: !694)
!13003 = !DILocation(line: 59, column: 26, scope: !12998)
!13004 = !DILocation(line: 60, column: 9, scope: !12998)
!13005 = !DILocation(line: 61, column: 6, scope: !12998)
!13006 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hdd36e21c87c3c8e4E", scope: !678, file: !5874, line: 59, type: !13007, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !13009)
!13007 = !DISubroutineType(types: !13008)
!13008 = !{!351, !678}
!13009 = !{!13010}
!13010 = !DILocalVariable(name: "self", arg: 1, scope: !13006, file: !5874, line: 59, type: !678)
!13011 = !DILocation(line: 59, column: 26, scope: !13006)
!13012 = !DILocation(line: 60, column: 9, scope: !13006)
!13013 = !DILocation(line: 61, column: 6, scope: !13006)
!13014 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hfea4ab9daa2da717E", scope: !660, file: !5874, line: 59, type: !13015, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !13017)
!13015 = !DISubroutineType(types: !13016)
!13016 = !{!351, !660}
!13017 = !{!13018}
!13018 = !DILocalVariable(name: "self", arg: 1, scope: !13014, file: !5874, line: 59, type: !660)
!13019 = !DILocation(line: 59, column: 26, scope: !13014)
!13020 = !DILocation(line: 60, column: 9, scope: !13014)
!13021 = !DILocation(line: 61, column: 6, scope: !13014)
!13022 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hdcde5f909640da00E", scope: !13023, file: !6088, line: 16, type: !13024, scopeLine: 16, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !575, retainedNodes: !13026)
!13023 = !DINamespace(name: "{impl#14}", scope: !568)
!13024 = !DISubroutineType(types: !13025)
!13025 = !{!188, !610, !206}
!13026 = !{!13027, !13028}
!13027 = !DILocalVariable(name: "self", arg: 1, scope: !13022, file: !6088, line: 16, type: !610)
!13028 = !DILocalVariable(name: "f", arg: 2, scope: !13022, file: !6088, line: 16, type: !206)
!13029 = !DILocation(line: 16, column: 10, scope: !13022)
!13030 = !DILocation(line: 18, column: 5, scope: !13022)
!13031 = !DILocation(line: 19, column: 5, scope: !13022)
!13032 = !DILocation(line: 16, column: 15, scope: !13022)
!13033 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9c807ed2df3c81b8E", scope: !13034, file: !6088, line: 682, type: !13035, scopeLine: 682, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !575, retainedNodes: !13038)
!13034 = !DINamespace(name: "{impl#15}", scope: !568)
!13035 = !DISubroutineType(types: !13036)
!13036 = !{!188, !13037, !206}
!13037 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !567, size: 64, align: 64, dwarfAddressSpace: 0)
!13038 = !{!13039, !13040}
!13039 = !DILocalVariable(name: "self", arg: 1, scope: !13033, file: !6088, line: 682, type: !13037)
!13040 = !DILocalVariable(name: "f", arg: 2, scope: !13033, file: !6088, line: 682, type: !206)
!13041 = !DILocation(line: 682, column: 10, scope: !13033)
!13042 = !DILocation(line: 684, column: 5, scope: !13033)
!13043 = !DILocation(line: 682, column: 15, scope: !13033)
!13044 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN110_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalkError$u20$as$u20$core..fmt..Debug$GT$3fmt17h41b9bffed94cb3b7E", scope: !13045, file: !6088, line: 780, type: !13046, scopeLine: 780, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13049)
!13045 = !DINamespace(name: "{impl#16}", scope: !568)
!13046 = !DISubroutineType(types: !13047)
!13047 = !{!188, !13048, !206}
!13048 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::PageTableWalkError", baseType: !841, size: 64, align: 64, dwarfAddressSpace: 0)
!13049 = !{!13050, !13051}
!13050 = !DILocalVariable(name: "self", arg: 1, scope: !13044, file: !6088, line: 780, type: !13048)
!13051 = !DILocalVariable(name: "f", arg: 2, scope: !13044, file: !6088, line: 780, type: !206)
!13052 = !DILocation(line: 780, column: 10, scope: !13044)
!13053 = !DILocation(line: 780, column: 14, scope: !13044)
!13054 = !DILocation(line: 780, column: 15, scope: !13044)
!13055 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN112_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableCreateError$u20$as$u20$core..fmt..Debug$GT$3fmt17heba14a72b3f724fdE", scope: !13056, file: !6088, line: 786, type: !13057, scopeLine: 786, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13060)
!13056 = !DINamespace(name: "{impl#17}", scope: !568)
!13057 = !DISubroutineType(types: !13058)
!13058 = !{!188, !13059, !206}
!13059 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::PageTableCreateError", baseType: !845, size: 64, align: 64, dwarfAddressSpace: 0)
!13060 = !{!13061, !13062}
!13061 = !DILocalVariable(name: "self", arg: 1, scope: !13055, file: !6088, line: 786, type: !13059)
!13062 = !DILocalVariable(name: "f", arg: 2, scope: !13055, file: !6088, line: 786, type: !206)
!13063 = !DILocation(line: 786, column: 10, scope: !13055)
!13064 = !DILocation(line: 786, column: 14, scope: !13055)
!13065 = !DILocation(line: 786, column: 15, scope: !13055)
!13066 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN107_$LT$x86_64..structures..paging..mapper..offset_page_table..OffsetPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hc1ca6cd7d8a94bcdE", scope: !13067, file: !6106, line: 10, type: !13068, scopeLine: 10, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13070)
!13067 = !DINamespace(name: "{impl#7}", scope: !572)
!13068 = !DISubroutineType(types: !13069)
!13069 = !{!188, !6121, !206}
!13070 = !{!13071, !13072}
!13071 = !DILocalVariable(name: "self", arg: 1, scope: !13066, file: !6106, line: 10, type: !6121)
!13072 = !DILocalVariable(name: "f", arg: 2, scope: !13066, file: !6106, line: 10, type: !206)
!13073 = !DILocation(line: 10, column: 10, scope: !13066)
!13074 = !DILocation(line: 12, column: 5, scope: !13066)
!13075 = !DILocation(line: 10, column: 15, scope: !13066)
!13076 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN102_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17h4878cb4b0438b2eaE", scope: !13077, file: !6106, line: 52, type: !13078, scopeLine: 52, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13080)
!13077 = !DINamespace(name: "{impl#8}", scope: !572)
!13078 = !DISubroutineType(types: !13079)
!13079 = !{!188, !601, !206}
!13080 = !{!13081, !13082}
!13081 = !DILocalVariable(name: "self", arg: 1, scope: !13076, file: !6106, line: 52, type: !601)
!13082 = !DILocalVariable(name: "f", arg: 2, scope: !13076, file: !6106, line: 52, type: !206)
!13083 = !DILocation(line: 52, column: 10, scope: !13076)
!13084 = !DILocation(line: 54, column: 5, scope: !13076)
!13085 = !DILocation(line: 52, column: 15, scope: !13076)
!13086 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h4432201cc575cbdcE", scope: !13087, file: !6144, line: 32, type: !13088, scopeLine: 32, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13090)
!13087 = !DINamespace(name: "{impl#7}", scope: !806)
!13088 = !DISubroutineType(types: !13089)
!13089 = !{!188, !6376, !206}
!13090 = !{!13091, !13092}
!13091 = !DILocalVariable(name: "self", arg: 1, scope: !13086, file: !6144, line: 32, type: !6376)
!13092 = !DILocalVariable(name: "f", arg: 2, scope: !13086, file: !6144, line: 32, type: !206)
!13093 = !DILocation(line: 32, column: 10, scope: !13086)
!13094 = !DILocation(line: 35, column: 5, scope: !13086)
!13095 = !DILocation(line: 32, column: 15, scope: !13086)
!13096 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN111_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hdc0fabe0a11d3fc1E", scope: !13097, file: !6144, line: 920, type: !7347, scopeLine: 920, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13098)
!13097 = !DINamespace(name: "{impl#8}", scope: !806)
!13098 = !{!13099, !13100}
!13099 = !DILocalVariable(name: "self", arg: 1, scope: !13096, file: !6144, line: 920, type: !7349)
!13100 = !DILocalVariable(name: "f", arg: 2, scope: !13096, file: !6144, line: 920, type: !206)
!13101 = !DILocation(line: 920, column: 10, scope: !13096)
!13102 = !DILocation(line: 920, column: 14, scope: !13096)
!13103 = !DILocation(line: 920, column: 15, scope: !13096)
!13104 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN88_$LT$x86_64..structures..paging..mapper..TranslateResult$u20$as$u20$core..fmt..Debug$GT$3fmt17hcb7dc4bc4a6d7db2E", scope: !13105, file: !323, line: 57, type: !13106, scopeLine: 57, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13109)
!13105 = !DINamespace(name: "{impl#4}", scope: !322)
!13106 = !DISubroutineType(types: !13107)
!13107 = !{!188, !13108, !206}
!13108 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::TranslateResult", baseType: !7179, size: 64, align: 64, dwarfAddressSpace: 0)
!13109 = !{!13110, !13111, !13112, !13114, !13115, !13116}
!13110 = !DILocalVariable(name: "self", arg: 1, scope: !13104, file: !323, line: 57, type: !13108)
!13111 = !DILocalVariable(name: "f", arg: 2, scope: !13104, file: !323, line: 57, type: !206)
!13112 = !DILocalVariable(name: "__self_0", scope: !13113, file: !323, line: 62, type: !7481, align: 8)
!13113 = distinct !DILexicalBlock(scope: !13104, file: !323, line: 57, column: 10)
!13114 = !DILocalVariable(name: "__self_1", scope: !13113, file: !323, line: 64, type: !87, align: 8)
!13115 = !DILocalVariable(name: "__self_2", scope: !13113, file: !323, line: 70, type: !715, align: 8)
!13116 = !DILocalVariable(name: "__self_0", scope: !13117, file: !323, line: 75, type: !643, align: 8)
!13117 = distinct !DILexicalBlock(scope: !13104, file: !323, line: 57, column: 10)
!13118 = !DILocation(line: 57, column: 10, scope: !13104)
!13119 = !DILocation(line: 70, column: 9, scope: !13113)
!13120 = !DILocation(line: 75, column: 25, scope: !13117)
!13121 = !{i64 0, i64 5}
!13122 = !DILocation(line: 62, column: 9, scope: !13104)
!13123 = !DILocation(line: 62, column: 9, scope: !13113)
!13124 = !DILocation(line: 64, column: 9, scope: !13104)
!13125 = !DILocation(line: 64, column: 9, scope: !13113)
!13126 = !DILocation(line: 70, column: 9, scope: !13104)
!13127 = !DILocation(line: 57, column: 10, scope: !13113)
!13128 = !DILocation(line: 75, column: 25, scope: !13104)
!13129 = !DILocation(line: 57, column: 10, scope: !13117)
!13130 = !DILocation(line: 57, column: 15, scope: !13104)
!13131 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..structures..paging..mapper..MappedFrame$u20$as$u20$core..fmt..Debug$GT$3fmt17h58f3dc6d659c625dE", scope: !13132, file: !323, line: 79, type: !13133, scopeLine: 79, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13135)
!13132 = !DINamespace(name: "{impl#5}", scope: !322)
!13133 = !DISubroutineType(types: !13134)
!13134 = !{!188, !7481, !206}
!13135 = !{!13136, !13137, !13138, !13140, !13142}
!13136 = !DILocalVariable(name: "self", arg: 1, scope: !13131, file: !323, line: 79, type: !7481)
!13137 = !DILocalVariable(name: "f", arg: 2, scope: !13131, file: !323, line: 79, type: !206)
!13138 = !DILocalVariable(name: "__self_0", scope: !13139, file: !323, line: 82, type: !742, align: 8)
!13139 = distinct !DILexicalBlock(scope: !13131, file: !323, line: 79, column: 10)
!13140 = !DILocalVariable(name: "__self_0", scope: !13141, file: !323, line: 84, type: !733, align: 8)
!13141 = distinct !DILexicalBlock(scope: !13131, file: !323, line: 79, column: 10)
!13142 = !DILocalVariable(name: "__self_0", scope: !13143, file: !323, line: 86, type: !724, align: 8)
!13143 = distinct !DILexicalBlock(scope: !13131, file: !323, line: 79, column: 10)
!13144 = !DILocation(line: 79, column: 10, scope: !13131)
!13145 = !DILocation(line: 82, column: 14, scope: !13139)
!13146 = !DILocation(line: 84, column: 14, scope: !13141)
!13147 = !DILocation(line: 86, column: 14, scope: !13143)
!13148 = !DILocation(line: 82, column: 14, scope: !13131)
!13149 = !DILocation(line: 79, column: 10, scope: !13139)
!13150 = !DILocation(line: 84, column: 14, scope: !13131)
!13151 = !DILocation(line: 79, column: 10, scope: !13141)
!13152 = !DILocation(line: 86, column: 14, scope: !13131)
!13153 = !DILocation(line: 79, column: 10, scope: !13143)
!13154 = !DILocation(line: 79, column: 15, scope: !13131)
!13155 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..mapper..MapperFlushAll$u20$as$u20$core..fmt..Debug$GT$3fmt17h51385944a620cf75E", scope: !13156, file: !323, line: 413, type: !13157, scopeLine: 413, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13160)
!13156 = !DINamespace(name: "{impl#7}", scope: !322)
!13157 = !DISubroutineType(types: !13158)
!13158 = !{!188, !13159, !206}
!13159 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::MapperFlushAll", baseType: !6317, size: 64, align: 64, dwarfAddressSpace: 0)
!13160 = !{!13161, !13162}
!13161 = !DILocalVariable(name: "self", arg: 1, scope: !13155, file: !323, line: 413, type: !13159)
!13162 = !DILocalVariable(name: "f", arg: 2, scope: !13155, file: !323, line: 413, type: !206)
!13163 = !DILocation(line: 413, column: 10, scope: !13155)
!13164 = !DILocation(line: 415, column: 27, scope: !13155)
!13165 = !DILocation(line: 413, column: 15, scope: !13155)
!13166 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..paging..mapper..UnmapError$u20$as$u20$core..fmt..Debug$GT$3fmt17haf49e3268d59603eE", scope: !13167, file: !323, line: 453, type: !13168, scopeLine: 453, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13171)
!13167 = !DINamespace(name: "{impl#10}", scope: !322)
!13168 = !DISubroutineType(types: !13169)
!13169 = !{!188, !13170, !206}
!13170 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::UnmapError", baseType: !877, size: 64, align: 64, dwarfAddressSpace: 0)
!13171 = !{!13172, !13173, !13174}
!13172 = !DILocalVariable(name: "self", arg: 1, scope: !13166, file: !323, line: 453, type: !13170)
!13173 = !DILocalVariable(name: "f", arg: 2, scope: !13166, file: !323, line: 453, type: !206)
!13174 = !DILocalVariable(name: "__self_0", scope: !13175, file: !323, line: 461, type: !643, align: 8)
!13175 = distinct !DILexicalBlock(scope: !13166, file: !323, line: 453, column: 10)
!13176 = !DILocation(line: 453, column: 10, scope: !13166)
!13177 = !DILocation(line: 461, column: 25, scope: !13175)
!13178 = !DILocation(line: 461, column: 25, scope: !13166)
!13179 = !DILocation(line: 453, column: 10, scope: !13175)
!13180 = !DILocation(line: 453, column: 15, scope: !13166)
!13181 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN88_$LT$x86_64..structures..paging..mapper..FlagUpdateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h0825edc8efb9fceeE", scope: !13182, file: !323, line: 465, type: !13183, scopeLine: 465, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13186)
!13182 = !DINamespace(name: "{impl#11}", scope: !322)
!13183 = !DISubroutineType(types: !13184)
!13184 = !{!188, !13185, !206}
!13185 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::FlagUpdateError", baseType: !801, size: 64, align: 64, dwarfAddressSpace: 0)
!13186 = !{!13187, !13188}
!13187 = !DILocalVariable(name: "self", arg: 1, scope: !13181, file: !323, line: 465, type: !13185)
!13188 = !DILocalVariable(name: "f", arg: 2, scope: !13181, file: !323, line: 465, type: !206)
!13189 = !DILocation(line: 465, column: 10, scope: !13181)
!13190 = !DILocation(line: 465, column: 14, scope: !13181)
!13191 = !DILocation(line: 465, column: 15, scope: !13181)
!13192 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..mapper..TranslateError$u20$as$u20$core..fmt..Debug$GT$3fmt17hebb3412947a610d3E", scope: !13193, file: !323, line: 475, type: !13194, scopeLine: 475, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13197)
!13193 = !DINamespace(name: "{impl#12}", scope: !322)
!13194 = !DISubroutineType(types: !13195)
!13195 = !{!188, !13196, !206}
!13196 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::TranslateError", baseType: !3346, size: 64, align: 64, dwarfAddressSpace: 0)
!13197 = !{!13198, !13199, !13200}
!13198 = !DILocalVariable(name: "self", arg: 1, scope: !13192, file: !323, line: 475, type: !13196)
!13199 = !DILocalVariable(name: "f", arg: 2, scope: !13192, file: !323, line: 475, type: !206)
!13200 = !DILocalVariable(name: "__self_0", scope: !13201, file: !323, line: 483, type: !643, align: 8)
!13201 = distinct !DILexicalBlock(scope: !13192, file: !323, line: 475, column: 10)
!13202 = !DILocation(line: 475, column: 10, scope: !13192)
!13203 = !DILocation(line: 483, column: 25, scope: !13201)
!13204 = !DILocation(line: 483, column: 25, scope: !13192)
!13205 = !DILocation(line: 475, column: 10, scope: !13201)
!13206 = !DILocation(line: 475, column: 15, scope: !13192)
!13207 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..paging..page..Size4KiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h16f8d01b2f7da720E", scope: !13208, file: !7545, line: 25, type: !13209, scopeLine: 25, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13212)
!13208 = !DINamespace(name: "{impl#25}", scope: !669)
!13209 = !DISubroutineType(types: !13210)
!13210 = !{!188, !13211, !206}
!13211 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::Size4KiB", baseType: !668, size: 64, align: 64, dwarfAddressSpace: 0)
!13212 = !{!13213, !13214}
!13213 = !DILocalVariable(name: "self", arg: 1, scope: !13207, file: !7545, line: 25, type: !13211)
!13214 = !DILocalVariable(name: "f", arg: 2, scope: !13207, file: !7545, line: 25, type: !206)
!13215 = !DILocation(line: 25, column: 10, scope: !13207)
!13216 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..paging..page..Size2MiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h1f1e51a2b79b8be2E", scope: !13217, file: !7545, line: 29, type: !13218, scopeLine: 29, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13221)
!13217 = !DINamespace(name: "{impl#34}", scope: !669)
!13218 = !DISubroutineType(types: !13219)
!13219 = !{!188, !13220, !206}
!13220 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::Size2MiB", baseType: !685, size: 64, align: 64, dwarfAddressSpace: 0)
!13221 = !{!13222, !13223}
!13222 = !DILocalVariable(name: "self", arg: 1, scope: !13216, file: !7545, line: 29, type: !13220)
!13223 = !DILocalVariable(name: "f", arg: 2, scope: !13216, file: !7545, line: 29, type: !206)
!13224 = !DILocation(line: 29, column: 10, scope: !13216)
!13225 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..paging..page..Size1GiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h05622f47f18727baE", scope: !13226, file: !7545, line: 35, type: !13227, scopeLine: 35, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13230)
!13226 = !DINamespace(name: "{impl#43}", scope: !669)
!13227 = !DISubroutineType(types: !13228)
!13228 = !{!188, !13229, !206}
!13229 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::Size1GiB", baseType: !701, size: 64, align: 64, dwarfAddressSpace: 0)
!13230 = !{!13231, !13232}
!13231 = !DILocalVariable(name: "self", arg: 1, scope: !13225, file: !7545, line: 35, type: !13229)
!13232 = !DILocalVariable(name: "f", arg: 2, scope: !13225, file: !7545, line: 35, type: !206)
!13233 = !DILocation(line: 35, column: 10, scope: !13225)
!13234 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h671faa1cdbb22442E", scope: !1007, file: !7545, line: 106, type: !13235, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !13237)
!13235 = !DISubroutineType(types: !13236)
!13236 = !{!45, !1007}
!13237 = !{!13238}
!13238 = !DILocalVariable(name: "self", arg: 1, scope: !13234, file: !7545, line: 106, type: !1007)
!13239 = !DILocation(line: 106, column: 26, scope: !13234)
!13240 = !DILocation(line: 107, column: 9, scope: !13234)
!13241 = !DILocation(line: 108, column: 6, scope: !13234)
!13242 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hd3085ee755c87a73E", scope: !870, file: !7545, line: 106, type: !13243, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, retainedNodes: !13245)
!13243 = !DISubroutineType(types: !13244)
!13244 = !{!45, !870}
!13245 = !{!13246}
!13246 = !DILocalVariable(name: "self", arg: 1, scope: !13242, file: !7545, line: 106, type: !870)
!13247 = !DILocation(line: 106, column: 26, scope: !13242)
!13248 = !DILocation(line: 107, column: 9, scope: !13242)
!13249 = !DILocation(line: 108, column: 6, scope: !13242)
!13250 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hf5c3905edfad20abE", scope: !964, file: !7545, line: 106, type: !13251, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !13253)
!13251 = !DISubroutineType(types: !13252)
!13252 = !{!45, !964}
!13253 = !{!13254}
!13254 = !DILocalVariable(name: "self", arg: 1, scope: !13250, file: !7545, line: 106, type: !964)
!13255 = !DILocation(line: 106, column: 26, scope: !13250)
!13256 = !DILocation(line: 107, column: 9, scope: !13250)
!13257 = !DILocation(line: 108, column: 6, scope: !13250)
!13258 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h7eb1887166ff8f52E", scope: !1007, file: !7545, line: 120, type: !7587, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !13259)
!13259 = !{!13260}
!13260 = !DILocalVariable(name: "self", arg: 1, scope: !13258, file: !7545, line: 120, type: !1007)
!13261 = !DILocation(line: 120, column: 21, scope: !13258)
!13262 = !DILocation(line: 121, column: 9, scope: !13258)
!13263 = !DILocation(line: 122, column: 6, scope: !13258)
!13264 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17hb152c70cb8ad587dE", scope: !964, file: !7545, line: 120, type: !13265, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !13267)
!13265 = !DISubroutineType(types: !13266)
!13266 = !{!632, !964}
!13267 = !{!13268}
!13268 = !DILocalVariable(name: "self", arg: 1, scope: !13264, file: !7545, line: 120, type: !964)
!13269 = !DILocation(line: 120, column: 21, scope: !13264)
!13270 = !DILocation(line: 121, column: 9, scope: !13264)
!13271 = !DILocation(line: 122, column: 6, scope: !13264)
!13272 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17he9958f65aa0b7833E", scope: !870, file: !7545, line: 120, type: !13273, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, retainedNodes: !13275)
!13273 = !DISubroutineType(types: !13274)
!13274 = !{!632, !870}
!13275 = !{!13276}
!13276 = !DILocalVariable(name: "self", arg: 1, scope: !13272, file: !7545, line: 120, type: !870)
!13277 = !DILocation(line: 120, column: 21, scope: !13272)
!13278 = !DILocation(line: 121, column: 9, scope: !13272)
!13279 = !DILocation(line: 122, column: 6, scope: !13272)
!13280 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h6b98629b41286843E", scope: !964, file: !7545, line: 127, type: !13265, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !13281)
!13281 = !{!13282}
!13282 = !DILocalVariable(name: "self", arg: 1, scope: !13280, file: !7545, line: 127, type: !964)
!13283 = !DILocation(line: 127, column: 21, scope: !13280)
!13284 = !DILocation(line: 128, column: 9, scope: !13280)
!13285 = !DILocation(line: 129, column: 6, scope: !13280)
!13286 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h7432e7c4a8fe1b9fE", scope: !1007, file: !7545, line: 127, type: !7587, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !13287)
!13287 = !{!13288}
!13288 = !DILocalVariable(name: "self", arg: 1, scope: !13286, file: !7545, line: 127, type: !1007)
!13289 = !DILocation(line: 127, column: 21, scope: !13286)
!13290 = !DILocation(line: 128, column: 9, scope: !13286)
!13291 = !DILocation(line: 129, column: 6, scope: !13286)
!13292 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h7ff026ff498ede86E", scope: !870, file: !7545, line: 127, type: !13273, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !704, retainedNodes: !13293)
!13293 = !{!13294}
!13294 = !DILocalVariable(name: "self", arg: 1, scope: !13292, file: !7545, line: 127, type: !870)
!13295 = !DILocation(line: 127, column: 21, scope: !13292)
!13296 = !DILocation(line: 128, column: 9, scope: !13292)
!13297 = !DILocation(line: 129, column: 6, scope: !13292)
!13298 = distinct !DISubprogram(name: "p2_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h91c066dfff55d3d2E", scope: !1007, file: !7545, line: 157, type: !7587, scopeLine: 157, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !672, retainedNodes: !13299)
!13299 = !{!13300}
!13300 = !DILocalVariable(name: "self", arg: 1, scope: !13298, file: !7545, line: 157, type: !1007)
!13301 = !DILocation(line: 157, column: 21, scope: !13298)
!13302 = !DILocation(line: 158, column: 9, scope: !13298)
!13303 = !DILocation(line: 159, column: 6, scope: !13298)
!13304 = distinct !DISubprogram(name: "p2_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h9e292b0c76c86a89E", scope: !964, file: !7545, line: 157, type: !13265, scopeLine: 157, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !688, retainedNodes: !13305)
!13305 = !{!13306}
!13306 = !DILocalVariable(name: "self", arg: 1, scope: !13304, file: !7545, line: 157, type: !964)
!13307 = !DILocation(line: 157, column: 21, scope: !13304)
!13308 = !DILocation(line: 158, column: 9, scope: !13304)
!13309 = !DILocation(line: 159, column: 6, scope: !13304)
!13310 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN88_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Debug$GT$3fmt17h343c4189266db355E", scope: !13311, file: !7545, line: 401, type: !7596, scopeLine: 401, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13312)
!13311 = !DINamespace(name: "{impl#75}", scope: !669)
!13312 = !{!13313, !13314}
!13313 = !DILocalVariable(name: "self", arg: 1, scope: !13310, file: !7545, line: 401, type: !7598)
!13314 = !DILocalVariable(name: "f", arg: 2, scope: !13310, file: !7545, line: 401, type: !206)
!13315 = !DILocation(line: 401, column: 10, scope: !13310)
!13316 = !DILocation(line: 401, column: 15, scope: !13310)
!13317 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..page_table..FrameError$u20$as$u20$core..fmt..Debug$GT$3fmt17h3f1dd45f85b5ee2dE", scope: !13318, file: !7607, line: 12, type: !13319, scopeLine: 12, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13322)
!13318 = !DINamespace(name: "{impl#20}", scope: !75)
!13319 = !DISubroutineType(types: !13320)
!13320 = !{!188, !13321, !206}
!13321 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::FrameError", baseType: !791, size: 64, align: 64, dwarfAddressSpace: 0)
!13322 = !{!13323, !13324}
!13323 = !DILocalVariable(name: "self", arg: 1, scope: !13317, file: !7607, line: 12, type: !13321)
!13324 = !DILocalVariable(name: "f", arg: 2, scope: !13317, file: !7607, line: 12, type: !206)
!13325 = !DILocation(line: 12, column: 10, scope: !13317)
!13326 = !DILocation(line: 12, column: 14, scope: !13317)
!13327 = !DILocation(line: 12, column: 15, scope: !13317)
!13328 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17hf6f75069956d99a0E", scope: !13329, file: !8160, line: 434, type: !13330, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13332)
!13329 = !DINamespace(name: "{impl#35}", scope: !75)
!13330 = !DISubroutineType(types: !13331)
!13331 = !{!188, !715, !206}
!13332 = !{!13333, !13334, !13335, !13337, !13339, !13341, !13343, !13345, !13347, !13349, !13351, !13353, !13355, !13357, !13359, !13361, !13363, !13365, !13367, !13369, !13371, !13373, !13375, !13377, !13379, !13381, !13383, !13385, !13387, !13389, !13391, !13393, !13395, !13397, !13399, !13401, !13403, !13405, !13407, !13409, !13411, !13413, !13415, !13417, !13419, !13421, !13423, !13425, !13427, !13429, !13431, !13433, !13435, !13437, !13439, !13441, !13443, !13445, !13447, !13449, !13451, !13453, !13455, !13457, !13459, !13461, !13463, !13465, !13467, !13469, !13471, !13473, !13475, !13477, !13479, !13481, !13483, !13485, !13487, !13489, !13491, !13493, !13495, !13497, !13499, !13501, !13503, !13505, !13507, !13509, !13511, !13513, !13515, !13517, !13519, !13521, !13523, !13525, !13527, !13529, !13531, !13533, !13535, !13537, !13539, !13541, !13543, !13545}
!13333 = !DILocalVariable(name: "self", arg: 1, scope: !13328, file: !8160, line: 434, type: !715)
!13334 = !DILocalVariable(name: "f", arg: 2, scope: !13328, file: !8160, line: 434, type: !206)
!13335 = !DILocalVariable(name: "first", scope: !13336, file: !8160, line: 471, type: !306, align: 1)
!13336 = distinct !DILexicalBlock(scope: !13328, file: !8160, line: 471, column: 17)
!13337 = !DILocalVariable(name: "residual", scope: !13338, file: !8160, line: 475, type: !8175, align: 1)
!13338 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 47)
!13339 = !DILocalVariable(name: "val", scope: !13340, file: !8160, line: 475, type: !7, align: 1)
!13340 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 29)
!13341 = !DILocalVariable(name: "residual", scope: !13342, file: !8160, line: 478, type: !8175, align: 1)
!13342 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 70)
!13343 = !DILocalVariable(name: "val", scope: !13344, file: !8160, line: 478, type: !7, align: 1)
!13344 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 25)
!13345 = !DILocalVariable(name: "residual", scope: !13346, file: !8160, line: 475, type: !8175, align: 1)
!13346 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 47)
!13347 = !DILocalVariable(name: "val", scope: !13348, file: !8160, line: 475, type: !7, align: 1)
!13348 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 29)
!13349 = !DILocalVariable(name: "residual", scope: !13350, file: !8160, line: 478, type: !8175, align: 1)
!13350 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 70)
!13351 = !DILocalVariable(name: "val", scope: !13352, file: !8160, line: 478, type: !7, align: 1)
!13352 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 25)
!13353 = !DILocalVariable(name: "residual", scope: !13354, file: !8160, line: 475, type: !8175, align: 1)
!13354 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 47)
!13355 = !DILocalVariable(name: "val", scope: !13356, file: !8160, line: 475, type: !7, align: 1)
!13356 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 29)
!13357 = !DILocalVariable(name: "residual", scope: !13358, file: !8160, line: 478, type: !8175, align: 1)
!13358 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 70)
!13359 = !DILocalVariable(name: "val", scope: !13360, file: !8160, line: 478, type: !7, align: 1)
!13360 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 25)
!13361 = !DILocalVariable(name: "residual", scope: !13362, file: !8160, line: 475, type: !8175, align: 1)
!13362 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 47)
!13363 = !DILocalVariable(name: "val", scope: !13364, file: !8160, line: 475, type: !7, align: 1)
!13364 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 29)
!13365 = !DILocalVariable(name: "residual", scope: !13366, file: !8160, line: 478, type: !8175, align: 1)
!13366 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 70)
!13367 = !DILocalVariable(name: "val", scope: !13368, file: !8160, line: 478, type: !7, align: 1)
!13368 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 25)
!13369 = !DILocalVariable(name: "residual", scope: !13370, file: !8160, line: 475, type: !8175, align: 1)
!13370 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 47)
!13371 = !DILocalVariable(name: "val", scope: !13372, file: !8160, line: 475, type: !7, align: 1)
!13372 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 29)
!13373 = !DILocalVariable(name: "residual", scope: !13374, file: !8160, line: 478, type: !8175, align: 1)
!13374 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 70)
!13375 = !DILocalVariable(name: "val", scope: !13376, file: !8160, line: 478, type: !7, align: 1)
!13376 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 25)
!13377 = !DILocalVariable(name: "residual", scope: !13378, file: !8160, line: 475, type: !8175, align: 1)
!13378 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 47)
!13379 = !DILocalVariable(name: "val", scope: !13380, file: !8160, line: 475, type: !7, align: 1)
!13380 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 29)
!13381 = !DILocalVariable(name: "residual", scope: !13382, file: !8160, line: 478, type: !8175, align: 1)
!13382 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 70)
!13383 = !DILocalVariable(name: "val", scope: !13384, file: !8160, line: 478, type: !7, align: 1)
!13384 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 25)
!13385 = !DILocalVariable(name: "residual", scope: !13386, file: !8160, line: 475, type: !8175, align: 1)
!13386 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 47)
!13387 = !DILocalVariable(name: "val", scope: !13388, file: !8160, line: 475, type: !7, align: 1)
!13388 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 29)
!13389 = !DILocalVariable(name: "residual", scope: !13390, file: !8160, line: 478, type: !8175, align: 1)
!13390 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 70)
!13391 = !DILocalVariable(name: "val", scope: !13392, file: !8160, line: 478, type: !7, align: 1)
!13392 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 25)
!13393 = !DILocalVariable(name: "residual", scope: !13394, file: !8160, line: 475, type: !8175, align: 1)
!13394 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 47)
!13395 = !DILocalVariable(name: "val", scope: !13396, file: !8160, line: 475, type: !7, align: 1)
!13396 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 29)
!13397 = !DILocalVariable(name: "residual", scope: !13398, file: !8160, line: 478, type: !8175, align: 1)
!13398 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 70)
!13399 = !DILocalVariable(name: "val", scope: !13400, file: !8160, line: 478, type: !7, align: 1)
!13400 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 25)
!13401 = !DILocalVariable(name: "residual", scope: !13402, file: !8160, line: 475, type: !8175, align: 1)
!13402 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 47)
!13403 = !DILocalVariable(name: "val", scope: !13404, file: !8160, line: 475, type: !7, align: 1)
!13404 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 29)
!13405 = !DILocalVariable(name: "residual", scope: !13406, file: !8160, line: 478, type: !8175, align: 1)
!13406 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 70)
!13407 = !DILocalVariable(name: "val", scope: !13408, file: !8160, line: 478, type: !7, align: 1)
!13408 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 25)
!13409 = !DILocalVariable(name: "residual", scope: !13410, file: !8160, line: 475, type: !8175, align: 1)
!13410 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 47)
!13411 = !DILocalVariable(name: "val", scope: !13412, file: !8160, line: 475, type: !7, align: 1)
!13412 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 29)
!13413 = !DILocalVariable(name: "residual", scope: !13414, file: !8160, line: 478, type: !8175, align: 1)
!13414 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 70)
!13415 = !DILocalVariable(name: "val", scope: !13416, file: !8160, line: 478, type: !7, align: 1)
!13416 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 25)
!13417 = !DILocalVariable(name: "residual", scope: !13418, file: !8160, line: 475, type: !8175, align: 1)
!13418 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 47)
!13419 = !DILocalVariable(name: "val", scope: !13420, file: !8160, line: 475, type: !7, align: 1)
!13420 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 29)
!13421 = !DILocalVariable(name: "residual", scope: !13422, file: !8160, line: 478, type: !8175, align: 1)
!13422 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 70)
!13423 = !DILocalVariable(name: "val", scope: !13424, file: !8160, line: 478, type: !7, align: 1)
!13424 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 25)
!13425 = !DILocalVariable(name: "residual", scope: !13426, file: !8160, line: 475, type: !8175, align: 1)
!13426 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 47)
!13427 = !DILocalVariable(name: "val", scope: !13428, file: !8160, line: 475, type: !7, align: 1)
!13428 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 29)
!13429 = !DILocalVariable(name: "residual", scope: !13430, file: !8160, line: 478, type: !8175, align: 1)
!13430 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 70)
!13431 = !DILocalVariable(name: "val", scope: !13432, file: !8160, line: 478, type: !7, align: 1)
!13432 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 25)
!13433 = !DILocalVariable(name: "residual", scope: !13434, file: !8160, line: 475, type: !8175, align: 1)
!13434 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 47)
!13435 = !DILocalVariable(name: "val", scope: !13436, file: !8160, line: 475, type: !7, align: 1)
!13436 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 29)
!13437 = !DILocalVariable(name: "residual", scope: !13438, file: !8160, line: 478, type: !8175, align: 1)
!13438 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 70)
!13439 = !DILocalVariable(name: "val", scope: !13440, file: !8160, line: 478, type: !7, align: 1)
!13440 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 25)
!13441 = !DILocalVariable(name: "residual", scope: !13442, file: !8160, line: 475, type: !8175, align: 1)
!13442 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 47)
!13443 = !DILocalVariable(name: "val", scope: !13444, file: !8160, line: 475, type: !7, align: 1)
!13444 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 29)
!13445 = !DILocalVariable(name: "residual", scope: !13446, file: !8160, line: 478, type: !8175, align: 1)
!13446 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 70)
!13447 = !DILocalVariable(name: "val", scope: !13448, file: !8160, line: 478, type: !7, align: 1)
!13448 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 25)
!13449 = !DILocalVariable(name: "residual", scope: !13450, file: !8160, line: 475, type: !8175, align: 1)
!13450 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 47)
!13451 = !DILocalVariable(name: "val", scope: !13452, file: !8160, line: 475, type: !7, align: 1)
!13452 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 29)
!13453 = !DILocalVariable(name: "residual", scope: !13454, file: !8160, line: 478, type: !8175, align: 1)
!13454 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 70)
!13455 = !DILocalVariable(name: "val", scope: !13456, file: !8160, line: 478, type: !7, align: 1)
!13456 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 25)
!13457 = !DILocalVariable(name: "residual", scope: !13458, file: !8160, line: 475, type: !8175, align: 1)
!13458 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 47)
!13459 = !DILocalVariable(name: "val", scope: !13460, file: !8160, line: 475, type: !7, align: 1)
!13460 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 29)
!13461 = !DILocalVariable(name: "residual", scope: !13462, file: !8160, line: 478, type: !8175, align: 1)
!13462 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 70)
!13463 = !DILocalVariable(name: "val", scope: !13464, file: !8160, line: 478, type: !7, align: 1)
!13464 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 25)
!13465 = !DILocalVariable(name: "residual", scope: !13466, file: !8160, line: 475, type: !8175, align: 1)
!13466 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 47)
!13467 = !DILocalVariable(name: "val", scope: !13468, file: !8160, line: 475, type: !7, align: 1)
!13468 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 29)
!13469 = !DILocalVariable(name: "residual", scope: !13470, file: !8160, line: 478, type: !8175, align: 1)
!13470 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 70)
!13471 = !DILocalVariable(name: "val", scope: !13472, file: !8160, line: 478, type: !7, align: 1)
!13472 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 25)
!13473 = !DILocalVariable(name: "residual", scope: !13474, file: !8160, line: 475, type: !8175, align: 1)
!13474 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 47)
!13475 = !DILocalVariable(name: "val", scope: !13476, file: !8160, line: 475, type: !7, align: 1)
!13476 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 29)
!13477 = !DILocalVariable(name: "residual", scope: !13478, file: !8160, line: 478, type: !8175, align: 1)
!13478 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 70)
!13479 = !DILocalVariable(name: "val", scope: !13480, file: !8160, line: 478, type: !7, align: 1)
!13480 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 25)
!13481 = !DILocalVariable(name: "residual", scope: !13482, file: !8160, line: 475, type: !8175, align: 1)
!13482 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 47)
!13483 = !DILocalVariable(name: "val", scope: !13484, file: !8160, line: 475, type: !7, align: 1)
!13484 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 29)
!13485 = !DILocalVariable(name: "residual", scope: !13486, file: !8160, line: 478, type: !8175, align: 1)
!13486 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 70)
!13487 = !DILocalVariable(name: "val", scope: !13488, file: !8160, line: 478, type: !7, align: 1)
!13488 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 25)
!13489 = !DILocalVariable(name: "residual", scope: !13490, file: !8160, line: 475, type: !8175, align: 1)
!13490 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 47)
!13491 = !DILocalVariable(name: "val", scope: !13492, file: !8160, line: 475, type: !7, align: 1)
!13492 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 29)
!13493 = !DILocalVariable(name: "residual", scope: !13494, file: !8160, line: 478, type: !8175, align: 1)
!13494 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 70)
!13495 = !DILocalVariable(name: "val", scope: !13496, file: !8160, line: 478, type: !7, align: 1)
!13496 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 25)
!13497 = !DILocalVariable(name: "residual", scope: !13498, file: !8160, line: 475, type: !8175, align: 1)
!13498 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 47)
!13499 = !DILocalVariable(name: "val", scope: !13500, file: !8160, line: 475, type: !7, align: 1)
!13500 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 29)
!13501 = !DILocalVariable(name: "residual", scope: !13502, file: !8160, line: 478, type: !8175, align: 1)
!13502 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 70)
!13503 = !DILocalVariable(name: "val", scope: !13504, file: !8160, line: 478, type: !7, align: 1)
!13504 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 25)
!13505 = !DILocalVariable(name: "residual", scope: !13506, file: !8160, line: 475, type: !8175, align: 1)
!13506 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 47)
!13507 = !DILocalVariable(name: "val", scope: !13508, file: !8160, line: 475, type: !7, align: 1)
!13508 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 29)
!13509 = !DILocalVariable(name: "residual", scope: !13510, file: !8160, line: 478, type: !8175, align: 1)
!13510 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 70)
!13511 = !DILocalVariable(name: "val", scope: !13512, file: !8160, line: 478, type: !7, align: 1)
!13512 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 25)
!13513 = !DILocalVariable(name: "residual", scope: !13514, file: !8160, line: 475, type: !8175, align: 1)
!13514 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 47)
!13515 = !DILocalVariable(name: "val", scope: !13516, file: !8160, line: 475, type: !7, align: 1)
!13516 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 29)
!13517 = !DILocalVariable(name: "residual", scope: !13518, file: !8160, line: 478, type: !8175, align: 1)
!13518 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 70)
!13519 = !DILocalVariable(name: "val", scope: !13520, file: !8160, line: 478, type: !7, align: 1)
!13520 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 25)
!13521 = !DILocalVariable(name: "residual", scope: !13522, file: !8160, line: 475, type: !8175, align: 1)
!13522 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 47)
!13523 = !DILocalVariable(name: "val", scope: !13524, file: !8160, line: 475, type: !7, align: 1)
!13524 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 475, column: 29)
!13525 = !DILocalVariable(name: "residual", scope: !13526, file: !8160, line: 478, type: !8175, align: 1)
!13526 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 70)
!13527 = !DILocalVariable(name: "val", scope: !13528, file: !8160, line: 478, type: !7, align: 1)
!13528 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 478, column: 25)
!13529 = !DILocalVariable(name: "extra_bits", scope: !13530, file: !8160, line: 481, type: !49, align: 8)
!13530 = distinct !DILexicalBlock(scope: !13336, file: !8160, line: 481, column: 17)
!13531 = !DILocalVariable(name: "residual", scope: !13532, file: !8160, line: 484, type: !8175, align: 1)
!13532 = distinct !DILexicalBlock(scope: !13530, file: !8160, line: 484, column: 43)
!13533 = !DILocalVariable(name: "val", scope: !13534, file: !8160, line: 484, type: !7, align: 1)
!13534 = distinct !DILexicalBlock(scope: !13530, file: !8160, line: 484, column: 25)
!13535 = !DILocalVariable(name: "residual", scope: !13536, file: !8160, line: 487, type: !8175, align: 1)
!13536 = distinct !DILexicalBlock(scope: !13530, file: !8160, line: 487, column: 38)
!13537 = !DILocalVariable(name: "val", scope: !13538, file: !8160, line: 487, type: !7, align: 1)
!13538 = distinct !DILexicalBlock(scope: !13530, file: !8160, line: 487, column: 21)
!13539 = !DILocalVariable(name: "residual", scope: !13540, file: !8160, line: 488, type: !8175, align: 1)
!13540 = distinct !DILexicalBlock(scope: !13530, file: !8160, line: 488, column: 70)
!13541 = !DILocalVariable(name: "val", scope: !13542, file: !8160, line: 488, type: !7, align: 1)
!13542 = distinct !DILexicalBlock(scope: !13530, file: !8160, line: 488, column: 21)
!13543 = !DILocalVariable(name: "residual", scope: !13544, file: !8160, line: 491, type: !8175, align: 1)
!13544 = distinct !DILexicalBlock(scope: !13530, file: !8160, line: 491, column: 43)
!13545 = !DILocalVariable(name: "val", scope: !13546, file: !8160, line: 491, type: !7, align: 1)
!13546 = distinct !DILexicalBlock(scope: !13530, file: !8160, line: 491, column: 21)
!13547 = !DILocation(line: 475, column: 47, scope: !13338)
!13548 = !DILocation(line: 475, column: 29, scope: !13340)
!13549 = !DILocation(line: 478, column: 70, scope: !13342)
!13550 = !DILocation(line: 478, column: 25, scope: !13344)
!13551 = !DILocation(line: 475, column: 47, scope: !13346)
!13552 = !DILocation(line: 475, column: 29, scope: !13348)
!13553 = !DILocation(line: 478, column: 70, scope: !13350)
!13554 = !DILocation(line: 478, column: 25, scope: !13352)
!13555 = !DILocation(line: 475, column: 47, scope: !13354)
!13556 = !DILocation(line: 475, column: 29, scope: !13356)
!13557 = !DILocation(line: 478, column: 70, scope: !13358)
!13558 = !DILocation(line: 478, column: 25, scope: !13360)
!13559 = !DILocation(line: 475, column: 47, scope: !13362)
!13560 = !DILocation(line: 475, column: 29, scope: !13364)
!13561 = !DILocation(line: 478, column: 70, scope: !13366)
!13562 = !DILocation(line: 478, column: 25, scope: !13368)
!13563 = !DILocation(line: 475, column: 47, scope: !13370)
!13564 = !DILocation(line: 475, column: 29, scope: !13372)
!13565 = !DILocation(line: 478, column: 70, scope: !13374)
!13566 = !DILocation(line: 478, column: 25, scope: !13376)
!13567 = !DILocation(line: 475, column: 47, scope: !13378)
!13568 = !DILocation(line: 475, column: 29, scope: !13380)
!13569 = !DILocation(line: 478, column: 70, scope: !13382)
!13570 = !DILocation(line: 478, column: 25, scope: !13384)
!13571 = !DILocation(line: 475, column: 47, scope: !13386)
!13572 = !DILocation(line: 475, column: 29, scope: !13388)
!13573 = !DILocation(line: 478, column: 70, scope: !13390)
!13574 = !DILocation(line: 478, column: 25, scope: !13392)
!13575 = !DILocation(line: 475, column: 47, scope: !13394)
!13576 = !DILocation(line: 475, column: 29, scope: !13396)
!13577 = !DILocation(line: 478, column: 70, scope: !13398)
!13578 = !DILocation(line: 478, column: 25, scope: !13400)
!13579 = !DILocation(line: 475, column: 47, scope: !13402)
!13580 = !DILocation(line: 475, column: 29, scope: !13404)
!13581 = !DILocation(line: 478, column: 70, scope: !13406)
!13582 = !DILocation(line: 478, column: 25, scope: !13408)
!13583 = !DILocation(line: 475, column: 47, scope: !13410)
!13584 = !DILocation(line: 475, column: 29, scope: !13412)
!13585 = !DILocation(line: 478, column: 70, scope: !13414)
!13586 = !DILocation(line: 478, column: 25, scope: !13416)
!13587 = !DILocation(line: 475, column: 47, scope: !13418)
!13588 = !DILocation(line: 475, column: 29, scope: !13420)
!13589 = !DILocation(line: 478, column: 70, scope: !13422)
!13590 = !DILocation(line: 478, column: 25, scope: !13424)
!13591 = !DILocation(line: 475, column: 47, scope: !13426)
!13592 = !DILocation(line: 475, column: 29, scope: !13428)
!13593 = !DILocation(line: 478, column: 70, scope: !13430)
!13594 = !DILocation(line: 478, column: 25, scope: !13432)
!13595 = !DILocation(line: 475, column: 47, scope: !13434)
!13596 = !DILocation(line: 475, column: 29, scope: !13436)
!13597 = !DILocation(line: 478, column: 70, scope: !13438)
!13598 = !DILocation(line: 478, column: 25, scope: !13440)
!13599 = !DILocation(line: 475, column: 47, scope: !13442)
!13600 = !DILocation(line: 475, column: 29, scope: !13444)
!13601 = !DILocation(line: 478, column: 70, scope: !13446)
!13602 = !DILocation(line: 478, column: 25, scope: !13448)
!13603 = !DILocation(line: 475, column: 47, scope: !13450)
!13604 = !DILocation(line: 475, column: 29, scope: !13452)
!13605 = !DILocation(line: 478, column: 70, scope: !13454)
!13606 = !DILocation(line: 478, column: 25, scope: !13456)
!13607 = !DILocation(line: 475, column: 47, scope: !13458)
!13608 = !DILocation(line: 475, column: 29, scope: !13460)
!13609 = !DILocation(line: 478, column: 70, scope: !13462)
!13610 = !DILocation(line: 478, column: 25, scope: !13464)
!13611 = !DILocation(line: 475, column: 47, scope: !13466)
!13612 = !DILocation(line: 475, column: 29, scope: !13468)
!13613 = !DILocation(line: 478, column: 70, scope: !13470)
!13614 = !DILocation(line: 478, column: 25, scope: !13472)
!13615 = !DILocation(line: 475, column: 47, scope: !13474)
!13616 = !DILocation(line: 475, column: 29, scope: !13476)
!13617 = !DILocation(line: 478, column: 70, scope: !13478)
!13618 = !DILocation(line: 478, column: 25, scope: !13480)
!13619 = !DILocation(line: 475, column: 47, scope: !13482)
!13620 = !DILocation(line: 475, column: 29, scope: !13484)
!13621 = !DILocation(line: 478, column: 70, scope: !13486)
!13622 = !DILocation(line: 478, column: 25, scope: !13488)
!13623 = !DILocation(line: 475, column: 47, scope: !13490)
!13624 = !DILocation(line: 475, column: 29, scope: !13492)
!13625 = !DILocation(line: 478, column: 70, scope: !13494)
!13626 = !DILocation(line: 478, column: 25, scope: !13496)
!13627 = !DILocation(line: 475, column: 47, scope: !13498)
!13628 = !DILocation(line: 475, column: 29, scope: !13500)
!13629 = !DILocation(line: 478, column: 70, scope: !13502)
!13630 = !DILocation(line: 478, column: 25, scope: !13504)
!13631 = !DILocation(line: 475, column: 47, scope: !13506)
!13632 = !DILocation(line: 475, column: 29, scope: !13508)
!13633 = !DILocation(line: 478, column: 70, scope: !13510)
!13634 = !DILocation(line: 478, column: 25, scope: !13512)
!13635 = !DILocation(line: 475, column: 47, scope: !13514)
!13636 = !DILocation(line: 475, column: 29, scope: !13516)
!13637 = !DILocation(line: 478, column: 70, scope: !13518)
!13638 = !DILocation(line: 478, column: 25, scope: !13520)
!13639 = !DILocation(line: 475, column: 47, scope: !13522)
!13640 = !DILocation(line: 475, column: 29, scope: !13524)
!13641 = !DILocation(line: 478, column: 70, scope: !13526)
!13642 = !DILocation(line: 478, column: 25, scope: !13528)
!13643 = !DILocation(line: 484, column: 43, scope: !13532)
!13644 = !DILocation(line: 484, column: 25, scope: !13534)
!13645 = !DILocation(line: 487, column: 38, scope: !13536)
!13646 = !DILocation(line: 487, column: 21, scope: !13538)
!13647 = !DILocation(line: 488, column: 70, scope: !13540)
!13648 = !DILocation(line: 488, column: 21, scope: !13542)
!13649 = !DILocation(line: 491, column: 43, scope: !13544)
!13650 = !DILocation(line: 491, column: 21, scope: !13546)
!13651 = !DILocation(line: 434, column: 20, scope: !13328)
!13652 = !DILocation(line: 434, column: 27, scope: !13328)
!13653 = !DILocation(line: 471, column: 21, scope: !13336)
!13654 = !DILocation(line: 481, column: 21, scope: !13530)
!13655 = !DILocation(line: 471, column: 33, scope: !13328)
!13656 = !DILocation(line: 473, column: 46, scope: !13336)
!13657 = !DILocation(line: 474, column: 29, scope: !13336)
!13658 = !DILocation(line: 474, column: 28, scope: !13336)
!13659 = !DILocation(line: 477, column: 25, scope: !13336)
!13660 = !DILocation(line: 478, column: 25, scope: !13336)
!13661 = !DILocation(line: 475, column: 29, scope: !13336)
!13662 = !DILocation(line: 475, column: 29, scope: !13338)
!13663 = !DILocation(line: 494, column: 14, scope: !13328)
!13664 = !DILocation(line: 478, column: 25, scope: !13342)
!13665 = !DILocation(line: 475, column: 29, scope: !13346)
!13666 = !DILocation(line: 478, column: 25, scope: !13350)
!13667 = !DILocation(line: 475, column: 29, scope: !13354)
!13668 = !DILocation(line: 478, column: 25, scope: !13358)
!13669 = !DILocation(line: 475, column: 29, scope: !13362)
!13670 = !DILocation(line: 478, column: 25, scope: !13366)
!13671 = !DILocation(line: 475, column: 29, scope: !13370)
!13672 = !DILocation(line: 478, column: 25, scope: !13374)
!13673 = !DILocation(line: 475, column: 29, scope: !13378)
!13674 = !DILocation(line: 478, column: 25, scope: !13382)
!13675 = !DILocation(line: 475, column: 29, scope: !13386)
!13676 = !DILocation(line: 478, column: 25, scope: !13390)
!13677 = !DILocation(line: 475, column: 29, scope: !13394)
!13678 = !DILocation(line: 478, column: 25, scope: !13398)
!13679 = !DILocation(line: 475, column: 29, scope: !13402)
!13680 = !DILocation(line: 478, column: 25, scope: !13406)
!13681 = !DILocation(line: 475, column: 29, scope: !13410)
!13682 = !DILocation(line: 478, column: 25, scope: !13414)
!13683 = !DILocation(line: 475, column: 29, scope: !13418)
!13684 = !DILocation(line: 478, column: 25, scope: !13422)
!13685 = !DILocation(line: 475, column: 29, scope: !13426)
!13686 = !DILocation(line: 478, column: 25, scope: !13430)
!13687 = !DILocation(line: 475, column: 29, scope: !13434)
!13688 = !DILocation(line: 478, column: 25, scope: !13438)
!13689 = !DILocation(line: 475, column: 29, scope: !13442)
!13690 = !DILocation(line: 478, column: 25, scope: !13446)
!13691 = !DILocation(line: 475, column: 29, scope: !13450)
!13692 = !DILocation(line: 478, column: 25, scope: !13454)
!13693 = !DILocation(line: 475, column: 29, scope: !13458)
!13694 = !DILocation(line: 478, column: 25, scope: !13462)
!13695 = !DILocation(line: 475, column: 29, scope: !13466)
!13696 = !DILocation(line: 478, column: 25, scope: !13470)
!13697 = !DILocation(line: 475, column: 29, scope: !13474)
!13698 = !DILocation(line: 478, column: 25, scope: !13478)
!13699 = !DILocation(line: 475, column: 29, scope: !13482)
!13700 = !DILocation(line: 478, column: 25, scope: !13486)
!13701 = !DILocation(line: 475, column: 29, scope: !13490)
!13702 = !DILocation(line: 478, column: 25, scope: !13494)
!13703 = !DILocation(line: 475, column: 29, scope: !13498)
!13704 = !DILocation(line: 478, column: 25, scope: !13502)
!13705 = !DILocation(line: 475, column: 29, scope: !13506)
!13706 = !DILocation(line: 478, column: 25, scope: !13510)
!13707 = !DILocation(line: 475, column: 29, scope: !13514)
!13708 = !DILocation(line: 478, column: 25, scope: !13518)
!13709 = !DILocation(line: 481, column: 34, scope: !13336)
!13710 = !DILocation(line: 481, column: 47, scope: !13336)
!13711 = !DILocation(line: 481, column: 46, scope: !13336)
!13712 = !DILocation(line: 482, column: 20, scope: !13530)
!13713 = !DILocation(line: 475, column: 29, scope: !13522)
!13714 = !DILocation(line: 478, column: 25, scope: !13526)
!13715 = !DILocation(line: 490, column: 20, scope: !13530)
!13716 = !DILocation(line: 483, column: 25, scope: !13530)
!13717 = !DILocation(line: 483, column: 24, scope: !13530)
!13718 = !DILocation(line: 486, column: 21, scope: !13530)
!13719 = !DILocation(line: 487, column: 21, scope: !13530)
!13720 = !DILocation(line: 484, column: 25, scope: !13530)
!13721 = !DILocation(line: 484, column: 25, scope: !13532)
!13722 = !DILocation(line: 488, column: 21, scope: !13530)
!13723 = !DILocation(line: 487, column: 21, scope: !13536)
!13724 = !DILocation(line: 488, column: 21, scope: !13540)
!13725 = !DILocation(line: 493, column: 17, scope: !13530)
!13726 = !DILocation(line: 491, column: 21, scope: !13530)
!13727 = !DILocation(line: 491, column: 21, scope: !13544)
!13728 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN92_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hcd6d7d7a36c76839E", scope: !13729, file: !8160, line: 497, type: !13330, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13730)
!13729 = !DINamespace(name: "{impl#36}", scope: !75)
!13730 = !{!13731, !13732}
!13731 = !DILocalVariable(name: "self", arg: 1, scope: !13728, file: !8160, line: 497, type: !715)
!13732 = !DILocalVariable(name: "f", arg: 2, scope: !13728, file: !8160, line: 497, type: !206)
!13733 = !DILocation(line: 497, column: 20, scope: !13728)
!13734 = !DILocation(line: 497, column: 27, scope: !13728)
!13735 = !DILocation(line: 498, column: 17, scope: !13728)
!13736 = !DILocation(line: 499, column: 14, scope: !13728)
!13737 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h499ef349dec6bd7aE", scope: !13738, file: !8160, line: 502, type: !13330, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13739)
!13738 = !DINamespace(name: "{impl#37}", scope: !75)
!13739 = !{!13740, !13741}
!13740 = !DILocalVariable(name: "self", arg: 1, scope: !13737, file: !8160, line: 502, type: !715)
!13741 = !DILocalVariable(name: "f", arg: 2, scope: !13737, file: !8160, line: 502, type: !206)
!13742 = !DILocation(line: 502, column: 20, scope: !13737)
!13743 = !DILocation(line: 502, column: 27, scope: !13737)
!13744 = !DILocation(line: 503, column: 17, scope: !13737)
!13745 = !DILocation(line: 504, column: 14, scope: !13737)
!13746 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hcfd5b59f80c05f8fE", scope: !13747, file: !8160, line: 507, type: !13330, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13748)
!13747 = !DINamespace(name: "{impl#38}", scope: !75)
!13748 = !{!13749, !13750}
!13749 = !DILocalVariable(name: "self", arg: 1, scope: !13746, file: !8160, line: 507, type: !715)
!13750 = !DILocalVariable(name: "f", arg: 2, scope: !13746, file: !8160, line: 507, type: !206)
!13751 = !DILocation(line: 507, column: 20, scope: !13746)
!13752 = !DILocation(line: 507, column: 27, scope: !13746)
!13753 = !DILocation(line: 508, column: 17, scope: !13746)
!13754 = !DILocation(line: 509, column: 14, scope: !13746)
!13755 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h6680f466b8d8ceffE", scope: !13756, file: !8160, line: 512, type: !13330, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13757)
!13756 = !DINamespace(name: "{impl#39}", scope: !75)
!13757 = !{!13758, !13759}
!13758 = !DILocalVariable(name: "self", arg: 1, scope: !13755, file: !8160, line: 512, type: !715)
!13759 = !DILocalVariable(name: "f", arg: 2, scope: !13755, file: !8160, line: 512, type: !206)
!13760 = !DILocation(line: 512, column: 20, scope: !13755)
!13761 = !DILocation(line: 512, column: 27, scope: !13755)
!13762 = !DILocation(line: 513, column: 17, scope: !13755)
!13763 = !DILocation(line: 514, column: 14, scope: !13755)
!13764 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17he481180a68f60e6fE", scope: !362, file: !8160, line: 532, type: !13765, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !25)
!13765 = !DISubroutineType(types: !13766)
!13766 = !{!362}
!13767 = !DILocation(line: 533, column: 17, scope: !13764)
!13768 = !DILocation(line: 541, column: 14, scope: !13764)
!13769 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17h08916bee8023530eE", scope: !362, file: !8160, line: 545, type: !13770, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13772)
!13770 = !DISubroutineType(types: !13771)
!13771 = !{!49, !715}
!13772 = !{!13773}
!13773 = !DILocalVariable(name: "self", arg: 1, scope: !13769, file: !8160, line: 545, type: !715)
!13774 = !DILocation(line: 545, column: 31, scope: !13769)
!13775 = !DILocation(line: 546, column: 17, scope: !13769)
!13776 = !DILocation(line: 547, column: 14, scope: !13769)
!13777 = distinct !DISubprogram(name: "from_bits_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17ha970d045845270b4E", scope: !362, file: !8160, line: 563, type: !13778, scopeLine: 563, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13780)
!13778 = !DISubroutineType(types: !13779)
!13779 = !{!362, !49}
!13780 = !{!13781}
!13781 = !DILocalVariable(name: "bits", arg: 1, scope: !13777, file: !8160, line: 563, type: !49)
!13782 = !DILocation(line: 563, column: 45, scope: !13777)
!13783 = !DILocation(line: 564, column: 37, scope: !13777)
!13784 = !DILocation(line: 564, column: 30, scope: !13777)
!13785 = !DILocation(line: 564, column: 17, scope: !13777)
!13786 = !DILocation(line: 565, column: 14, scope: !13777)
!13787 = distinct !DISubprogram(name: "contains", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17hb4881fd27eca1eb4E", scope: !362, file: !8160, line: 603, type: !13788, scopeLine: 603, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13790)
!13788 = !DISubroutineType(types: !13789)
!13789 = !{!306, !715, !362}
!13790 = !{!13791, !13792}
!13791 = !DILocalVariable(name: "self", arg: 1, scope: !13787, file: !8160, line: 603, type: !715)
!13792 = !DILocalVariable(name: "other", arg: 2, scope: !13787, file: !8160, line: 603, type: !362)
!13793 = !DILocation(line: 603, column: 35, scope: !13787)
!13794 = !DILocation(line: 603, column: 42, scope: !13787)
!13795 = !DILocation(line: 604, column: 18, scope: !13787)
!13796 = !DILocation(line: 604, column: 17, scope: !13787)
!13797 = !DILocation(line: 605, column: 14, scope: !13787)
!13798 = distinct !DISubprogram(name: "bitor", linkageName: "_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17hbb7959a49dd74c92E", scope: !13799, file: !8160, line: 731, type: !13800, scopeLine: 731, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13802)
!13799 = !DINamespace(name: "{impl#41}", scope: !75)
!13800 = !DISubroutineType(types: !13801)
!13801 = !{!362, !362, !362}
!13802 = !{!13803, !13804}
!13803 = !DILocalVariable(name: "self", arg: 1, scope: !13798, file: !8160, line: 731, type: !362)
!13804 = !DILocalVariable(name: "other", arg: 2, scope: !13798, file: !8160, line: 731, type: !362)
!13805 = !DILocation(line: 731, column: 22, scope: !13798)
!13806 = !DILocation(line: 731, column: 28, scope: !13798)
!13807 = !DILocation(line: 732, column: 30, scope: !13798)
!13808 = !DILocation(line: 732, column: 17, scope: !13798)
!13809 = !DILocation(line: 733, column: 14, scope: !13798)
!13810 = distinct !DISubprogram(name: "PRESENT", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h7cfa6963811564d8E", scope: !13811, file: !8160, line: 460, type: !13813, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13815)
!13811 = !DINamespace(name: "{impl#0}", scope: !13812)
!13812 = !DINamespace(name: "fmt", scope: !13329)
!13813 = !DISubroutineType(types: !13814)
!13814 = !{!306, !715}
!13815 = !{!13816}
!13816 = !DILocalVariable(name: "self", arg: 1, scope: !13817, file: !7607, line: 107, type: !715)
!13817 = !DILexicalBlockFile(scope: !13810, file: !7607, discriminator: 0)
!13818 = !DILocation(line: 107, column: 1, scope: !13817)
!13819 = !DILocation(line: 875, column: 11, scope: !13810)
!13820 = distinct !DISubprogram(name: "WRITABLE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17hb6863d562f02f522E", scope: !13811, file: !8160, line: 460, type: !13813, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13821)
!13821 = !{!13822}
!13822 = !DILocalVariable(name: "self", arg: 1, scope: !13823, file: !7607, line: 107, type: !715)
!13823 = !DILexicalBlockFile(scope: !13820, file: !7607, discriminator: 0)
!13824 = !DILocation(line: 107, column: 1, scope: !13823)
!13825 = !DILocation(line: 875, column: 11, scope: !13820)
!13826 = distinct !DISubprogram(name: "USER_ACCESSIBLE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17h12bf04c32a76ef9dE", scope: !13811, file: !8160, line: 460, type: !13813, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13827)
!13827 = !{!13828}
!13828 = !DILocalVariable(name: "self", arg: 1, scope: !13829, file: !7607, line: 107, type: !715)
!13829 = !DILexicalBlockFile(scope: !13826, file: !7607, discriminator: 0)
!13830 = !DILocation(line: 107, column: 1, scope: !13829)
!13831 = !DILocation(line: 875, column: 11, scope: !13826)
!13832 = distinct !DISubprogram(name: "WRITE_THROUGH", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17hc1cf31e92d8c0970E", scope: !13811, file: !8160, line: 460, type: !13813, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13833)
!13833 = !{!13834}
!13834 = !DILocalVariable(name: "self", arg: 1, scope: !13835, file: !7607, line: 107, type: !715)
!13835 = !DILexicalBlockFile(scope: !13832, file: !7607, discriminator: 0)
!13836 = !DILocation(line: 107, column: 1, scope: !13835)
!13837 = !DILocation(line: 875, column: 11, scope: !13832)
!13838 = distinct !DISubprogram(name: "NO_CACHE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17hf45e169c5e565a8eE", scope: !13811, file: !8160, line: 460, type: !13813, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13839)
!13839 = !{!13840}
!13840 = !DILocalVariable(name: "self", arg: 1, scope: !13841, file: !7607, line: 107, type: !715)
!13841 = !DILexicalBlockFile(scope: !13838, file: !7607, discriminator: 0)
!13842 = !DILocation(line: 107, column: 1, scope: !13841)
!13843 = !DILocation(line: 875, column: 11, scope: !13838)
!13844 = distinct !DISubprogram(name: "ACCESSED", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17hb5db8181f83ba529E", scope: !13811, file: !8160, line: 460, type: !13813, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13845)
!13845 = !{!13846}
!13846 = !DILocalVariable(name: "self", arg: 1, scope: !13847, file: !7607, line: 107, type: !715)
!13847 = !DILexicalBlockFile(scope: !13844, file: !7607, discriminator: 0)
!13848 = !DILocation(line: 107, column: 1, scope: !13847)
!13849 = !DILocation(line: 875, column: 11, scope: !13844)
!13850 = distinct !DISubprogram(name: "DIRTY", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17hdc2d9114e8ad34b3E", scope: !13811, file: !8160, line: 460, type: !13813, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13851)
!13851 = !{!13852}
!13852 = !DILocalVariable(name: "self", arg: 1, scope: !13853, file: !7607, line: 107, type: !715)
!13853 = !DILexicalBlockFile(scope: !13850, file: !7607, discriminator: 0)
!13854 = !DILocation(line: 107, column: 1, scope: !13853)
!13855 = !DILocation(line: 875, column: 11, scope: !13850)
!13856 = distinct !DISubprogram(name: "HUGE_PAGE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17h86afa5c45e4bbbd2E", scope: !13811, file: !8160, line: 460, type: !13813, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13857)
!13857 = !{!13858}
!13858 = !DILocalVariable(name: "self", arg: 1, scope: !13859, file: !7607, line: 107, type: !715)
!13859 = !DILexicalBlockFile(scope: !13856, file: !7607, discriminator: 0)
!13860 = !DILocation(line: 107, column: 1, scope: !13859)
!13861 = !DILocation(line: 875, column: 11, scope: !13856)
!13862 = distinct !DISubprogram(name: "GLOBAL", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17h7ca5239b6be8ae6cE", scope: !13811, file: !8160, line: 460, type: !13813, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13863)
!13863 = !{!13864}
!13864 = !DILocalVariable(name: "self", arg: 1, scope: !13865, file: !7607, line: 107, type: !715)
!13865 = !DILexicalBlockFile(scope: !13862, file: !7607, discriminator: 0)
!13866 = !DILocation(line: 107, column: 1, scope: !13865)
!13867 = !DILocation(line: 875, column: 11, scope: !13862)
!13868 = distinct !DISubprogram(name: "BIT_9", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917h65b0c1fdfd10bafaE", scope: !13811, file: !8160, line: 460, type: !13813, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13869)
!13869 = !{!13870}
!13870 = !DILocalVariable(name: "self", arg: 1, scope: !13871, file: !7607, line: 107, type: !715)
!13871 = !DILexicalBlockFile(scope: !13868, file: !7607, discriminator: 0)
!13872 = !DILocation(line: 107, column: 1, scope: !13871)
!13873 = !DILocation(line: 875, column: 11, scope: !13868)
!13874 = distinct !DISubprogram(name: "BIT_10", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017hbf1e5cdd2c7dba37E", scope: !13811, file: !8160, line: 460, type: !13813, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13875)
!13875 = !{!13876}
!13876 = !DILocalVariable(name: "self", arg: 1, scope: !13877, file: !7607, line: 107, type: !715)
!13877 = !DILexicalBlockFile(scope: !13874, file: !7607, discriminator: 0)
!13878 = !DILocation(line: 107, column: 1, scope: !13877)
!13879 = !DILocation(line: 875, column: 11, scope: !13874)
!13880 = distinct !DISubprogram(name: "BIT_11", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117he1410f59360d556bE", scope: !13811, file: !8160, line: 460, type: !13813, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13881)
!13881 = !{!13882}
!13882 = !DILocalVariable(name: "self", arg: 1, scope: !13883, file: !7607, line: 107, type: !715)
!13883 = !DILexicalBlockFile(scope: !13880, file: !7607, discriminator: 0)
!13884 = !DILocation(line: 107, column: 1, scope: !13883)
!13885 = !DILocation(line: 875, column: 11, scope: !13880)
!13886 = distinct !DISubprogram(name: "BIT_52", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217h10cae0dce07d2309E", scope: !13811, file: !8160, line: 460, type: !13813, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13887)
!13887 = !{!13888}
!13888 = !DILocalVariable(name: "self", arg: 1, scope: !13889, file: !7607, line: 107, type: !715)
!13889 = !DILexicalBlockFile(scope: !13886, file: !7607, discriminator: 0)
!13890 = !DILocation(line: 107, column: 1, scope: !13889)
!13891 = !DILocation(line: 875, column: 11, scope: !13886)
!13892 = distinct !DISubprogram(name: "BIT_53", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317he728ff41592fec9eE", scope: !13811, file: !8160, line: 460, type: !13813, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13893)
!13893 = !{!13894}
!13894 = !DILocalVariable(name: "self", arg: 1, scope: !13895, file: !7607, line: 107, type: !715)
!13895 = !DILexicalBlockFile(scope: !13892, file: !7607, discriminator: 0)
!13896 = !DILocation(line: 107, column: 1, scope: !13895)
!13897 = !DILocation(line: 875, column: 11, scope: !13892)
!13898 = distinct !DISubprogram(name: "BIT_54", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417hbb61f00f006b7ad5E", scope: !13811, file: !8160, line: 460, type: !13813, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13899)
!13899 = !{!13900}
!13900 = !DILocalVariable(name: "self", arg: 1, scope: !13901, file: !7607, line: 107, type: !715)
!13901 = !DILexicalBlockFile(scope: !13898, file: !7607, discriminator: 0)
!13902 = !DILocation(line: 107, column: 1, scope: !13901)
!13903 = !DILocation(line: 875, column: 11, scope: !13898)
!13904 = distinct !DISubprogram(name: "BIT_55", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517hde88ed6d77469469E", scope: !13811, file: !8160, line: 460, type: !13813, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13905)
!13905 = !{!13906}
!13906 = !DILocalVariable(name: "self", arg: 1, scope: !13907, file: !7607, line: 107, type: !715)
!13907 = !DILexicalBlockFile(scope: !13904, file: !7607, discriminator: 0)
!13908 = !DILocation(line: 107, column: 1, scope: !13907)
!13909 = !DILocation(line: 875, column: 11, scope: !13904)
!13910 = distinct !DISubprogram(name: "BIT_56", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617h13899afc77749856E", scope: !13811, file: !8160, line: 460, type: !13813, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13911)
!13911 = !{!13912}
!13912 = !DILocalVariable(name: "self", arg: 1, scope: !13913, file: !7607, line: 107, type: !715)
!13913 = !DILexicalBlockFile(scope: !13910, file: !7607, discriminator: 0)
!13914 = !DILocation(line: 107, column: 1, scope: !13913)
!13915 = !DILocation(line: 875, column: 11, scope: !13910)
!13916 = distinct !DISubprogram(name: "BIT_57", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717he1e8903ada32aa8dE", scope: !13811, file: !8160, line: 460, type: !13813, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13917)
!13917 = !{!13918}
!13918 = !DILocalVariable(name: "self", arg: 1, scope: !13919, file: !7607, line: 107, type: !715)
!13919 = !DILexicalBlockFile(scope: !13916, file: !7607, discriminator: 0)
!13920 = !DILocation(line: 107, column: 1, scope: !13919)
!13921 = !DILocation(line: 875, column: 11, scope: !13916)
!13922 = distinct !DISubprogram(name: "BIT_58", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817h9681c21077e46ef7E", scope: !13811, file: !8160, line: 460, type: !13813, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13923)
!13923 = !{!13924}
!13924 = !DILocalVariable(name: "self", arg: 1, scope: !13925, file: !7607, line: 107, type: !715)
!13925 = !DILexicalBlockFile(scope: !13922, file: !7607, discriminator: 0)
!13926 = !DILocation(line: 107, column: 1, scope: !13925)
!13927 = !DILocation(line: 875, column: 11, scope: !13922)
!13928 = distinct !DISubprogram(name: "BIT_59", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917h6ee0acb2fa66cf01E", scope: !13811, file: !8160, line: 460, type: !13813, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13929)
!13929 = !{!13930}
!13930 = !DILocalVariable(name: "self", arg: 1, scope: !13931, file: !7607, line: 107, type: !715)
!13931 = !DILexicalBlockFile(scope: !13928, file: !7607, discriminator: 0)
!13932 = !DILocation(line: 107, column: 1, scope: !13931)
!13933 = !DILocation(line: 875, column: 11, scope: !13928)
!13934 = distinct !DISubprogram(name: "BIT_60", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017h23ecbefcdc7d9d64E", scope: !13811, file: !8160, line: 460, type: !13813, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13935)
!13935 = !{!13936}
!13936 = !DILocalVariable(name: "self", arg: 1, scope: !13937, file: !7607, line: 107, type: !715)
!13937 = !DILexicalBlockFile(scope: !13934, file: !7607, discriminator: 0)
!13938 = !DILocation(line: 107, column: 1, scope: !13937)
!13939 = !DILocation(line: 875, column: 11, scope: !13934)
!13940 = distinct !DISubprogram(name: "BIT_61", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117h164bb2a3e8b80966E", scope: !13811, file: !8160, line: 460, type: !13813, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13941)
!13941 = !{!13942}
!13942 = !DILocalVariable(name: "self", arg: 1, scope: !13943, file: !7607, line: 107, type: !715)
!13943 = !DILexicalBlockFile(scope: !13940, file: !7607, discriminator: 0)
!13944 = !DILocation(line: 107, column: 1, scope: !13943)
!13945 = !DILocation(line: 875, column: 11, scope: !13940)
!13946 = distinct !DISubprogram(name: "BIT_62", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217h3eb085a67697ec2aE", scope: !13811, file: !8160, line: 460, type: !13813, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13947)
!13947 = !{!13948}
!13948 = !DILocalVariable(name: "self", arg: 1, scope: !13949, file: !7607, line: 107, type: !715)
!13949 = !DILexicalBlockFile(scope: !13946, file: !7607, discriminator: 0)
!13950 = !DILocation(line: 107, column: 1, scope: !13949)
!13951 = !DILocation(line: 875, column: 11, scope: !13946)
!13952 = distinct !DISubprogram(name: "NO_EXECUTE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17h3c1cb8115bd25da6E", scope: !13811, file: !8160, line: 460, type: !13813, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13953)
!13953 = !{!13954}
!13954 = !DILocalVariable(name: "self", arg: 1, scope: !13955, file: !7607, line: 107, type: !715)
!13955 = !DILexicalBlockFile(scope: !13952, file: !7607, discriminator: 0)
!13956 = !DILocation(line: 107, column: 1, scope: !13955)
!13957 = !DILocation(line: 875, column: 11, scope: !13952)
!13958 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableIndex$u20$as$u20$core..fmt..Debug$GT$3fmt17h89a7985d2fd5064dE", scope: !13959, file: !7607, line: 271, type: !13960, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13962)
!13959 = !DINamespace(name: "{impl#53}", scope: !75)
!13960 = !DISubroutineType(types: !13961)
!13961 = !{!188, !631, !206}
!13962 = !{!13963, !13964}
!13963 = !DILocalVariable(name: "self", arg: 1, scope: !13958, file: !7607, line: 271, type: !631)
!13964 = !DILocalVariable(name: "f", arg: 2, scope: !13958, file: !7607, line: 271, type: !206)
!13965 = !DILocation(line: 271, column: 10, scope: !13958)
!13966 = !DILocation(line: 272, column: 27, scope: !13958)
!13967 = !DILocation(line: 271, column: 15, scope: !13958)
!13968 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..page_table..PageOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17he8dddf25702e2fdbE", scope: !13969, file: !7607, line: 322, type: !13970, scopeLine: 322, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13973)
!13969 = !DINamespace(name: "{impl#63}", scope: !75)
!13970 = !DISubroutineType(types: !13971)
!13971 = !{!188, !13972, !206}
!13972 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageOffset", baseType: !4597, size: 64, align: 64, dwarfAddressSpace: 0)
!13973 = !{!13974, !13975}
!13974 = !DILocalVariable(name: "self", arg: 1, scope: !13968, file: !7607, line: 322, type: !13972)
!13975 = !DILocalVariable(name: "f", arg: 2, scope: !13968, file: !7607, line: 322, type: !206)
!13976 = !DILocation(line: 322, column: 10, scope: !13968)
!13977 = !DILocation(line: 323, column: 23, scope: !13968)
!13978 = !DILocation(line: 322, column: 15, scope: !13968)
!13979 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17ha51e1541ec2f6019E", scope: !13980, file: !7607, line: 368, type: !13981, scopeLine: 368, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !13984)
!13980 = !DINamespace(name: "{impl#73}", scope: !75)
!13981 = !DISubroutineType(types: !13982)
!13982 = !{!188, !13983, !206}
!13983 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableLevel", baseType: !810, size: 64, align: 64, dwarfAddressSpace: 0)
!13984 = !{!13985, !13986}
!13985 = !DILocalVariable(name: "self", arg: 1, scope: !13979, file: !7607, line: 368, type: !13983)
!13986 = !DILocalVariable(name: "f", arg: 2, scope: !13979, file: !7607, line: 368, type: !206)
!13987 = !DILocation(line: 368, column: 10, scope: !13979)
!13988 = !DILocation(line: 368, column: 14, scope: !13979)
!13989 = !DILocation(line: 368, column: 15, scope: !13979)
!13990 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..structures..tss..TaskStateSegment$u20$as$u20$core..fmt..Debug$GT$3fmt17h0811c80101769a5dE", scope: !13992, file: !13991, line: 10, type: !13994, scopeLine: 10, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !14006)
!13991 = !DIFile(filename: "src/structures/tss.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "dc1056e37b27112b6ecd78d6b4c81351")
!13992 = !DINamespace(name: "{impl#1}", scope: !13993)
!13993 = !DINamespace(name: "tss", scope: !15)
!13994 = !DISubroutineType(types: !13995)
!13995 = !{!188, !13996, !206}
!13996 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::tss::TaskStateSegment", baseType: !13997, size: 64, align: 64, dwarfAddressSpace: 0)
!13997 = !DICompositeType(tag: DW_TAG_structure_type, name: "TaskStateSegment", scope: !13993, file: !2, size: 832, align: 32, elements: !13998, templateParams: !25, identifier: "52717d1737e12dacc3d0c22ba3c209cd")
!13998 = !{!13999, !14000, !14001, !14002, !14003, !14004, !14005}
!13999 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_1", scope: !13997, file: !2, baseType: !28, size: 32, align: 32)
!14000 = !DIDerivedType(tag: DW_TAG_member, name: "privilege_stack_table", scope: !13997, file: !2, baseType: !759, size: 192, align: 64, offset: 32)
!14001 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_2", scope: !13997, file: !2, baseType: !49, size: 64, align: 64, offset: 224)
!14002 = !DIDerivedType(tag: DW_TAG_member, name: "interrupt_stack_table", scope: !13997, file: !2, baseType: !768, size: 448, align: 64, offset: 288)
!14003 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_3", scope: !13997, file: !2, baseType: !49, size: 64, align: 64, offset: 736)
!14004 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_4", scope: !13997, file: !2, baseType: !19, size: 16, align: 16, offset: 800)
!14005 = !DIDerivedType(tag: DW_TAG_member, name: "iomap_base", scope: !13997, file: !2, baseType: !19, size: 16, align: 16, offset: 816)
!14006 = !{!14007, !14008, !14009, !14013}
!14007 = !DILocalVariable(name: "self", arg: 1, scope: !13990, file: !13991, line: 10, type: !13996)
!14008 = !DILocalVariable(name: "f", arg: 2, scope: !13990, file: !13991, line: 10, type: !206)
!14009 = !DILocalVariable(name: "names", scope: !14010, file: !13991, line: 10, type: !14011, align: 8)
!14010 = distinct !DILexicalBlock(scope: !13990, file: !13991, line: 10, column: 10)
!14011 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[&str; 7]", baseType: !14012, size: 64, align: 64, dwarfAddressSpace: 0)
!14012 = !DICompositeType(tag: DW_TAG_array_type, baseType: !115, size: 896, align: 64, elements: !769)
!14013 = !DILocalVariable(name: "values", scope: !14014, file: !13991, line: 10, type: !12619, align: 8)
!14014 = distinct !DILexicalBlock(scope: !14010, file: !13991, line: 10, column: 10)
!14015 = !DILocation(line: 10, column: 10, scope: !14010)
!14016 = !DILocation(line: 10, column: 10, scope: !13990)
!14017 = !DILocation(line: 13, column: 5, scope: !14010)
!14018 = !DILocation(line: 15, column: 5, scope: !14010)
!14019 = !DILocation(line: 16, column: 5, scope: !14010)
!14020 = !DILocation(line: 18, column: 5, scope: !14010)
!14021 = !DILocation(line: 19, column: 5, scope: !14010)
!14022 = !DILocation(line: 20, column: 5, scope: !14010)
!14023 = !DILocation(line: 22, column: 5, scope: !14010)
!14024 = !DILocation(line: 10, column: 10, scope: !14014)
!14025 = !DILocation(line: 10, column: 15, scope: !13990)
!14026 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..DescriptorTablePointer$u20$as$u20$core..fmt..Debug$GT$3fmt17hc78463a5370b4ecfE", scope: !14028, file: !14027, line: 15, type: !14029, scopeLine: 15, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !14032)
!14027 = !DIFile(filename: "src/structures/mod.rs", directory: "/Users/yaw/.cargo/registry/src/index.crates.io-6f17d22bba15001f/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "45da092b3c3b85016e7f8c614ac9cbc0")
!14028 = !DINamespace(name: "{impl#0}", scope: !15)
!14029 = !DISubroutineType(types: !14030)
!14030 = !{!188, !14031, !206}
!14031 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::DescriptorTablePointer", baseType: !5377, size: 64, align: 64, dwarfAddressSpace: 0)
!14032 = !{!14033, !14034}
!14033 = !DILocalVariable(name: "self", arg: 1, scope: !14026, file: !14027, line: 15, type: !14031)
!14034 = !DILocalVariable(name: "f", arg: 2, scope: !14026, file: !14027, line: 15, type: !206)
!14035 = !DILocation(line: 15, column: 10, scope: !14026)
!14036 = !DILocation(line: 19, column: 5, scope: !14026)
!14037 = !DILocation(line: 21, column: 5, scope: !14026)
!14038 = !DILocation(line: 15, column: 15, scope: !14026)
!14039 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17hc47d62c2b573f05eE", scope: !14040, file: !4749, line: 21, type: !14041, scopeLine: 21, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !774, templateParams: !25, retainedNodes: !14044)
!14040 = !DINamespace(name: "{impl#1}", scope: !16)
!14041 = !DISubroutineType(types: !14042)
!14042 = !{!188, !14043, !206}
!14043 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::PrivilegeLevel", baseType: !255, size: 64, align: 64, dwarfAddressSpace: 0)
!14044 = !{!14045, !14046}
!14045 = !DILocalVariable(name: "self", arg: 1, scope: !14039, file: !4749, line: 21, type: !14043)
!14046 = !DILocalVariable(name: "f", arg: 2, scope: !14039, file: !4749, line: 21, type: !206)
!14047 = !DILocation(line: 21, column: 10, scope: !14039)
!14048 = !DILocation(line: 21, column: 14, scope: !14039)
!14049 = !DILocation(line: 21, column: 15, scope: !14039)
