Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Jan 09 17:08:39 2018
| Host         : DESKTOP-K2NDLO3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 2 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.286        0.000                      0                19527        0.018        0.000                      0                19487        2.500        0.000                       0                  8998  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                  ------------       ----------      --------------
clk_fpga_0                                                             {0.000 5.000}      10.000          100.000         
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK      {0.000 15.000}     30.000          33.333          
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}     60.000          16.667          
design_1_i/clk_wiz_0/inst/clk_in1                                      {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0                                        {0.000 33.333}     66.667          15.000          
  clk_out2_design_1_clk_wiz_0_0                                        {0.000 16.667}     33.333          30.000          
  clk_out3_design_1_clk_wiz_0_0                                        {0.000 8.333}      16.667          60.000          
  clkfbout_design_1_clk_wiz_0_0                                        {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                   3.273        0.000                      0                 5452        0.018        0.000                      0                 5452        2.500        0.000                       0                  2289  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           23.324        0.000                      0                  531        0.078        0.000                      0                  531       13.750        0.000                       0                   270  
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.305        0.000                      0                    1        0.495        0.000                      0                    1       29.500        0.000                       0                     2  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                             53.602        0.000                      0                  674        0.129        0.000                      0                  674       32.833        0.000                       0                   601  
  clk_out2_design_1_clk_wiz_0_0                                             29.703        0.000                      0                   26        0.266        0.000                      0                   26       16.167        0.000                       0                    15  
  clk_out3_design_1_clk_wiz_0_0                                              2.286        0.000                      0                11932        0.040        0.000                      0                11932        7.083        0.000                       0                  5817  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                                         47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                           To Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                           --------                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_design_1_clk_wiz_0_0                                        clk_fpga_0                                                                14.927        0.000                      0                   20                                                                        
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         56.117        0.000                      0                   18        0.657        0.000                      0                   18  
clk_out3_design_1_clk_wiz_0_0                                        clk_out1_design_1_clk_wiz_0_0                                              2.480        0.000                      0                  673        0.312        0.000                      0                  673  
clk_fpga_0                                                           clk_out3_design_1_clk_wiz_0_0                                              8.004        0.000                      0                   20                                                                        
clk_out1_design_1_clk_wiz_0_0                                        clk_out3_design_1_clk_wiz_0_0                                              2.740        0.000                      0                  853        0.038        0.000                      0                  853  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                         From Clock                                                         To Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                         ----------                                                         --------                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                  clk_fpga_0                                                         clk_fpga_0                                                               7.232        0.000                      0                  185        0.353        0.000                      0                  185  
**async_default**                                                  clk_out3_design_1_clk_wiz_0_0                                      clk_out1_design_1_clk_wiz_0_0                                           10.206        0.000                      0                   87        0.839        0.000                      0                   87  
**async_default**                                                  clk_out3_design_1_clk_wiz_0_0                                      clk_out2_design_1_clk_wiz_0_0                                           10.493        0.000                      0                   13        1.567        0.000                      0                   13  
**async_default**                                                  clk_out3_design_1_clk_wiz_0_0                                      clk_out3_design_1_clk_wiz_0_0                                           12.091        0.000                      0                  293        0.335        0.000                      0                  293  
**async_default**                                                  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       22.896        0.000                      0                  102        0.358        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.300ns (20.341%)  route 5.091ns (79.659%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.699     2.993    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X54Y80         FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.518     3.511 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=289, routed)         4.171     7.682    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/Q[1]
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124     7.806 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[0]_i_8/O
                         net (fo=1, routed)           0.000     7.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[0]_i_8_n_0
    SLICE_X44Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     8.044 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     8.044    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_i_4_n_0
    SLICE_X44Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     8.148 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_i_2/O
                         net (fo=1, routed)           0.920     9.068    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/bus2ip_addr_i_reg[5]
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.316     9.384 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/s_axi_rdata_i[0]_i_1/O
                         net (fo=1, routed)           0.000     9.384    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/D[0]
    SLICE_X47Y63         FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.473    12.652    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y63         FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X47Y63         FDRE (Setup_fdre_C_D)        0.031    12.658    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.658    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.436ns  (logic 1.399ns (21.736%)  route 5.037ns (78.264%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.735     3.029    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X86Y37         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37         FDRE (Prop_fdre_C_Q)         0.518     3.547 f  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/Q
                         net (fo=120, routed)         4.186     7.733    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[0]
    SLICE_X51Y59         LUT4 (Prop_lut4_I3_O)        0.124     7.857 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[3]_i_9/O
                         net (fo=1, routed)           0.000     7.857    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[3]_i_9_n_0
    SLICE_X51Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     8.074 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]_i_4/O
                         net (fo=1, routed)           0.852     8.925    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]_i_4_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I0_O)        0.299     9.224 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[3]_i_2/O
                         net (fo=1, routed)           0.000     9.224    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[3]_i_2_n_0
    SLICE_X54Y53         MUXF7 (Prop_muxf7_I0_O)      0.241     9.465 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.465    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]_i_1_n_0
    SLICE_X54Y53         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.536    12.715    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X54Y53         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]/C
                         clock pessimism              0.115    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X54Y53         FDRE (Setup_fdre_C_D)        0.113    12.789    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[3]
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 0.580ns (9.758%)  route 5.364ns (90.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 12.796 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.638     2.932    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y80         FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=71, routed)          1.158     4.546    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X52Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.670 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1038, routed)        4.206     8.876    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/reset2ip_reset
    SLICE_X90Y36         FDSE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.617    12.797    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X90Y36         FDSE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/C
                         clock pessimism              0.115    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X90Y36         FDSE (Setup_fdse_C_S)       -0.524    12.233    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 0.580ns (9.790%)  route 5.345ns (90.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 12.796 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.638     2.932    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y80         FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=71, routed)          1.158     4.546    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X52Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.670 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1038, routed)        4.187     8.857    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/reset2ip_reset
    SLICE_X90Y35         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.617    12.797    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X90Y35         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]/C
                         clock pessimism              0.115    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X90Y35         FDRE (Setup_fdre_C_R)       -0.524    12.233    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 0.580ns (9.790%)  route 5.345ns (90.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 12.796 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.638     2.932    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y80         FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=71, routed)          1.158     4.546    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X52Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.670 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1038, routed)        4.187     8.857    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/reset2ip_reset
    SLICE_X90Y35         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.617    12.797    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X90Y35         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]/C
                         clock pessimism              0.115    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X90Y35         FDRE (Setup_fdre_C_R)       -0.524    12.233    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 0.580ns (9.790%)  route 5.345ns (90.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 12.796 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.638     2.932    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y80         FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=71, routed)          1.158     4.546    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X52Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.670 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1038, routed)        4.187     8.857    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/reset2ip_reset
    SLICE_X90Y35         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.617    12.797    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X90Y35         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/C
                         clock pessimism              0.115    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X90Y35         FDRE (Setup_fdre_C_R)       -0.524    12.233    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.540ns  (logic 0.766ns (11.712%)  route 5.774ns (88.288%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.735     3.029    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X86Y37         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37         FDRE (Prop_fdre_C_Q)         0.518     3.547 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=120, routed)         2.097     5.644    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X63Y54         LUT2 (Prop_lut2_I0_O)        0.124     5.768 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[38]_i_3/O
                         net (fo=2, routed)           3.677     9.445    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[38]_i_3_n_0
    SLICE_X109Y5         LUT6 (Prop_lut6_I5_O)        0.124     9.569 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[25]_i_1/O
                         net (fo=1, routed)           0.000     9.569    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[25]_i_1_n_0
    SLICE_X109Y5         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.700    12.879    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X109Y5         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[25]/C
                         clock pessimism              0.230    13.109    
                         clock uncertainty           -0.154    12.955    
    SLICE_X109Y5         FDRE (Setup_fdre_C_D)        0.031    12.986    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[25]
  -------------------------------------------------------------------
                         required time                         12.986    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.181ns  (logic 1.300ns (21.032%)  route 4.881ns (78.968%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.699     2.993    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X54Y80         FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.518     3.511 r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=289, routed)         4.031     7.542    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/Q[1]
    SLICE_X49Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.666 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[1]_i_14/O
                         net (fo=1, routed)           0.000     7.666    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i[1]_i_14_n_0
    SLICE_X49Y58         MUXF7 (Prop_muxf7_I0_O)      0.238     7.904 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[1]_i_8/O
                         net (fo=1, routed)           0.000     7.904    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[1]_i_8_n_0
    SLICE_X49Y58         MUXF8 (Prop_muxf8_I0_O)      0.104     8.008 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[1]_i_3/O
                         net (fo=1, routed)           0.850     8.858    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/bus2ip_addr_i_reg[5]_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I2_O)        0.316     9.174 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_rdata_i[1]_i_1/O
                         net (fo=1, routed)           0.000     9.174    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/D[1]
    SLICE_X47Y63         FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.473    12.652    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y63         FDRE                                         r  design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X47Y63         FDRE (Setup_fdre_C_D)        0.031    12.658    design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.658    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.146ns  (logic 1.370ns (22.291%)  route 4.776ns (77.709%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.735     3.029    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X86Y37         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37         FDRE (Prop_fdre_C_Q)         0.518     3.547 f  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/Q
                         net (fo=120, routed)         4.017     7.564    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[0]
    SLICE_X53Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.688 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[4]_i_9/O
                         net (fo=1, routed)           0.000     7.688    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[4]_i_9_n_0
    SLICE_X53Y60         MUXF7 (Prop_muxf7_I1_O)      0.217     7.905 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]_i_4/O
                         net (fo=1, routed)           0.759     8.664    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]_i_4_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.299     8.963 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[4]_i_2/O
                         net (fo=1, routed)           0.000     8.963    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[4]_i_2_n_0
    SLICE_X56Y54         MUXF7 (Prop_muxf7_I0_O)      0.212     9.175 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.175    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]_i_1_n_0
    SLICE_X56Y54         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.537    12.716    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X56Y54         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]/C
                         clock pessimism              0.115    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X56Y54         FDRE (Setup_fdre_C_D)        0.064    12.741    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 0.766ns (12.019%)  route 5.607ns (87.981%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.735     3.029    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X86Y37         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37         FDRE (Prop_fdre_C_Q)         0.518     3.547 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[1]/Q
                         net (fo=120, routed)         2.097     5.644    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[1]
    SLICE_X63Y54         LUT2 (Prop_lut2_I0_O)        0.124     5.768 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[38]_i_3/O
                         net (fo=2, routed)           3.510     9.278    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[38]_i_3_n_0
    SLICE_X109Y5         LUT6 (Prop_lut6_I5_O)        0.124     9.402 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[38]_i_1/O
                         net (fo=1, routed)           0.000     9.402    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[38]_i_1_n_0
    SLICE_X109Y5         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.700    12.879    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X109Y5         FDRE                                         r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[38]/C
                         clock pessimism              0.230    13.109    
                         clock uncertainty           -0.154    12.955    
    SLICE_X109Y5         FDRE (Setup_fdre_C_D)        0.031    12.986    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[38]
  -------------------------------------------------------------------
                         required time                         12.986    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                  3.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.365%)  route 0.161ns (55.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.552     0.888    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/m_aclk
    SLICE_X48Y87         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[38]/Q
                         net (fo=1, routed)           0.161     1.176    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_n_23
    SLICE_X50Y87         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.816     1.182    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X50Y87         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[38]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y87         FDRE (Hold_fdre_C_D)         0.011     1.158    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.899%)  route 0.157ns (55.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.552     0.888    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/m_aclk
    SLICE_X48Y87         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[35]/Q
                         net (fo=1, routed)           0.157     1.173    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_n_26
    SLICE_X50Y88         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.818     1.184    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X50Y88         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y88         FDRE (Hold_fdre_C_D)        -0.002     1.147    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.191%)  route 0.175ns (57.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.553     0.889    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/m_aclk
    SLICE_X47Y87         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[26]/Q
                         net (fo=1, routed)           0.175     1.192    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_n_35
    SLICE_X51Y88         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.818     1.184    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X51Y88         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.016     1.165    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.105%)  route 0.183ns (58.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.553     0.889    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/m_aclk
    SLICE_X47Y87         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[27]/Q
                         net (fo=1, routed)           0.183     1.200    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_n_34
    SLICE_X51Y88         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.818     1.184    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X51Y88         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.019     1.168    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.502%)  route 0.180ns (58.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.552     0.888    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/m_aclk
    SLICE_X48Y87         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[36]/Q
                         net (fo=1, routed)           0.180     1.196    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_n_25
    SLICE_X50Y88         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.818     1.184    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X50Y88         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[36]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y88         FDRE (Hold_fdre_C_D)         0.010     1.159    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.319%)  route 0.227ns (61.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.553     0.889    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/m_aclk
    SLICE_X47Y87         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[19]/Q
                         net (fo=1, routed)           0.227     1.257    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_n_42
    SLICE_X51Y88         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.818     1.184    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X51Y88         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.070     1.219    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.068%)  route 0.239ns (62.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.552     0.888    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X49Y87         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/Q
                         net (fo=2, routed)           0.239     1.268    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awburst[0]
    SLICE_X52Y87         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.816     1.182    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X52Y87         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[38]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X52Y87         FDRE (Hold_fdre_C_D)         0.075     1.222    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_2/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.408%)  route 0.191ns (57.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.554     0.890    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X45Y88         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.191     1.222    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_2/ADDRD2
    SLICE_X46Y89         RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_2/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.822     1.188    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_2/WCLK
    SLICE_X46Y89         RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_2/RAMA/CLK
                         clock pessimism             -0.282     0.906    
    SLICE_X46Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.160    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_2/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.408%)  route 0.191ns (57.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.554     0.890    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X45Y88         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.191     1.222    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_2/ADDRD2
    SLICE_X46Y89         RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_2/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.822     1.188    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_2/WCLK
    SLICE_X46Y89         RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_2/RAMA_D1/CLK
                         clock pessimism             -0.282     0.906    
    SLICE_X46Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.160    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_2/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_2/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.408%)  route 0.191ns (57.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.554     0.890    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X45Y88         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.191     1.222    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_2/ADDRD2
    SLICE_X46Y89         RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_2/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.822     1.188    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_2/WCLK
    SLICE_X46Y89         RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_2/RAMB/CLK
                         clock pessimism             -0.282     0.906    
    SLICE_X46Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.160    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     BUFG/I           n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C           n/a            1.000         10.000      9.000      SLICE_X51Y56     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][0]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X56Y62     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][10]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X55Y64     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][11]/C
Min Period        n/a     FDSE/C           n/a            1.000         10.000      9.000      SLICE_X55Y64     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][12]/C
Min Period        n/a     FDSE/C           n/a            1.000         10.000      9.000      SLICE_X56Y62     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][13]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X57Y64     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][14]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X56Y62     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][15]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X55Y64     design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][16]/C
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X42Y77     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X42Y77     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X42Y77     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X42Y77     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X42Y77     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X42Y77     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK       n/a            1.250         5.000       3.750      SLICE_X42Y77     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK       n/a            1.250         5.000       3.750      SLICE_X42Y77     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X42Y77     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X42Y77     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X42Y77     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X42Y77     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X42Y77     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X42Y77     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK       n/a            1.250         5.000       3.750      SLICE_X42Y77     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK       n/a            1.250         5.000       3.750      SLICE_X42Y77     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       23.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.324ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 1.014ns (16.781%)  route 5.028ns (83.219%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 33.786 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.295     2.295    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.909     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X62Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDCE (Prop_fdce_C_Q)         0.518     4.823 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           1.300     6.123    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X63Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.247 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.614     6.862    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.986 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.862     7.848    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X49Y106        LUT2 (Prop_lut2_I0_O)        0.124     7.972 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.453     9.424    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X61Y112        LUT6 (Prop_lut6_I1_O)        0.124     9.548 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.799    10.348    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X58Y110        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    31.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.712    33.786    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y110        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.455    34.240    
                         clock uncertainty           -0.035    34.205    
    SLICE_X58Y110        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    33.672    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         33.672    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                 23.324    

Slack (MET) :             23.324ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 1.014ns (16.781%)  route 5.028ns (83.219%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 33.786 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.295     2.295    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.909     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X62Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDCE (Prop_fdce_C_Q)         0.518     4.823 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           1.300     6.123    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X63Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.247 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.614     6.862    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.986 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.862     7.848    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X49Y106        LUT2 (Prop_lut2_I0_O)        0.124     7.972 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.453     9.424    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X61Y112        LUT6 (Prop_lut6_I1_O)        0.124     9.548 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.799    10.348    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X58Y110        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    31.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.712    33.786    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y110        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.455    34.240    
                         clock uncertainty           -0.035    34.205    
    SLICE_X58Y110        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    33.672    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         33.672    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                 23.324    

Slack (MET) :             23.324ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 1.014ns (16.781%)  route 5.028ns (83.219%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 33.786 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.295     2.295    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.909     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X62Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDCE (Prop_fdce_C_Q)         0.518     4.823 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           1.300     6.123    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X63Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.247 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.614     6.862    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.986 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.862     7.848    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X49Y106        LUT2 (Prop_lut2_I0_O)        0.124     7.972 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.453     9.424    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X61Y112        LUT6 (Prop_lut6_I1_O)        0.124     9.548 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.799    10.348    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X58Y110        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    31.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.712    33.786    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y110        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.455    34.240    
                         clock uncertainty           -0.035    34.205    
    SLICE_X58Y110        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    33.672    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         33.672    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                 23.324    

Slack (MET) :             23.324ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 1.014ns (16.781%)  route 5.028ns (83.219%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 33.786 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.295     2.295    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.909     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X62Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDCE (Prop_fdce_C_Q)         0.518     4.823 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           1.300     6.123    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X63Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.247 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.614     6.862    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.986 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.862     7.848    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X49Y106        LUT2 (Prop_lut2_I0_O)        0.124     7.972 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.453     9.424    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X61Y112        LUT6 (Prop_lut6_I1_O)        0.124     9.548 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.799    10.348    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X58Y110        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    31.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.712    33.786    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y110        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.455    34.240    
                         clock uncertainty           -0.035    34.205    
    SLICE_X58Y110        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    33.672    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         33.672    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                 23.324    

Slack (MET) :             23.324ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 1.014ns (16.781%)  route 5.028ns (83.219%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 33.786 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.295     2.295    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.909     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X62Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDCE (Prop_fdce_C_Q)         0.518     4.823 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           1.300     6.123    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X63Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.247 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.614     6.862    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.986 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.862     7.848    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X49Y106        LUT2 (Prop_lut2_I0_O)        0.124     7.972 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.453     9.424    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X61Y112        LUT6 (Prop_lut6_I1_O)        0.124     9.548 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.799    10.348    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X58Y110        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    31.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.712    33.786    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y110        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.455    34.240    
                         clock uncertainty           -0.035    34.205    
    SLICE_X58Y110        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    33.672    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         33.672    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                 23.324    

Slack (MET) :             23.324ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 1.014ns (16.781%)  route 5.028ns (83.219%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 33.786 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.295     2.295    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.909     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X62Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDCE (Prop_fdce_C_Q)         0.518     4.823 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           1.300     6.123    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X63Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.247 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.614     6.862    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.986 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.862     7.848    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X49Y106        LUT2 (Prop_lut2_I0_O)        0.124     7.972 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.453     9.424    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X61Y112        LUT6 (Prop_lut6_I1_O)        0.124     9.548 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.799    10.348    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X58Y110        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    31.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.712    33.786    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y110        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.455    34.240    
                         clock uncertainty           -0.035    34.205    
    SLICE_X58Y110        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    33.672    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         33.672    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                 23.324    

Slack (MET) :             23.324ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 1.014ns (16.781%)  route 5.028ns (83.219%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 33.786 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.295     2.295    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.909     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X62Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDCE (Prop_fdce_C_Q)         0.518     4.823 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           1.300     6.123    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X63Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.247 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.614     6.862    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.986 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.862     7.848    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X49Y106        LUT2 (Prop_lut2_I0_O)        0.124     7.972 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.453     9.424    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X61Y112        LUT6 (Prop_lut6_I1_O)        0.124     9.548 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.799    10.348    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X58Y110        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    31.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.712    33.786    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y110        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.455    34.240    
                         clock uncertainty           -0.035    34.205    
    SLICE_X58Y110        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    33.672    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         33.672    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                 23.324    

Slack (MET) :             23.324ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 1.014ns (16.781%)  route 5.028ns (83.219%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 33.786 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.295     2.295    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.909     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X62Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDCE (Prop_fdce_C_Q)         0.518     4.823 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           1.300     6.123    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X63Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.247 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.614     6.862    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.986 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.862     7.848    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X49Y106        LUT2 (Prop_lut2_I0_O)        0.124     7.972 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.453     9.424    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X61Y112        LUT6 (Prop_lut6_I1_O)        0.124     9.548 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.799    10.348    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X58Y110        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    31.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.712    33.786    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y110        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.455    34.240    
                         clock uncertainty           -0.035    34.205    
    SLICE_X58Y110        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    33.672    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         33.672    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                 23.324    

Slack (MET) :             23.464ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 1.014ns (17.182%)  route 4.887ns (82.818%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.785ns = ( 33.785 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.295     2.295    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.909     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X62Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDCE (Prop_fdce_C_Q)         0.518     4.823 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           1.300     6.123    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X63Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.247 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.614     6.862    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.986 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.862     7.848    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X49Y106        LUT2 (Prop_lut2_I0_O)        0.124     7.972 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.453     9.424    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X61Y112        LUT6 (Prop_lut6_I1_O)        0.124     9.548 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.658    10.207    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X58Y111        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    31.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.711    33.785    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X58Y111        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.455    34.239    
                         clock uncertainty           -0.035    34.204    
    SLICE_X58Y111        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    33.671    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         33.671    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                 23.464    

Slack (MET) :             23.464ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 1.014ns (17.182%)  route 4.887ns (82.818%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.785ns = ( 33.785 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.295     2.295    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.909     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X62Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDCE (Prop_fdce_C_Q)         0.518     4.823 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           1.300     6.123    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X63Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.247 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           0.614     6.862    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.986 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.862     7.848    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X49Y106        LUT2 (Prop_lut2_I0_O)        0.124     7.972 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.453     9.424    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X61Y112        LUT6 (Prop_lut6_I1_O)        0.124     9.548 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.658    10.207    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X58Y111        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    31.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.711    33.785    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X58Y111        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism              0.455    34.239    
                         clock uncertainty           -0.035    34.204    
    SLICE_X58Y111        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    33.671    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         33.671    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                 23.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.708%)  route 0.205ns (59.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.020     1.020    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.046 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.661     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X63Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y111        FDCE (Prop_fdce_C_Q)         0.141     1.849 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.205     2.054    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X62Y112        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.932     2.115    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y112        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.394     1.722    
    SLICE_X62Y112        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.976    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.708%)  route 0.205ns (59.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.020     1.020    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.046 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.661     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X63Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y111        FDCE (Prop_fdce_C_Q)         0.141     1.849 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.205     2.054    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X62Y112        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.932     2.115    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y112        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.394     1.722    
    SLICE_X62Y112        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.976    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.708%)  route 0.205ns (59.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.020     1.020    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.046 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.661     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X63Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y111        FDCE (Prop_fdce_C_Q)         0.141     1.849 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.205     2.054    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X62Y112        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.932     2.115    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y112        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.394     1.722    
    SLICE_X62Y112        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.976    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.708%)  route 0.205ns (59.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.020     1.020    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.046 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.661     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X63Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y111        FDCE (Prop_fdce_C_Q)         0.141     1.849 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.205     2.054    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X62Y112        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.932     2.115    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y112        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.394     1.722    
    SLICE_X62Y112        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.976    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.708%)  route 0.205ns (59.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.020     1.020    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.046 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.661     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X63Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y111        FDCE (Prop_fdce_C_Q)         0.141     1.849 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.205     2.054    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X62Y112        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.932     2.115    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y112        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.394     1.722    
    SLICE_X62Y112        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.976    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.708%)  route 0.205ns (59.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.020     1.020    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.046 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.661     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X63Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y111        FDCE (Prop_fdce_C_Q)         0.141     1.849 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.205     2.054    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X62Y112        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.932     2.115    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y112        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.394     1.722    
    SLICE_X62Y112        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.976    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.708%)  route 0.205ns (59.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.020     1.020    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.046 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.661     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X63Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y111        FDCE (Prop_fdce_C_Q)         0.141     1.849 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.205     2.054    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X62Y112        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.932     2.115    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y112        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.394     1.722    
    SLICE_X62Y112        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.976    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.708%)  route 0.205ns (59.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.020     1.020    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.046 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.661     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X63Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y111        FDCE (Prop_fdce_C_Q)         0.141     1.849 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.205     2.054    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X62Y112        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.932     2.115    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y112        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.394     1.722    
    SLICE_X62Y112        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.976    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.020     1.020    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.046 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.659     1.706    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X59Y110        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110        FDCE (Prop_fdce_C_Q)         0.141     1.847 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.123     1.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X58Y111        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.933     2.116    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X58Y111        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.395     1.722    
    SLICE_X58Y111        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.868    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.538%)  route 0.127ns (47.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.020     1.020    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.046 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.658     1.705    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X59Y112        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y112        FDCE (Prop_fdce_C_Q)         0.141     1.846 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.127     1.973    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X58Y111        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.933     2.116    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X58Y111        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.395     1.722    
    SLICE_X58Y111        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.869    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         30.000      27.845     BUFGCTRL_X0Y3  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/I
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X60Y106  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X60Y106  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X62Y106  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X61Y105  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X61Y105  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X61Y105  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X61Y105  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X62Y108  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X61Y108  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X58Y111  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X58Y111  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X58Y111  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X58Y111  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X58Y111  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X58Y111  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         15.000      13.750     SLICE_X58Y111  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         15.000      13.750     SLICE_X58Y111  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X62Y112  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X62Y112  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X58Y110  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X58Y110  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X58Y110  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X58Y110  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X58Y110  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X58Y110  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         15.000      13.750     SLICE_X58Y110  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         15.000      13.750     SLICE_X58Y110  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X58Y111  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         15.000      13.750     SLICE_X58Y111  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.305ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.580ns (34.344%)  route 1.109ns (65.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 63.700 - 60.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.178     2.178    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.279 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.910     4.189    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X65Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.456     4.645 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.109     5.753    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.877 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     5.877    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_0
    SLICE_X65Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.891    61.891    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    61.982 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.718    63.700    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X65Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.489    64.189    
                         clock uncertainty           -0.035    64.153    
    SLICE_X65Y103        FDCE (Setup_fdce_C_D)        0.029    64.182    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         64.182    
                         arrival time                          -5.877    
  -------------------------------------------------------------------
                         slack                                 58.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.751%)  route 0.400ns (68.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.981     0.981    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.007 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.663     1.670    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X65Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.141     1.811 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.400     2.211    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.045     2.256 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     2.256    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_0
    SLICE_X65Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.102     1.102    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.131 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.936     2.067    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X65Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.397     1.670    
    SLICE_X65Y103        FDCE (Hold_fdce_C_D)         0.091     1.761    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.495    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         60.000      57.845     BUFGCTRL_X0Y4  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/I
Min Period        n/a     FDCE/C   n/a            1.000         60.000      59.000     SLICE_X65Y103  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X65Y103  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X65Y103  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X65Y103  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X65Y103  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       53.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             53.602ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[15][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.562ns  (logic 3.560ns (28.339%)  route 9.002ns (71.661%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=1 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 68.383 - 66.667 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.876     1.879    design_1_i/BusController16_1/inst/Clk
    SLICE_X29Y126        FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDCE (Prop_fdce_C_Q)         0.456     2.335 r  design_1_i/BusController16_1/inst/RegState_reg[3]/Q
                         net (fo=20, routed)          0.999     3.334    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegState_reg[3][3]
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     3.458 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.128    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     4.252 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     4.753    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     4.877 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     5.575    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     5.699 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     5.699    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.232 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     6.241    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.358 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.358    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.475 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.475    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.592 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.592    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.709 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.826 r  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.826    design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.141 f  design_1_i/BusController16_1/inst/Ready_INST_0_i_18/O[3]
                         net (fo=4, routed)           0.616     7.757    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Address_01[9]
    SLICE_X36Y130        LUT5 (Prop_lut5_I2_O)        0.307     8.064 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_30/O
                         net (fo=4, routed)           0.502     8.567    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]_1
    SLICE_X35Y128        LUT4 (Prop_lut4_I2_O)        0.124     8.691 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_12/O
                         net (fo=5, routed)           0.677     9.368    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]
    SLICE_X35Y129        LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_5/O
                         net (fo=3, routed)           0.329     9.821    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/probeDelay1_reg[0]
    SLICE_X34Y131        LUT3 (Prop_lut3_I2_O)        0.124     9.945 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[15]_INST_0_i_13/O
                         net (fo=2, routed)           0.652    10.597    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegWrite_reg
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    10.721 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10/O
                         net (fo=1, routed)           0.661    11.382    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.506 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_4/O
                         net (fo=2, routed)           0.694    12.200    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[1]_0
    SLICE_X32Y132        LUT6 (Prop_lut6_I3_O)        0.124    12.324 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FifoL[15][15]_i_3/O
                         net (fo=4, routed)           0.861    13.184    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FSM_sequential_RegState_reg[3]
    SLICE_X41Y139        LUT6 (Prop_lut6_I3_O)        0.124    13.308 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[15][15]_i_1__0/O
                         net (fo=16, routed)          1.133    14.441    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[15][15]_i_1__0_n_0
    SLICE_X55Y143        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[15][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.713    68.383    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X55Y143        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[15][6]/C
                         clock pessimism              0.032    68.414    
                         clock uncertainty           -0.166    68.248    
    SLICE_X55Y143        FDRE (Setup_fdre_C_CE)      -0.205    68.043    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[15][6]
  -------------------------------------------------------------------
                         required time                         68.043    
                         arrival time                         -14.441    
  -------------------------------------------------------------------
                         slack                                 53.602    

Slack (MET) :             53.611ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[4][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.589ns  (logic 3.560ns (28.279%)  route 9.029ns (71.721%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=1 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 68.383 - 66.667 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.876     1.879    design_1_i/BusController16_1/inst/Clk
    SLICE_X29Y126        FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDCE (Prop_fdce_C_Q)         0.456     2.335 r  design_1_i/BusController16_1/inst/RegState_reg[3]/Q
                         net (fo=20, routed)          0.999     3.334    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegState_reg[3][3]
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     3.458 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.128    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     4.252 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     4.753    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     4.877 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     5.575    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     5.699 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     5.699    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.232 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     6.241    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.358 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.358    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.475 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.475    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.592 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.592    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.709 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.826 r  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.826    design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.141 f  design_1_i/BusController16_1/inst/Ready_INST_0_i_18/O[3]
                         net (fo=4, routed)           0.616     7.757    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Address_01[9]
    SLICE_X36Y130        LUT5 (Prop_lut5_I2_O)        0.307     8.064 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_30/O
                         net (fo=4, routed)           0.502     8.567    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]_1
    SLICE_X35Y128        LUT4 (Prop_lut4_I2_O)        0.124     8.691 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_12/O
                         net (fo=5, routed)           0.677     9.368    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]
    SLICE_X35Y129        LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_5/O
                         net (fo=3, routed)           0.329     9.821    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/probeDelay1_reg[0]
    SLICE_X34Y131        LUT3 (Prop_lut3_I2_O)        0.124     9.945 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[15]_INST_0_i_13/O
                         net (fo=2, routed)           0.652    10.597    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegWrite_reg
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    10.721 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10/O
                         net (fo=1, routed)           0.661    11.382    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.506 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_4/O
                         net (fo=2, routed)           0.275    11.781    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[1]_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    11.905 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_1/O
                         net (fo=73, routed)          1.328    13.233    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/CTLStart16
    SLICE_X40Y140        LUT6 (Prop_lut6_I1_O)        0.124    13.357 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[4][15]_i_1__0/O
                         net (fo=16, routed)          1.111    14.468    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[4][15]_i_1__0_n_0
    SLICE_X54Y144        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[4][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.713    68.383    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X54Y144        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[4][6]/C
                         clock pessimism              0.032    68.414    
                         clock uncertainty           -0.166    68.248    
    SLICE_X54Y144        FDRE (Setup_fdre_C_CE)      -0.169    68.079    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[4][6]
  -------------------------------------------------------------------
                         required time                         68.079    
                         arrival time                         -14.468    
  -------------------------------------------------------------------
                         slack                                 53.611    

Slack (MET) :             53.634ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[8][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.529ns  (logic 3.560ns (28.414%)  route 8.969ns (71.586%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=1 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 68.382 - 66.667 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.876     1.879    design_1_i/BusController16_1/inst/Clk
    SLICE_X29Y126        FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDCE (Prop_fdce_C_Q)         0.456     2.335 r  design_1_i/BusController16_1/inst/RegState_reg[3]/Q
                         net (fo=20, routed)          0.999     3.334    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegState_reg[3][3]
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     3.458 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.128    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     4.252 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     4.753    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     4.877 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     5.575    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     5.699 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     5.699    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.232 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     6.241    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.358 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.358    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.475 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.475    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.592 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.592    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.709 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.826 r  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.826    design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.141 f  design_1_i/BusController16_1/inst/Ready_INST_0_i_18/O[3]
                         net (fo=4, routed)           0.616     7.757    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Address_01[9]
    SLICE_X36Y130        LUT5 (Prop_lut5_I2_O)        0.307     8.064 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_30/O
                         net (fo=4, routed)           0.502     8.567    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]_1
    SLICE_X35Y128        LUT4 (Prop_lut4_I2_O)        0.124     8.691 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_12/O
                         net (fo=5, routed)           0.677     9.368    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]
    SLICE_X35Y129        LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_5/O
                         net (fo=3, routed)           0.329     9.821    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/probeDelay1_reg[0]
    SLICE_X34Y131        LUT3 (Prop_lut3_I2_O)        0.124     9.945 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[15]_INST_0_i_13/O
                         net (fo=2, routed)           0.652    10.597    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegWrite_reg
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    10.721 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10/O
                         net (fo=1, routed)           0.661    11.382    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.506 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_4/O
                         net (fo=2, routed)           0.275    11.781    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[1]_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    11.905 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_1/O
                         net (fo=73, routed)          1.324    13.229    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/CTLStart16
    SLICE_X45Y139        LUT6 (Prop_lut6_I1_O)        0.124    13.353 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[8][15]_i_1__0/O
                         net (fo=16, routed)          1.055    14.408    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[8][15]_i_1__0_n_0
    SLICE_X55Y142        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[8][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.712    68.382    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X55Y142        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[8][11]/C
                         clock pessimism              0.032    68.413    
                         clock uncertainty           -0.166    68.247    
    SLICE_X55Y142        FDRE (Setup_fdre_C_CE)      -0.205    68.042    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[8][11]
  -------------------------------------------------------------------
                         required time                         68.042    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                 53.634    

Slack (MET) :             53.634ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[8][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.529ns  (logic 3.560ns (28.414%)  route 8.969ns (71.586%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=1 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 68.382 - 66.667 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.876     1.879    design_1_i/BusController16_1/inst/Clk
    SLICE_X29Y126        FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDCE (Prop_fdce_C_Q)         0.456     2.335 r  design_1_i/BusController16_1/inst/RegState_reg[3]/Q
                         net (fo=20, routed)          0.999     3.334    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegState_reg[3][3]
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     3.458 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.128    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     4.252 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     4.753    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     4.877 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     5.575    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     5.699 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     5.699    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.232 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     6.241    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.358 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.358    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.475 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.475    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.592 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.592    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.709 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.826 r  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.826    design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.141 f  design_1_i/BusController16_1/inst/Ready_INST_0_i_18/O[3]
                         net (fo=4, routed)           0.616     7.757    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Address_01[9]
    SLICE_X36Y130        LUT5 (Prop_lut5_I2_O)        0.307     8.064 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_30/O
                         net (fo=4, routed)           0.502     8.567    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]_1
    SLICE_X35Y128        LUT4 (Prop_lut4_I2_O)        0.124     8.691 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_12/O
                         net (fo=5, routed)           0.677     9.368    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]
    SLICE_X35Y129        LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_5/O
                         net (fo=3, routed)           0.329     9.821    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/probeDelay1_reg[0]
    SLICE_X34Y131        LUT3 (Prop_lut3_I2_O)        0.124     9.945 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[15]_INST_0_i_13/O
                         net (fo=2, routed)           0.652    10.597    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegWrite_reg
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    10.721 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10/O
                         net (fo=1, routed)           0.661    11.382    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.506 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_4/O
                         net (fo=2, routed)           0.275    11.781    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[1]_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    11.905 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_1/O
                         net (fo=73, routed)          1.324    13.229    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/CTLStart16
    SLICE_X45Y139        LUT6 (Prop_lut6_I1_O)        0.124    13.353 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[8][15]_i_1__0/O
                         net (fo=16, routed)          1.055    14.408    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[8][15]_i_1__0_n_0
    SLICE_X55Y142        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[8][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.712    68.382    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X55Y142        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[8][15]/C
                         clock pessimism              0.032    68.413    
                         clock uncertainty           -0.166    68.247    
    SLICE_X55Y142        FDRE (Setup_fdre_C_CE)      -0.205    68.042    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[8][15]
  -------------------------------------------------------------------
                         required time                         68.042    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                 53.634    

Slack (MET) :             53.664ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[15][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.499ns  (logic 3.560ns (28.482%)  route 8.939ns (71.518%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=1 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 68.382 - 66.667 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.876     1.879    design_1_i/BusController16_1/inst/Clk
    SLICE_X29Y126        FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDCE (Prop_fdce_C_Q)         0.456     2.335 r  design_1_i/BusController16_1/inst/RegState_reg[3]/Q
                         net (fo=20, routed)          0.999     3.334    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegState_reg[3][3]
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     3.458 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.128    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     4.252 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     4.753    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     4.877 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     5.575    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     5.699 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     5.699    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.232 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     6.241    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.358 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.358    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.475 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.475    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.592 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.592    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.709 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.826 r  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.826    design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.141 f  design_1_i/BusController16_1/inst/Ready_INST_0_i_18/O[3]
                         net (fo=4, routed)           0.616     7.757    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Address_01[9]
    SLICE_X36Y130        LUT5 (Prop_lut5_I2_O)        0.307     8.064 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_30/O
                         net (fo=4, routed)           0.502     8.567    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]_1
    SLICE_X35Y128        LUT4 (Prop_lut4_I2_O)        0.124     8.691 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_12/O
                         net (fo=5, routed)           0.677     9.368    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]
    SLICE_X35Y129        LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_5/O
                         net (fo=3, routed)           0.329     9.821    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/probeDelay1_reg[0]
    SLICE_X34Y131        LUT3 (Prop_lut3_I2_O)        0.124     9.945 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[15]_INST_0_i_13/O
                         net (fo=2, routed)           0.652    10.597    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegWrite_reg
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    10.721 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10/O
                         net (fo=1, routed)           0.661    11.382    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.506 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_4/O
                         net (fo=2, routed)           0.694    12.200    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[1]_0
    SLICE_X32Y132        LUT6 (Prop_lut6_I3_O)        0.124    12.324 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FifoL[15][15]_i_3/O
                         net (fo=4, routed)           0.861    13.184    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FSM_sequential_RegState_reg[3]
    SLICE_X41Y139        LUT6 (Prop_lut6_I3_O)        0.124    13.308 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[15][15]_i_1__0/O
                         net (fo=16, routed)          1.070    14.378    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[15][15]_i_1__0_n_0
    SLICE_X55Y141        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[15][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.712    68.382    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X55Y141        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[15][11]/C
                         clock pessimism              0.032    68.413    
                         clock uncertainty           -0.166    68.247    
    SLICE_X55Y141        FDRE (Setup_fdre_C_CE)      -0.205    68.042    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[15][11]
  -------------------------------------------------------------------
                         required time                         68.042    
                         arrival time                         -14.378    
  -------------------------------------------------------------------
                         slack                                 53.664    

Slack (MET) :             53.664ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[15][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.499ns  (logic 3.560ns (28.482%)  route 8.939ns (71.518%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=1 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 68.382 - 66.667 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.876     1.879    design_1_i/BusController16_1/inst/Clk
    SLICE_X29Y126        FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDCE (Prop_fdce_C_Q)         0.456     2.335 r  design_1_i/BusController16_1/inst/RegState_reg[3]/Q
                         net (fo=20, routed)          0.999     3.334    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegState_reg[3][3]
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     3.458 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.128    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     4.252 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     4.753    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     4.877 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     5.575    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     5.699 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     5.699    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.232 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     6.241    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.358 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.358    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.475 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.475    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.592 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.592    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.709 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.826 r  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.826    design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.141 f  design_1_i/BusController16_1/inst/Ready_INST_0_i_18/O[3]
                         net (fo=4, routed)           0.616     7.757    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Address_01[9]
    SLICE_X36Y130        LUT5 (Prop_lut5_I2_O)        0.307     8.064 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_30/O
                         net (fo=4, routed)           0.502     8.567    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]_1
    SLICE_X35Y128        LUT4 (Prop_lut4_I2_O)        0.124     8.691 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_12/O
                         net (fo=5, routed)           0.677     9.368    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]
    SLICE_X35Y129        LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_5/O
                         net (fo=3, routed)           0.329     9.821    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/probeDelay1_reg[0]
    SLICE_X34Y131        LUT3 (Prop_lut3_I2_O)        0.124     9.945 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[15]_INST_0_i_13/O
                         net (fo=2, routed)           0.652    10.597    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegWrite_reg
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    10.721 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10/O
                         net (fo=1, routed)           0.661    11.382    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.506 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_4/O
                         net (fo=2, routed)           0.694    12.200    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[1]_0
    SLICE_X32Y132        LUT6 (Prop_lut6_I3_O)        0.124    12.324 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FifoL[15][15]_i_3/O
                         net (fo=4, routed)           0.861    13.184    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FSM_sequential_RegState_reg[3]
    SLICE_X41Y139        LUT6 (Prop_lut6_I3_O)        0.124    13.308 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[15][15]_i_1__0/O
                         net (fo=16, routed)          1.070    14.378    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[15][15]_i_1__0_n_0
    SLICE_X55Y141        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[15][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.712    68.382    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X55Y141        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[15][15]/C
                         clock pessimism              0.032    68.413    
                         clock uncertainty           -0.166    68.247    
    SLICE_X55Y141        FDRE (Setup_fdre_C_CE)      -0.205    68.042    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[15][15]
  -------------------------------------------------------------------
                         required time                         68.042    
                         arrival time                         -14.378    
  -------------------------------------------------------------------
                         slack                                 53.664    

Slack (MET) :             53.664ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[15][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.499ns  (logic 3.560ns (28.482%)  route 8.939ns (71.518%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=1 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 68.382 - 66.667 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.876     1.879    design_1_i/BusController16_1/inst/Clk
    SLICE_X29Y126        FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDCE (Prop_fdce_C_Q)         0.456     2.335 r  design_1_i/BusController16_1/inst/RegState_reg[3]/Q
                         net (fo=20, routed)          0.999     3.334    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegState_reg[3][3]
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     3.458 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.128    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     4.252 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     4.753    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     4.877 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     5.575    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     5.699 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     5.699    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.232 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     6.241    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.358 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.358    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.475 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.475    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.592 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.592    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.709 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.826 r  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.826    design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.141 f  design_1_i/BusController16_1/inst/Ready_INST_0_i_18/O[3]
                         net (fo=4, routed)           0.616     7.757    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Address_01[9]
    SLICE_X36Y130        LUT5 (Prop_lut5_I2_O)        0.307     8.064 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_30/O
                         net (fo=4, routed)           0.502     8.567    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]_1
    SLICE_X35Y128        LUT4 (Prop_lut4_I2_O)        0.124     8.691 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_12/O
                         net (fo=5, routed)           0.677     9.368    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]
    SLICE_X35Y129        LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_5/O
                         net (fo=3, routed)           0.329     9.821    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/probeDelay1_reg[0]
    SLICE_X34Y131        LUT3 (Prop_lut3_I2_O)        0.124     9.945 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[15]_INST_0_i_13/O
                         net (fo=2, routed)           0.652    10.597    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegWrite_reg
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    10.721 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10/O
                         net (fo=1, routed)           0.661    11.382    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.506 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_4/O
                         net (fo=2, routed)           0.694    12.200    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[1]_0
    SLICE_X32Y132        LUT6 (Prop_lut6_I3_O)        0.124    12.324 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FifoL[15][15]_i_3/O
                         net (fo=4, routed)           0.861    13.184    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FSM_sequential_RegState_reg[3]
    SLICE_X41Y139        LUT6 (Prop_lut6_I3_O)        0.124    13.308 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[15][15]_i_1__0/O
                         net (fo=16, routed)          1.070    14.378    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[15][15]_i_1__0_n_0
    SLICE_X55Y141        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[15][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.712    68.382    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X55Y141        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[15][2]/C
                         clock pessimism              0.032    68.413    
                         clock uncertainty           -0.166    68.247    
    SLICE_X55Y141        FDRE (Setup_fdre_C_CE)      -0.205    68.042    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[15][2]
  -------------------------------------------------------------------
                         required time                         68.042    
                         arrival time                         -14.378    
  -------------------------------------------------------------------
                         slack                                 53.664    

Slack (MET) :             53.671ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[13][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.529ns  (logic 3.560ns (28.415%)  route 8.969ns (71.585%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=1 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 68.383 - 66.667 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.876     1.879    design_1_i/BusController16_1/inst/Clk
    SLICE_X29Y126        FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDCE (Prop_fdce_C_Q)         0.456     2.335 r  design_1_i/BusController16_1/inst/RegState_reg[3]/Q
                         net (fo=20, routed)          0.999     3.334    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegState_reg[3][3]
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     3.458 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.128    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     4.252 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     4.753    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     4.877 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     5.575    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     5.699 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     5.699    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.232 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     6.241    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.358 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.358    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.475 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.475    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.592 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.592    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.709 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.826 r  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.826    design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.141 f  design_1_i/BusController16_1/inst/Ready_INST_0_i_18/O[3]
                         net (fo=4, routed)           0.616     7.757    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Address_01[9]
    SLICE_X36Y130        LUT5 (Prop_lut5_I2_O)        0.307     8.064 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_30/O
                         net (fo=4, routed)           0.502     8.567    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]_1
    SLICE_X35Y128        LUT4 (Prop_lut4_I2_O)        0.124     8.691 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_12/O
                         net (fo=5, routed)           0.677     9.368    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]
    SLICE_X35Y129        LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_5/O
                         net (fo=3, routed)           0.329     9.821    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/probeDelay1_reg[0]
    SLICE_X34Y131        LUT3 (Prop_lut3_I2_O)        0.124     9.945 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[15]_INST_0_i_13/O
                         net (fo=2, routed)           0.652    10.597    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegWrite_reg
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    10.721 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10/O
                         net (fo=1, routed)           0.661    11.382    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.506 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_4/O
                         net (fo=2, routed)           0.275    11.781    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[1]_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    11.905 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_1/O
                         net (fo=73, routed)          1.413    13.318    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/CTLStart16
    SLICE_X44Y140        LUT6 (Prop_lut6_I1_O)        0.124    13.442 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[13][15]_i_1__0/O
                         net (fo=16, routed)          0.966    14.408    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[13][15]_i_1__0_n_0
    SLICE_X54Y143        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[13][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.713    68.383    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X54Y143        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[13][11]/C
                         clock pessimism              0.032    68.414    
                         clock uncertainty           -0.166    68.248    
    SLICE_X54Y143        FDRE (Setup_fdre_C_CE)      -0.169    68.079    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[13][11]
  -------------------------------------------------------------------
                         required time                         68.079    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                 53.671    

Slack (MET) :             53.671ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[13][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.529ns  (logic 3.560ns (28.415%)  route 8.969ns (71.585%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=1 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 68.383 - 66.667 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.876     1.879    design_1_i/BusController16_1/inst/Clk
    SLICE_X29Y126        FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDCE (Prop_fdce_C_Q)         0.456     2.335 r  design_1_i/BusController16_1/inst/RegState_reg[3]/Q
                         net (fo=20, routed)          0.999     3.334    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegState_reg[3][3]
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     3.458 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.128    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     4.252 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     4.753    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     4.877 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     5.575    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     5.699 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     5.699    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.232 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     6.241    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.358 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.358    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.475 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.475    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.592 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.592    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.709 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.826 r  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.826    design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.141 f  design_1_i/BusController16_1/inst/Ready_INST_0_i_18/O[3]
                         net (fo=4, routed)           0.616     7.757    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Address_01[9]
    SLICE_X36Y130        LUT5 (Prop_lut5_I2_O)        0.307     8.064 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_30/O
                         net (fo=4, routed)           0.502     8.567    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]_1
    SLICE_X35Y128        LUT4 (Prop_lut4_I2_O)        0.124     8.691 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_12/O
                         net (fo=5, routed)           0.677     9.368    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]
    SLICE_X35Y129        LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_5/O
                         net (fo=3, routed)           0.329     9.821    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/probeDelay1_reg[0]
    SLICE_X34Y131        LUT3 (Prop_lut3_I2_O)        0.124     9.945 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[15]_INST_0_i_13/O
                         net (fo=2, routed)           0.652    10.597    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegWrite_reg
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    10.721 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10/O
                         net (fo=1, routed)           0.661    11.382    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.506 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_4/O
                         net (fo=2, routed)           0.275    11.781    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[1]_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    11.905 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_1/O
                         net (fo=73, routed)          1.413    13.318    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/CTLStart16
    SLICE_X44Y140        LUT6 (Prop_lut6_I1_O)        0.124    13.442 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[13][15]_i_1__0/O
                         net (fo=16, routed)          0.966    14.408    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[13][15]_i_1__0_n_0
    SLICE_X54Y143        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[13][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.713    68.383    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X54Y143        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[13][15]/C
                         clock pessimism              0.032    68.414    
                         clock uncertainty           -0.166    68.248    
    SLICE_X54Y143        FDRE (Setup_fdre_C_CE)      -0.169    68.079    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[13][15]
  -------------------------------------------------------------------
                         required time                         68.079    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                 53.671    

Slack (MET) :             53.671ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[13][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.529ns  (logic 3.560ns (28.415%)  route 8.969ns (71.585%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=1 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 68.383 - 66.667 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.876     1.879    design_1_i/BusController16_1/inst/Clk
    SLICE_X29Y126        FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDCE (Prop_fdce_C_Q)         0.456     2.335 r  design_1_i/BusController16_1/inst/RegState_reg[3]/Q
                         net (fo=20, routed)          0.999     3.334    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegState_reg[3][3]
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     3.458 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.128    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     4.252 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     4.753    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     4.877 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     5.575    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     5.699 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     5.699    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.232 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     6.241    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.358 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.358    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.475 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.475    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.592 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.592    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.709 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.826 r  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.826    design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.141 f  design_1_i/BusController16_1/inst/Ready_INST_0_i_18/O[3]
                         net (fo=4, routed)           0.616     7.757    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Address_01[9]
    SLICE_X36Y130        LUT5 (Prop_lut5_I2_O)        0.307     8.064 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_30/O
                         net (fo=4, routed)           0.502     8.567    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]_1
    SLICE_X35Y128        LUT4 (Prop_lut4_I2_O)        0.124     8.691 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_12/O
                         net (fo=5, routed)           0.677     9.368    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]
    SLICE_X35Y129        LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_5/O
                         net (fo=3, routed)           0.329     9.821    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/probeDelay1_reg[0]
    SLICE_X34Y131        LUT3 (Prop_lut3_I2_O)        0.124     9.945 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[15]_INST_0_i_13/O
                         net (fo=2, routed)           0.652    10.597    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegWrite_reg
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    10.721 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10/O
                         net (fo=1, routed)           0.661    11.382    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.506 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_4/O
                         net (fo=2, routed)           0.275    11.781    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[1]_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    11.905 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_1/O
                         net (fo=73, routed)          1.413    13.318    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/CTLStart16
    SLICE_X44Y140        LUT6 (Prop_lut6_I1_O)        0.124    13.442 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[13][15]_i_1__0/O
                         net (fo=16, routed)          0.966    14.408    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[13][15]_i_1__0_n_0
    SLICE_X54Y143        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[13][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.713    68.383    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X54Y143        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[13][4]/C
                         clock pessimism              0.032    68.414    
                         clock uncertainty           -0.166    68.248    
    SLICE_X54Y143        FDRE (Setup_fdre_C_CE)      -0.169    68.079    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[13][4]
  -------------------------------------------------------------------
                         required time                         68.079    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                 53.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/RegMode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/RegBurst_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.647     0.649    design_1_i/BusController16_1/inst/Clk
    SLICE_X31Y124        FDCE                                         r  design_1_i/BusController16_1/inst/RegMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDCE (Prop_fdce_C_Q)         0.141     0.790 r  design_1_i/BusController16_1/inst/RegMode_reg[1]/Q
                         net (fo=3, routed)           0.077     0.867    design_1_i/BusController16_1/inst/B16AXI32/RegMode_reg[1]_0[1]
    SLICE_X30Y124        LUT4 (Prop_lut4_I0_O)        0.045     0.912 r  design_1_i/BusController16_1/inst/B16AXI32/RegBurst_i_1/O
                         net (fo=1, routed)           0.000     0.912    design_1_i/BusController16_1/inst/B16AXI32/RegBurst_i_1_n_0
    SLICE_X30Y124        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/RegBurst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.916     0.918    design_1_i/BusController16_1/inst/B16AXI32/Clk
    SLICE_X30Y124        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/RegBurst_reg/C
                         clock pessimism             -0.256     0.662    
    SLICE_X30Y124        FDCE (Hold_fdce_C_D)         0.121     0.783    design_1_i/BusController16_1/inst/B16AXI32/RegBurst_reg
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/RegAddress_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.918%)  route 0.202ns (52.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.630     0.632    design_1_i/BusController16_1/inst/Clk
    SLICE_X33Y126        FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y126        FDCE (Prop_fdce_C_Q)         0.141     0.773 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]/Q
                         net (fo=3, routed)           0.202     0.975    design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[31]_0[14]
    SLICE_X34Y126        LUT6 (Prop_lut6_I4_O)        0.045     1.020 r  design_1_i/BusController16_1/inst/B16AXI32/RegAddress[15]_i_1/O
                         net (fo=1, routed)           0.000     1.020    design_1_i/BusController16_1/inst/B16AXI32/TransAddress[15]
    SLICE_X34Y126        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.898     0.900    design_1_i/BusController16_1/inst/B16AXI32/Clk
    SLICE_X34Y126        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[15]/C
                         clock pessimism             -0.238     0.662    
    SLICE_X34Y126        FDCE (Hold_fdce_C_D)         0.121     0.783    design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.013%)  route 0.186ns (49.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.652     0.654    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Clk
    SLICE_X29Y130        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.141     0.795 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[0]/Q
                         net (fo=15, routed)          0.186     0.981    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState[0]
    SLICE_X30Y129        LUT4 (Prop_lut4_I1_O)        0.045     1.026 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.026    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[1]_i_1_n_0
    SLICE_X30Y129        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.921     0.923    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Clk
    SLICE_X30Y129        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[1]/C
                         clock pessimism             -0.256     0.667    
    SLICE_X30Y129        FDCE (Hold_fdce_C_D)         0.120     0.787    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/RegCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/RegCount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.005%)  route 0.158ns (45.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.647     0.649    design_1_i/BusController16_1/inst/Clk
    SLICE_X28Y125        FDCE                                         r  design_1_i/BusController16_1/inst/RegCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDCE (Prop_fdce_C_Q)         0.141     0.790 r  design_1_i/BusController16_1/inst/RegCount_reg[0]/Q
                         net (fo=6, routed)           0.158     0.949    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegCount_reg[4]_0[0]
    SLICE_X29Y125        LUT3 (Prop_lut3_I2_O)        0.045     0.994 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegCount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.994    design_1_i/BusController16_1/inst/p_0_in[1]
    SLICE_X29Y125        FDCE                                         r  design_1_i/BusController16_1/inst/RegCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.916     0.918    design_1_i/BusController16_1/inst/Clk
    SLICE_X29Y125        FDCE                                         r  design_1_i/BusController16_1/inst/RegCount_reg[1]/C
                         clock pessimism             -0.256     0.662    
    SLICE_X29Y125        FDCE (Hold_fdce_C_D)         0.092     0.754    design_1_i/BusController16_1/inst/RegCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/RegMode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/RegMode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.647     0.649    design_1_i/BusController16_1/inst/Clk
    SLICE_X31Y124        FDCE                                         r  design_1_i/BusController16_1/inst/RegMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDCE (Prop_fdce_C_Q)         0.141     0.790 r  design_1_i/BusController16_1/inst/RegMode_reg[0]/Q
                         net (fo=3, routed)           0.178     0.968    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegMode_reg[1]_0[0]
    SLICE_X31Y124        LUT6 (Prop_lut6_I0_O)        0.045     1.013 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegMode[0]_i_1/O
                         net (fo=4, routed)           0.000     1.013    design_1_i/BusController16_1/inst/B16AXI32_n_47
    SLICE_X31Y124        FDCE                                         r  design_1_i/BusController16_1/inst/RegMode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.916     0.918    design_1_i/BusController16_1/inst/Clk
    SLICE_X31Y124        FDCE                                         r  design_1_i/BusController16_1/inst/RegMode_reg[0]/C
                         clock pessimism             -0.269     0.649    
    SLICE_X31Y124        FDCE (Hold_fdce_C_D)         0.091     0.740    design_1_i/BusController16_1/inst/RegMode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/PutP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/PutP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.638     0.640    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X37Y139        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/PutP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y139        FDCE (Prop_fdce_C_Q)         0.141     0.781 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/PutP_reg[3]/Q
                         net (fo=19, routed)          0.180     0.961    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/p_0_in[2]
    SLICE_X37Y139        LUT6 (Prop_lut6_I2_O)        0.045     1.006 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/PutP[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.006    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/PutP[3]_i_1__0_n_0
    SLICE_X37Y139        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/PutP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.910     0.912    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X37Y139        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/PutP_reg[3]/C
                         clock pessimism             -0.272     0.640    
    SLICE_X37Y139        FDCE (Hold_fdce_C_D)         0.091     0.731    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/PutP_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/RegCount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/RegCount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.604%)  route 0.182ns (49.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.647     0.649    design_1_i/BusController16_1/inst/Clk
    SLICE_X29Y125        FDCE                                         r  design_1_i/BusController16_1/inst/RegCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDCE (Prop_fdce_C_Q)         0.141     0.790 r  design_1_i/BusController16_1/inst/RegCount_reg[2]/Q
                         net (fo=4, routed)           0.182     0.972    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegCount_reg[4]_0[2]
    SLICE_X29Y125        LUT6 (Prop_lut6_I1_O)        0.045     1.017 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegCount[4]_i_1/O
                         net (fo=1, routed)           0.000     1.017    design_1_i/BusController16_1/inst/p_0_in[4]
    SLICE_X29Y125        FDCE                                         r  design_1_i/BusController16_1/inst/RegCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.916     0.918    design_1_i/BusController16_1/inst/Clk
    SLICE_X29Y125        FDCE                                         r  design_1_i/BusController16_1/inst/RegCount_reg[4]/C
                         clock pessimism             -0.269     0.649    
    SLICE_X29Y125        FDCE (Hold_fdce_C_D)         0.092     0.741    design_1_i/BusController16_1/inst/RegCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/RegAddress_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.896%)  route 0.219ns (54.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.629     0.631    design_1_i/BusController16_1/inst/Clk
    SLICE_X33Y125        FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDCE (Prop_fdce_C_Q)         0.141     0.772 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]/Q
                         net (fo=3, routed)           0.219     0.991    design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[31]_0[10]
    SLICE_X35Y126        LUT6 (Prop_lut6_I4_O)        0.045     1.036 r  design_1_i/BusController16_1/inst/B16AXI32/RegAddress[11]_i_1/O
                         net (fo=1, routed)           0.000     1.036    design_1_i/BusController16_1/inst/B16AXI32/TransAddress[11]
    SLICE_X35Y126        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.898     0.900    design_1_i/BusController16_1/inst/B16AXI32/Clk
    SLICE_X35Y126        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[11]/C
                         clock pessimism             -0.238     0.662    
    SLICE_X35Y126        FDCE (Hold_fdce_C_D)         0.091     0.753    design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.311%)  route 0.207ns (52.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.652     0.654    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Clk
    SLICE_X29Y130        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.141     0.795 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[0]/Q
                         net (fo=15, routed)          0.207     1.002    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState[0]
    SLICE_X28Y129        LUT5 (Prop_lut5_I1_O)        0.045     1.047 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_2/O
                         net (fo=1, routed)           0.000     1.047    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_2_n_0
    SLICE_X28Y129        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.921     0.923    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Clk
    SLICE_X28Y129        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[3]/C
                         clock pessimism             -0.256     0.667    
    SLICE_X28Y129        FDCE (Hold_fdce_C_D)         0.091     0.758    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.688%)  route 0.196ns (51.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.651     0.653    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Clk
    SLICE_X28Y129        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y129        FDCE (Prop_fdce_C_Q)         0.141     0.794 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[3]/Q
                         net (fo=16, routed)          0.196     0.990    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState[3]
    SLICE_X28Y129        LUT6 (Prop_lut6_I0_O)        0.045     1.035 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.035    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[2]_i_1_n_0
    SLICE_X28Y129        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.921     0.923    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Clk
    SLICE_X28Y129        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]/C
                         clock pessimism             -0.270     0.653    
    SLICE_X28Y129        FDCE (Hold_fdce_C_D)         0.092     0.745    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.667
Sources:            { design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         66.667      64.511     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         66.667      65.418     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X43Y140    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[1][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X42Y137    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[1][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X42Y137    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[1][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X43Y140    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[1][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X43Y140    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[1][15]/C
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X39Y135    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[1][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X40Y139    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[1][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         66.667      65.667     SLICE_X39Y135    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[1][3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       66.667      146.693    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X35Y126    design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X35Y126    design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X34Y126    design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X34Y126    design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X34Y126    design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X34Y126    design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X28Y123    design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X28Y123    design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X35Y126    design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         33.333      32.833     SLICE_X32Y126    design_1_i/BusController16_1/inst/B16AXI32/RegByteEn32_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X40Y136    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[2][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X40Y136    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[2][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X40Y142    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[2][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X40Y136    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[2][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X40Y136    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[2][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X40Y142    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[2][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X40Y142    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[2][15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X40Y142    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[2][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X40Y142    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[2][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         33.333      32.833     SLICE_X40Y136    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[2][7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       29.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.703ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@33.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.766ns (23.291%)  route 2.523ns (76.709%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 35.030 - 33.333 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.887     1.890    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y115        FDCE (Prop_fdce_C_Q)         0.518     2.408 f  design_1_i/BusController16_1/inst/count_reg[7]/Q
                         net (fo=2, routed)           1.075     3.483    design_1_i/BusController16_1/inst/count_reg[7]
    SLICE_X31Y115        LUT6 (Prop_lut6_I3_O)        0.124     3.607 f  design_1_i/BusController16_1/inst/reset_n_INST_0_i_1/O
                         net (fo=2, routed)           0.806     4.413    design_1_i/BusController16_1/inst/reset_n_INST_0_i_1_n_0
    SLICE_X31Y114        LUT5 (Prop_lut5_I0_O)        0.124     4.537 r  design_1_i/BusController16_1/inst/count[0]_i_1/O
                         net (fo=13, routed)          0.642     5.179    design_1_i/BusController16_1/inst/sel
    SLICE_X30Y117        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.694    35.030    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y117        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[12]/C
                         clock pessimism              0.167    35.197    
                         clock uncertainty           -0.147    35.051    
    SLICE_X30Y117        FDCE (Setup_fdce_C_CE)      -0.169    34.882    design_1_i/BusController16_1/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         34.882    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                 29.703    

Slack (MET) :             29.715ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@33.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.766ns (23.369%)  route 2.512ns (76.631%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 35.031 - 33.333 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.887     1.890    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y115        FDCE (Prop_fdce_C_Q)         0.518     2.408 f  design_1_i/BusController16_1/inst/count_reg[7]/Q
                         net (fo=2, routed)           1.075     3.483    design_1_i/BusController16_1/inst/count_reg[7]
    SLICE_X31Y115        LUT6 (Prop_lut6_I3_O)        0.124     3.607 f  design_1_i/BusController16_1/inst/reset_n_INST_0_i_1/O
                         net (fo=2, routed)           0.806     4.413    design_1_i/BusController16_1/inst/reset_n_INST_0_i_1_n_0
    SLICE_X31Y114        LUT5 (Prop_lut5_I0_O)        0.124     4.537 r  design_1_i/BusController16_1/inst/count[0]_i_1/O
                         net (fo=13, routed)          0.631     5.168    design_1_i/BusController16_1/inst/sel
    SLICE_X30Y116        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.695    35.031    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y116        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[10]/C
                         clock pessimism              0.167    35.198    
                         clock uncertainty           -0.147    35.052    
    SLICE_X30Y116        FDCE (Setup_fdce_C_CE)      -0.169    34.883    design_1_i/BusController16_1/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                         34.883    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                 29.715    

Slack (MET) :             29.715ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@33.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.766ns (23.369%)  route 2.512ns (76.631%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 35.031 - 33.333 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.887     1.890    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y115        FDCE (Prop_fdce_C_Q)         0.518     2.408 f  design_1_i/BusController16_1/inst/count_reg[7]/Q
                         net (fo=2, routed)           1.075     3.483    design_1_i/BusController16_1/inst/count_reg[7]
    SLICE_X31Y115        LUT6 (Prop_lut6_I3_O)        0.124     3.607 f  design_1_i/BusController16_1/inst/reset_n_INST_0_i_1/O
                         net (fo=2, routed)           0.806     4.413    design_1_i/BusController16_1/inst/reset_n_INST_0_i_1_n_0
    SLICE_X31Y114        LUT5 (Prop_lut5_I0_O)        0.124     4.537 r  design_1_i/BusController16_1/inst/count[0]_i_1/O
                         net (fo=13, routed)          0.631     5.168    design_1_i/BusController16_1/inst/sel
    SLICE_X30Y116        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.695    35.031    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y116        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[11]/C
                         clock pessimism              0.167    35.198    
                         clock uncertainty           -0.147    35.052    
    SLICE_X30Y116        FDCE (Setup_fdce_C_CE)      -0.169    34.883    design_1_i/BusController16_1/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         34.883    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                 29.715    

Slack (MET) :             29.715ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@33.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.766ns (23.369%)  route 2.512ns (76.631%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 35.031 - 33.333 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.887     1.890    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y115        FDCE (Prop_fdce_C_Q)         0.518     2.408 f  design_1_i/BusController16_1/inst/count_reg[7]/Q
                         net (fo=2, routed)           1.075     3.483    design_1_i/BusController16_1/inst/count_reg[7]
    SLICE_X31Y115        LUT6 (Prop_lut6_I3_O)        0.124     3.607 f  design_1_i/BusController16_1/inst/reset_n_INST_0_i_1/O
                         net (fo=2, routed)           0.806     4.413    design_1_i/BusController16_1/inst/reset_n_INST_0_i_1_n_0
    SLICE_X31Y114        LUT5 (Prop_lut5_I0_O)        0.124     4.537 r  design_1_i/BusController16_1/inst/count[0]_i_1/O
                         net (fo=13, routed)          0.631     5.168    design_1_i/BusController16_1/inst/sel
    SLICE_X30Y116        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.695    35.031    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y116        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[8]/C
                         clock pessimism              0.167    35.198    
                         clock uncertainty           -0.147    35.052    
    SLICE_X30Y116        FDCE (Setup_fdce_C_CE)      -0.169    34.883    design_1_i/BusController16_1/inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                         34.883    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                 29.715    

Slack (MET) :             29.715ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@33.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.766ns (23.369%)  route 2.512ns (76.631%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 35.031 - 33.333 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.887     1.890    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y115        FDCE (Prop_fdce_C_Q)         0.518     2.408 f  design_1_i/BusController16_1/inst/count_reg[7]/Q
                         net (fo=2, routed)           1.075     3.483    design_1_i/BusController16_1/inst/count_reg[7]
    SLICE_X31Y115        LUT6 (Prop_lut6_I3_O)        0.124     3.607 f  design_1_i/BusController16_1/inst/reset_n_INST_0_i_1/O
                         net (fo=2, routed)           0.806     4.413    design_1_i/BusController16_1/inst/reset_n_INST_0_i_1_n_0
    SLICE_X31Y114        LUT5 (Prop_lut5_I0_O)        0.124     4.537 r  design_1_i/BusController16_1/inst/count[0]_i_1/O
                         net (fo=13, routed)          0.631     5.168    design_1_i/BusController16_1/inst/sel
    SLICE_X30Y116        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.695    35.031    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y116        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[9]/C
                         clock pessimism              0.167    35.198    
                         clock uncertainty           -0.147    35.052    
    SLICE_X30Y116        FDCE (Setup_fdce_C_CE)      -0.169    34.883    design_1_i/BusController16_1/inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                         34.883    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                 29.715    

Slack (MET) :             29.808ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@33.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.766ns (24.040%)  route 2.420ns (75.960%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 35.033 - 33.333 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.887     1.890    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y115        FDCE (Prop_fdce_C_Q)         0.518     2.408 f  design_1_i/BusController16_1/inst/count_reg[7]/Q
                         net (fo=2, routed)           1.075     3.483    design_1_i/BusController16_1/inst/count_reg[7]
    SLICE_X31Y115        LUT6 (Prop_lut6_I3_O)        0.124     3.607 f  design_1_i/BusController16_1/inst/reset_n_INST_0_i_1/O
                         net (fo=2, routed)           0.806     4.413    design_1_i/BusController16_1/inst/reset_n_INST_0_i_1_n_0
    SLICE_X31Y114        LUT5 (Prop_lut5_I0_O)        0.124     4.537 r  design_1_i/BusController16_1/inst/count[0]_i_1/O
                         net (fo=13, routed)          0.539     5.076    design_1_i/BusController16_1/inst/sel
    SLICE_X30Y114        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.697    35.033    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y114        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[0]/C
                         clock pessimism              0.167    35.200    
                         clock uncertainty           -0.147    35.054    
    SLICE_X30Y114        FDCE (Setup_fdce_C_CE)      -0.169    34.885    design_1_i/BusController16_1/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         34.885    
                         arrival time                          -5.076    
  -------------------------------------------------------------------
                         slack                                 29.808    

Slack (MET) :             29.808ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@33.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.766ns (24.040%)  route 2.420ns (75.960%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 35.033 - 33.333 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.887     1.890    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y115        FDCE (Prop_fdce_C_Q)         0.518     2.408 f  design_1_i/BusController16_1/inst/count_reg[7]/Q
                         net (fo=2, routed)           1.075     3.483    design_1_i/BusController16_1/inst/count_reg[7]
    SLICE_X31Y115        LUT6 (Prop_lut6_I3_O)        0.124     3.607 f  design_1_i/BusController16_1/inst/reset_n_INST_0_i_1/O
                         net (fo=2, routed)           0.806     4.413    design_1_i/BusController16_1/inst/reset_n_INST_0_i_1_n_0
    SLICE_X31Y114        LUT5 (Prop_lut5_I0_O)        0.124     4.537 r  design_1_i/BusController16_1/inst/count[0]_i_1/O
                         net (fo=13, routed)          0.539     5.076    design_1_i/BusController16_1/inst/sel
    SLICE_X30Y114        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.697    35.033    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y114        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[1]/C
                         clock pessimism              0.167    35.200    
                         clock uncertainty           -0.147    35.054    
    SLICE_X30Y114        FDCE (Setup_fdce_C_CE)      -0.169    34.885    design_1_i/BusController16_1/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         34.885    
                         arrival time                          -5.076    
  -------------------------------------------------------------------
                         slack                                 29.808    

Slack (MET) :             29.808ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@33.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.766ns (24.040%)  route 2.420ns (75.960%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 35.033 - 33.333 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.887     1.890    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y115        FDCE (Prop_fdce_C_Q)         0.518     2.408 f  design_1_i/BusController16_1/inst/count_reg[7]/Q
                         net (fo=2, routed)           1.075     3.483    design_1_i/BusController16_1/inst/count_reg[7]
    SLICE_X31Y115        LUT6 (Prop_lut6_I3_O)        0.124     3.607 f  design_1_i/BusController16_1/inst/reset_n_INST_0_i_1/O
                         net (fo=2, routed)           0.806     4.413    design_1_i/BusController16_1/inst/reset_n_INST_0_i_1_n_0
    SLICE_X31Y114        LUT5 (Prop_lut5_I0_O)        0.124     4.537 r  design_1_i/BusController16_1/inst/count[0]_i_1/O
                         net (fo=13, routed)          0.539     5.076    design_1_i/BusController16_1/inst/sel
    SLICE_X30Y114        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.697    35.033    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y114        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[2]/C
                         clock pessimism              0.167    35.200    
                         clock uncertainty           -0.147    35.054    
    SLICE_X30Y114        FDCE (Setup_fdce_C_CE)      -0.169    34.885    design_1_i/BusController16_1/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         34.885    
                         arrival time                          -5.076    
  -------------------------------------------------------------------
                         slack                                 29.808    

Slack (MET) :             29.808ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@33.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.766ns (24.040%)  route 2.420ns (75.960%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 35.033 - 33.333 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.887     1.890    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y115        FDCE (Prop_fdce_C_Q)         0.518     2.408 f  design_1_i/BusController16_1/inst/count_reg[7]/Q
                         net (fo=2, routed)           1.075     3.483    design_1_i/BusController16_1/inst/count_reg[7]
    SLICE_X31Y115        LUT6 (Prop_lut6_I3_O)        0.124     3.607 f  design_1_i/BusController16_1/inst/reset_n_INST_0_i_1/O
                         net (fo=2, routed)           0.806     4.413    design_1_i/BusController16_1/inst/reset_n_INST_0_i_1_n_0
    SLICE_X31Y114        LUT5 (Prop_lut5_I0_O)        0.124     4.537 r  design_1_i/BusController16_1/inst/count[0]_i_1/O
                         net (fo=13, routed)          0.539     5.076    design_1_i/BusController16_1/inst/sel
    SLICE_X30Y114        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.697    35.033    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y114        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[3]/C
                         clock pessimism              0.167    35.200    
                         clock uncertainty           -0.147    35.054    
    SLICE_X30Y114        FDCE (Setup_fdce_C_CE)      -0.169    34.885    design_1_i/BusController16_1/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         34.885    
                         arrival time                          -5.076    
  -------------------------------------------------------------------
                         slack                                 29.808    

Slack (MET) :             29.871ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@33.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.766ns (24.342%)  route 2.381ns (75.658%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 35.032 - 33.333 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.887     1.890    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y115        FDCE (Prop_fdce_C_Q)         0.518     2.408 f  design_1_i/BusController16_1/inst/count_reg[7]/Q
                         net (fo=2, routed)           1.075     3.483    design_1_i/BusController16_1/inst/count_reg[7]
    SLICE_X31Y115        LUT6 (Prop_lut6_I3_O)        0.124     3.607 f  design_1_i/BusController16_1/inst/reset_n_INST_0_i_1/O
                         net (fo=2, routed)           0.806     4.413    design_1_i/BusController16_1/inst/reset_n_INST_0_i_1_n_0
    SLICE_X31Y114        LUT5 (Prop_lut5_I0_O)        0.124     4.537 r  design_1_i/BusController16_1/inst/count[0]_i_1/O
                         net (fo=13, routed)          0.500     5.037    design_1_i/BusController16_1/inst/sel
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.696    35.032    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[4]/C
                         clock pessimism              0.191    35.223    
                         clock uncertainty           -0.147    35.077    
    SLICE_X30Y115        FDCE (Setup_fdce_C_CE)      -0.169    34.908    design_1_i/BusController16_1/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         34.908    
                         arrival time                          -5.037    
  -------------------------------------------------------------------
                         slack                                 29.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.656     0.658    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y115        FDCE (Prop_fdce_C_Q)         0.164     0.822 r  design_1_i/BusController16_1/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.126     0.948    design_1_i/BusController16_1/inst/count_reg[6]
    SLICE_X30Y115        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.058 r  design_1_i/BusController16_1/inst/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.058    design_1_i/BusController16_1/inst/count_reg[4]_i_1_n_5
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.926     0.928    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[6]/C
                         clock pessimism             -0.270     0.658    
    SLICE_X30Y115        FDCE (Hold_fdce_C_D)         0.134     0.792    design_1_i/BusController16_1/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.655     0.657    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y116        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y116        FDCE (Prop_fdce_C_Q)         0.164     0.821 r  design_1_i/BusController16_1/inst/count_reg[10]/Q
                         net (fo=2, routed)           0.127     0.948    design_1_i/BusController16_1/inst/count_reg[10]
    SLICE_X30Y116        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.058 r  design_1_i/BusController16_1/inst/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.058    design_1_i/BusController16_1/inst/count_reg[8]_i_1_n_5
    SLICE_X30Y116        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.925     0.927    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y116        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[10]/C
                         clock pessimism             -0.270     0.657    
    SLICE_X30Y116        FDCE (Hold_fdce_C_D)         0.134     0.791    design_1_i/BusController16_1/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.656     0.658    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y115        FDCE (Prop_fdce_C_Q)         0.164     0.822 r  design_1_i/BusController16_1/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.126     0.948    design_1_i/BusController16_1/inst/count_reg[6]
    SLICE_X30Y115        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.094 r  design_1_i/BusController16_1/inst/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.094    design_1_i/BusController16_1/inst/count_reg[4]_i_1_n_4
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.926     0.928    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[7]/C
                         clock pessimism             -0.270     0.658    
    SLICE_X30Y115        FDCE (Hold_fdce_C_D)         0.134     0.792    design_1_i/BusController16_1/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.655     0.657    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y116        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y116        FDCE (Prop_fdce_C_Q)         0.164     0.821 r  design_1_i/BusController16_1/inst/count_reg[10]/Q
                         net (fo=2, routed)           0.127     0.948    design_1_i/BusController16_1/inst/count_reg[10]
    SLICE_X30Y116        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.094 r  design_1_i/BusController16_1/inst/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.094    design_1_i/BusController16_1/inst/count_reg[8]_i_1_n_4
    SLICE_X30Y116        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.925     0.927    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y116        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[11]/C
                         clock pessimism             -0.270     0.657    
    SLICE_X30Y116        FDCE (Hold_fdce_C_D)         0.134     0.791    design_1_i/BusController16_1/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.656     0.658    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y114        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y114        FDCE (Prop_fdce_C_Q)         0.164     0.822 f  design_1_i/BusController16_1/inst/count_reg[0]/Q
                         net (fo=2, routed)           0.175     0.997    design_1_i/BusController16_1/inst/count_reg[0]
    SLICE_X30Y114        LUT1 (Prop_lut1_I0_O)        0.045     1.042 r  design_1_i/BusController16_1/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.042    design_1_i/BusController16_1/inst/count[0]_i_6_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.112 r  design_1_i/BusController16_1/inst/count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.112    design_1_i/BusController16_1/inst/count_reg[0]_i_2_n_7
    SLICE_X30Y114        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.927     0.929    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y114        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[0]/C
                         clock pessimism             -0.271     0.658    
    SLICE_X30Y114        FDCE (Hold_fdce_C_D)         0.134     0.792    design_1_i/BusController16_1/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.279ns (60.602%)  route 0.181ns (39.398%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.655     0.657    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y116        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y116        FDCE (Prop_fdce_C_Q)         0.164     0.821 r  design_1_i/BusController16_1/inst/count_reg[8]/Q
                         net (fo=2, routed)           0.181     1.002    design_1_i/BusController16_1/inst/count_reg[8]
    SLICE_X30Y116        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.117 r  design_1_i/BusController16_1/inst/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.117    design_1_i/BusController16_1/inst/count_reg[8]_i_1_n_7
    SLICE_X30Y116        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.925     0.927    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y116        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[8]/C
                         clock pessimism             -0.270     0.657    
    SLICE_X30Y116        FDCE (Hold_fdce_C_D)         0.134     0.791    design_1_i/BusController16_1/inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.275ns (59.685%)  route 0.186ns (40.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.656     0.658    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y115        FDCE (Prop_fdce_C_Q)         0.164     0.822 r  design_1_i/BusController16_1/inst/count_reg[5]/Q
                         net (fo=2, routed)           0.186     1.008    design_1_i/BusController16_1/inst/count_reg[5]
    SLICE_X30Y115        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.119 r  design_1_i/BusController16_1/inst/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.119    design_1_i/BusController16_1/inst/count_reg[4]_i_1_n_6
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.926     0.928    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[5]/C
                         clock pessimism             -0.270     0.658    
    SLICE_X30Y115        FDCE (Hold_fdce_C_D)         0.134     0.792    design_1_i/BusController16_1/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.275ns (59.636%)  route 0.186ns (40.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.655     0.657    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y116        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y116        FDCE (Prop_fdce_C_Q)         0.164     0.821 r  design_1_i/BusController16_1/inst/count_reg[9]/Q
                         net (fo=2, routed)           0.186     1.007    design_1_i/BusController16_1/inst/count_reg[9]
    SLICE_X30Y116        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.118 r  design_1_i/BusController16_1/inst/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.118    design_1_i/BusController16_1/inst/count_reg[8]_i_1_n_6
    SLICE_X30Y116        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.925     0.927    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y116        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[9]/C
                         clock pessimism             -0.270     0.657    
    SLICE_X30Y116        FDCE (Hold_fdce_C_D)         0.134     0.791    design_1_i/BusController16_1/inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.431%)  route 0.183ns (39.569%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.654     0.656    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y117        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDCE (Prop_fdce_C_Q)         0.164     0.820 r  design_1_i/BusController16_1/inst/count_reg[12]/Q
                         net (fo=2, routed)           0.183     1.003    design_1_i/BusController16_1/inst/count_reg[12]
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.118 r  design_1_i/BusController16_1/inst/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.118    design_1_i/BusController16_1/inst/count_reg[12]_i_1_n_7
    SLICE_X30Y117        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.924     0.926    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y117        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[12]/C
                         clock pessimism             -0.270     0.656    
    SLICE_X30Y117        FDCE (Hold_fdce_C_D)         0.134     0.790    design_1_i/BusController16_1/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.314ns (64.181%)  route 0.175ns (35.819%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.656     0.658    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y114        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y114        FDCE (Prop_fdce_C_Q)         0.164     0.822 f  design_1_i/BusController16_1/inst/count_reg[0]/Q
                         net (fo=2, routed)           0.175     0.997    design_1_i/BusController16_1/inst/count_reg[0]
    SLICE_X30Y114        LUT1 (Prop_lut1_I0_O)        0.045     1.042 r  design_1_i/BusController16_1/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.042    design_1_i/BusController16_1/inst/count[0]_i_6_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.147 r  design_1_i/BusController16_1/inst/count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.147    design_1_i/BusController16_1/inst/count_reg[0]_i_2_n_6
    SLICE_X30Y114        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.927     0.929    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y114        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[1]/C
                         clock pessimism             -0.271     0.658    
    SLICE_X30Y114        FDCE (Hold_fdce_C_D)         0.134     0.792    design_1_i/BusController16_1/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.355    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         33.333      32.333     SLICE_X30Y114    design_1_i/BusController16_1/inst/count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         33.333      32.333     SLICE_X30Y116    design_1_i/BusController16_1/inst/count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         33.333      32.333     SLICE_X30Y116    design_1_i/BusController16_1/inst/count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         33.333      32.333     SLICE_X30Y117    design_1_i/BusController16_1/inst/count_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         33.333      32.333     SLICE_X30Y114    design_1_i/BusController16_1/inst/count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         33.333      32.333     SLICE_X30Y114    design_1_i/BusController16_1/inst/count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         33.333      32.333     SLICE_X30Y114    design_1_i/BusController16_1/inst/count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         33.333      32.333     SLICE_X30Y115    design_1_i/BusController16_1/inst/count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X30Y116    design_1_i/BusController16_1/inst/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X30Y116    design_1_i/BusController16_1/inst/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X30Y117    design_1_i/BusController16_1/inst/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X30Y115    design_1_i/BusController16_1/inst/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X30Y115    design_1_i/BusController16_1/inst/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X30Y115    design_1_i/BusController16_1/inst/count_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X30Y115    design_1_i/BusController16_1/inst/count_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X30Y116    design_1_i/BusController16_1/inst/count_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X30Y116    design_1_i/BusController16_1/inst/count_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X30Y114    design_1_i/BusController16_1/inst/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X30Y114    design_1_i/BusController16_1/inst/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X30Y116    design_1_i/BusController16_1/inst/count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X30Y116    design_1_i/BusController16_1/inst/count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X30Y116    design_1_i/BusController16_1/inst/count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X30Y116    design_1_i/BusController16_1/inst/count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X30Y117    design_1_i/BusController16_1/inst/count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X30Y117    design_1_i/BusController16_1/inst/count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X30Y114    design_1_i/BusController16_1/inst/count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X30Y114    design_1_i/BusController16_1/inst/count_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.667      16.167     SLICE_X30Y114    design_1_i/BusController16_1/inst/count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.343ns  (logic 3.175ns (22.137%)  route 11.168ns (77.863%))
  Logic Levels:           16  (CARRY4=6 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 18.447 - 16.667 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653     1.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518     2.174 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.956     4.130    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X30Y126        LUT5 (Prop_lut5_I2_O)        0.124     4.254 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.924    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     5.048 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     5.549    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     5.673 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     6.371    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     6.495 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     6.495    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.028 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     7.037    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.154    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.271    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.388    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.505    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.744 f  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/O[2]
                         net (fo=2, routed)           0.618     8.362    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Address_01[1]
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.301     8.663 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_8/O
                         net (fo=7, routed)           0.862     9.525    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress_reg[28]_2[0]
    SLICE_X35Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.649 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_13/O
                         net (fo=2, routed)           0.961    10.610    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/probeDelay1_reg[0]_2
    SLICE_X36Y129        LUT6 (Prop_lut6_I3_O)        0.124    10.734 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_11/O
                         net (fo=2, routed)           0.947    11.682    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegWrite_reg
    SLICE_X31Y130        LUT6 (Prop_lut6_I0_O)        0.124    11.806 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_4/O
                         net (fo=6, routed)           0.469    12.274    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]_1
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    12.398 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_1/O
                         net (fo=12, routed)          1.398    13.796    design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/AXIEnables
    SLICE_X40Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.920 r  design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/InD[12]_INST_0/O
                         net (fo=3, routed)           2.078    15.999    design_1_i/ila_0/inst/ila_core_inst/probe1[12]
    SLICE_X90Y114        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.777    18.447    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y114        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/CLK
                         clock pessimism              0.014    18.461    
                         clock uncertainty           -0.132    18.329    
    SLICE_X90Y114        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    18.285    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8
  -------------------------------------------------------------------
                         required time                         18.285    
                         arrival time                         -15.999    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.987ns  (logic 3.534ns (25.267%)  route 10.453ns (74.733%))
  Logic Levels:           18  (CARRY4=7 LUT4=2 LUT5=5 LUT6=4)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 18.447 - 16.667 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653     1.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518     2.174 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.956     4.130    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X30Y126        LUT5 (Prop_lut5_I2_O)        0.124     4.254 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.924    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     5.048 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     5.549    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     5.673 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     6.371    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     6.495 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     6.495    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.028 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     7.037    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.154    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.271    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.388    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.505    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.622    design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.945 r  design_1_i/BusController16_1/inst/Ready_INST_0_i_18/O[1]
                         net (fo=2, routed)           0.468     8.413    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Address_01[7]
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.306     8.719 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_19/O
                         net (fo=5, routed)           0.544     9.264    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/probeDelay1_reg[0]_0[4]
    SLICE_X37Y129        LUT6 (Prop_lut6_I5_O)        0.124     9.388 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_11/O
                         net (fo=1, routed)           0.149     9.537    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_11_n_0
    SLICE_X37Y129        LUT4 (Prop_lut4_I3_O)        0.124     9.661 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_4/O
                         net (fo=6, routed)           1.026    10.687    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress_reg[22]_0
    SLICE_X35Y131        LUT6 (Prop_lut6_I0_O)        0.124    10.811 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Ready_INST_0_i_3/O
                         net (fo=10, routed)          0.876    11.687    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/probeDelay1_reg[0]
    SLICE_X30Y129        LUT6 (Prop_lut6_I4_O)        0.124    11.811 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_6/O
                         net (fo=1, routed)           0.488    12.299    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_6_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I1_O)        0.124    12.423 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_1/O
                         net (fo=5, routed)           1.099    13.523    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_1_n_0
    SLICE_X37Y124        LUT4 (Prop_lut4_I0_O)        0.153    13.676 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0/O
                         net (fo=3, routed)           1.967    15.643    design_1_i/ila_0/inst/ila_core_inst/probe1[13]
    SLICE_X90Y114        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.777    18.447    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y114        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/CLK
                         clock pessimism              0.014    18.461    
                         clock uncertainty           -0.132    18.329    
    SLICE_X90Y114        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.233    18.096    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8
  -------------------------------------------------------------------
                         required time                         18.096    
                         arrival time                         -15.643    
  -------------------------------------------------------------------
                         slack                                  2.453    

Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.200ns  (logic 3.175ns (22.358%)  route 11.025ns (77.642%))
  Logic Levels:           16  (CARRY4=6 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 18.447 - 16.667 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653     1.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518     2.174 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.956     4.130    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X30Y126        LUT5 (Prop_lut5_I2_O)        0.124     4.254 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.924    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     5.048 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     5.549    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     5.673 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     6.371    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     6.495 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     6.495    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.028 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     7.037    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.154    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.271    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.388    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.505    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.744 f  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/O[2]
                         net (fo=2, routed)           0.618     8.362    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Address_01[1]
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.301     8.663 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_8/O
                         net (fo=7, routed)           0.862     9.525    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress_reg[28]_2[0]
    SLICE_X35Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.649 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_13/O
                         net (fo=2, routed)           0.961    10.610    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/probeDelay1_reg[0]_2
    SLICE_X36Y129        LUT6 (Prop_lut6_I3_O)        0.124    10.734 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_11/O
                         net (fo=2, routed)           0.947    11.682    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegWrite_reg
    SLICE_X31Y130        LUT6 (Prop_lut6_I0_O)        0.124    11.806 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_4/O
                         net (fo=6, routed)           0.469    12.274    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]_1
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    12.398 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_1/O
                         net (fo=12, routed)          1.246    13.644    design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/AXIEnables
    SLICE_X40Y144        LUT6 (Prop_lut6_I0_O)        0.124    13.768 r  design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/InD[2]_INST_0/O
                         net (fo=3, routed)           2.088    15.856    design_1_i/ila_0/inst/ila_core_inst/probe1[2]
    SLICE_X90Y113        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.777    18.447    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y113        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
                         clock pessimism              0.014    18.461    
                         clock uncertainty           -0.132    18.329    
    SLICE_X90Y113        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    18.311    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8
  -------------------------------------------------------------------
                         required time                         18.311    
                         arrival time                         -15.856    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.348ns  (logic 3.175ns (22.129%)  route 11.173ns (77.871%))
  Logic Levels:           16  (CARRY4=6 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 18.447 - 16.667 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653     1.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518     2.174 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.956     4.130    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X30Y126        LUT5 (Prop_lut5_I2_O)        0.124     4.254 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.924    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     5.048 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     5.549    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     5.673 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     6.371    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     6.495 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     6.495    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.028 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     7.037    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.154    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.271    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.388    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.505    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.744 f  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/O[2]
                         net (fo=2, routed)           0.618     8.362    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Address_01[1]
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.301     8.663 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_8/O
                         net (fo=7, routed)           0.862     9.525    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress_reg[28]_2[0]
    SLICE_X35Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.649 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_13/O
                         net (fo=2, routed)           0.961    10.610    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/probeDelay1_reg[0]_2
    SLICE_X36Y129        LUT6 (Prop_lut6_I3_O)        0.124    10.734 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_11/O
                         net (fo=2, routed)           0.947    11.682    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegWrite_reg
    SLICE_X31Y130        LUT6 (Prop_lut6_I0_O)        0.124    11.806 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_4/O
                         net (fo=6, routed)           0.469    12.274    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]_1
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    12.398 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_1/O
                         net (fo=12, routed)          1.401    13.799    design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/AXIEnables
    SLICE_X40Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.923 r  design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/InD[15]_INST_0/O
                         net (fo=3, routed)           2.080    16.004    design_1_i/ila_0/inst/ila_core_inst/probe1[15]
    SLICE_X90Y114        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.777    18.447    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y114        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/CLK
                         clock pessimism              0.014    18.461    
                         clock uncertainty           -0.132    18.329    
    SLICE_X90Y114        SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    18.488    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8
  -------------------------------------------------------------------
                         required time                         18.488    
                         arrival time                         -16.004    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.118ns  (logic 3.175ns (22.489%)  route 10.943ns (77.511%))
  Logic Levels:           16  (CARRY4=6 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 18.447 - 16.667 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653     1.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518     2.174 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.956     4.130    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X30Y126        LUT5 (Prop_lut5_I2_O)        0.124     4.254 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.924    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     5.048 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     5.549    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     5.673 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     6.371    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     6.495 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     6.495    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.028 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     7.037    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.154    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.271    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.388    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.505    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.744 f  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/O[2]
                         net (fo=2, routed)           0.618     8.362    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Address_01[1]
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.301     8.663 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_8/O
                         net (fo=7, routed)           0.862     9.525    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress_reg[28]_2[0]
    SLICE_X35Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.649 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_13/O
                         net (fo=2, routed)           0.961    10.610    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/probeDelay1_reg[0]_2
    SLICE_X36Y129        LUT6 (Prop_lut6_I3_O)        0.124    10.734 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_11/O
                         net (fo=2, routed)           0.947    11.682    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegWrite_reg
    SLICE_X31Y130        LUT6 (Prop_lut6_I0_O)        0.124    11.806 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_4/O
                         net (fo=6, routed)           0.469    12.274    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]_1
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    12.398 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_1/O
                         net (fo=12, routed)          1.160    13.559    design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/AXIEnables
    SLICE_X39Y143        LUT6 (Prop_lut6_I0_O)        0.124    13.683 r  design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/InD[1]_INST_0/O
                         net (fo=3, routed)           2.091    15.774    design_1_i/ila_0/inst/ila_core_inst/probe1[1]
    SLICE_X90Y113        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.777    18.447    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y113        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
                         clock pessimism              0.014    18.461    
                         clock uncertainty           -0.132    18.329    
    SLICE_X90Y113        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    18.277    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8
  -------------------------------------------------------------------
                         required time                         18.277    
                         arrival time                         -15.774    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.102ns  (logic 3.175ns (22.514%)  route 10.927ns (77.486%))
  Logic Levels:           16  (CARRY4=6 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 18.447 - 16.667 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653     1.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518     2.174 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.956     4.130    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X30Y126        LUT5 (Prop_lut5_I2_O)        0.124     4.254 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.924    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     5.048 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     5.549    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     5.673 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     6.371    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     6.495 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     6.495    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.028 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     7.037    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.154    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.271    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.388    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.505    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.744 f  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/O[2]
                         net (fo=2, routed)           0.618     8.362    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Address_01[1]
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.301     8.663 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_8/O
                         net (fo=7, routed)           0.862     9.525    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress_reg[28]_2[0]
    SLICE_X35Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.649 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_13/O
                         net (fo=2, routed)           0.961    10.610    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/probeDelay1_reg[0]_2
    SLICE_X36Y129        LUT6 (Prop_lut6_I3_O)        0.124    10.734 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_11/O
                         net (fo=2, routed)           0.947    11.682    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegWrite_reg
    SLICE_X31Y130        LUT6 (Prop_lut6_I0_O)        0.124    11.806 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_4/O
                         net (fo=6, routed)           0.469    12.274    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]_1
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    12.398 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_1/O
                         net (fo=12, routed)          1.033    13.432    design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/AXIEnables
    SLICE_X36Y142        LUT6 (Prop_lut6_I0_O)        0.124    13.556 r  design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/InD[11]_INST_0/O
                         net (fo=3, routed)           2.203    15.758    design_1_i/ila_0/inst/ila_core_inst/probe1[11]
    SLICE_X90Y114        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.777    18.447    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y114        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/CLK
                         clock pessimism              0.014    18.461    
                         clock uncertainty           -0.132    18.329    
    SLICE_X90Y114        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    18.290    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8
  -------------------------------------------------------------------
                         required time                         18.290    
                         arrival time                         -15.758    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.061ns  (logic 3.175ns (22.581%)  route 10.886ns (77.419%))
  Logic Levels:           16  (CARRY4=6 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 18.447 - 16.667 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653     1.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518     2.174 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.956     4.130    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X30Y126        LUT5 (Prop_lut5_I2_O)        0.124     4.254 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.924    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     5.048 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     5.549    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     5.673 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     6.371    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     6.495 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     6.495    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.028 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     7.037    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.154    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.271    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.388    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.505    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.744 f  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/O[2]
                         net (fo=2, routed)           0.618     8.362    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Address_01[1]
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.301     8.663 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_8/O
                         net (fo=7, routed)           0.862     9.525    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress_reg[28]_2[0]
    SLICE_X35Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.649 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_13/O
                         net (fo=2, routed)           0.961    10.610    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/probeDelay1_reg[0]_2
    SLICE_X36Y129        LUT6 (Prop_lut6_I3_O)        0.124    10.734 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_11/O
                         net (fo=2, routed)           0.947    11.682    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegWrite_reg
    SLICE_X31Y130        LUT6 (Prop_lut6_I0_O)        0.124    11.806 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_4/O
                         net (fo=6, routed)           0.469    12.274    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]_1
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    12.398 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_1/O
                         net (fo=12, routed)          1.040    13.438    design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/AXIEnables
    SLICE_X36Y140        LUT6 (Prop_lut6_I0_O)        0.124    13.562 r  design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/InD[14]_INST_0/O
                         net (fo=3, routed)           2.155    15.717    design_1_i/ila_0/inst/ila_core_inst/probe1[14]
    SLICE_X90Y114        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.777    18.447    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y114        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/CLK
                         clock pessimism              0.014    18.461    
                         clock uncertainty           -0.132    18.329    
    SLICE_X90Y114        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    18.310    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8
  -------------------------------------------------------------------
                         required time                         18.310    
                         arrival time                         -15.717    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.710ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.911ns  (logic 3.175ns (22.824%)  route 10.736ns (77.176%))
  Logic Levels:           16  (CARRY4=6 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 18.447 - 16.667 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653     1.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518     2.174 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.956     4.130    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X30Y126        LUT5 (Prop_lut5_I2_O)        0.124     4.254 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.924    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     5.048 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     5.549    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     5.673 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     6.371    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     6.495 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     6.495    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.028 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     7.037    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.154    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.271    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.388    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.505    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.744 f  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/O[2]
                         net (fo=2, routed)           0.618     8.362    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Address_01[1]
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.301     8.663 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_8/O
                         net (fo=7, routed)           0.862     9.525    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress_reg[28]_2[0]
    SLICE_X35Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.649 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_13/O
                         net (fo=2, routed)           0.961    10.610    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/probeDelay1_reg[0]_2
    SLICE_X36Y129        LUT6 (Prop_lut6_I3_O)        0.124    10.734 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_11/O
                         net (fo=2, routed)           0.947    11.682    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegWrite_reg
    SLICE_X31Y130        LUT6 (Prop_lut6_I0_O)        0.124    11.806 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_4/O
                         net (fo=6, routed)           0.469    12.274    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]_1
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    12.398 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_1/O
                         net (fo=12, routed)          0.903    13.301    design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/AXIEnables
    SLICE_X34Y135        LUT6 (Prop_lut6_I0_O)        0.124    13.425 r  design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/InD[9]_INST_0/O
                         net (fo=3, routed)           2.141    15.567    design_1_i/ila_0/inst/ila_core_inst/probe1[9]
    SLICE_X90Y114        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.777    18.447    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y114        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/CLK
                         clock pessimism              0.014    18.461    
                         clock uncertainty           -0.132    18.329    
    SLICE_X90Y114        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    18.277    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8
  -------------------------------------------------------------------
                         required time                         18.277    
                         arrival time                         -15.567    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             2.786ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.693ns  (logic 3.175ns (23.188%)  route 10.518ns (76.812%))
  Logic Levels:           16  (CARRY4=6 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 18.320 - 16.667 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653     1.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518     2.174 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.956     4.130    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X30Y126        LUT5 (Prop_lut5_I2_O)        0.124     4.254 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.924    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     5.048 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     5.549    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     5.673 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     6.371    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     6.495 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     6.495    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.028 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     7.037    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.154    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.271    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.388    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.505    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.744 f  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/O[2]
                         net (fo=2, routed)           0.618     8.362    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Address_01[1]
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.301     8.663 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_8/O
                         net (fo=7, routed)           0.862     9.525    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress_reg[28]_2[0]
    SLICE_X35Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.649 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_13/O
                         net (fo=2, routed)           0.961    10.610    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/probeDelay1_reg[0]_2
    SLICE_X36Y129        LUT6 (Prop_lut6_I3_O)        0.124    10.734 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_11/O
                         net (fo=2, routed)           0.947    11.682    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegWrite_reg
    SLICE_X31Y130        LUT6 (Prop_lut6_I0_O)        0.124    11.806 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_4/O
                         net (fo=6, routed)           0.469    12.274    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]_1
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    12.398 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_1/O
                         net (fo=12, routed)          1.398    13.796    design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/AXIEnables
    SLICE_X40Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.920 r  design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/InD[12]_INST_0/O
                         net (fo=3, routed)           1.428    15.349    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[12]
    SLICE_X40Y115        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.650    18.320    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DEN_reg
    SLICE_X40Y115        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/C
                         clock pessimism              0.014    18.334    
                         clock uncertainty           -0.132    18.202    
    SLICE_X40Y115        FDRE (Setup_fdre_C_D)       -0.067    18.135    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]
  -------------------------------------------------------------------
                         required time                         18.135    
                         arrival time                         -15.349    
  -------------------------------------------------------------------
                         slack                                  2.786    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.831ns  (logic 3.505ns (25.342%)  route 10.326ns (74.658%))
  Logic Levels:           18  (CARRY4=7 LUT4=2 LUT5=5 LUT6=4)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 18.447 - 16.667 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653     1.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518     2.174 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.956     4.130    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X30Y126        LUT5 (Prop_lut5_I2_O)        0.124     4.254 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.924    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     5.048 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     5.549    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     5.673 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     6.371    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     6.495 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     6.495    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.028 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     7.037    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.154    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.271    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.388    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.505    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.622    design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.945 r  design_1_i/BusController16_1/inst/Ready_INST_0_i_18/O[1]
                         net (fo=2, routed)           0.468     8.413    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Address_01[7]
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.306     8.719 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_19/O
                         net (fo=5, routed)           0.544     9.264    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/probeDelay1_reg[0]_0[4]
    SLICE_X37Y129        LUT6 (Prop_lut6_I5_O)        0.124     9.388 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_11/O
                         net (fo=1, routed)           0.149     9.537    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_11_n_0
    SLICE_X37Y129        LUT4 (Prop_lut4_I3_O)        0.124     9.661 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_4/O
                         net (fo=6, routed)           1.026    10.687    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress_reg[22]_0
    SLICE_X35Y131        LUT6 (Prop_lut6_I0_O)        0.124    10.811 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Ready_INST_0_i_3/O
                         net (fo=10, routed)          0.876    11.687    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/probeDelay1_reg[0]
    SLICE_X30Y129        LUT6 (Prop_lut6_I4_O)        0.124    11.811 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_6/O
                         net (fo=1, routed)           0.488    12.299    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_6_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I1_O)        0.124    12.423 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_1/O
                         net (fo=5, routed)           1.099    13.523    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_1_n_0
    SLICE_X37Y124        LUT4 (Prop_lut4_I0_O)        0.124    13.647 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[0]_INST_0/O
                         net (fo=3, routed)           1.840    15.487    design_1_i/ila_0/inst/ila_core_inst/probe1[0]
    SLICE_X90Y113        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.777    18.447    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y113        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
                         clock pessimism              0.014    18.461    
                         clock uncertainty           -0.132    18.329    
    SLICE_X90Y113        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    18.282    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8
  -------------------------------------------------------------------
                         required time                         18.282    
                         arrival time                         -15.487    
  -------------------------------------------------------------------
                         slack                                  2.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.162%)  route 0.219ns (60.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.631     0.633    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/UNCONN_IN
    SLICE_X48Y119        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.141     0.774 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[4]/Q
                         net (fo=2, routed)           0.219     0.993    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_do_o[4]
    SLICE_X50Y120        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.897     0.899    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/UNCONN_IN
    SLICE_X50Y120        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[3]/C
                         clock pessimism             -0.009     0.890    
    SLICE_X50Y120        FDRE (Hold_fdre_C_D)         0.063     0.953    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.212ns (51.046%)  route 0.203ns (48.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.634     0.636    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y111        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.164     0.800 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[11]/Q
                         net (fo=1, routed)           0.203     1.003    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg_n_0_[11]
    SLICE_X47Y111        LUT3 (Prop_lut3_I0_O)        0.048     1.051 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[11]_i_1/O
                         net (fo=1, routed)           0.000     1.051    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[11]_i_1_n_0
    SLICE_X47Y111        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.910     0.912    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X47Y111        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[11]/C
                         clock pessimism             -0.009     0.903    
    SLICE_X47Y111        FDRE (Hold_fdre_C_D)         0.107     1.010    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][82]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.304%)  route 0.264ns (61.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.643     0.645    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X32Y100        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     0.809 r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][82]/Q
                         net (fo=2, routed)           0.264     1.073    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/shifted_data_in_reg[8][83][6]
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.870     0.872    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEN_reg
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.867    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.022    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/parallel_dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/parallel_dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.063%)  route 0.250ns (63.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.632     0.634    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/UNCONN_IN
    SLICE_X51Y134        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/parallel_dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y134        FDRE (Prop_fdre_C_Q)         0.141     0.775 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/parallel_dout_reg[15]/Q
                         net (fo=2, routed)           0.250     1.025    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/s_do_o[15]
    SLICE_X48Y131        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/parallel_dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.903     0.905    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/UNCONN_IN
    SLICE_X48Y131        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/parallel_dout_reg[14]/C
                         clock pessimism             -0.009     0.896    
    SLICE_X48Y131        FDRE (Hold_fdre_C_D)         0.075     0.971    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/parallel_dout_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.015%)  route 0.209ns (49.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.634     0.636    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y111        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.164     0.800 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]/Q
                         net (fo=1, routed)           0.209     1.009    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg_n_0_[12]
    SLICE_X47Y111        LUT3 (Prop_lut3_I0_O)        0.045     1.054 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[12]_i_1/O
                         net (fo=1, routed)           0.000     1.054    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[12]_i_1_n_0
    SLICE_X47Y111        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.910     0.912    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X47Y111        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]/C
                         clock pessimism             -0.009     0.903    
    SLICE_X47Y111        FDRE (Hold_fdre_C_D)         0.092     0.995    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.534%)  route 0.116ns (41.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.011ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.693     0.695    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X104Y102       FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.164     0.859 r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][9]/Q
                         net (fo=2, routed)           0.116     0.975    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][11][5]
    RAMB36_X5Y20         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.009     1.011    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEN_reg
    RAMB36_X5Y20         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.259     0.753    
    RAMB36_X5Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     0.908    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][136]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.508%)  route 0.121ns (42.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.656     0.658    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X54Y136        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][136]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDRE (Prop_fdre_C_Q)         0.164     0.822 r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][136]/Q
                         net (fo=2, routed)           0.121     0.943    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/shifted_data_in_reg[8][137][6]
    RAMB36_X3Y27         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.973     0.975    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEN_reg
    RAMB36_X3Y27         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.257     0.719    
    RAMB36_X3Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     0.874    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.187ns (42.094%)  route 0.257ns (57.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.634     0.636    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X52Y111        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[9]/Q
                         net (fo=1, routed)           0.257     1.034    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg_n_0_[9]
    SLICE_X48Y111        LUT3 (Prop_lut3_I0_O)        0.046     1.080 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[9]_i_1/O
                         net (fo=1, routed)           0.000     1.080    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[9]_i_1_n_0
    SLICE_X48Y111        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.910     0.912    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X48Y111        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[9]/C
                         clock pessimism             -0.009     0.903    
    SLICE_X48Y111        FDRE (Hold_fdre_C_D)         0.107     1.010    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.508%)  route 0.121ns (42.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.686     0.688    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y113        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y113        FDRE (Prop_fdre_C_Q)         0.164     0.852 r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][18]/Q
                         net (fo=2, routed)           0.121     0.973    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][20][5]
    RAMB36_X4Y22         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.001     1.003    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEN_reg
    RAMB36_X4Y22         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.258     0.746    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     0.901    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][82]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.307%)  route 0.122ns (42.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.643     0.645    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X32Y100        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     0.809 r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][82]/Q
                         net (fo=2, routed)           0.122     0.931    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/shifted_data_in_reg[8][83][6]
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.955     0.957    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEN_reg
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     0.703    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     0.858    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X4Y15     design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         16.667      13.723     RAMB36_X4Y15     design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X2Y19     design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         16.667      13.723     RAMB36_X2Y19     design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X4Y17     design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         16.667      13.723     RAMB36_X4Y17     design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X2Y21     design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         16.667      13.723     RAMB36_X2Y21     design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X4Y26     design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         16.667      13.723     RAMB36_X4Y26     design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X36Y83     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X36Y83     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X36Y83     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X36Y83     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X36Y83     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X36Y83     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X36Y83     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X36Y83     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y83     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X46Y108    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X36Y83     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X36Y83     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X36Y83     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X36Y83     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X36Y83     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X36Y83     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X36Y83     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X36Y83     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y83     design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X46Y108    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y5    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.927ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.927ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.472ns  (logic 0.419ns (28.469%)  route 1.053ns (71.531%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X41Y76         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.053     1.472    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X43Y76         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X43Y76         FDCE (Setup_fdce_C_D)       -0.268    16.399    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.399    
                         arrival time                          -1.472    
  -------------------------------------------------------------------
                         slack                                 14.927    

Slack (MET) :             15.044ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.528ns  (logic 0.456ns (29.839%)  route 1.072ns (70.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.072     1.528    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X37Y68         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X37Y68         FDCE (Setup_fdce_C_D)       -0.095    16.572    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.572    
                         arrival time                          -1.528    
  -------------------------------------------------------------------
                         slack                                 15.044    

Slack (MET) :             15.092ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.305ns  (logic 0.419ns (32.100%)  route 0.886ns (67.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.886     1.305    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X47Y88         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X47Y88         FDCE (Setup_fdce_C_D)       -0.270    16.397    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.397    
                         arrival time                          -1.305    
  -------------------------------------------------------------------
                         slack                                 15.092    

Slack (MET) :             15.165ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.224ns  (logic 0.419ns (34.223%)  route 0.805ns (65.777%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.805     1.224    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X40Y68         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X40Y68         FDCE (Setup_fdce_C_D)       -0.278    16.389    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.389    
                         arrival time                          -1.224    
  -------------------------------------------------------------------
                         slack                                 15.165    

Slack (MET) :             15.191ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.383ns  (logic 0.456ns (32.981%)  route 0.927ns (67.019%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X40Y83         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.927     1.383    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X41Y83         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X41Y83         FDCE (Setup_fdce_C_D)       -0.093    16.574    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.574    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                 15.191    

Slack (MET) :             15.229ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.218ns  (logic 0.419ns (34.405%)  route 0.799ns (65.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.799     1.218    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X46Y90         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X46Y90         FDCE (Setup_fdce_C_D)       -0.220    16.447    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.447    
                         arrival time                          -1.218    
  -------------------------------------------------------------------
                         slack                                 15.229    

Slack (MET) :             15.236ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.338ns  (logic 0.456ns (34.084%)  route 0.882ns (65.916%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X41Y76         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.882     1.338    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X44Y76         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X44Y76         FDCE (Setup_fdce_C_D)       -0.093    16.574    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.574    
                         arrival time                          -1.338    
  -------------------------------------------------------------------
                         slack                                 15.236    

Slack (MET) :             15.264ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.135ns  (logic 0.419ns (36.927%)  route 0.716ns (63.073%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X41Y76         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.716     1.135    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X43Y76         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X43Y76         FDCE (Setup_fdce_C_D)       -0.268    16.399    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.399    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                 15.264    

Slack (MET) :             15.304ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.258ns  (logic 0.456ns (36.244%)  route 0.802ns (63.756%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.802     1.258    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X40Y68         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X40Y68         FDCE (Setup_fdce_C_D)       -0.105    16.562    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.562    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                 15.304    

Slack (MET) :             15.333ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.239ns  (logic 0.456ns (36.813%)  route 0.783ns (63.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.783     1.239    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X40Y82         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X40Y82         FDCE (Setup_fdce_C_D)       -0.095    16.572    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.572    
                         arrival time                          -1.239    
  -------------------------------------------------------------------
                         slack                                 15.333    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       56.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.657ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.117ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.580ns (19.194%)  route 2.442ns (80.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 33.792 - 30.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.178     2.178    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.279 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.910     4.189    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X65Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.456     4.645 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.109     5.753    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.877 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.333     7.210    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    61.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.718    63.792    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    63.792    
                         clock uncertainty           -0.035    63.756    
    SLICE_X64Y103        FDRE (Setup_fdre_C_R)       -0.429    63.327    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         63.327    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 56.117    

Slack (MET) :             56.117ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.580ns (19.194%)  route 2.442ns (80.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 33.792 - 30.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.178     2.178    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.279 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.910     4.189    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X65Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.456     4.645 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.109     5.753    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.877 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.333     7.210    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    61.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.718    63.792    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000    63.792    
                         clock uncertainty           -0.035    63.756    
    SLICE_X64Y103        FDRE (Setup_fdre_C_R)       -0.429    63.327    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         63.327    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 56.117    

Slack (MET) :             56.117ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.580ns (19.194%)  route 2.442ns (80.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 33.792 - 30.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.178     2.178    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.279 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.910     4.189    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X65Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.456     4.645 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.109     5.753    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.877 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.333     7.210    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    61.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.718    63.792    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000    63.792    
                         clock uncertainty           -0.035    63.756    
    SLICE_X64Y103        FDRE (Setup_fdre_C_R)       -0.429    63.327    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         63.327    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 56.117    

Slack (MET) :             56.117ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.580ns (19.194%)  route 2.442ns (80.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 33.792 - 30.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.178     2.178    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.279 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.910     4.189    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X65Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.456     4.645 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.109     5.753    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.877 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.333     7.210    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    61.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.718    63.792    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000    63.792    
                         clock uncertainty           -0.035    63.756    
    SLICE_X64Y103        FDRE (Setup_fdre_C_R)       -0.429    63.327    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         63.327    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 56.117    

Slack (MET) :             56.117ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.580ns (19.194%)  route 2.442ns (80.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 33.792 - 30.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.178     2.178    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.279 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.910     4.189    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X65Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.456     4.645 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.109     5.753    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.877 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.333     7.210    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    61.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.718    63.792    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000    63.792    
                         clock uncertainty           -0.035    63.756    
    SLICE_X64Y103        FDRE (Setup_fdre_C_R)       -0.429    63.327    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         63.327    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 56.117    

Slack (MET) :             56.117ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.580ns (19.194%)  route 2.442ns (80.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 33.792 - 30.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.178     2.178    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.279 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.910     4.189    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X65Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.456     4.645 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.109     5.753    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.877 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.333     7.210    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    61.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.718    63.792    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000    63.792    
                         clock uncertainty           -0.035    63.756    
    SLICE_X64Y103        FDRE (Setup_fdre_C_R)       -0.429    63.327    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         63.327    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 56.117    

Slack (MET) :             56.117ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.580ns (19.194%)  route 2.442ns (80.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 33.792 - 30.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.178     2.178    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.279 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.910     4.189    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X65Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.456     4.645 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.109     5.753    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.877 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.333     7.210    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    61.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.718    63.792    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000    63.792    
                         clock uncertainty           -0.035    63.756    
    SLICE_X64Y103        FDRE (Setup_fdre_C_R)       -0.429    63.327    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         63.327    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 56.117    

Slack (MET) :             56.117ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.580ns (19.194%)  route 2.442ns (80.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 33.792 - 30.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.178     2.178    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.279 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.910     4.189    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X65Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.456     4.645 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.109     5.753    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.877 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           1.333     7.210    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    61.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.718    63.792    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000    63.792    
                         clock uncertainty           -0.035    63.756    
    SLICE_X64Y103        FDRE (Setup_fdre_C_R)       -0.429    63.327    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         63.327    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 56.117    

Slack (MET) :             56.237ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.580ns (18.565%)  route 2.544ns (81.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 33.791 - 30.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.178     2.178    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.279 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.910     4.189    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X65Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.456     4.645 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.405     6.050    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X63Y104        LUT2 (Prop_lut2_I1_O)        0.124     6.174 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.139     7.313    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X61Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    61.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.717    63.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X61Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    63.791    
                         clock uncertainty           -0.035    63.755    
    SLICE_X61Y104        FDCE (Setup_fdce_C_CE)      -0.205    63.550    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         63.550    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                 56.237    

Slack (MET) :             56.237ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.580ns (18.565%)  route 2.544ns (81.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 33.791 - 30.000 ) 
    Source Clock Delay      (SCD):    4.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.178     2.178    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.279 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.910     4.189    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X65Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.456     4.645 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           1.405     6.050    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X63Y104        LUT2 (Prop_lut2_I1_O)        0.124     6.174 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.139     7.313    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X61Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    61.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.717    63.791    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X61Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000    63.791    
                         clock uncertainty           -0.035    63.755    
    SLICE_X61Y104        FDCE (Setup_fdce_C_CE)      -0.205    63.550    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         63.550    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                 56.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.186ns (17.083%)  route 0.903ns (82.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.981     0.981    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.007 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.663     1.670    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X65Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.141     1.811 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.400     2.211    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.045     2.256 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.503     2.759    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.936     2.119    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000     2.119    
    SLICE_X64Y103        FDRE (Hold_fdre_C_R)        -0.018     2.101    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.186ns (17.083%)  route 0.903ns (82.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.981     0.981    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.007 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.663     1.670    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X65Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.141     1.811 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.400     2.211    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.045     2.256 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.503     2.759    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.936     2.119    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000     2.119    
    SLICE_X64Y103        FDRE (Hold_fdre_C_R)        -0.018     2.101    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.186ns (17.083%)  route 0.903ns (82.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.981     0.981    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.007 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.663     1.670    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X65Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.141     1.811 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.400     2.211    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.045     2.256 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.503     2.759    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.936     2.119    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000     2.119    
    SLICE_X64Y103        FDRE (Hold_fdre_C_R)        -0.018     2.101    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.186ns (17.083%)  route 0.903ns (82.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.981     0.981    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.007 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.663     1.670    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X65Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.141     1.811 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.400     2.211    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.045     2.256 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.503     2.759    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.936     2.119    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000     2.119    
    SLICE_X64Y103        FDRE (Hold_fdre_C_R)        -0.018     2.101    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.186ns (17.083%)  route 0.903ns (82.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.981     0.981    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.007 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.663     1.670    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X65Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.141     1.811 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.400     2.211    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.045     2.256 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.503     2.759    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.936     2.119    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000     2.119    
    SLICE_X64Y103        FDRE (Hold_fdre_C_R)        -0.018     2.101    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.186ns (17.083%)  route 0.903ns (82.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.981     0.981    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.007 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.663     1.670    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X65Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.141     1.811 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.400     2.211    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.045     2.256 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.503     2.759    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.936     2.119    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000     2.119    
    SLICE_X64Y103        FDRE (Hold_fdre_C_R)        -0.018     2.101    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.186ns (17.083%)  route 0.903ns (82.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.981     0.981    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.007 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.663     1.670    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X65Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.141     1.811 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.400     2.211    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.045     2.256 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.503     2.759    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.936     2.119    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000     2.119    
    SLICE_X64Y103        FDRE (Hold_fdre_C_R)        -0.018     2.101    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.186ns (17.083%)  route 0.903ns (82.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.981     0.981    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.007 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.663     1.670    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X65Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.141     1.811 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.400     2.211    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X65Y103        LUT1 (Prop_lut1_I0_O)        0.045     2.256 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.503     2.759    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.936     2.119    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X64Y103        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000     2.119    
    SLICE_X64Y103        FDRE (Hold_fdre_C_R)        -0.018     2.101    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.186ns (16.960%)  route 0.911ns (83.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.981     0.981    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.007 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.663     1.670    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X65Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.141     1.811 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.514     2.325    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X63Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.370 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.397     2.766    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X62Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.936     2.119    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X62Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000     2.119    
    SLICE_X62Y104        FDCE (Hold_fdce_C_CE)       -0.016     2.103    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.186ns (16.960%)  route 0.911ns (83.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.981     0.981    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.007 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.663     1.670    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X65Y103        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.141     1.811 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.514     2.325    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X63Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.370 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.397     2.766    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X62Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.936     2.119    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X62Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000     2.119    
    SLICE_X62Y104        FDCE (Hold_fdce_C_CE)       -0.016     2.103    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  0.663    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[15][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out3_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        13.581ns  (logic 3.622ns (26.669%)  route 9.959ns (73.331%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=1 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 68.383 - 66.667 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 51.656 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    51.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    48.013 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    49.902    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    51.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    52.174 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.956    54.130    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X30Y126        LUT5 (Prop_lut5_I2_O)        0.124    54.254 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670    54.924    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124    55.048 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501    55.549    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124    55.673 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698    56.371    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124    56.495 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    56.495    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.028 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009    57.037    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.154 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.154    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.271 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.271    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.388 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.388    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.505 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.505    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.622 r  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.622    design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.937 f  design_1_i/BusController16_1/inst/Ready_INST_0_i_18/O[3]
                         net (fo=4, routed)           0.616    58.553    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Address_01[9]
    SLICE_X36Y130        LUT5 (Prop_lut5_I2_O)        0.307    58.860 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_30/O
                         net (fo=4, routed)           0.502    59.363    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]_1
    SLICE_X35Y128        LUT4 (Prop_lut4_I2_O)        0.124    59.487 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_12/O
                         net (fo=5, routed)           0.677    60.164    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]
    SLICE_X35Y129        LUT5 (Prop_lut5_I0_O)        0.124    60.288 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_5/O
                         net (fo=3, routed)           0.329    60.617    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/probeDelay1_reg[0]
    SLICE_X34Y131        LUT3 (Prop_lut3_I2_O)        0.124    60.741 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[15]_INST_0_i_13/O
                         net (fo=2, routed)           0.652    61.393    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegWrite_reg
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    61.517 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10/O
                         net (fo=1, routed)           0.661    62.178    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I4_O)        0.124    62.302 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_4/O
                         net (fo=2, routed)           0.694    62.996    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[1]_0
    SLICE_X32Y132        LUT6 (Prop_lut6_I3_O)        0.124    63.120 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FifoL[15][15]_i_3/O
                         net (fo=4, routed)           0.861    63.980    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FSM_sequential_RegState_reg[3]
    SLICE_X41Y139        LUT6 (Prop_lut6_I3_O)        0.124    64.104 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[15][15]_i_1__0/O
                         net (fo=16, routed)          1.133    65.237    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[15][15]_i_1__0_n_0
    SLICE_X55Y143        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[15][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.713    68.383    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X55Y143        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[15][6]/C
                         clock pessimism             -0.174    68.209    
                         clock uncertainty           -0.286    67.923    
    SLICE_X55Y143        FDRE (Setup_fdre_C_CE)      -0.205    67.718    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[15][6]
  -------------------------------------------------------------------
                         required time                         67.718    
                         arrival time                         -65.237    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[4][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out3_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        13.608ns  (logic 3.622ns (26.617%)  route 9.986ns (73.383%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=1 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 68.383 - 66.667 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 51.656 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    51.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    48.013 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    49.902    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    51.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    52.174 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.956    54.130    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X30Y126        LUT5 (Prop_lut5_I2_O)        0.124    54.254 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670    54.924    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124    55.048 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501    55.549    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124    55.673 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698    56.371    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124    56.495 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    56.495    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.028 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009    57.037    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.154 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.154    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.271 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.271    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.388 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.388    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.505 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.505    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.622 r  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.622    design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.937 f  design_1_i/BusController16_1/inst/Ready_INST_0_i_18/O[3]
                         net (fo=4, routed)           0.616    58.553    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Address_01[9]
    SLICE_X36Y130        LUT5 (Prop_lut5_I2_O)        0.307    58.860 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_30/O
                         net (fo=4, routed)           0.502    59.363    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]_1
    SLICE_X35Y128        LUT4 (Prop_lut4_I2_O)        0.124    59.487 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_12/O
                         net (fo=5, routed)           0.677    60.164    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]
    SLICE_X35Y129        LUT5 (Prop_lut5_I0_O)        0.124    60.288 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_5/O
                         net (fo=3, routed)           0.329    60.617    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/probeDelay1_reg[0]
    SLICE_X34Y131        LUT3 (Prop_lut3_I2_O)        0.124    60.741 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[15]_INST_0_i_13/O
                         net (fo=2, routed)           0.652    61.393    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegWrite_reg
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    61.517 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10/O
                         net (fo=1, routed)           0.661    62.178    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I4_O)        0.124    62.302 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_4/O
                         net (fo=2, routed)           0.275    62.577    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[1]_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    62.701 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_1/O
                         net (fo=73, routed)          1.328    64.029    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/CTLStart16
    SLICE_X40Y140        LUT6 (Prop_lut6_I1_O)        0.124    64.153 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[4][15]_i_1__0/O
                         net (fo=16, routed)          1.111    65.264    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[4][15]_i_1__0_n_0
    SLICE_X54Y144        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[4][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.713    68.383    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X54Y144        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[4][6]/C
                         clock pessimism             -0.174    68.209    
                         clock uncertainty           -0.286    67.923    
    SLICE_X54Y144        FDRE (Setup_fdre_C_CE)      -0.169    67.754    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[4][6]
  -------------------------------------------------------------------
                         required time                         67.754    
                         arrival time                         -65.264    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.496ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[0][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out3_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        13.283ns  (logic 3.622ns (27.268%)  route 9.661ns (72.732%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=2 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 68.324 - 66.667 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 51.656 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    51.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    48.013 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    49.902    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    51.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    52.174 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.956    54.130    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X30Y126        LUT5 (Prop_lut5_I2_O)        0.124    54.254 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670    54.924    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124    55.048 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501    55.549    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124    55.673 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698    56.371    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124    56.495 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    56.495    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.028 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009    57.037    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.154 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.154    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.271 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.271    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.388 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.388    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.505 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.505    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.622 r  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.622    design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.937 f  design_1_i/BusController16_1/inst/Ready_INST_0_i_18/O[3]
                         net (fo=4, routed)           0.616    58.553    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Address_01[9]
    SLICE_X36Y130        LUT5 (Prop_lut5_I2_O)        0.307    58.860 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_30/O
                         net (fo=4, routed)           0.502    59.363    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]_1
    SLICE_X35Y128        LUT4 (Prop_lut4_I2_O)        0.124    59.487 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_12/O
                         net (fo=5, routed)           0.677    60.164    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]
    SLICE_X35Y129        LUT5 (Prop_lut5_I0_O)        0.124    60.288 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_5/O
                         net (fo=3, routed)           0.329    60.617    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/probeDelay1_reg[0]
    SLICE_X34Y131        LUT3 (Prop_lut3_I2_O)        0.124    60.741 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[15]_INST_0_i_13/O
                         net (fo=2, routed)           0.652    61.393    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegWrite_reg
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    61.517 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10/O
                         net (fo=1, routed)           0.661    62.178    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I4_O)        0.124    62.302 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_4/O
                         net (fo=2, routed)           0.275    62.577    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[1]_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    62.701 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_1/O
                         net (fo=73, routed)          1.431    64.132    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/CTLStart16
    SLICE_X45Y140        LUT4 (Prop_lut4_I3_O)        0.124    64.256 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1/O
                         net (fo=16, routed)          0.683    64.939    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1_n_0
    SLICE_X47Y141        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[0][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.654    68.324    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X47Y141        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[0][11]/C
                         clock pessimism             -0.174    68.150    
                         clock uncertainty           -0.286    67.864    
    SLICE_X47Y141        FDRE (Setup_fdre_C_R)       -0.429    67.435    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[0][11]
  -------------------------------------------------------------------
                         required time                         67.435    
                         arrival time                         -64.939    
  -------------------------------------------------------------------
                         slack                                  2.496    

Slack (MET) :             2.496ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out3_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        13.283ns  (logic 3.622ns (27.268%)  route 9.661ns (72.732%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=2 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 68.324 - 66.667 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 51.656 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    51.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    48.013 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    49.902    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    51.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    52.174 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.956    54.130    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X30Y126        LUT5 (Prop_lut5_I2_O)        0.124    54.254 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670    54.924    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124    55.048 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501    55.549    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124    55.673 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698    56.371    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124    56.495 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    56.495    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.028 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009    57.037    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.154 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.154    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.271 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.271    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.388 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.388    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.505 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.505    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.622 r  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.622    design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.937 f  design_1_i/BusController16_1/inst/Ready_INST_0_i_18/O[3]
                         net (fo=4, routed)           0.616    58.553    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Address_01[9]
    SLICE_X36Y130        LUT5 (Prop_lut5_I2_O)        0.307    58.860 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_30/O
                         net (fo=4, routed)           0.502    59.363    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]_1
    SLICE_X35Y128        LUT4 (Prop_lut4_I2_O)        0.124    59.487 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_12/O
                         net (fo=5, routed)           0.677    60.164    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]
    SLICE_X35Y129        LUT5 (Prop_lut5_I0_O)        0.124    60.288 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_5/O
                         net (fo=3, routed)           0.329    60.617    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/probeDelay1_reg[0]
    SLICE_X34Y131        LUT3 (Prop_lut3_I2_O)        0.124    60.741 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[15]_INST_0_i_13/O
                         net (fo=2, routed)           0.652    61.393    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegWrite_reg
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    61.517 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10/O
                         net (fo=1, routed)           0.661    62.178    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I4_O)        0.124    62.302 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_4/O
                         net (fo=2, routed)           0.275    62.577    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[1]_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    62.701 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_1/O
                         net (fo=73, routed)          1.431    64.132    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/CTLStart16
    SLICE_X45Y140        LUT4 (Prop_lut4_I3_O)        0.124    64.256 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1/O
                         net (fo=16, routed)          0.683    64.939    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1_n_0
    SLICE_X47Y141        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.654    68.324    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X47Y141        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[0][2]/C
                         clock pessimism             -0.174    68.150    
                         clock uncertainty           -0.286    67.864    
    SLICE_X47Y141        FDRE (Setup_fdre_C_R)       -0.429    67.435    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[0][2]
  -------------------------------------------------------------------
                         required time                         67.435    
                         arrival time                         -64.939    
  -------------------------------------------------------------------
                         slack                                  2.496    

Slack (MET) :             2.496ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out3_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        13.283ns  (logic 3.622ns (27.268%)  route 9.661ns (72.732%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=2 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 68.324 - 66.667 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 51.656 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    51.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    48.013 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    49.902    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    51.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    52.174 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.956    54.130    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X30Y126        LUT5 (Prop_lut5_I2_O)        0.124    54.254 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670    54.924    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124    55.048 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501    55.549    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124    55.673 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698    56.371    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124    56.495 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    56.495    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.028 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009    57.037    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.154 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.154    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.271 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.271    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.388 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.388    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.505 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.505    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.622 r  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.622    design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.937 f  design_1_i/BusController16_1/inst/Ready_INST_0_i_18/O[3]
                         net (fo=4, routed)           0.616    58.553    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Address_01[9]
    SLICE_X36Y130        LUT5 (Prop_lut5_I2_O)        0.307    58.860 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_30/O
                         net (fo=4, routed)           0.502    59.363    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]_1
    SLICE_X35Y128        LUT4 (Prop_lut4_I2_O)        0.124    59.487 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_12/O
                         net (fo=5, routed)           0.677    60.164    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]
    SLICE_X35Y129        LUT5 (Prop_lut5_I0_O)        0.124    60.288 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_5/O
                         net (fo=3, routed)           0.329    60.617    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/probeDelay1_reg[0]
    SLICE_X34Y131        LUT3 (Prop_lut3_I2_O)        0.124    60.741 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[15]_INST_0_i_13/O
                         net (fo=2, routed)           0.652    61.393    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegWrite_reg
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    61.517 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10/O
                         net (fo=1, routed)           0.661    62.178    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I4_O)        0.124    62.302 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_4/O
                         net (fo=2, routed)           0.275    62.577    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[1]_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    62.701 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_1/O
                         net (fo=73, routed)          1.431    64.132    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/CTLStart16
    SLICE_X45Y140        LUT4 (Prop_lut4_I3_O)        0.124    64.256 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1/O
                         net (fo=16, routed)          0.683    64.939    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1_n_0
    SLICE_X47Y141        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.654    68.324    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X47Y141        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[0][4]/C
                         clock pessimism             -0.174    68.150    
                         clock uncertainty           -0.286    67.864    
    SLICE_X47Y141        FDRE (Setup_fdre_C_R)       -0.429    67.435    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[0][4]
  -------------------------------------------------------------------
                         required time                         67.435    
                         arrival time                         -64.939    
  -------------------------------------------------------------------
                         slack                                  2.496    

Slack (MET) :             2.496ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[0][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out3_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        13.283ns  (logic 3.622ns (27.268%)  route 9.661ns (72.732%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=2 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 68.324 - 66.667 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 51.656 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    51.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    48.013 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    49.902    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    51.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    52.174 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.956    54.130    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X30Y126        LUT5 (Prop_lut5_I2_O)        0.124    54.254 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670    54.924    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124    55.048 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501    55.549    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124    55.673 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698    56.371    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124    56.495 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    56.495    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.028 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009    57.037    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.154 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.154    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.271 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.271    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.388 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.388    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.505 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.505    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.622 r  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.622    design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.937 f  design_1_i/BusController16_1/inst/Ready_INST_0_i_18/O[3]
                         net (fo=4, routed)           0.616    58.553    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Address_01[9]
    SLICE_X36Y130        LUT5 (Prop_lut5_I2_O)        0.307    58.860 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_30/O
                         net (fo=4, routed)           0.502    59.363    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]_1
    SLICE_X35Y128        LUT4 (Prop_lut4_I2_O)        0.124    59.487 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_12/O
                         net (fo=5, routed)           0.677    60.164    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]
    SLICE_X35Y129        LUT5 (Prop_lut5_I0_O)        0.124    60.288 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_5/O
                         net (fo=3, routed)           0.329    60.617    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/probeDelay1_reg[0]
    SLICE_X34Y131        LUT3 (Prop_lut3_I2_O)        0.124    60.741 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[15]_INST_0_i_13/O
                         net (fo=2, routed)           0.652    61.393    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegWrite_reg
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    61.517 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10/O
                         net (fo=1, routed)           0.661    62.178    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I4_O)        0.124    62.302 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_4/O
                         net (fo=2, routed)           0.275    62.577    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[1]_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    62.701 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_1/O
                         net (fo=73, routed)          1.431    64.132    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/CTLStart16
    SLICE_X45Y140        LUT4 (Prop_lut4_I3_O)        0.124    64.256 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1/O
                         net (fo=16, routed)          0.683    64.939    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1_n_0
    SLICE_X47Y141        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[0][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.654    68.324    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X47Y141        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[0][7]/C
                         clock pessimism             -0.174    68.150    
                         clock uncertainty           -0.286    67.864    
    SLICE_X47Y141        FDRE (Setup_fdre_C_R)       -0.429    67.435    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[0][7]
  -------------------------------------------------------------------
                         required time                         67.435    
                         arrival time                         -64.939    
  -------------------------------------------------------------------
                         slack                                  2.496    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[8][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out3_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        13.548ns  (logic 3.622ns (26.734%)  route 9.926ns (73.266%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=1 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 68.382 - 66.667 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 51.656 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    51.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    48.013 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    49.902    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    51.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    52.174 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.956    54.130    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X30Y126        LUT5 (Prop_lut5_I2_O)        0.124    54.254 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670    54.924    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124    55.048 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501    55.549    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124    55.673 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698    56.371    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124    56.495 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    56.495    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.028 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009    57.037    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.154 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.154    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.271 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.271    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.388 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.388    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.505 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.505    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.622 r  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.622    design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.937 f  design_1_i/BusController16_1/inst/Ready_INST_0_i_18/O[3]
                         net (fo=4, routed)           0.616    58.553    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Address_01[9]
    SLICE_X36Y130        LUT5 (Prop_lut5_I2_O)        0.307    58.860 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_30/O
                         net (fo=4, routed)           0.502    59.363    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]_1
    SLICE_X35Y128        LUT4 (Prop_lut4_I2_O)        0.124    59.487 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_12/O
                         net (fo=5, routed)           0.677    60.164    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]
    SLICE_X35Y129        LUT5 (Prop_lut5_I0_O)        0.124    60.288 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_5/O
                         net (fo=3, routed)           0.329    60.617    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/probeDelay1_reg[0]
    SLICE_X34Y131        LUT3 (Prop_lut3_I2_O)        0.124    60.741 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[15]_INST_0_i_13/O
                         net (fo=2, routed)           0.652    61.393    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegWrite_reg
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    61.517 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10/O
                         net (fo=1, routed)           0.661    62.178    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I4_O)        0.124    62.302 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_4/O
                         net (fo=2, routed)           0.275    62.577    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[1]_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    62.701 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_1/O
                         net (fo=73, routed)          1.324    64.025    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/CTLStart16
    SLICE_X45Y139        LUT6 (Prop_lut6_I1_O)        0.124    64.149 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[8][15]_i_1__0/O
                         net (fo=16, routed)          1.055    65.204    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[8][15]_i_1__0_n_0
    SLICE_X55Y142        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[8][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.712    68.382    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X55Y142        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[8][11]/C
                         clock pessimism             -0.174    68.208    
                         clock uncertainty           -0.286    67.922    
    SLICE_X55Y142        FDRE (Setup_fdre_C_CE)      -0.205    67.717    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[8][11]
  -------------------------------------------------------------------
                         required time                         67.717    
                         arrival time                         -65.204    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[8][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out3_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        13.548ns  (logic 3.622ns (26.734%)  route 9.926ns (73.266%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=1 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 68.382 - 66.667 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 51.656 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    51.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    48.013 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    49.902    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    51.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    52.174 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.956    54.130    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X30Y126        LUT5 (Prop_lut5_I2_O)        0.124    54.254 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670    54.924    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124    55.048 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501    55.549    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124    55.673 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698    56.371    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124    56.495 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    56.495    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.028 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009    57.037    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.154 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.154    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.271 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.271    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.388 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.388    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.505 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.505    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.622 r  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.622    design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.937 f  design_1_i/BusController16_1/inst/Ready_INST_0_i_18/O[3]
                         net (fo=4, routed)           0.616    58.553    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Address_01[9]
    SLICE_X36Y130        LUT5 (Prop_lut5_I2_O)        0.307    58.860 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_30/O
                         net (fo=4, routed)           0.502    59.363    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]_1
    SLICE_X35Y128        LUT4 (Prop_lut4_I2_O)        0.124    59.487 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_12/O
                         net (fo=5, routed)           0.677    60.164    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]
    SLICE_X35Y129        LUT5 (Prop_lut5_I0_O)        0.124    60.288 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_5/O
                         net (fo=3, routed)           0.329    60.617    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/probeDelay1_reg[0]
    SLICE_X34Y131        LUT3 (Prop_lut3_I2_O)        0.124    60.741 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[15]_INST_0_i_13/O
                         net (fo=2, routed)           0.652    61.393    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegWrite_reg
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    61.517 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10/O
                         net (fo=1, routed)           0.661    62.178    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I4_O)        0.124    62.302 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_4/O
                         net (fo=2, routed)           0.275    62.577    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[1]_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    62.701 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_1/O
                         net (fo=73, routed)          1.324    64.025    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/CTLStart16
    SLICE_X45Y139        LUT6 (Prop_lut6_I1_O)        0.124    64.149 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[8][15]_i_1__0/O
                         net (fo=16, routed)          1.055    65.204    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[8][15]_i_1__0_n_0
    SLICE_X55Y142        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[8][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.712    68.382    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X55Y142        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[8][15]/C
                         clock pessimism             -0.174    68.208    
                         clock uncertainty           -0.286    67.922    
    SLICE_X55Y142        FDRE (Setup_fdre_C_CE)      -0.205    67.717    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[8][15]
  -------------------------------------------------------------------
                         required time                         67.717    
                         arrival time                         -65.204    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out3_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        13.240ns  (logic 3.622ns (27.355%)  route 9.618ns (72.644%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=2 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 68.324 - 66.667 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 51.656 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    51.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    48.013 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    49.902    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    51.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    52.174 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.956    54.130    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X30Y126        LUT5 (Prop_lut5_I2_O)        0.124    54.254 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670    54.924    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124    55.048 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501    55.549    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124    55.673 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698    56.371    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124    56.495 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    56.495    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.028 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009    57.037    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.154 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.154    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.271 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.271    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.388 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.388    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.505 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.505    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.622 r  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.622    design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.937 f  design_1_i/BusController16_1/inst/Ready_INST_0_i_18/O[3]
                         net (fo=4, routed)           0.616    58.553    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Address_01[9]
    SLICE_X36Y130        LUT5 (Prop_lut5_I2_O)        0.307    58.860 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_30/O
                         net (fo=4, routed)           0.502    59.363    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]_1
    SLICE_X35Y128        LUT4 (Prop_lut4_I2_O)        0.124    59.487 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_12/O
                         net (fo=5, routed)           0.677    60.164    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]
    SLICE_X35Y129        LUT5 (Prop_lut5_I0_O)        0.124    60.288 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_5/O
                         net (fo=3, routed)           0.329    60.617    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/probeDelay1_reg[0]
    SLICE_X34Y131        LUT3 (Prop_lut3_I2_O)        0.124    60.741 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[15]_INST_0_i_13/O
                         net (fo=2, routed)           0.652    61.393    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegWrite_reg
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    61.517 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10/O
                         net (fo=1, routed)           0.661    62.178    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I4_O)        0.124    62.302 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_4/O
                         net (fo=2, routed)           0.275    62.577    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[1]_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    62.701 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_1/O
                         net (fo=73, routed)          1.431    64.132    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/CTLStart16
    SLICE_X45Y140        LUT4 (Prop_lut4_I3_O)        0.124    64.256 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1/O
                         net (fo=16, routed)          0.641    64.896    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1_n_0
    SLICE_X45Y142        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.654    68.324    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X45Y142        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[0][0]/C
                         clock pessimism             -0.174    68.150    
                         clock uncertainty           -0.286    67.864    
    SLICE_X45Y142        FDRE (Setup_fdre_C_R)       -0.429    67.435    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[0][0]
  -------------------------------------------------------------------
                         required time                         67.435    
                         arrival time                         -64.896    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[0][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out3_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        13.240ns  (logic 3.622ns (27.355%)  route 9.618ns (72.644%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=2 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 68.324 - 66.667 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 51.656 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    51.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    48.013 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    49.902    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    51.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    52.174 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.956    54.130    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X30Y126        LUT5 (Prop_lut5_I2_O)        0.124    54.254 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670    54.924    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124    55.048 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501    55.549    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124    55.673 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698    56.371    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124    56.495 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    56.495    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.028 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009    57.037    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.154 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.154    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.271 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.271    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.388 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.388    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.505 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.505    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.622 r  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.622    design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.937 f  design_1_i/BusController16_1/inst/Ready_INST_0_i_18/O[3]
                         net (fo=4, routed)           0.616    58.553    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Address_01[9]
    SLICE_X36Y130        LUT5 (Prop_lut5_I2_O)        0.307    58.860 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_30/O
                         net (fo=4, routed)           0.502    59.363    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]_1
    SLICE_X35Y128        LUT4 (Prop_lut4_I2_O)        0.124    59.487 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[13]_INST_0_i_12/O
                         net (fo=5, routed)           0.677    60.164    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress_reg[31]
    SLICE_X35Y129        LUT5 (Prop_lut5_I0_O)        0.124    60.288 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_5/O
                         net (fo=3, routed)           0.329    60.617    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/probeDelay1_reg[0]
    SLICE_X34Y131        LUT3 (Prop_lut3_I2_O)        0.124    60.741 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/InD[15]_INST_0_i_13/O
                         net (fo=2, routed)           0.652    61.393    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegWrite_reg
    SLICE_X35Y131        LUT6 (Prop_lut6_I5_O)        0.124    61.517 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10/O
                         net (fo=1, routed)           0.661    62.178    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_10_n_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I4_O)        0.124    62.302 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_4/O
                         net (fo=2, routed)           0.275    62.577    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[1]_0
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    62.701 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_1/O
                         net (fo=73, routed)          1.431    64.132    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/CTLStart16
    SLICE_X45Y140        LUT4 (Prop_lut4_I3_O)        0.124    64.256 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1/O
                         net (fo=16, routed)          0.641    64.896    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1_n_0
    SLICE_X45Y142        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[0][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.654    68.324    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X45Y142        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[0][12]/C
                         clock pessimism             -0.174    68.150    
                         clock uncertainty           -0.286    67.864    
    SLICE_X45Y142        FDRE (Setup_fdre_C_R)       -0.429    67.435    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[0][12]
  -------------------------------------------------------------------
                         required time                         67.435    
                         arrival time                         -64.896    
  -------------------------------------------------------------------
                         slack                                  2.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.231ns (25.532%)  route 0.674ns (74.468%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.649     0.651    design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/AXIClock
    SLICE_X27Y130        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y130        FDCE (Prop_fdce_C_Q)         0.141     0.792 r  design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[7]/Q
                         net (fo=9, routed)           0.270     1.062    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/out[2]
    SLICE_X29Y130        LUT6 (Prop_lut6_I1_O)        0.045     1.107 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_3/O
                         net (fo=1, routed)           0.280     1.387    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_3_n_0
    SLICE_X29Y130        LUT6 (Prop_lut6_I1_O)        0.045     1.432 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_1/O
                         net (fo=4, routed)           0.124     1.556    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_1_n_0
    SLICE_X30Y129        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.921     0.923    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Clk
    SLICE_X30Y129        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[1]/C
                         clock pessimism              0.050     0.973    
                         clock uncertainty            0.286     1.259    
    SLICE_X30Y129        FDCE (Hold_fdce_C_CE)       -0.016     1.243    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.186ns (18.067%)  route 0.844ns (81.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.649     0.651    design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/AXIClock
    SLICE_X27Y130        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y130        FDCE (Prop_fdce_C_Q)         0.141     0.792 f  design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[7]/Q
                         net (fo=9, routed)           0.844     1.636    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/out[2]
    SLICE_X29Y130        LUT5 (Prop_lut5_I0_O)        0.045     1.681 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.681    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[0]_i_1_n_0
    SLICE_X29Y130        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.922     0.924    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Clk
    SLICE_X29Y130        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[0]/C
                         clock pessimism              0.050     0.974    
                         clock uncertainty            0.286     1.260    
    SLICE_X29Y130        FDCE (Hold_fdce_C_D)         0.091     1.351    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.231ns (25.258%)  route 0.684ns (74.742%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.649     0.651    design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/AXIClock
    SLICE_X27Y130        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y130        FDCE (Prop_fdce_C_Q)         0.141     0.792 r  design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[7]/Q
                         net (fo=9, routed)           0.270     1.062    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/out[2]
    SLICE_X29Y130        LUT6 (Prop_lut6_I1_O)        0.045     1.107 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_3/O
                         net (fo=1, routed)           0.280     1.387    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_3_n_0
    SLICE_X29Y130        LUT6 (Prop_lut6_I1_O)        0.045     1.432 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_1/O
                         net (fo=4, routed)           0.134     1.566    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_1_n_0
    SLICE_X28Y129        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.921     0.923    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Clk
    SLICE_X28Y129        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]/C
                         clock pessimism              0.050     0.973    
                         clock uncertainty            0.286     1.259    
    SLICE_X28Y129        FDCE (Hold_fdce_C_CE)       -0.039     1.220    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.231ns (25.258%)  route 0.684ns (74.742%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.649     0.651    design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/AXIClock
    SLICE_X27Y130        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y130        FDCE (Prop_fdce_C_Q)         0.141     0.792 r  design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[7]/Q
                         net (fo=9, routed)           0.270     1.062    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/out[2]
    SLICE_X29Y130        LUT6 (Prop_lut6_I1_O)        0.045     1.107 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_3/O
                         net (fo=1, routed)           0.280     1.387    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_3_n_0
    SLICE_X29Y130        LUT6 (Prop_lut6_I1_O)        0.045     1.432 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_1/O
                         net (fo=4, routed)           0.134     1.566    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_1_n_0
    SLICE_X28Y129        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.921     0.923    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Clk
    SLICE_X28Y129        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[3]/C
                         clock pessimism              0.050     0.973    
                         clock uncertainty            0.286     1.259    
    SLICE_X28Y129        FDCE (Hold_fdce_C_CE)       -0.039     1.220    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.231ns (23.518%)  route 0.751ns (76.482%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.649     0.651    design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/AXIClock
    SLICE_X27Y130        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y130        FDCE (Prop_fdce_C_Q)         0.141     0.792 r  design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[7]/Q
                         net (fo=9, routed)           0.270     1.062    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/out[2]
    SLICE_X29Y130        LUT6 (Prop_lut6_I1_O)        0.045     1.107 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_3/O
                         net (fo=1, routed)           0.280     1.387    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_3_n_0
    SLICE_X29Y130        LUT6 (Prop_lut6_I1_O)        0.045     1.432 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_1/O
                         net (fo=4, routed)           0.201     1.633    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_1_n_0
    SLICE_X29Y130        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.922     0.924    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Clk
    SLICE_X29Y130        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[0]/C
                         clock pessimism              0.050     0.974    
                         clock uncertainty            0.286     1.260    
    SLICE_X29Y130        FDCE (Hold_fdce_C_CE)       -0.039     1.221    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/RegState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.209ns (16.718%)  route 1.041ns (83.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.558     0.560    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.164     0.724 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.041     1.765    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Reset_
    SLICE_X28Y126        LUT6 (Prop_lut6_I0_O)        0.045     1.810 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.810    design_1_i/BusController16_1/inst/B16AXI32_n_33
    SLICE_X28Y126        FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.917     0.919    design_1_i/BusController16_1/inst/Clk
    SLICE_X28Y126        FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[2]/C
                         clock pessimism              0.050     0.969    
                         clock uncertainty            0.286     1.255    
    SLICE_X28Y126        FDCE (Hold_fdce_C_D)         0.091     1.346    design_1_i/BusController16_1/inst/RegState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/RegState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.209ns (15.992%)  route 1.098ns (84.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.558     0.560    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.164     0.724 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.098     1.822    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Reset_
    SLICE_X28Y126        LUT5 (Prop_lut5_I0_O)        0.045     1.867 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.867    design_1_i/BusController16_1/inst/B16AXI32_n_35
    SLICE_X28Y126        FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.917     0.919    design_1_i/BusController16_1/inst/Clk
    SLICE_X28Y126        FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[0]/C
                         clock pessimism              0.050     0.969    
                         clock uncertainty            0.286     1.255    
    SLICE_X28Y126        FDCE (Hold_fdce_C_D)         0.092     1.347    design_1_i/BusController16_1/inst/RegState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/RegMode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.254ns (18.863%)  route 1.093ns (81.137%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.558     0.560    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.164     0.724 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          0.815     1.539    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X30Y126        LUT5 (Prop_lut5_I2_O)        0.045     1.584 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.278     1.861    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X31Y124        LUT6 (Prop_lut6_I2_O)        0.045     1.906 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegMode[1]_i_1/O
                         net (fo=4, routed)           0.000     1.906    design_1_i/BusController16_1/inst/B16AXI32_n_48
    SLICE_X31Y124        FDCE                                         r  design_1_i/BusController16_1/inst/RegMode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.916     0.918    design_1_i/BusController16_1/inst/Clk
    SLICE_X31Y124        FDCE                                         r  design_1_i/BusController16_1/inst/RegMode_reg[1]/C
                         clock pessimism              0.050     0.968    
                         clock uncertainty            0.286     1.254    
    SLICE_X31Y124        FDCE (Hold_fdce_C_D)         0.092     1.346    design_1_i/BusController16_1/inst/RegMode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/RegMode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.254ns (18.849%)  route 1.094ns (81.151%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.558     0.560    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.164     0.724 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          0.815     1.539    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X30Y126        LUT5 (Prop_lut5_I2_O)        0.045     1.584 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.279     1.862    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X31Y124        LUT6 (Prop_lut6_I1_O)        0.045     1.907 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegMode[0]_i_1/O
                         net (fo=4, routed)           0.000     1.907    design_1_i/BusController16_1/inst/B16AXI32_n_47
    SLICE_X31Y124        FDCE                                         r  design_1_i/BusController16_1/inst/RegMode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.916     0.918    design_1_i/BusController16_1/inst/Clk
    SLICE_X31Y124        FDCE                                         r  design_1_i/BusController16_1/inst/RegMode_reg[0]/C
                         clock pessimism              0.050     0.968    
                         clock uncertainty            0.286     1.254    
    SLICE_X31Y124        FDCE (Hold_fdce_C_D)         0.091     1.345    design_1_i/BusController16_1/inst/RegMode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/RegCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.257ns (18.543%)  route 1.129ns (81.457%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.558     0.560    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.164     0.724 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          0.957     1.680    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Reset_
    SLICE_X30Y126        LUT6 (Prop_lut6_I0_O)        0.045     1.725 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegCount[4]_i_2/O
                         net (fo=6, routed)           0.172     1.898    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegCount_reg[0]
    SLICE_X29Y125        LUT5 (Prop_lut5_I0_O)        0.048     1.946 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegCount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.946    design_1_i/BusController16_1/inst/p_0_in[3]
    SLICE_X29Y125        FDCE                                         r  design_1_i/BusController16_1/inst/RegCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.916     0.918    design_1_i/BusController16_1/inst/Clk
    SLICE_X29Y125        FDCE                                         r  design_1_i/BusController16_1/inst/RegCount_reg[3]/C
                         clock pessimism              0.050     0.968    
                         clock uncertainty            0.286     1.254    
    SLICE_X29Y125        FDCE (Hold_fdce_C_D)         0.107     1.361    design_1_i/BusController16_1/inst/RegCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.584    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.004ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.004ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.728ns  (logic 0.419ns (24.241%)  route 1.309ns (75.759%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.309     1.728    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X35Y68         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y68         FDCE (Setup_fdce_C_D)       -0.268     9.732    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                  8.004    

Slack (MET) :             8.051ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.684ns  (logic 0.478ns (28.380%)  route 1.206ns (71.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X36Y68         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.206     1.684    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X35Y68         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y68         FDCE (Setup_fdce_C_D)       -0.265     9.735    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.684    
  -------------------------------------------------------------------
                         slack                                  8.051    

Slack (MET) :             8.170ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.737ns  (logic 0.456ns (26.247%)  route 1.281ns (73.753%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X41Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.281     1.737    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X39Y86         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y86         FDCE (Setup_fdce_C_D)       -0.093     9.907    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.737    
  -------------------------------------------------------------------
                         slack                                  8.170    

Slack (MET) :             8.174ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.731ns  (logic 0.518ns (29.931%)  route 1.213ns (70.069%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X36Y68         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.213     1.731    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X37Y69         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y69         FDCE (Setup_fdce_C_D)       -0.095     9.905    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.731    
  -------------------------------------------------------------------
                         slack                                  8.174    

Slack (MET) :             8.178ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.727ns  (logic 0.456ns (26.404%)  route 1.271ns (73.596%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X40Y75         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.271     1.727    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X41Y75         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y75         FDCE (Setup_fdce_C_D)       -0.095     9.905    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  8.178    

Slack (MET) :             8.224ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.681ns  (logic 0.518ns (30.807%)  route 1.163ns (69.193%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.163     1.681    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X48Y90         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y90         FDCE (Setup_fdce_C_D)       -0.095     9.905    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.681    
  -------------------------------------------------------------------
                         slack                                  8.224    

Slack (MET) :             8.282ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.623ns  (logic 0.456ns (28.089%)  route 1.167ns (71.911%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X41Y83         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.167     1.623    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X39Y83         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y83         FDCE (Setup_fdce_C_D)       -0.095     9.905    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.623    
  -------------------------------------------------------------------
                         slack                                  8.282    

Slack (MET) :             8.308ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.597ns  (logic 0.456ns (28.545%)  route 1.141ns (71.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X43Y77         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.141     1.597    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X41Y77         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y77         FDCE (Setup_fdce_C_D)       -0.095     9.905    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.597    
  -------------------------------------------------------------------
                         slack                                  8.308    

Slack (MET) :             8.341ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.564ns  (logic 0.456ns (29.162%)  route 1.108ns (70.838%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X41Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.108     1.564    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X39Y85         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y85         FDCE (Setup_fdce_C_D)       -0.095     9.905    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.564    
  -------------------------------------------------------------------
                         slack                                  8.341    

Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.389ns  (logic 0.419ns (30.170%)  route 0.970ns (69.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88                                      0.000     0.000 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.970     1.389    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X48Y89         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y89         FDCE (Setup_fdce_C_D)       -0.268     9.732    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  8.343    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.324ns  (logic 3.113ns (23.365%)  route 10.211ns (76.635%))
  Logic Levels:           16  (CARRY4=6 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 18.447 - 16.667 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.876     1.879    design_1_i/BusController16_1/inst/Clk
    SLICE_X29Y126        FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDCE (Prop_fdce_C_Q)         0.456     2.335 r  design_1_i/BusController16_1/inst/RegState_reg[3]/Q
                         net (fo=20, routed)          0.999     3.334    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegState_reg[3][3]
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     3.458 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.128    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     4.252 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     4.753    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     4.877 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     5.575    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     5.699 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     5.699    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.232 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     6.241    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.358 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.358    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.475 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.475    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.592 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.592    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.709 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.948 f  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/O[2]
                         net (fo=2, routed)           0.618     7.566    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Address_01[1]
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.301     7.867 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_8/O
                         net (fo=7, routed)           0.862     8.729    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress_reg[28]_2[0]
    SLICE_X35Y128        LUT4 (Prop_lut4_I0_O)        0.124     8.853 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_13/O
                         net (fo=2, routed)           0.961     9.814    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/probeDelay1_reg[0]_2
    SLICE_X36Y129        LUT6 (Prop_lut6_I3_O)        0.124     9.938 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_11/O
                         net (fo=2, routed)           0.947    10.885    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegWrite_reg
    SLICE_X31Y130        LUT6 (Prop_lut6_I0_O)        0.124    11.009 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_4/O
                         net (fo=6, routed)           0.469    11.478    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]_1
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    11.602 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_1/O
                         net (fo=12, routed)          1.398    13.000    design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/AXIEnables
    SLICE_X40Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.124 r  design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/InD[12]_INST_0/O
                         net (fo=3, routed)           2.078    15.203    design_1_i/ila_0/inst/ila_core_inst/probe1[12]
    SLICE_X90Y114        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.777    18.447    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y114        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/CLK
                         clock pessimism             -0.174    18.273    
                         clock uncertainty           -0.286    17.987    
    SLICE_X90Y114        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    17.943    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8
  -------------------------------------------------------------------
                         required time                         17.943    
                         arrival time                         -15.203    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.907ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.968ns  (logic 3.472ns (26.775%)  route 9.496ns (73.225%))
  Logic Levels:           18  (CARRY4=7 LUT4=2 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 18.447 - 16.667 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.876     1.879    design_1_i/BusController16_1/inst/Clk
    SLICE_X29Y126        FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDCE (Prop_fdce_C_Q)         0.456     2.335 r  design_1_i/BusController16_1/inst/RegState_reg[3]/Q
                         net (fo=20, routed)          0.999     3.334    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegState_reg[3][3]
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     3.458 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.128    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     4.252 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     4.753    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     4.877 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     5.575    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     5.699 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     5.699    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.232 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     6.241    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.358 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.358    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.475 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.475    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.592 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.592    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.709 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.826 r  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.826    design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.149 r  design_1_i/BusController16_1/inst/Ready_INST_0_i_18/O[1]
                         net (fo=2, routed)           0.468     7.617    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Address_01[7]
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.306     7.923 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_19/O
                         net (fo=5, routed)           0.544     8.467    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/probeDelay1_reg[0]_0[4]
    SLICE_X37Y129        LUT6 (Prop_lut6_I5_O)        0.124     8.591 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_11/O
                         net (fo=1, routed)           0.149     8.740    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_11_n_0
    SLICE_X37Y129        LUT4 (Prop_lut4_I3_O)        0.124     8.864 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_4/O
                         net (fo=6, routed)           1.026     9.890    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress_reg[22]_0
    SLICE_X35Y131        LUT6 (Prop_lut6_I0_O)        0.124    10.014 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Ready_INST_0_i_3/O
                         net (fo=10, routed)          0.876    10.891    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/probeDelay1_reg[0]
    SLICE_X30Y129        LUT6 (Prop_lut6_I4_O)        0.124    11.015 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_6/O
                         net (fo=1, routed)           0.488    11.503    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_6_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I1_O)        0.124    11.627 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_1/O
                         net (fo=5, routed)           1.099    12.727    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_1_n_0
    SLICE_X37Y124        LUT4 (Prop_lut4_I0_O)        0.153    12.880 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0/O
                         net (fo=3, routed)           1.967    14.847    design_1_i/ila_0/inst/ila_core_inst/probe1[13]
    SLICE_X90Y114        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.777    18.447    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y114        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/CLK
                         clock pessimism             -0.174    18.273    
                         clock uncertainty           -0.286    17.987    
    SLICE_X90Y114        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.233    17.754    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8
  -------------------------------------------------------------------
                         required time                         17.754    
                         arrival time                         -14.847    
  -------------------------------------------------------------------
                         slack                                  2.907    

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.181ns  (logic 3.113ns (23.617%)  route 10.068ns (76.383%))
  Logic Levels:           16  (CARRY4=6 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 18.447 - 16.667 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.876     1.879    design_1_i/BusController16_1/inst/Clk
    SLICE_X29Y126        FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDCE (Prop_fdce_C_Q)         0.456     2.335 r  design_1_i/BusController16_1/inst/RegState_reg[3]/Q
                         net (fo=20, routed)          0.999     3.334    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegState_reg[3][3]
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     3.458 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.128    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     4.252 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     4.753    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     4.877 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     5.575    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     5.699 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     5.699    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.232 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     6.241    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.358 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.358    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.475 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.475    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.592 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.592    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.709 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.948 f  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/O[2]
                         net (fo=2, routed)           0.618     7.566    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Address_01[1]
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.301     7.867 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_8/O
                         net (fo=7, routed)           0.862     8.729    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress_reg[28]_2[0]
    SLICE_X35Y128        LUT4 (Prop_lut4_I0_O)        0.124     8.853 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_13/O
                         net (fo=2, routed)           0.961     9.814    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/probeDelay1_reg[0]_2
    SLICE_X36Y129        LUT6 (Prop_lut6_I3_O)        0.124     9.938 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_11/O
                         net (fo=2, routed)           0.947    10.885    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegWrite_reg
    SLICE_X31Y130        LUT6 (Prop_lut6_I0_O)        0.124    11.009 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_4/O
                         net (fo=6, routed)           0.469    11.478    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]_1
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    11.602 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_1/O
                         net (fo=12, routed)          1.246    12.848    design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/AXIEnables
    SLICE_X40Y144        LUT6 (Prop_lut6_I0_O)        0.124    12.972 r  design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/InD[2]_INST_0/O
                         net (fo=3, routed)           2.088    15.060    design_1_i/ila_0/inst/ila_core_inst/probe1[2]
    SLICE_X90Y113        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.777    18.447    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y113        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
                         clock pessimism             -0.174    18.273    
                         clock uncertainty           -0.286    17.987    
    SLICE_X90Y113        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    17.969    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8
  -------------------------------------------------------------------
                         required time                         17.969    
                         arrival time                         -15.060    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.329ns  (logic 3.113ns (23.355%)  route 10.216ns (76.645%))
  Logic Levels:           16  (CARRY4=6 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 18.447 - 16.667 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.876     1.879    design_1_i/BusController16_1/inst/Clk
    SLICE_X29Y126        FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDCE (Prop_fdce_C_Q)         0.456     2.335 r  design_1_i/BusController16_1/inst/RegState_reg[3]/Q
                         net (fo=20, routed)          0.999     3.334    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegState_reg[3][3]
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     3.458 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.128    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     4.252 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     4.753    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     4.877 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     5.575    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     5.699 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     5.699    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.232 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     6.241    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.358 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.358    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.475 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.475    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.592 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.592    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.709 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.948 f  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/O[2]
                         net (fo=2, routed)           0.618     7.566    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Address_01[1]
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.301     7.867 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_8/O
                         net (fo=7, routed)           0.862     8.729    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress_reg[28]_2[0]
    SLICE_X35Y128        LUT4 (Prop_lut4_I0_O)        0.124     8.853 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_13/O
                         net (fo=2, routed)           0.961     9.814    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/probeDelay1_reg[0]_2
    SLICE_X36Y129        LUT6 (Prop_lut6_I3_O)        0.124     9.938 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_11/O
                         net (fo=2, routed)           0.947    10.885    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegWrite_reg
    SLICE_X31Y130        LUT6 (Prop_lut6_I0_O)        0.124    11.009 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_4/O
                         net (fo=6, routed)           0.469    11.478    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]_1
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    11.602 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_1/O
                         net (fo=12, routed)          1.401    13.003    design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/AXIEnables
    SLICE_X40Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.127 r  design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/InD[15]_INST_0/O
                         net (fo=3, routed)           2.080    15.208    design_1_i/ila_0/inst/ila_core_inst/probe1[15]
    SLICE_X90Y114        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.777    18.447    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y114        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/CLK
                         clock pessimism             -0.174    18.273    
                         clock uncertainty           -0.286    17.987    
    SLICE_X90Y114        SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    18.146    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8
  -------------------------------------------------------------------
                         required time                         18.146    
                         arrival time                         -15.208    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.099ns  (logic 3.113ns (23.765%)  route 9.986ns (76.235%))
  Logic Levels:           16  (CARRY4=6 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 18.447 - 16.667 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.876     1.879    design_1_i/BusController16_1/inst/Clk
    SLICE_X29Y126        FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDCE (Prop_fdce_C_Q)         0.456     2.335 r  design_1_i/BusController16_1/inst/RegState_reg[3]/Q
                         net (fo=20, routed)          0.999     3.334    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegState_reg[3][3]
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     3.458 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.128    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     4.252 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     4.753    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     4.877 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     5.575    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     5.699 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     5.699    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.232 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     6.241    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.358 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.358    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.475 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.475    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.592 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.592    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.709 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.948 f  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/O[2]
                         net (fo=2, routed)           0.618     7.566    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Address_01[1]
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.301     7.867 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_8/O
                         net (fo=7, routed)           0.862     8.729    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress_reg[28]_2[0]
    SLICE_X35Y128        LUT4 (Prop_lut4_I0_O)        0.124     8.853 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_13/O
                         net (fo=2, routed)           0.961     9.814    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/probeDelay1_reg[0]_2
    SLICE_X36Y129        LUT6 (Prop_lut6_I3_O)        0.124     9.938 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_11/O
                         net (fo=2, routed)           0.947    10.885    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegWrite_reg
    SLICE_X31Y130        LUT6 (Prop_lut6_I0_O)        0.124    11.009 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_4/O
                         net (fo=6, routed)           0.469    11.478    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]_1
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    11.602 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_1/O
                         net (fo=12, routed)          1.160    12.763    design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/AXIEnables
    SLICE_X39Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.887 r  design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/InD[1]_INST_0/O
                         net (fo=3, routed)           2.091    14.978    design_1_i/ila_0/inst/ila_core_inst/probe1[1]
    SLICE_X90Y113        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.777    18.447    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y113        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
                         clock pessimism             -0.174    18.273    
                         clock uncertainty           -0.286    17.987    
    SLICE_X90Y113        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    17.935    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8
  -------------------------------------------------------------------
                         required time                         17.935    
                         arrival time                         -14.978    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             2.985ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.083ns  (logic 3.113ns (23.794%)  route 9.970ns (76.206%))
  Logic Levels:           16  (CARRY4=6 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 18.447 - 16.667 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.876     1.879    design_1_i/BusController16_1/inst/Clk
    SLICE_X29Y126        FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDCE (Prop_fdce_C_Q)         0.456     2.335 r  design_1_i/BusController16_1/inst/RegState_reg[3]/Q
                         net (fo=20, routed)          0.999     3.334    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegState_reg[3][3]
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     3.458 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.128    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     4.252 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     4.753    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     4.877 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     5.575    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     5.699 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     5.699    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.232 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     6.241    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.358 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.358    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.475 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.475    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.592 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.592    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.709 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.948 f  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/O[2]
                         net (fo=2, routed)           0.618     7.566    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Address_01[1]
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.301     7.867 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_8/O
                         net (fo=7, routed)           0.862     8.729    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress_reg[28]_2[0]
    SLICE_X35Y128        LUT4 (Prop_lut4_I0_O)        0.124     8.853 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_13/O
                         net (fo=2, routed)           0.961     9.814    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/probeDelay1_reg[0]_2
    SLICE_X36Y129        LUT6 (Prop_lut6_I3_O)        0.124     9.938 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_11/O
                         net (fo=2, routed)           0.947    10.885    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegWrite_reg
    SLICE_X31Y130        LUT6 (Prop_lut6_I0_O)        0.124    11.009 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_4/O
                         net (fo=6, routed)           0.469    11.478    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]_1
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    11.602 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_1/O
                         net (fo=12, routed)          1.033    12.635    design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/AXIEnables
    SLICE_X36Y142        LUT6 (Prop_lut6_I0_O)        0.124    12.759 r  design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/InD[11]_INST_0/O
                         net (fo=3, routed)           2.203    14.962    design_1_i/ila_0/inst/ila_core_inst/probe1[11]
    SLICE_X90Y114        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.777    18.447    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y114        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/CLK
                         clock pessimism             -0.174    18.273    
                         clock uncertainty           -0.286    17.987    
    SLICE_X90Y114        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    17.948    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8
  -------------------------------------------------------------------
                         required time                         17.948    
                         arrival time                         -14.962    
  -------------------------------------------------------------------
                         slack                                  2.985    

Slack (MET) :             3.047ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.041ns  (logic 3.113ns (23.870%)  route 9.928ns (76.130%))
  Logic Levels:           16  (CARRY4=6 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 18.447 - 16.667 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.876     1.879    design_1_i/BusController16_1/inst/Clk
    SLICE_X29Y126        FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDCE (Prop_fdce_C_Q)         0.456     2.335 r  design_1_i/BusController16_1/inst/RegState_reg[3]/Q
                         net (fo=20, routed)          0.999     3.334    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegState_reg[3][3]
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     3.458 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.128    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     4.252 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     4.753    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     4.877 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     5.575    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     5.699 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     5.699    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.232 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     6.241    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.358 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.358    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.475 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.475    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.592 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.592    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.709 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.948 f  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/O[2]
                         net (fo=2, routed)           0.618     7.566    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Address_01[1]
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.301     7.867 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_8/O
                         net (fo=7, routed)           0.862     8.729    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress_reg[28]_2[0]
    SLICE_X35Y128        LUT4 (Prop_lut4_I0_O)        0.124     8.853 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_13/O
                         net (fo=2, routed)           0.961     9.814    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/probeDelay1_reg[0]_2
    SLICE_X36Y129        LUT6 (Prop_lut6_I3_O)        0.124     9.938 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_11/O
                         net (fo=2, routed)           0.947    10.885    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegWrite_reg
    SLICE_X31Y130        LUT6 (Prop_lut6_I0_O)        0.124    11.009 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_4/O
                         net (fo=6, routed)           0.469    11.478    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]_1
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    11.602 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_1/O
                         net (fo=12, routed)          1.040    12.642    design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/AXIEnables
    SLICE_X36Y140        LUT6 (Prop_lut6_I0_O)        0.124    12.766 r  design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/InD[14]_INST_0/O
                         net (fo=3, routed)           2.155    14.920    design_1_i/ila_0/inst/ila_core_inst/probe1[14]
    SLICE_X90Y114        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.777    18.447    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y114        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/CLK
                         clock pessimism             -0.174    18.273    
                         clock uncertainty           -0.286    17.987    
    SLICE_X90Y114        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    17.968    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8
  -------------------------------------------------------------------
                         required time                         17.968    
                         arrival time                         -14.920    
  -------------------------------------------------------------------
                         slack                                  3.047    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.892ns  (logic 3.113ns (24.148%)  route 9.779ns (75.852%))
  Logic Levels:           16  (CARRY4=6 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 18.447 - 16.667 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.876     1.879    design_1_i/BusController16_1/inst/Clk
    SLICE_X29Y126        FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDCE (Prop_fdce_C_Q)         0.456     2.335 r  design_1_i/BusController16_1/inst/RegState_reg[3]/Q
                         net (fo=20, routed)          0.999     3.334    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegState_reg[3][3]
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     3.458 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.128    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     4.252 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     4.753    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     4.877 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     5.575    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     5.699 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     5.699    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.232 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     6.241    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.358 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.358    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.475 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.475    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.592 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.592    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.709 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.948 f  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/O[2]
                         net (fo=2, routed)           0.618     7.566    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Address_01[1]
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.301     7.867 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_8/O
                         net (fo=7, routed)           0.862     8.729    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress_reg[28]_2[0]
    SLICE_X35Y128        LUT4 (Prop_lut4_I0_O)        0.124     8.853 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_13/O
                         net (fo=2, routed)           0.961     9.814    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/probeDelay1_reg[0]_2
    SLICE_X36Y129        LUT6 (Prop_lut6_I3_O)        0.124     9.938 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_11/O
                         net (fo=2, routed)           0.947    10.885    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegWrite_reg
    SLICE_X31Y130        LUT6 (Prop_lut6_I0_O)        0.124    11.009 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_4/O
                         net (fo=6, routed)           0.469    11.478    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]_1
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    11.602 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_1/O
                         net (fo=12, routed)          0.903    12.505    design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/AXIEnables
    SLICE_X34Y135        LUT6 (Prop_lut6_I0_O)        0.124    12.629 r  design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/InD[9]_INST_0/O
                         net (fo=3, routed)           2.141    14.771    design_1_i/ila_0/inst/ila_core_inst/probe1[9]
    SLICE_X90Y114        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.777    18.447    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y114        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/CLK
                         clock pessimism             -0.174    18.273    
                         clock uncertainty           -0.286    17.987    
    SLICE_X90Y114        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    17.935    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8
  -------------------------------------------------------------------
                         required time                         17.935    
                         arrival time                         -14.771    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.673ns  (logic 3.113ns (24.563%)  route 9.560ns (75.437%))
  Logic Levels:           16  (CARRY4=6 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 18.320 - 16.667 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.876     1.879    design_1_i/BusController16_1/inst/Clk
    SLICE_X29Y126        FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDCE (Prop_fdce_C_Q)         0.456     2.335 r  design_1_i/BusController16_1/inst/RegState_reg[3]/Q
                         net (fo=20, routed)          0.999     3.334    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegState_reg[3][3]
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     3.458 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.128    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     4.252 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     4.753    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     4.877 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     5.575    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     5.699 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     5.699    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.232 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     6.241    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.358 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.358    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.475 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.475    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.592 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.592    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.709 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.948 f  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/O[2]
                         net (fo=2, routed)           0.618     7.566    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Address_01[1]
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.301     7.867 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress[31]_i_8/O
                         net (fo=7, routed)           0.862     8.729    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress_reg[28]_2[0]
    SLICE_X35Y128        LUT4 (Prop_lut4_I0_O)        0.124     8.853 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_13/O
                         net (fo=2, routed)           0.961     9.814    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/probeDelay1_reg[0]_2
    SLICE_X36Y129        LUT6 (Prop_lut6_I3_O)        0.124     9.938 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_11/O
                         net (fo=2, routed)           0.947    10.885    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegWrite_reg
    SLICE_X31Y130        LUT6 (Prop_lut6_I0_O)        0.124    11.009 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_4/O
                         net (fo=6, routed)           0.469    11.478    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]_1
    SLICE_X31Y130        LUT6 (Prop_lut6_I1_O)        0.124    11.602 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[15]_INST_0_i_1/O
                         net (fo=12, routed)          1.398    13.000    design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/AXIEnables
    SLICE_X40Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.124 r  design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/InD[12]_INST_0/O
                         net (fo=3, routed)           1.428    14.552    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[12]
    SLICE_X40Y115        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.650    18.320    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DEN_reg
    SLICE_X40Y115        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/C
                         clock pessimism             -0.174    18.146    
                         clock uncertainty           -0.286    17.860    
    SLICE_X40Y115        FDRE (Setup_fdre_C_D)       -0.067    17.793    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]
  -------------------------------------------------------------------
                         required time                         17.793    
                         arrival time                         -14.552    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 design_1_i/BusController16_1/inst/RegState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.812ns  (logic 3.443ns (26.874%)  route 9.369ns (73.126%))
  Logic Levels:           18  (CARRY4=7 LUT4=2 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 18.447 - 16.667 ) 
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.876     1.879    design_1_i/BusController16_1/inst/Clk
    SLICE_X29Y126        FDCE                                         r  design_1_i/BusController16_1/inst/RegState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDCE (Prop_fdce_C_Q)         0.456     2.335 r  design_1_i/BusController16_1/inst/RegState_reg[3]/Q
                         net (fo=20, routed)          0.999     3.334    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegState_reg[3][3]
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     3.458 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[19]_i_2/O
                         net (fo=78, routed)          0.670     4.128    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[3]_1
    SLICE_X30Y124        LUT5 (Prop_lut5_I2_O)        0.124     4.252 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_7/O
                         net (fo=9, routed)           0.501     4.753    design_1_i/BusController16_1/inst/B16AXI32_n_36
    SLICE_X30Y126        LUT5 (Prop_lut5_I0_O)        0.124     4.877 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41/O
                         net (fo=1, routed)           0.698     5.575    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_41_n_0
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124     5.699 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     5.699    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_40_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.232 r  design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.009     6.241    design_1_i/BusController16_1/inst/InD[13]_INST_0_i_35_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.358 r  design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.358    design_1_i/BusController16_1/inst/RegAddress_reg[7]_i_2_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.475 r  design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.475    design_1_i/BusController16_1/inst/RegAddress_reg[11]_i_2_n_0
    SLICE_X32Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.592 r  design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.592    design_1_i/BusController16_1/inst/RegAddress_reg[15]_i_2_n_0
    SLICE_X32Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.709 r  design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    design_1_i/BusController16_1/inst/RegAddress_reg[19]_i_3_n_0
    SLICE_X32Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.826 r  design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.826    design_1_i/BusController16_1/inst/RegAddress_reg[31]_i_11_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.149 r  design_1_i/BusController16_1/inst/Ready_INST_0_i_18/O[1]
                         net (fo=2, routed)           0.468     7.617    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Address_01[7]
    SLICE_X34Y129        LUT5 (Prop_lut5_I2_O)        0.306     7.923 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_19/O
                         net (fo=5, routed)           0.544     8.467    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/probeDelay1_reg[0]_0[4]
    SLICE_X37Y129        LUT6 (Prop_lut6_I5_O)        0.124     8.591 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_11/O
                         net (fo=1, routed)           0.149     8.740    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_11_n_0
    SLICE_X37Y129        LUT4 (Prop_lut4_I3_O)        0.124     8.864 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Ready_INST_0_i_4/O
                         net (fo=6, routed)           1.026     9.890    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegAddress_reg[22]_0
    SLICE_X35Y131        LUT6 (Prop_lut6_I0_O)        0.124    10.014 f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Ready_INST_0_i_3/O
                         net (fo=10, routed)          0.876    10.891    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/probeDelay1_reg[0]
    SLICE_X30Y129        LUT6 (Prop_lut6_I4_O)        0.124    11.015 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_6/O
                         net (fo=1, routed)           0.488    11.503    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_6_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I1_O)        0.124    11.627 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_1/O
                         net (fo=5, routed)           1.099    12.727    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[13]_INST_0_i_1_n_0
    SLICE_X37Y124        LUT4 (Prop_lut4_I0_O)        0.124    12.851 r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/InD[0]_INST_0/O
                         net (fo=3, routed)           1.840    14.691    design_1_i/ila_0/inst/ila_core_inst/probe1[0]
    SLICE_X90Y113        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.777    18.447    design_1_i/ila_0/inst/ila_core_inst/DEN_reg
    SLICE_X90Y113        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
                         clock pessimism             -0.174    18.273    
                         clock uncertainty           -0.286    17.987    
    SLICE_X90Y113        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    17.940    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8
  -------------------------------------------------------------------
                         required time                         17.940    
                         arrival time                         -14.691    
  -------------------------------------------------------------------
                         slack                                  3.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[11][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.290ns (46.798%)  route 0.330ns (53.202%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.638     0.640    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X46Y138        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[11][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y138        FDRE (Prop_fdre_C_Q)         0.164     0.804 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[11][10]/Q
                         net (fo=1, routed)           0.083     0.887    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[11]_4[10]
    SLICE_X47Y138        LUT6 (Prop_lut6_I0_O)        0.045     0.932 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.932    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[10]_INST_0_i_5_n_0
    SLICE_X47Y138        MUXF7 (Prop_muxf7_I0_O)      0.062     0.994 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.994    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[10]_INST_0_i_2_n_0
    SLICE_X47Y138        MUXF8 (Prop_muxf8_I1_O)      0.019     1.013 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[10]_INST_0/O
                         net (fo=3, routed)           0.247     1.260    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe16[10]
    SLICE_X47Y132        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.904     0.906    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DEN_reg
    SLICE_X47Y132        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/C
                         clock pessimism              0.050     0.956    
                         clock uncertainty            0.286     1.242    
    SLICE_X47Y132        FDRE (Hold_fdre_C_D)        -0.021     1.221    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[15][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.270ns (41.603%)  route 0.379ns (58.397%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.639     0.641    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X43Y141        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[15][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[15][14]/Q
                         net (fo=1, routed)           0.096     0.878    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[15]_16[14]
    SLICE_X41Y141        LUT6 (Prop_lut6_I0_O)        0.045     0.923 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[30]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.923    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[30]_INST_0_i_6_n_0
    SLICE_X41Y141        MUXF7 (Prop_muxf7_I1_O)      0.065     0.988 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[30]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.988    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[30]_INST_0_i_2_n_0
    SLICE_X41Y141        MUXF8 (Prop_muxf8_I1_O)      0.019     1.007 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[30]_INST_0/O
                         net (fo=3, routed)           0.283     1.290    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe16[30]
    SLICE_X45Y135        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.907     0.909    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DEN_reg
    SLICE_X45Y135        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[30]/C
                         clock pessimism              0.050     0.959    
                         clock uncertainty            0.286     1.245    
    SLICE_X45Y135        FDRE (Hold_fdre_C_D)        -0.001     1.244    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[9][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.267ns (38.842%)  route 0.420ns (61.158%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.635     0.637    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X51Y141        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[9][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y141        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[9][13]/Q
                         net (fo=1, routed)           0.139     0.917    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[9]_6[13]
    SLICE_X50Y141        LUT6 (Prop_lut6_I3_O)        0.045     0.962 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[13]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.962    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[13]_INST_0_i_5_n_0
    SLICE_X50Y141        MUXF7 (Prop_muxf7_I0_O)      0.062     1.024 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.024    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[13]_INST_0_i_2_n_0
    SLICE_X50Y141        MUXF8 (Prop_muxf8_I1_O)      0.019     1.043 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[13]_INST_0/O
                         net (fo=3, routed)           0.281     1.325    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe16[13]
    SLICE_X46Y134        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.906     0.908    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DEN_reg
    SLICE_X46Y134        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/C
                         clock pessimism              0.050     0.958    
                         clock uncertainty            0.286     1.244    
    SLICE_X46Y134        FDRE (Hold_fdre_C_D)        -0.005     1.239    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[15][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.270ns (38.805%)  route 0.426ns (61.195%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.637     0.639    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X43Y137        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[15][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[15][10]/Q
                         net (fo=1, routed)           0.142     0.923    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[15]_16[10]
    SLICE_X43Y139        LUT6 (Prop_lut6_I0_O)        0.045     0.968 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.968    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[26]_INST_0_i_6_n_0
    SLICE_X43Y139        MUXF7 (Prop_muxf7_I1_O)      0.065     1.033 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.033    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[26]_INST_0_i_2_n_0
    SLICE_X43Y139        MUXF8 (Prop_muxf8_I1_O)      0.019     1.052 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[26]_INST_0/O
                         net (fo=3, routed)           0.283     1.335    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe16[26]
    SLICE_X49Y136        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.907     0.909    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DEN_reg
    SLICE_X49Y136        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]/C
                         clock pessimism              0.050     0.959    
                         clock uncertainty            0.286     1.245    
    SLICE_X49Y136        FDRE (Hold_fdre_C_D)         0.003     1.248    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[9][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.267ns (39.775%)  route 0.404ns (60.225%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.639     0.641    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X40Y140        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[9][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y140        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[9][11]/Q
                         net (fo=1, routed)           0.112     0.894    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[9]_22[11]
    SLICE_X39Y140        LUT6 (Prop_lut6_I3_O)        0.045     0.939 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.939    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[27]_INST_0_i_5_n_0
    SLICE_X39Y140        MUXF7 (Prop_muxf7_I0_O)      0.062     1.001 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.001    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[27]_INST_0_i_2_n_0
    SLICE_X39Y140        MUXF8 (Prop_muxf8_I1_O)      0.019     1.020 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[27]_INST_0/O
                         net (fo=3, routed)           0.292     1.312    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe16[27]
    SLICE_X48Y136        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.907     0.909    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DEN_reg
    SLICE_X48Y136        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/C
                         clock pessimism              0.050     0.959    
                         clock uncertainty            0.286     1.245    
    SLICE_X48Y136        FDRE (Hold_fdre_C_D)        -0.021     1.224    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.270ns (39.534%)  route 0.413ns (60.466%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.640     0.642    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X44Y143        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y143        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[15][0]/Q
                         net (fo=1, routed)           0.086     0.869    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[15]_0[0]
    SLICE_X45Y143        LUT6 (Prop_lut6_I0_O)        0.045     0.914 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.914    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[0]_INST_0_i_6_n_0
    SLICE_X45Y143        MUXF7 (Prop_muxf7_I1_O)      0.065     0.979 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.979    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[0]_INST_0_i_2_n_0
    SLICE_X45Y143        MUXF8 (Prop_muxf8_I1_O)      0.019     0.998 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[0]_INST_0/O
                         net (fo=3, routed)           0.327     1.325    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe16[0]
    SLICE_X46Y134        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.906     0.908    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DEN_reg
    SLICE_X46Y134        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.050     0.958    
                         clock uncertainty            0.286     1.244    
    SLICE_X46Y134        FDRE (Hold_fdre_C_D)        -0.008     1.236    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[5][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.283ns (40.028%)  route 0.424ns (59.972%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.635     0.637    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X39Y133        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y133        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[5][9]/Q
                         net (fo=1, routed)           0.089     0.867    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[5]_26[9]
    SLICE_X38Y133        LUT6 (Prop_lut6_I3_O)        0.045     0.912 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[25]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.912    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[25]_INST_0_i_4_n_0
    SLICE_X38Y133        MUXF7 (Prop_muxf7_I1_O)      0.075     0.987 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[25]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.987    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[25]_INST_0_i_1_n_0
    SLICE_X38Y133        MUXF8 (Prop_muxf8_I0_O)      0.022     1.009 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[25]_INST_0/O
                         net (fo=3, routed)           0.335     1.344    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe16[25]
    SLICE_X49Y136        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.907     0.909    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DEN_reg
    SLICE_X49Y136        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]/C
                         clock pessimism              0.050     0.959    
                         clock uncertainty            0.286     1.245    
    SLICE_X49Y136        FDRE (Hold_fdre_C_D)        -0.002     1.243    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.304ns (42.363%)  route 0.414ns (57.637%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.638     0.640    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X42Y139        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y139        FDRE (Prop_fdre_C_Q)         0.164     0.804 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[3][4]/Q
                         net (fo=1, routed)           0.112     0.917    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU_reg[3]_28[4]
    SLICE_X42Y141        LUT6 (Prop_lut6_I0_O)        0.045     0.962 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[20]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.962    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[20]_INST_0_i_3_n_0
    SLICE_X42Y141        MUXF7 (Prop_muxf7_I0_O)      0.073     1.035 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.035    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[20]_INST_0_i_1_n_0
    SLICE_X42Y141        MUXF8 (Prop_muxf8_I0_O)      0.022     1.057 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[20]_INST_0/O
                         net (fo=3, routed)           0.301     1.358    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe16[20]
    SLICE_X44Y134        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.906     0.908    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DEN_reg
    SLICE_X44Y134        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/C
                         clock pessimism              0.050     0.958    
                         clock uncertainty            0.286     1.244    
    SLICE_X44Y134        FDRE (Hold_fdre_C_D)         0.007     1.251    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.306ns (42.926%)  route 0.407ns (57.074%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.638     0.640    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X46Y139        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y139        FDRE (Prop_fdre_C_Q)         0.164     0.804 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[4][5]/Q
                         net (fo=1, routed)           0.110     0.914    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[4]_11[5]
    SLICE_X46Y140        LUT6 (Prop_lut6_I5_O)        0.045     0.959 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.959    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[5]_INST_0_i_4_n_0
    SLICE_X46Y140        MUXF7 (Prop_muxf7_I1_O)      0.075     1.034 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.034    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[5]_INST_0_i_1_n_0
    SLICE_X46Y140        MUXF8 (Prop_muxf8_I0_O)      0.022     1.056 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[5]_INST_0/O
                         net (fo=3, routed)           0.297     1.353    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe16[5]
    SLICE_X45Y132        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.904     0.906    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DEN_reg
    SLICE_X45Y132        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.050     0.956    
                         clock uncertainty            0.286     1.242    
    SLICE_X45Y132        FDRE (Hold_fdre_C_D)         0.002     1.244    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[11][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.267ns (38.098%)  route 0.434ns (61.902%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.638     0.640    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Clk
    SLICE_X49Y142        FDRE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[11][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y142        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[11][12]/Q
                         net (fo=1, routed)           0.098     0.879    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL_reg[11]_4[12]
    SLICE_X48Y142        LUT6 (Prop_lut6_I0_O)        0.045     0.924 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.924    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[12]_INST_0_i_5_n_0
    SLICE_X48Y142        MUXF7 (Prop_muxf7_I0_O)      0.062     0.986 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.986    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[12]_INST_0_i_2_n_0
    SLICE_X48Y142        MUXF8 (Prop_muxf8_I1_O)      0.019     1.005 r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIWData[12]_INST_0/O
                         net (fo=3, routed)           0.336     1.341    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe16[12]
    SLICE_X46Y134        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.906     0.908    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DEN_reg
    SLICE_X46Y134        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/C
                         clock pessimism              0.050     0.958    
                         clock uncertainty            0.286     1.244    
    SLICE_X46Y134        FDRE (Hold_fdre_C_D)        -0.015     1.229    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.642ns (29.284%)  route 1.550ns (70.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.647     2.941    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X34Y64         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDPE (Prop_fdpe_C_Q)         0.518     3.459 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.682     4.141    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X34Y63         LUT2 (Prop_lut2_I0_O)        0.124     4.265 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.868     5.133    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0
    SLICE_X36Y66         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.472    12.651    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X36Y66         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X36Y66         FDPE (Recov_fdpe_C_PRE)     -0.361    12.365    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -5.133    
  -------------------------------------------------------------------
                         slack                                  7.232    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.642ns (29.284%)  route 1.550ns (70.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.647     2.941    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X34Y64         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDPE (Prop_fdpe_C_Q)         0.518     3.459 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.682     4.141    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X34Y63         LUT2 (Prop_lut2_I0_O)        0.124     4.265 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.868     5.133    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0
    SLICE_X36Y66         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.472    12.651    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X36Y66         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X36Y66         FDPE (Recov_fdpe_C_PRE)     -0.361    12.365    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -5.133    
  -------------------------------------------------------------------
                         slack                                  7.232    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.642ns (29.284%)  route 1.550ns (70.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.647     2.941    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X34Y64         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDPE (Prop_fdpe_C_Q)         0.518     3.459 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.682     4.141    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X34Y63         LUT2 (Prop_lut2_I0_O)        0.124     4.265 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.868     5.133    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0
    SLICE_X36Y66         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.472    12.651    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X36Y66         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X36Y66         FDPE (Recov_fdpe_C_PRE)     -0.361    12.365    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -5.133    
  -------------------------------------------------------------------
                         slack                                  7.232    

Slack (MET) :             7.358ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.580ns (28.053%)  route 1.487ns (71.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.647     2.941    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X37Y85         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDPE (Prop_fdpe_C_Q)         0.456     3.397 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.871     4.268    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg
    SLICE_X37Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.392 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.616     5.008    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X42Y85         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.474    12.653    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X42Y85         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X42Y85         FDPE (Recov_fdpe_C_PRE)     -0.361    12.367    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  7.358    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.580ns (28.053%)  route 1.487ns (71.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.647     2.941    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X37Y85         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDPE (Prop_fdpe_C_Q)         0.456     3.397 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.871     4.268    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg
    SLICE_X37Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.392 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.616     5.008    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X43Y85         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.474    12.653    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X43Y85         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X43Y85         FDPE (Recov_fdpe_C_PRE)     -0.359    12.369    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.369    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  7.360    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.580ns (28.053%)  route 1.487ns (71.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.647     2.941    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X37Y85         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDPE (Prop_fdpe_C_Q)         0.456     3.397 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.871     4.268    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg
    SLICE_X37Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.392 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.616     5.008    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X43Y85         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.474    12.653    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X43Y85         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X43Y85         FDPE (Recov_fdpe_C_PRE)     -0.359    12.369    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.369    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  7.360    

Slack (MET) :             7.535ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.580ns (30.030%)  route 1.351ns (69.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.638     2.932    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X41Y79         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     4.044    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X41Y79         LUT2 (Prop_lut2_I1_O)        0.124     4.168 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2/O
                         net (fo=3, routed)           0.695     4.863    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0
    SLICE_X41Y82         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.471    12.650    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X41Y82         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.262    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X41Y82         FDPE (Recov_fdpe_C_PRE)     -0.359    12.399    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                          -4.863    
  -------------------------------------------------------------------
                         slack                                  7.535    

Slack (MET) :             7.535ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.580ns (30.030%)  route 1.351ns (69.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.638     2.932    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X41Y79         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     4.044    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X41Y79         LUT2 (Prop_lut2_I1_O)        0.124     4.168 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2/O
                         net (fo=3, routed)           0.695     4.863    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0
    SLICE_X41Y82         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.471    12.650    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X41Y82         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.262    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X41Y82         FDPE (Recov_fdpe_C_PRE)     -0.359    12.399    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                          -4.863    
  -------------------------------------------------------------------
                         slack                                  7.535    

Slack (MET) :             7.535ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.580ns (30.030%)  route 1.351ns (69.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.638     2.932    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X41Y79         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     4.044    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X41Y79         LUT2 (Prop_lut2_I1_O)        0.124     4.168 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2/O
                         net (fo=3, routed)           0.695     4.863    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0
    SLICE_X41Y82         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.471    12.650    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X41Y82         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.262    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X41Y82         FDPE (Recov_fdpe_C_PRE)     -0.359    12.399    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                          -4.863    
  -------------------------------------------------------------------
                         slack                                  7.535    

Slack (MET) :             7.606ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.580ns (31.245%)  route 1.276ns (68.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.634     2.928    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X40Y72         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDPE (Prop_fdpe_C_Q)         0.456     3.384 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.525     3.909    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_asreg
    SLICE_X40Y72         LUT2 (Prop_lut2_I0_O)        0.124     4.033 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3/O
                         net (fo=2, routed)           0.751     4.784    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_0
    SLICE_X40Y74         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.462    12.641    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X40Y74         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.262    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X40Y74         FDPE (Recov_fdpe_C_PRE)     -0.359    12.390    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                  7.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.833%)  route 0.135ns (45.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.551     0.887    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X36Y66         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDPE (Prop_fdpe_C_Q)         0.164     1.051 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=13, routed)          0.135     1.186    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X36Y67         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.816     1.182    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_aclk
    SLICE_X36Y67         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.282     0.900    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.067     0.833    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.833%)  route 0.135ns (45.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.551     0.887    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X36Y66         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDPE (Prop_fdpe_C_Q)         0.164     1.051 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=13, routed)          0.135     1.186    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X36Y67         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.816     1.182    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_aclk
    SLICE_X36Y67         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.282     0.900    
    SLICE_X36Y67         FDCE (Remov_fdce_C_CLR)     -0.067     0.833    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.833%)  route 0.135ns (45.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.551     0.887    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X36Y66         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDPE (Prop_fdpe_C_Q)         0.164     1.051 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=13, routed)          0.135     1.186    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X36Y67         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.816     1.182    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_aclk
    SLICE_X36Y67         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.282     0.900    
    SLICE_X36Y67         FDPE (Remov_fdpe_C_PRE)     -0.071     0.829    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.833%)  route 0.135ns (45.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.551     0.887    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X36Y66         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDPE (Prop_fdpe_C_Q)         0.164     1.051 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=13, routed)          0.135     1.186    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X36Y67         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.816     1.182    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/m_aclk
    SLICE_X36Y67         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.282     0.900    
    SLICE_X36Y67         FDPE (Remov_fdpe_C_PRE)     -0.071     0.829    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.833%)  route 0.135ns (45.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.551     0.887    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X36Y66         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDPE (Prop_fdpe_C_Q)         0.164     1.051 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=13, routed)          0.135     1.186    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X36Y67         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.816     1.182    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X36Y67         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.282     0.900    
    SLICE_X36Y67         FDPE (Remov_fdpe_C_PRE)     -0.071     0.829    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.833%)  route 0.135ns (45.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.551     0.887    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X36Y66         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDPE (Prop_fdpe_C_Q)         0.164     1.051 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=13, routed)          0.135     1.186    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X37Y67         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.816     1.182    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X37Y67         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.282     0.900    
    SLICE_X37Y67         FDCE (Remov_fdce_C_CLR)     -0.092     0.808    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.833%)  route 0.135ns (45.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.551     0.887    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X36Y66         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDPE (Prop_fdpe_C_Q)         0.164     1.051 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=13, routed)          0.135     1.186    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X37Y67         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.816     1.182    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X37Y67         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.282     0.900    
    SLICE_X37Y67         FDCE (Remov_fdce_C_CLR)     -0.092     0.808    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.833%)  route 0.135ns (45.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.551     0.887    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X36Y66         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDPE (Prop_fdpe_C_Q)         0.164     1.051 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=13, routed)          0.135     1.186    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X37Y67         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.816     1.182    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X37Y67         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.282     0.900    
    SLICE_X37Y67         FDCE (Remov_fdce_C_CLR)     -0.092     0.808    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.833%)  route 0.135ns (45.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.551     0.887    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X36Y66         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDPE (Prop_fdpe_C_Q)         0.164     1.051 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=13, routed)          0.135     1.186    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X37Y67         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.816     1.182    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X37Y67         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.282     0.900    
    SLICE_X37Y67         FDCE (Remov_fdce_C_CLR)     -0.092     0.808    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.833%)  route 0.135ns (45.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.551     0.887    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X36Y66         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDPE (Prop_fdpe_C_Q)         0.164     1.051 f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=13, routed)          0.135     1.186    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X37Y67         FDCE                                         f  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.816     1.182    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X37Y67         FDCE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.282     0.900    
    SLICE_X37Y67         FDCE (Remov_fdce_C_CLR)     -0.092     0.808    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.378    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.839ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.206ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/RegAddress_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out3_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        5.582ns  (logic 0.642ns (11.501%)  route 4.940ns (88.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 68.309 - 66.667 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 51.656 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    51.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    48.013 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    49.902    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    51.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    52.174 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396    54.570    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124    54.694 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         2.544    57.238    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X33Y125        FDCE                                         f  design_1_i/BusController16_1/inst/RegAddress_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.639    68.309    design_1_i/BusController16_1/inst/Clk
    SLICE_X33Y125        FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[10]/C
                         clock pessimism             -0.174    68.135    
                         clock uncertainty           -0.286    67.849    
    SLICE_X33Y125        FDCE (Recov_fdce_C_CLR)     -0.405    67.444    design_1_i/BusController16_1/inst/RegAddress_reg[10]
  -------------------------------------------------------------------
                         required time                         67.444    
                         arrival time                         -57.238    
  -------------------------------------------------------------------
                         slack                                 10.206    

Slack (MET) :             10.206ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/RegAddress_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out3_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        5.582ns  (logic 0.642ns (11.501%)  route 4.940ns (88.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 68.309 - 66.667 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 51.656 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    51.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    48.013 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    49.902    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    51.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    52.174 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396    54.570    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124    54.694 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         2.544    57.238    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X33Y125        FDCE                                         f  design_1_i/BusController16_1/inst/RegAddress_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.639    68.309    design_1_i/BusController16_1/inst/Clk
    SLICE_X33Y125        FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[11]/C
                         clock pessimism             -0.174    68.135    
                         clock uncertainty           -0.286    67.849    
    SLICE_X33Y125        FDCE (Recov_fdce_C_CLR)     -0.405    67.444    design_1_i/BusController16_1/inst/RegAddress_reg[11]
  -------------------------------------------------------------------
                         required time                         67.444    
                         arrival time                         -57.238    
  -------------------------------------------------------------------
                         slack                                 10.206    

Slack (MET) :             10.206ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/RegAddress_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out3_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        5.582ns  (logic 0.642ns (11.501%)  route 4.940ns (88.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 68.309 - 66.667 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 51.656 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    51.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    48.013 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    49.902    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    51.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    52.174 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396    54.570    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124    54.694 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         2.544    57.238    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X33Y125        FDCE                                         f  design_1_i/BusController16_1/inst/RegAddress_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.639    68.309    design_1_i/BusController16_1/inst/Clk
    SLICE_X33Y125        FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[8]/C
                         clock pessimism             -0.174    68.135    
                         clock uncertainty           -0.286    67.849    
    SLICE_X33Y125        FDCE (Recov_fdce_C_CLR)     -0.405    67.444    design_1_i/BusController16_1/inst/RegAddress_reg[8]
  -------------------------------------------------------------------
                         required time                         67.444    
                         arrival time                         -57.238    
  -------------------------------------------------------------------
                         slack                                 10.206    

Slack (MET) :             10.206ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/RegAddress_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out3_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        5.582ns  (logic 0.642ns (11.501%)  route 4.940ns (88.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 68.309 - 66.667 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 51.656 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    51.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    48.013 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    49.902    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    51.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    52.174 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396    54.570    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124    54.694 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         2.544    57.238    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X33Y125        FDCE                                         f  design_1_i/BusController16_1/inst/RegAddress_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.639    68.309    design_1_i/BusController16_1/inst/Clk
    SLICE_X33Y125        FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[9]/C
                         clock pessimism             -0.174    68.135    
                         clock uncertainty           -0.286    67.849    
    SLICE_X33Y125        FDCE (Recov_fdce_C_CLR)     -0.405    67.444    design_1_i/BusController16_1/inst/RegAddress_reg[9]
  -------------------------------------------------------------------
                         required time                         67.444    
                         arrival time                         -57.238    
  -------------------------------------------------------------------
                         slack                                 10.206    

Slack (MET) :             10.606ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/RegByteEn32_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out3_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        5.269ns  (logic 0.642ns (12.185%)  route 4.627ns (87.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 68.310 - 66.667 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 51.656 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    51.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    48.013 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    49.902    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    51.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    52.174 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396    54.570    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124    54.694 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         2.231    56.925    design_1_i/BusController16_1/inst/B16AXI32/PutP_reg[0]
    SLICE_X34Y124        FDCE                                         f  design_1_i/BusController16_1/inst/B16AXI32/RegByteEn32_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.640    68.310    design_1_i/BusController16_1/inst/B16AXI32/Clk
    SLICE_X34Y124        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/RegByteEn32_reg[3]/C
                         clock pessimism             -0.174    68.136    
                         clock uncertainty           -0.286    67.850    
    SLICE_X34Y124        FDCE (Recov_fdce_C_CLR)     -0.319    67.531    design_1_i/BusController16_1/inst/B16AXI32/RegByteEn32_reg[3]
  -------------------------------------------------------------------
                         required time                         67.531    
                         arrival time                         -56.925    
  -------------------------------------------------------------------
                         slack                                 10.606    

Slack (MET) :             10.707ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/RegAddress_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out3_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        5.082ns  (logic 0.642ns (12.632%)  route 4.440ns (87.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 68.311 - 66.667 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 51.656 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    51.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    48.013 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    49.902    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    51.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    52.174 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396    54.570    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124    54.694 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         2.044    56.738    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X33Y123        FDCE                                         f  design_1_i/BusController16_1/inst/RegAddress_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.641    68.311    design_1_i/BusController16_1/inst/Clk
    SLICE_X33Y123        FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[1]/C
                         clock pessimism             -0.174    68.137    
                         clock uncertainty           -0.286    67.851    
    SLICE_X33Y123        FDCE (Recov_fdce_C_CLR)     -0.405    67.446    design_1_i/BusController16_1/inst/RegAddress_reg[1]
  -------------------------------------------------------------------
                         required time                         67.446    
                         arrival time                         -56.738    
  -------------------------------------------------------------------
                         slack                                 10.707    

Slack (MET) :             10.707ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/RegAddress_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out3_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        5.082ns  (logic 0.642ns (12.632%)  route 4.440ns (87.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 68.311 - 66.667 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 51.656 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    51.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    48.013 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    49.902    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    51.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    52.174 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396    54.570    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124    54.694 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         2.044    56.738    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X33Y123        FDCE                                         f  design_1_i/BusController16_1/inst/RegAddress_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.641    68.311    design_1_i/BusController16_1/inst/Clk
    SLICE_X33Y123        FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[2]/C
                         clock pessimism             -0.174    68.137    
                         clock uncertainty           -0.286    67.851    
    SLICE_X33Y123        FDCE (Recov_fdce_C_CLR)     -0.405    67.446    design_1_i/BusController16_1/inst/RegAddress_reg[2]
  -------------------------------------------------------------------
                         required time                         67.446    
                         arrival time                         -56.738    
  -------------------------------------------------------------------
                         slack                                 10.707    

Slack (MET) :             10.707ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/RegAddress_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out3_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        5.082ns  (logic 0.642ns (12.632%)  route 4.440ns (87.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 68.311 - 66.667 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 51.656 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    51.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    48.013 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    49.902    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    51.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    52.174 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396    54.570    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124    54.694 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         2.044    56.738    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X33Y123        FDCE                                         f  design_1_i/BusController16_1/inst/RegAddress_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.641    68.311    design_1_i/BusController16_1/inst/Clk
    SLICE_X33Y123        FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[3]/C
                         clock pessimism             -0.174    68.137    
                         clock uncertainty           -0.286    67.851    
    SLICE_X33Y123        FDCE (Recov_fdce_C_CLR)     -0.405    67.446    design_1_i/BusController16_1/inst/RegAddress_reg[3]
  -------------------------------------------------------------------
                         required time                         67.446    
                         arrival time                         -56.738    
  -------------------------------------------------------------------
                         slack                                 10.707    

Slack (MET) :             10.829ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/RegAddress_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out3_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        4.959ns  (logic 0.642ns (12.947%)  route 4.317ns (87.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 68.309 - 66.667 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 51.656 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    51.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    48.013 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    49.902    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    51.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    52.174 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396    54.570    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124    54.694 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         1.921    56.615    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X33Y124        FDCE                                         f  design_1_i/BusController16_1/inst/RegAddress_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.639    68.309    design_1_i/BusController16_1/inst/Clk
    SLICE_X33Y124        FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[4]/C
                         clock pessimism             -0.174    68.135    
                         clock uncertainty           -0.286    67.849    
    SLICE_X33Y124        FDCE (Recov_fdce_C_CLR)     -0.405    67.444    design_1_i/BusController16_1/inst/RegAddress_reg[4]
  -------------------------------------------------------------------
                         required time                         67.444    
                         arrival time                         -56.615    
  -------------------------------------------------------------------
                         slack                                 10.829    

Slack (MET) :             10.829ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/RegAddress_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@66.667ns - clk_out3_design_1_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        4.959ns  (logic 0.642ns (12.947%)  route 4.317ns (87.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 68.309 - 66.667 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 51.656 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    51.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    48.013 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    49.902    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    50.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    51.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    52.174 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396    54.570    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124    54.694 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         1.921    56.615    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X33Y124        FDCE                                         f  design_1_i/BusController16_1/inst/RegAddress_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    66.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    68.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    64.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    66.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         1.639    68.309    design_1_i/BusController16_1/inst/Clk
    SLICE_X33Y124        FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[5]/C
                         clock pessimism             -0.174    68.135    
                         clock uncertainty           -0.286    67.849    
    SLICE_X33Y124        FDCE (Recov_fdce_C_CLR)     -0.405    67.444    design_1_i/BusController16_1/inst/RegAddress_reg[5]
  -------------------------------------------------------------------
                         required time                         67.444    
                         arrival time                         -56.615    
  -------------------------------------------------------------------
                         slack                                 10.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.209ns (14.248%)  route 1.258ns (85.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.558     0.560    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.164     0.724 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.014     1.738    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         0.244     2.027    design_1_i/BusController16_1/inst/B16AXI32/PutP_reg[0]
    SLICE_X30Y125        FDCE                                         f  design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.916     0.918    design_1_i/BusController16_1/inst/B16AXI32/Clk
    SLICE_X30Y125        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[9]/C
                         clock pessimism              0.050     0.968    
                         clock uncertainty            0.286     1.254    
    SLICE_X30Y125        FDCE (Remov_fdce_C_CLR)     -0.067     1.187    design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.209ns (14.248%)  route 1.258ns (85.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.558     0.560    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.164     0.724 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.014     1.738    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         0.244     2.027    design_1_i/BusController16_1/inst/B16AXI32/PutP_reg[0]
    SLICE_X31Y125        FDCE                                         f  design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.916     0.918    design_1_i/BusController16_1/inst/B16AXI32/Clk
    SLICE_X31Y125        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[29]/C
                         clock pessimism              0.050     0.968    
                         clock uncertainty            0.286     1.254    
    SLICE_X31Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.162    design_1_i/BusController16_1/inst/B16AXI32/RegAddress_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             1.014ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/GetP_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.209ns (12.794%)  route 1.425ns (87.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.558     0.560    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.164     0.724 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.014     1.738    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         0.411     2.193    design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/Not_Dual.gpio_Data_Out_reg[0]
    SLICE_X34Y136        FDCE                                         f  design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/GetP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.908     0.910    design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/Clk
    SLICE_X34Y136        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/GetP_reg[1]/C
                         clock pessimism              0.050     0.960    
                         clock uncertainty            0.286     1.246    
    SLICE_X34Y136        FDCE (Remov_fdce_C_CLR)     -0.067     1.179    design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/GetP_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.014ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/GetP_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.209ns (12.794%)  route 1.425ns (87.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.558     0.560    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.164     0.724 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.014     1.738    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         0.411     2.193    design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/Not_Dual.gpio_Data_Out_reg[0]
    SLICE_X34Y136        FDCE                                         f  design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/GetP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.908     0.910    design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/Clk
    SLICE_X34Y136        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/GetP_reg[2]/C
                         clock pessimism              0.050     0.960    
                         clock uncertainty            0.286     1.246    
    SLICE_X34Y136        FDCE (Remov_fdce_C_CLR)     -0.067     1.179    design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/GetP_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.014ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/GetP_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.209ns (12.794%)  route 1.425ns (87.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.558     0.560    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.164     0.724 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.014     1.738    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         0.411     2.193    design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/Not_Dual.gpio_Data_Out_reg[0]
    SLICE_X34Y136        FDCE                                         f  design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/GetP_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.908     0.910    design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/Clk
    SLICE_X34Y136        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/GetP_reg[3]/C
                         clock pessimism              0.050     0.960    
                         clock uncertainty            0.286     1.246    
    SLICE_X34Y136        FDCE (Remov_fdce_C_CLR)     -0.067     1.179    design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/GetP_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/RegWrite_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.209ns (12.835%)  route 1.419ns (87.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.558     0.560    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.164     0.724 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.014     1.738    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         0.406     2.188    design_1_i/BusController16_1/inst/B16AXI32/PutP_reg[0]
    SLICE_X29Y129        FDCE                                         f  design_1_i/BusController16_1/inst/B16AXI32/RegWrite_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.921     0.923    design_1_i/BusController16_1/inst/B16AXI32/Clk
    SLICE_X29Y129        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/RegWrite_reg/C
                         clock pessimism              0.050     0.973    
                         clock uncertainty            0.286     1.259    
    SLICE_X29Y129        FDCE (Remov_fdce_C_CLR)     -0.092     1.167    design_1_i/BusController16_1/inst/B16AXI32/RegWrite_reg
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.025ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.209ns (12.800%)  route 1.424ns (87.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.558     0.560    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.164     0.724 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.014     1.738    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         0.410     2.192    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Not_Dual.gpio_Data_Out_reg[0]
    SLICE_X28Y129        FDCE                                         f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.921     0.923    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Clk
    SLICE_X28Y129        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]/C
                         clock pessimism              0.050     0.973    
                         clock uncertainty            0.286     1.259    
    SLICE_X28Y129        FDCE (Remov_fdce_C_CLR)     -0.092     1.167    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.025ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.209ns (12.800%)  route 1.424ns (87.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.558     0.560    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.164     0.724 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.014     1.738    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         0.410     2.192    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Not_Dual.gpio_Data_Out_reg[0]
    SLICE_X28Y129        FDCE                                         f  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.921     0.923    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/Clk
    SLICE_X28Y129        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[3]/C
                         clock pessimism              0.050     0.973    
                         clock uncertainty            0.286     1.259    
    SLICE_X28Y129        FDCE (Remov_fdce_C_CLR)     -0.092     1.167    design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/RegAddress_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.209ns (12.898%)  route 1.411ns (87.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.558     0.560    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.164     0.724 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.014     1.738    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         0.398     2.180    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X33Y130        FDCE                                         f  design_1_i/BusController16_1/inst/RegAddress_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.903     0.905    design_1_i/BusController16_1/inst/Clk
    SLICE_X33Y130        FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[28]/C
                         clock pessimism              0.050     0.955    
                         clock uncertainty            0.286     1.241    
    SLICE_X33Y130        FDCE (Remov_fdce_C_CLR)     -0.092     1.149    design_1_i/BusController16_1/inst/RegAddress_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/RegAddress_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.209ns (12.898%)  route 1.411ns (87.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.325ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.558     0.560    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.164     0.724 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.014     1.738    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         0.398     2.180    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X33Y130        FDCE                                         f  design_1_i/BusController16_1/inst/RegAddress_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=600, routed)         0.903     0.905    design_1_i/BusController16_1/inst/Clk
    SLICE_X33Y130        FDCE                                         r  design_1_i/BusController16_1/inst/RegAddress_reg[29]/C
                         clock pessimism              0.050     0.955    
                         clock uncertainty            0.286     1.241    
    SLICE_X33Y130        FDCE (Remov_fdce_C_CLR)     -0.092     1.149    design_1_i/BusController16_1/inst/RegAddress_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  1.031    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.567ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.493ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@33.333ns - clk_out3_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        5.457ns  (logic 0.642ns (11.764%)  route 4.815ns (88.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 35.032 - 33.333 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 18.323 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    18.473    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    14.680 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    16.569    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    18.323    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    18.841 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396    21.236    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124    21.360 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         2.419    23.780    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X30Y115        FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.696    35.032    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[4]/C
                         clock pessimism             -0.174    34.859    
                         clock uncertainty           -0.267    34.592    
    SLICE_X30Y115        FDCE (Recov_fdce_C_CLR)     -0.319    34.273    design_1_i/BusController16_1/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         34.273    
                         arrival time                         -23.780    
  -------------------------------------------------------------------
                         slack                                 10.493    

Slack (MET) :             10.493ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@33.333ns - clk_out3_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        5.457ns  (logic 0.642ns (11.764%)  route 4.815ns (88.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 35.032 - 33.333 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 18.323 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    18.473    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    14.680 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    16.569    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    18.323    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    18.841 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396    21.236    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124    21.360 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         2.419    23.780    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X30Y115        FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.696    35.032    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[5]/C
                         clock pessimism             -0.174    34.859    
                         clock uncertainty           -0.267    34.592    
    SLICE_X30Y115        FDCE (Recov_fdce_C_CLR)     -0.319    34.273    design_1_i/BusController16_1/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         34.273    
                         arrival time                         -23.780    
  -------------------------------------------------------------------
                         slack                                 10.493    

Slack (MET) :             10.493ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@33.333ns - clk_out3_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        5.457ns  (logic 0.642ns (11.764%)  route 4.815ns (88.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 35.032 - 33.333 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 18.323 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    18.473    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    14.680 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    16.569    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    18.323    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    18.841 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396    21.236    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124    21.360 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         2.419    23.780    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X30Y115        FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.696    35.032    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[6]/C
                         clock pessimism             -0.174    34.859    
                         clock uncertainty           -0.267    34.592    
    SLICE_X30Y115        FDCE (Recov_fdce_C_CLR)     -0.319    34.273    design_1_i/BusController16_1/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                         34.273    
                         arrival time                         -23.780    
  -------------------------------------------------------------------
                         slack                                 10.493    

Slack (MET) :             10.493ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@33.333ns - clk_out3_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        5.457ns  (logic 0.642ns (11.764%)  route 4.815ns (88.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 35.032 - 33.333 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 18.323 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    18.473    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    14.680 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    16.569    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    18.323    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    18.841 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396    21.236    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124    21.360 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         2.419    23.780    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X30Y115        FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.696    35.032    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[7]/C
                         clock pessimism             -0.174    34.859    
                         clock uncertainty           -0.267    34.592    
    SLICE_X30Y115        FDCE (Recov_fdce_C_CLR)     -0.319    34.273    design_1_i/BusController16_1/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         34.273    
                         arrival time                         -23.780    
  -------------------------------------------------------------------
                         slack                                 10.493    

Slack (MET) :             10.581ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@33.333ns - clk_out3_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        5.367ns  (logic 0.642ns (11.962%)  route 4.725ns (88.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 35.030 - 33.333 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 18.323 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    18.473    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    14.680 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    16.569    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    18.323    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    18.841 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396    21.236    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124    21.360 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         2.329    23.690    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X30Y117        FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.694    35.030    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y117        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[12]/C
                         clock pessimism             -0.174    34.857    
                         clock uncertainty           -0.267    34.590    
    SLICE_X30Y117        FDCE (Recov_fdce_C_CLR)     -0.319    34.271    design_1_i/BusController16_1/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         34.271    
                         arrival time                         -23.690    
  -------------------------------------------------------------------
                         slack                                 10.581    

Slack (MET) :             10.600ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@33.333ns - clk_out3_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        5.351ns  (logic 0.642ns (11.998%)  route 4.709ns (88.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 35.033 - 33.333 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 18.323 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    18.473    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    14.680 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    16.569    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    18.323    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    18.841 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396    21.236    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124    21.360 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         2.313    23.674    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X30Y114        FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.697    35.033    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y114        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[0]/C
                         clock pessimism             -0.174    34.860    
                         clock uncertainty           -0.267    34.593    
    SLICE_X30Y114        FDCE (Recov_fdce_C_CLR)     -0.319    34.274    design_1_i/BusController16_1/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         34.274    
                         arrival time                         -23.674    
  -------------------------------------------------------------------
                         slack                                 10.600    

Slack (MET) :             10.600ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@33.333ns - clk_out3_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        5.351ns  (logic 0.642ns (11.998%)  route 4.709ns (88.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 35.033 - 33.333 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 18.323 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    18.473    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    14.680 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    16.569    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    18.323    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    18.841 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396    21.236    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124    21.360 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         2.313    23.674    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X30Y114        FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.697    35.033    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y114        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[1]/C
                         clock pessimism             -0.174    34.860    
                         clock uncertainty           -0.267    34.593    
    SLICE_X30Y114        FDCE (Recov_fdce_C_CLR)     -0.319    34.274    design_1_i/BusController16_1/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         34.274    
                         arrival time                         -23.674    
  -------------------------------------------------------------------
                         slack                                 10.600    

Slack (MET) :             10.600ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@33.333ns - clk_out3_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        5.351ns  (logic 0.642ns (11.998%)  route 4.709ns (88.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 35.033 - 33.333 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 18.323 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    18.473    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    14.680 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    16.569    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    18.323    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    18.841 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396    21.236    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124    21.360 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         2.313    23.674    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X30Y114        FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.697    35.033    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y114        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[2]/C
                         clock pessimism             -0.174    34.860    
                         clock uncertainty           -0.267    34.593    
    SLICE_X30Y114        FDCE (Recov_fdce_C_CLR)     -0.319    34.274    design_1_i/BusController16_1/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         34.274    
                         arrival time                         -23.674    
  -------------------------------------------------------------------
                         slack                                 10.600    

Slack (MET) :             10.600ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@33.333ns - clk_out3_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        5.351ns  (logic 0.642ns (11.998%)  route 4.709ns (88.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 35.033 - 33.333 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 18.323 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    18.473    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    14.680 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    16.569    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    18.323    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    18.841 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396    21.236    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124    21.360 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         2.313    23.674    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X30Y114        FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.697    35.033    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y114        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[3]/C
                         clock pessimism             -0.174    34.860    
                         clock uncertainty           -0.267    34.593    
    SLICE_X30Y114        FDCE (Recov_fdce_C_CLR)     -0.319    34.274    design_1_i/BusController16_1/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         34.274    
                         arrival time                         -23.674    
  -------------------------------------------------------------------
                         slack                                 10.600    

Slack (MET) :             10.721ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@33.333ns - clk_out3_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        5.229ns  (logic 0.642ns (12.278%)  route 4.587ns (87.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 35.031 - 33.333 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 18.323 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806    18.473    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    14.680 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    16.569    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653    18.323    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518    18.841 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396    21.236    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124    21.360 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         2.191    23.551    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X30Y116        FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    34.946    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    31.520 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    33.245    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    33.336 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          1.695    35.031    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y116        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[10]/C
                         clock pessimism             -0.174    34.858    
                         clock uncertainty           -0.267    34.591    
    SLICE_X30Y116        FDCE (Recov_fdce_C_CLR)     -0.319    34.272    design_1_i/BusController16_1/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                         34.272    
                         arrival time                         -23.551    
  -------------------------------------------------------------------
                         slack                                 10.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.567ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.209ns (9.571%)  route 1.975ns (90.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.558     0.560    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.164     0.724 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.014     1.738    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         0.961     2.743    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X30Y116        FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.925     0.927    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y116        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[10]/C
                         clock pessimism              0.050     0.977    
                         clock uncertainty            0.267     1.244    
    SLICE_X30Y116        FDCE (Remov_fdce_C_CLR)     -0.067     1.177    design_1_i/BusController16_1/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.567ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.209ns (9.571%)  route 1.975ns (90.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.558     0.560    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.164     0.724 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.014     1.738    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         0.961     2.743    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X30Y116        FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.925     0.927    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y116        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[11]/C
                         clock pessimism              0.050     0.977    
                         clock uncertainty            0.267     1.244    
    SLICE_X30Y116        FDCE (Remov_fdce_C_CLR)     -0.067     1.177    design_1_i/BusController16_1/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.567ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.209ns (9.571%)  route 1.975ns (90.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.558     0.560    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.164     0.724 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.014     1.738    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         0.961     2.743    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X30Y116        FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.925     0.927    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y116        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[8]/C
                         clock pessimism              0.050     0.977    
                         clock uncertainty            0.267     1.244    
    SLICE_X30Y116        FDCE (Remov_fdce_C_CLR)     -0.067     1.177    design_1_i/BusController16_1/inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.567ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.209ns (9.571%)  route 1.975ns (90.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.558     0.560    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.164     0.724 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.014     1.738    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         0.961     2.743    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X30Y116        FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.925     0.927    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y116        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[9]/C
                         clock pessimism              0.050     0.977    
                         clock uncertainty            0.267     1.244    
    SLICE_X30Y116        FDCE (Remov_fdce_C_CLR)     -0.067     1.177    design_1_i/BusController16_1/inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.605ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.209ns (9.398%)  route 2.015ns (90.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.558     0.560    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.164     0.724 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.014     1.738    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         1.001     2.784    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X30Y114        FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.927     0.929    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y114        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[0]/C
                         clock pessimism              0.050     0.979    
                         clock uncertainty            0.267     1.246    
    SLICE_X30Y114        FDCE (Remov_fdce_C_CLR)     -0.067     1.179    design_1_i/BusController16_1/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.605ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.209ns (9.398%)  route 2.015ns (90.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.558     0.560    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.164     0.724 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.014     1.738    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         1.001     2.784    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X30Y114        FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.927     0.929    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y114        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[1]/C
                         clock pessimism              0.050     0.979    
                         clock uncertainty            0.267     1.246    
    SLICE_X30Y114        FDCE (Remov_fdce_C_CLR)     -0.067     1.179    design_1_i/BusController16_1/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.605ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.209ns (9.398%)  route 2.015ns (90.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.558     0.560    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.164     0.724 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.014     1.738    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         1.001     2.784    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X30Y114        FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.927     0.929    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y114        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[2]/C
                         clock pessimism              0.050     0.979    
                         clock uncertainty            0.267     1.246    
    SLICE_X30Y114        FDCE (Remov_fdce_C_CLR)     -0.067     1.179    design_1_i/BusController16_1/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.605ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.209ns (9.398%)  route 2.015ns (90.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.558     0.560    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.164     0.724 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.014     1.738    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         1.001     2.784    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X30Y114        FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.927     0.929    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y114        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[3]/C
                         clock pessimism              0.050     0.979    
                         clock uncertainty            0.267     1.246    
    SLICE_X30Y114        FDCE (Remov_fdce_C_CLR)     -0.067     1.179    design_1_i/BusController16_1/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.621ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.209ns (9.334%)  route 2.030ns (90.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.558     0.560    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.164     0.724 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.014     1.738    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         1.016     2.799    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X30Y115        FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.926     0.928    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[4]/C
                         clock pessimism              0.050     0.978    
                         clock uncertainty            0.267     1.245    
    SLICE_X30Y115        FDCE (Remov_fdce_C_CLR)     -0.067     1.178    design_1_i/BusController16_1/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.621ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.209ns (9.334%)  route 2.030ns (90.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.284ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.558     0.560    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.164     0.724 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          1.014     1.738    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         1.016     2.799    design_1_i/BusController16_1/inst/B16AXI32_n_0
    SLICE_X30Y115        FDCE                                         f  design_1_i/BusController16_1/inst/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=14, routed)          0.926     0.928    design_1_i/BusController16_1/inst/CoreClk
    SLICE_X30Y115        FDCE                                         r  design_1_i/BusController16_1/inst/count_reg[5]/C
                         clock pessimism              0.050     0.978    
                         clock uncertainty            0.267     1.245    
    SLICE_X30Y115        FDCE (Remov_fdce_C_CLR)     -0.067     1.178    design_1_i/BusController16_1/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  1.621    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.091ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.642ns (15.709%)  route 3.445ns (84.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 18.357 - 16.667 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653     1.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518     2.174 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396     4.570    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.694 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         1.049     5.743    design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/Not_Dual.gpio_Data_Out_reg[0]
    SLICE_X27Y130        FDCE                                         f  design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.687    18.357    design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/AXIClock
    SLICE_X27Y130        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[4]/C
                         clock pessimism              0.014    18.371    
                         clock uncertainty           -0.132    18.239    
    SLICE_X27Y130        FDCE (Recov_fdce_C_CLR)     -0.405    17.834    design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[4]
  -------------------------------------------------------------------
                         required time                         17.834    
                         arrival time                          -5.743    
  -------------------------------------------------------------------
                         slack                                 12.091    

Slack (MET) :             12.091ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.642ns (15.709%)  route 3.445ns (84.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 18.357 - 16.667 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653     1.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518     2.174 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396     4.570    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.694 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         1.049     5.743    design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/Not_Dual.gpio_Data_Out_reg[0]
    SLICE_X27Y130        FDCE                                         f  design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.687    18.357    design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/AXIClock
    SLICE_X27Y130        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[7]/C
                         clock pessimism              0.014    18.371    
                         clock uncertainty           -0.132    18.239    
    SLICE_X27Y130        FDCE (Recov_fdce_C_CLR)     -0.405    17.834    design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[7]
  -------------------------------------------------------------------
                         required time                         17.834    
                         arrival time                          -5.743    
  -------------------------------------------------------------------
                         slack                                 12.091    

Slack (MET) :             12.091ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.642ns (15.709%)  route 3.445ns (84.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 18.357 - 16.667 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653     1.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518     2.174 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396     4.570    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.694 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         1.049     5.743    design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/Not_Dual.gpio_Data_Out_reg[0]
    SLICE_X27Y130        FDCE                                         f  design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.687    18.357    design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/AXIClock
    SLICE_X27Y130        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[8]/C
                         clock pessimism              0.014    18.371    
                         clock uncertainty           -0.132    18.239    
    SLICE_X27Y130        FDCE (Recov_fdce_C_CLR)     -0.405    17.834    design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[8]
  -------------------------------------------------------------------
                         required time                         17.834    
                         arrival time                          -5.743    
  -------------------------------------------------------------------
                         slack                                 12.091    

Slack (MET) :             12.138ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.642ns (15.698%)  route 3.448ns (84.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 18.361 - 16.667 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653     1.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518     2.174 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396     4.570    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.694 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         1.052     5.746    design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/Not_Dual.gpio_Data_Out_reg[0]
    SLICE_X28Y130        FDPE                                         f  design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.691    18.361    design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/AXIClock
    SLICE_X28Y130        FDPE                                         r  design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[0]/C
                         clock pessimism              0.014    18.375    
                         clock uncertainty           -0.132    18.243    
    SLICE_X28Y130        FDPE (Recov_fdpe_C_PRE)     -0.359    17.884    design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[0]
  -------------------------------------------------------------------
                         required time                         17.884    
                         arrival time                          -5.746    
  -------------------------------------------------------------------
                         slack                                 12.138    

Slack (MET) :             12.139ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.580ns (14.594%)  route 3.394ns (85.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 18.383 - 16.667 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.907     1.910    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y105        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y105        FDRE (Prop_fdre_C_Q)         0.456     2.366 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.172     3.538    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X55Y107        LUT2 (Prop_lut2_I1_O)        0.124     3.662 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          2.222     5.884    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X65Y113        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.713    18.383    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X65Y113        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.132    18.515    
                         clock uncertainty           -0.132    18.383    
    SLICE_X65Y113        FDPE (Recov_fdpe_C_PRE)     -0.359    18.024    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         18.024    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 12.139    

Slack (MET) :             12.139ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.580ns (14.594%)  route 3.394ns (85.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 18.383 - 16.667 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.907     1.910    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y105        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y105        FDRE (Prop_fdre_C_Q)         0.456     2.366 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.172     3.538    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X55Y107        LUT2 (Prop_lut2_I1_O)        0.124     3.662 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          2.222     5.884    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X65Y113        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.713    18.383    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X65Y113        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.132    18.515    
                         clock uncertainty           -0.132    18.383    
    SLICE_X65Y113        FDPE (Recov_fdpe_C_PRE)     -0.359    18.024    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         18.024    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 12.139    

Slack (MET) :             12.390ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.642ns (16.946%)  route 3.147ns (83.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 18.358 - 16.667 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653     1.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518     2.174 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396     4.570    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.694 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         0.751     5.445    design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/Not_Dual.gpio_Data_Out_reg[0]
    SLICE_X27Y131        FDCE                                         f  design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.688    18.358    design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/AXIClock
    SLICE_X27Y131        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[2]/C
                         clock pessimism              0.014    18.372    
                         clock uncertainty           -0.132    18.240    
    SLICE_X27Y131        FDCE (Recov_fdce_C_CLR)     -0.405    17.835    design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[2]
  -------------------------------------------------------------------
                         required time                         17.835    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                 12.390    

Slack (MET) :             12.390ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.642ns (16.946%)  route 3.147ns (83.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 18.358 - 16.667 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653     1.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518     2.174 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396     4.570    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.694 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         0.751     5.445    design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/Not_Dual.gpio_Data_Out_reg[0]
    SLICE_X27Y131        FDCE                                         f  design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.688    18.358    design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/AXIClock
    SLICE_X27Y131        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[3]/C
                         clock pessimism              0.014    18.372    
                         clock uncertainty           -0.132    18.240    
    SLICE_X27Y131        FDCE (Recov_fdce_C_CLR)     -0.405    17.835    design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState_reg[3]
  -------------------------------------------------------------------
                         required time                         17.835    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                 12.390    

Slack (MET) :             12.494ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/GetP_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.642ns (17.402%)  route 3.047ns (82.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 18.319 - 16.667 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653     1.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518     2.174 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396     4.570    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.694 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         0.651     5.345    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/PutP_reg[0]_0
    SLICE_X34Y132        FDCE                                         f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/GetP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.649    18.319    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIClock
    SLICE_X34Y132        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/GetP_reg[2]/C
                         clock pessimism              0.014    18.333    
                         clock uncertainty           -0.132    18.201    
    SLICE_X34Y132        FDCE (Recov_fdce_C_CLR)     -0.361    17.840    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/GetP_reg[2]
  -------------------------------------------------------------------
                         required time                         17.840    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                 12.494    

Slack (MET) :             12.536ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/GetP_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_design_1_clk_wiz_0_0 rise@16.667ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.642ns (17.402%)  route 3.047ns (82.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 18.319 - 16.667 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.653     1.656    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y89         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDSE (Prop_fdse_C_Q)         0.518     2.174 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=68, routed)          2.396     4.570    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/Reset_
    SLICE_X31Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.694 f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/RegAddress[31]_i_3/O
                         net (fo=117, routed)         0.651     5.345    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/PutP_reg[0]_0
    SLICE_X34Y132        FDCE                                         f  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/GetP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        1.612    18.279    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    14.854 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    16.579    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        1.649    18.319    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/AXIClock
    SLICE_X34Y132        FDCE                                         r  design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/GetP_reg[1]/C
                         clock pessimism              0.014    18.333    
                         clock uncertainty           -0.132    18.201    
    SLICE_X34Y132        FDCE (Recov_fdce_C_CLR)     -0.319    17.882    design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/GetP_reg[1]
  -------------------------------------------------------------------
                         required time                         17.882    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                 12.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.340%)  route 0.118ns (45.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.660     0.662    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X56Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y107        FDCE (Prop_fdce_C_Q)         0.141     0.803 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.118     0.922    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X59Y107        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.934     0.936    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X59Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.258     0.678    
    SLICE_X59Y107        FDCE (Remov_fdce_C_CLR)     -0.092     0.586    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.586    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.189%)  route 0.124ns (46.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.639     0.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y107        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDPE (Prop_fdpe_C_Q)         0.141     0.782 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     0.906    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X41Y107        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.911     0.913    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.256     0.657    
    SLICE_X41Y107        FDCE (Remov_fdce_C_CLR)     -0.092     0.565    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.565    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.189%)  route 0.124ns (46.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.639     0.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y107        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDPE (Prop_fdpe_C_Q)         0.141     0.782 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     0.906    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X41Y107        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.911     0.913    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.256     0.657    
    SLICE_X41Y107        FDCE (Remov_fdce_C_CLR)     -0.092     0.565    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.565    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.189%)  route 0.124ns (46.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.639     0.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y107        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDPE (Prop_fdpe_C_Q)         0.141     0.782 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     0.906    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X41Y107        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.911     0.913    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.256     0.657    
    SLICE_X41Y107        FDCE (Remov_fdce_C_CLR)     -0.092     0.565    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.565    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.189%)  route 0.124ns (46.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.639     0.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y107        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDPE (Prop_fdpe_C_Q)         0.141     0.782 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     0.906    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X41Y107        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.911     0.913    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.256     0.657    
    SLICE_X41Y107        FDCE (Remov_fdce_C_CLR)     -0.092     0.565    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.565    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.189%)  route 0.124ns (46.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.639     0.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y107        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDPE (Prop_fdpe_C_Q)         0.141     0.782 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     0.906    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X41Y107        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.911     0.913    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.256     0.657    
    SLICE_X41Y107        FDCE (Remov_fdce_C_CLR)     -0.092     0.565    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.565    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.330%)  route 0.128ns (47.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.639     0.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y107        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDPE (Prop_fdpe_C_Q)         0.141     0.782 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     0.911    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X40Y107        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.911     0.913    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.256     0.657    
    SLICE_X40Y107        FDCE (Remov_fdce_C_CLR)     -0.092     0.565    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.565    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.330%)  route 0.128ns (47.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.639     0.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y107        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDPE (Prop_fdpe_C_Q)         0.141     0.782 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     0.911    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X40Y107        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.911     0.913    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.256     0.657    
    SLICE_X40Y107        FDCE (Remov_fdce_C_CLR)     -0.092     0.565    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.565    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.330%)  route 0.128ns (47.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.639     0.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y107        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDPE (Prop_fdpe_C_Q)         0.141     0.782 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     0.911    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X40Y107        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.911     0.913    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y107        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.256     0.657    
    SLICE_X40Y107        FDPE (Remov_fdpe_C_PRE)     -0.095     0.562    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.330%)  route 0.128ns (47.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.639     0.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y107        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDPE (Prop_fdpe_C_Q)         0.141     0.782 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     0.911    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X40Y107        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2289, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=5817, routed)        0.911     0.913    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y107        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.256     0.657    
    SLICE_X40Y107        FDPE (Remov_fdpe_C_PRE)     -0.095     0.562    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.348    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       22.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.896ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 0.890ns (13.492%)  route 5.707ns (86.508%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 33.784 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.295     2.295    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.909     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X62Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDCE (Prop_fdce_C_Q)         0.518     4.823 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           1.300     6.123    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X63Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           1.006     7.253    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124     7.377 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.851     8.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X55Y107        LUT2 (Prop_lut2_I0_O)        0.124     8.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          2.551    10.902    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X59Y112        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    31.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.710    33.784    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X59Y112        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism              0.455    34.238    
                         clock uncertainty           -0.035    34.203    
    SLICE_X59Y112        FDCE (Recov_fdce_C_CLR)     -0.405    33.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         33.798    
                         arrival time                         -10.902    
  -------------------------------------------------------------------
                         slack                                 22.896    

Slack (MET) :             22.896ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 0.890ns (13.492%)  route 5.707ns (86.508%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 33.784 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.295     2.295    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.909     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X62Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDCE (Prop_fdce_C_Q)         0.518     4.823 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           1.300     6.123    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X63Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           1.006     7.253    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124     7.377 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.851     8.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X55Y107        LUT2 (Prop_lut2_I0_O)        0.124     8.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          2.551    10.902    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X59Y112        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    31.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.710    33.784    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X59Y112        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism              0.455    34.238    
                         clock uncertainty           -0.035    34.203    
    SLICE_X59Y112        FDCE (Recov_fdce_C_CLR)     -0.405    33.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         33.798    
                         arrival time                         -10.902    
  -------------------------------------------------------------------
                         slack                                 22.896    

Slack (MET) :             22.896ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 0.890ns (13.492%)  route 5.707ns (86.508%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 33.784 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.295     2.295    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.909     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X62Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDCE (Prop_fdce_C_Q)         0.518     4.823 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           1.300     6.123    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X63Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           1.006     7.253    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124     7.377 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.851     8.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X55Y107        LUT2 (Prop_lut2_I0_O)        0.124     8.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          2.551    10.902    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X59Y112        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    31.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.710    33.784    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X59Y112        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism              0.455    34.238    
                         clock uncertainty           -0.035    34.203    
    SLICE_X59Y112        FDCE (Recov_fdce_C_CLR)     -0.405    33.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         33.798    
                         arrival time                         -10.902    
  -------------------------------------------------------------------
                         slack                                 22.896    

Slack (MET) :             22.896ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 0.890ns (13.492%)  route 5.707ns (86.508%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 33.784 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.295     2.295    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.909     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X62Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDCE (Prop_fdce_C_Q)         0.518     4.823 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           1.300     6.123    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X63Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           1.006     7.253    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124     7.377 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.851     8.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X55Y107        LUT2 (Prop_lut2_I0_O)        0.124     8.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          2.551    10.902    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X59Y112        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    31.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.710    33.784    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X59Y112        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism              0.455    34.238    
                         clock uncertainty           -0.035    34.203    
    SLICE_X59Y112        FDCE (Recov_fdce_C_CLR)     -0.405    33.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         33.798    
                         arrival time                         -10.902    
  -------------------------------------------------------------------
                         slack                                 22.896    

Slack (MET) :             22.896ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 0.890ns (13.492%)  route 5.707ns (86.508%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 33.784 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.295     2.295    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.909     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X62Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDCE (Prop_fdce_C_Q)         0.518     4.823 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           1.300     6.123    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X63Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           1.006     7.253    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124     7.377 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.851     8.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X55Y107        LUT2 (Prop_lut2_I0_O)        0.124     8.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          2.551    10.902    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X59Y112        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    31.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.710    33.784    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X59Y112        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism              0.455    34.238    
                         clock uncertainty           -0.035    34.203    
    SLICE_X59Y112        FDCE (Recov_fdce_C_CLR)     -0.405    33.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         33.798    
                         arrival time                         -10.902    
  -------------------------------------------------------------------
                         slack                                 22.896    

Slack (MET) :             22.896ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 0.890ns (13.492%)  route 5.707ns (86.508%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 33.784 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.295     2.295    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.909     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X62Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDCE (Prop_fdce_C_Q)         0.518     4.823 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           1.300     6.123    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X63Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           1.006     7.253    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124     7.377 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.851     8.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X55Y107        LUT2 (Prop_lut2_I0_O)        0.124     8.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          2.551    10.902    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X59Y112        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    31.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.710    33.784    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X59Y112        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                         clock pessimism              0.455    34.238    
                         clock uncertainty           -0.035    34.203    
    SLICE_X59Y112        FDCE (Recov_fdce_C_CLR)     -0.405    33.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         33.798    
                         arrival time                         -10.902    
  -------------------------------------------------------------------
                         slack                                 22.896    

Slack (MET) :             22.896ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 0.890ns (13.492%)  route 5.707ns (86.508%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 33.784 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.295     2.295    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.909     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X62Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDCE (Prop_fdce_C_Q)         0.518     4.823 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           1.300     6.123    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X63Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           1.006     7.253    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124     7.377 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.851     8.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X55Y107        LUT2 (Prop_lut2_I0_O)        0.124     8.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          2.551    10.902    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X59Y112        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    31.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.710    33.784    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X59Y112        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                         clock pessimism              0.455    34.238    
                         clock uncertainty           -0.035    34.203    
    SLICE_X59Y112        FDCE (Recov_fdce_C_CLR)     -0.405    33.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         33.798    
                         arrival time                         -10.902    
  -------------------------------------------------------------------
                         slack                                 22.896    

Slack (MET) :             23.697ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 0.890ns (15.223%)  route 4.957ns (84.777%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 33.789 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.295     2.295    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.909     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X62Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDCE (Prop_fdce_C_Q)         0.518     4.823 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           1.300     6.123    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X63Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           1.006     7.253    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124     7.377 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.851     8.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X55Y107        LUT2 (Prop_lut2_I0_O)        0.124     8.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.800    10.152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X67Y111        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    31.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.715    33.789    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X67Y111        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.455    34.243    
                         clock uncertainty           -0.035    34.208    
    SLICE_X67Y111        FDPE (Recov_fdpe_C_PRE)     -0.359    33.849    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         33.849    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                 23.697    

Slack (MET) :             23.697ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 0.890ns (15.223%)  route 4.957ns (84.777%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 33.789 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.295     2.295    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.909     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X62Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDCE (Prop_fdce_C_Q)         0.518     4.823 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           1.300     6.123    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X63Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           1.006     7.253    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124     7.377 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.851     8.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X55Y107        LUT2 (Prop_lut2_I0_O)        0.124     8.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.800    10.152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X67Y111        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    31.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.715    33.789    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X67Y111        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.455    34.243    
                         clock uncertainty           -0.035    34.208    
    SLICE_X67Y111        FDPE (Recov_fdpe_C_PRE)     -0.359    33.849    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         33.849    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                 23.697    

Slack (MET) :             23.974ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 0.890ns (16.121%)  route 4.631ns (83.879%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 33.786 - 30.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.295     2.295    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.909     4.305    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X62Y104        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDCE (Prop_fdce_C_Q)         0.518     4.823 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           1.300     6.123    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X63Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.247 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2/O
                         net (fo=9, routed)           1.006     7.253    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[1]_i_2_n_0
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124     7.377 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.851     8.228    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X55Y107        LUT2 (Prop_lut2_I0_O)        0.124     8.352 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.475     9.826    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X59Y110        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.982    31.982    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.073 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.712    33.786    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X59Y110        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism              0.455    34.240    
                         clock uncertainty           -0.035    34.205    
    SLICE_X59Y110        FDCE (Recov_fdce_C_CLR)     -0.405    33.800    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         33.800    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                 23.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.105%)  route 0.140ns (49.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.020     1.020    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.046 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.640     1.687    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X44Y106        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106        FDPE (Prop_fdpe_C_Q)         0.141     1.828 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.140     1.968    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X45Y107        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.911     2.094    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CLK
    SLICE_X45Y107        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.393     1.702    
    SLICE_X45Y107        FDCE (Remov_fdce_C_CLR)     -0.092     1.610    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.105%)  route 0.140ns (49.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.020     1.020    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.046 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.640     1.687    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X44Y106        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106        FDPE (Prop_fdpe_C_Q)         0.141     1.828 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.140     1.968    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X45Y107        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.911     2.094    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/CLK
    SLICE_X45Y107        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.393     1.702    
    SLICE_X45Y107        FDPE (Remov_fdpe_C_PRE)     -0.095     1.607    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.103%)  route 0.186ns (56.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.020     1.020    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.046 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.661     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X63Y110        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y110        FDPE (Prop_fdpe_C_Q)         0.141     1.849 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     2.035    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X62Y111        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.934     2.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X62Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.394     1.724    
    SLICE_X62Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.657    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.103%)  route 0.186ns (56.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.020     1.020    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.046 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.661     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X63Y110        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y110        FDPE (Prop_fdpe_C_Q)         0.141     1.849 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     2.035    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X62Y111        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.934     2.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X62Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.394     1.724    
    SLICE_X62Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.657    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.103%)  route 0.186ns (56.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.020     1.020    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.046 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.661     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X63Y110        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y110        FDPE (Prop_fdpe_C_Q)         0.141     1.849 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     2.035    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X62Y111        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.934     2.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X62Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.394     1.724    
    SLICE_X62Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.657    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.103%)  route 0.186ns (56.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.020     1.020    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.046 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.661     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X63Y110        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y110        FDPE (Prop_fdpe_C_Q)         0.141     1.849 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     2.035    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X62Y111        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.934     2.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X62Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.394     1.724    
    SLICE_X62Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.657    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.103%)  route 0.186ns (56.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.020     1.020    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.046 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.661     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X63Y110        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y110        FDPE (Prop_fdpe_C_Q)         0.141     1.849 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     2.035    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X62Y111        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.934     2.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X62Y111        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.394     1.724    
    SLICE_X62Y111        FDPE (Remov_fdpe_C_PRE)     -0.071     1.653    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.103%)  route 0.186ns (56.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.020     1.020    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.046 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.661     1.708    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X63Y110        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y110        FDPE (Prop_fdpe_C_Q)         0.141     1.849 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.186     2.035    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X62Y111        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.934     2.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X62Y111        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.394     1.724    
    SLICE_X62Y111        FDPE (Remov_fdpe_C_PRE)     -0.071     1.653    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.397%)  route 0.181ns (58.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.020     1.020    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.046 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.640     1.687    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X45Y105        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDPE (Prop_fdpe_C_Q)         0.128     1.815 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.181     1.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X42Y105        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.912     2.095    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X42Y105        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.375     1.721    
    SLICE_X42Y105        FDPE (Remov_fdpe_C_PRE)     -0.125     1.596    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.140%)  route 0.202ns (58.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.020     1.020    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.046 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.640     1.687    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X44Y106        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106        FDPE (Prop_fdpe_C_Q)         0.141     1.828 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.202     2.029    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X43Y108        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.154     1.154    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.183 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.911     2.094    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CLK
    SLICE_X43Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.375     1.720    
    SLICE_X43Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.628    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.402    





