{
  "module_name": "caamalg_qi2.h",
  "hash_id": "fd5e1db1f17b1e4784a9d4db3da07b175ee1d1af8dad4180194750e01789441f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/crypto/caam/caamalg_qi2.h",
  "human_readable_source": " \n \n\n#ifndef _CAAMALG_QI2_H_\n#define _CAAMALG_QI2_H_\n\n#include <crypto/internal/skcipher.h>\n#include <linux/compiler_attributes.h>\n#include <soc/fsl/dpaa2-io.h>\n#include <soc/fsl/dpaa2-fd.h>\n#include <linux/threads.h>\n#include <linux/netdevice.h>\n#include \"dpseci.h\"\n#include \"desc_constr.h\"\n\n#define DPAA2_CAAM_STORE_SIZE\t16\n \n#define DPAA2_CAAM_NAPI_WEIGHT\t512\n\n \n#define DPAA2_SEC_CONG_ENTRY_THRESH\t(128 * 1024 * 1024)\n#define DPAA2_SEC_CONG_EXIT_THRESH\t(DPAA2_SEC_CONG_ENTRY_THRESH * 9 / 10)\n\n \nstruct dpaa2_caam_priv {\n\tint dpsec_id;\n\n\tu16 major_ver;\n\tu16 minor_ver;\n\n\tstruct dpseci_attr dpseci_attr;\n\tstruct dpseci_sec_attr sec_attr;\n\tstruct dpseci_rx_queue_attr rx_queue_attr[DPSECI_MAX_QUEUE_NUM];\n\tstruct dpseci_tx_queue_attr tx_queue_attr[DPSECI_MAX_QUEUE_NUM];\n\tint num_pairs;\n\n\t \n\tvoid *cscn_mem;\n\tdma_addr_t cscn_dma;\n\n\tstruct device *dev;\n\tstruct fsl_mc_io *mc_io;\n\tstruct iommu_domain *domain;\n\n\tstruct dpaa2_caam_priv_per_cpu __percpu *ppriv;\n\tstruct dentry *dfs_root;\n};\n\n \nstruct dpaa2_caam_priv_per_cpu {\n\tstruct napi_struct napi;\n\tstruct net_device net_dev;\n\tint req_fqid;\n\tint rsp_fqid;\n\tint prio;\n\tstruct dpaa2_io_notification_ctx nctx;\n\tstruct dpaa2_io_store *store;\n\tstruct dpaa2_caam_priv *priv;\n\tstruct dpaa2_io *dpio;\n};\n\n \n#define CAAM_QI_MEMCACHE_SIZE\t512\n\n \nstruct aead_edesc {\n\tint src_nents;\n\tint dst_nents;\n\tdma_addr_t iv_dma;\n\tint qm_sg_bytes;\n\tdma_addr_t qm_sg_dma;\n\tunsigned int assoclen;\n\tdma_addr_t assoclen_dma;\n\tstruct dpaa2_sg_entry sgt[];\n};\n\n \nstruct skcipher_edesc {\n\tint src_nents;\n\tint dst_nents;\n\tdma_addr_t iv_dma;\n\tint qm_sg_bytes;\n\tdma_addr_t qm_sg_dma;\n\tstruct dpaa2_sg_entry sgt[];\n};\n\n \nstruct ahash_edesc {\n\tdma_addr_t qm_sg_dma;\n\tint src_nents;\n\tint qm_sg_bytes;\n\tstruct dpaa2_sg_entry sgt[];\n};\n\n \nstruct caam_flc {\n\tu32 flc[16];\n\tu32 sh_desc[MAX_SDLEN];\n} __aligned(CRYPTO_DMA_ALIGN);\n\nenum optype {\n\tENCRYPT = 0,\n\tDECRYPT,\n\tNUM_OP\n};\n\n \nstruct caam_request {\n\tstruct dpaa2_fl_entry fd_flt[2] __aligned(CRYPTO_DMA_ALIGN);\n\tdma_addr_t fd_flt_dma;\n\tstruct caam_flc *flc;\n\tdma_addr_t flc_dma;\n\tvoid (*cbk)(void *ctx, u32 err);\n\tvoid *ctx;\n\tvoid *edesc;\n\tstruct skcipher_request fallback_req;\n};\n\n \nint dpaa2_caam_enqueue(struct device *dev, struct caam_request *req);\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}