 
****************************************
Report : area
Design : SEC_DAEC_TAEC_decoder
Version: Q-2019.12-SP5-5
Date   : Mon Sep 11 18:06:15 2023
****************************************

Library(s) Used:

    um28nchslogl35hsl140f_ssgwc0p9v125c (File: /media/0/LogicLibraries/UMC/28nm/35hs/hsl/svt/latest/liberty/logic_synth/um28nchslogl35hsl140f_ssgwc0p9v125c.db)

Number of ports:                          139
Number of nets:                          1127
Number of cells:                         1055
Number of combinational cells:           1055
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                        197
Number of references:                     147

Combinational area:                975.743989
Buf/Inv area:                      102.480000
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                   975.743989
Total area:                 undefined

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  --------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-    Noncombi-  Black-
                                  Total      Total    national  national   boxes   Design
--------------------------------  ---------  -------  --------  ---------  ------  ---------
SEC_DAEC_TAEC_decoder              975.7440    100.0  975.7440     0.0000  0.0000  SEC_DAEC_TAEC_decoder
--------------------------------  ---------  -------  --------  ---------  ------  ---------
Total                                                 975.7440     0.0000  0.0000

1
