#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon May  2 13:43:32 2022
# Process ID: 7077
# Current directory: /nethome/kjain93/FPGA2/Project/ECE8893FPGA-Project/Code/Vitis
# Command line: vivado
# Log file: /nethome/kjain93/FPGA2/Project/ECE8893FPGA-Project/Code/Vitis/vivado.log
# Journal file: /nethome/kjain93/FPGA2/Project/ECE8893FPGA-Project/Code/Vitis/vivado.jou
#-----------------------------------------------------------
start_gui
create_project ref_LK_final /nethome/kjain93/FPGA2/Project/FinalResults/ref_LK_final -part xc7z020clg400-1
set_property  ip_repo_paths  /nethome/kjain93/FPGA2/Project/ECE8893FPGA-Project/Code/Vitis/ref_LK [current_project]
update_ip_catalog
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:ref_LK:1.0 ref_LK_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_S_AXI_HP1 {1}] [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/ref_LK_0/m_axi_mem1} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/ref_LK_0/m_axi_mem2} Slave {/processing_system7_0/S_AXI_HP1} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/ref_LK_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins ref_LK_0/s_axi_control]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
validate_bd_design
make_wrapper -files [get_files /nethome/kjain93/FPGA2/Project/FinalResults/ref_LK_final/ref_LK_final.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /nethome/kjain93/FPGA2/Project/FinalResults/ref_LK_final/ref_LK_final.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
