{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 19:04:21 2013 " "Info: Processing started: Tue Nov 12 19:04:21 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|19 " "Warning: Node \"74373b:inst2\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|15 " "Warning: Node \"74373b:inst2\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|19 " "Warning: Node \"74373b:inst3\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|18 " "Warning: Node \"74373b:inst2\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|18 " "Warning: Node \"74373b:inst3\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|15 " "Warning: Node \"74373b:inst3\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|16 " "Warning: Node \"74373b:inst2\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|16 " "Warning: Node \"74373b:inst3\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|17 " "Warning: Node \"74373b:inst2\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|17 " "Warning: Node \"74373b:inst3\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|14 " "Warning: Node \"74373b:inst2\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|14 " "Warning: Node \"74373b:inst3\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|13 " "Warning: Node \"74373b:inst2\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|13 " "Warning: Node \"74373b:inst3\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|12 " "Warning: Node \"74373b:inst2\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|12 " "Warning: Node \"74373b:inst3\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Sclk " "Info: Assuming node \"Sclk\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "D:/alu/Block1.bdf" { { 104 72 240 120 "Sclk" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Sclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "A0_B1 " "Info: Assuming node \"A0_B1\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Block1.bdf" "" { Schematic "D:/alu/Block1.bdf" { { 376 -192 -24 392 "A0_B1" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Sclk register register lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|safe_q\[1\] lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|safe_q\[3\] 275.03 MHz Internal " "Info: Clock \"Sclk\" Internal fmax is restricted to 275.03 MHz between source register \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|safe_q\[1\]\" and destination register \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|safe_q\[3\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.971 ns + Longest register register " "Info: + Longest register to register delay is 1.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|safe_q\[1\] 1 REG LC_X21_Y13_N1 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y13_N1; Fanout = 22; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_6dh.tdf" "" { Text "D:/alu/db/cntr_6dh.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.575 ns) 1.104 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|counter_cella1~COUTCOUT1_3 2 COMB LC_X21_Y13_N1 2 " "Info: 2: + IC(0.529 ns) + CELL(0.575 ns) = 1.104 ns; Loc. = LC_X21_Y13_N1; Fanout = 2; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|counter_cella1~COUTCOUT1_3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.104 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[1] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|counter_cella1~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_6dh.tdf" "" { Text "D:/alu/db/cntr_6dh.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.184 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|counter_cella2~COUTCOUT1_3 3 COMB LC_X21_Y13_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.184 ns; Loc. = LC_X21_Y13_N2; Fanout = 1; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|counter_cella2~COUTCOUT1_3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|counter_cella1~COUTCOUT1_3 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|counter_cella2~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_6dh.tdf" "" { Text "D:/alu/db/cntr_6dh.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 1.971 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|safe_q\[3\] 4 REG LC_X21_Y13_N3 86 " "Info: 4: + IC(0.000 ns) + CELL(0.787 ns) = 1.971 ns; Loc. = LC_X21_Y13_N3; Fanout = 86; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|counter_cella2~COUTCOUT1_3 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_6dh.tdf" "" { Text "D:/alu/db/cntr_6dh.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.442 ns ( 73.16 % ) " "Info: Total cell delay = 1.442 ns ( 73.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.529 ns ( 26.84 % ) " "Info: Total interconnect delay = 0.529 ns ( 26.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[1] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|counter_cella1~COUTCOUT1_3 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|counter_cella2~COUTCOUT1_3 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.971 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[1] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|counter_cella1~COUTCOUT1_3 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|counter_cella2~COUTCOUT1_3 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] {} } { 0.000ns 0.529ns 0.000ns 0.000ns } { 0.000ns 0.575ns 0.080ns 0.787ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sclk destination 2.962 ns + Shortest register " "Info: + Shortest clock path from clock \"Sclk\" to destination register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Sclk 1 CLK PIN_28 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 4; CLK Node = 'Sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sclk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/alu/Block1.bdf" { { 104 72 240 120 "Sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|safe_q\[3\] 2 REG LC_X21_Y13_N3 86 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X21_Y13_N3; Fanout = 86; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { Sclk lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_6dh.tdf" "" { Text "D:/alu/db/cntr_6dh.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { Sclk lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { Sclk {} Sclk~out0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sclk source 2.962 ns - Longest register " "Info: - Longest clock path from clock \"Sclk\" to source register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Sclk 1 CLK PIN_28 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 4; CLK Node = 'Sclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sclk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/alu/Block1.bdf" { { 104 72 240 120 "Sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|safe_q\[1\] 2 REG LC_X21_Y13_N1 22 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X21_Y13_N1; Fanout = 22; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_6dh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { Sclk lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_6dh.tdf" "" { Text "D:/alu/db/cntr_6dh.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { Sclk lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { Sclk {} Sclk~out0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { Sclk lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { Sclk {} Sclk~out0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { Sclk lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { Sclk {} Sclk~out0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "db/cntr_6dh.tdf" "" { Text "D:/alu/db/cntr_6dh.tdf" 66 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "db/cntr_6dh.tdf" "" { Text "D:/alu/db/cntr_6dh.tdf" 66 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[1] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|counter_cella1~COUTCOUT1_3 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|counter_cella2~COUTCOUT1_3 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.971 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[1] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|counter_cella1~COUTCOUT1_3 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|counter_cella2~COUTCOUT1_3 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] {} } { 0.000ns 0.529ns 0.000ns 0.000ns } { 0.000ns 0.575ns 0.080ns 0.787ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { Sclk lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { Sclk {} Sclk~out0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { Sclk lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { Sclk {} Sclk~out0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_6dh:auto_generated|safe_q[3] {} } {  } {  } "" } } { "db/cntr_6dh.tdf" "" { Text "D:/alu/db/cntr_6dh.tdf" 66 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74373b:inst2\|14 IN\[2\] A0_B1 6.740 ns register " "Info: tsu for register \"74373b:inst2\|14\" (data pin = \"IN\[2\]\", clock pin = \"A0_B1\") is 6.740 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.076 ns + Longest pin register " "Info: + Longest pin to register delay is 9.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IN\[2\] 1 PIN PIN_38 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_38; Fanout = 2; PIN Node = 'IN\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[2] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/alu/Block1.bdf" { { 136 -288 -120 152 "IN\[7..0\]" "" } { 288 -112 16 304 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.165 ns) + CELL(0.442 ns) 9.076 ns 74373b:inst2\|14 2 REG LC_X22_Y11_N5 47 " "Info: 2: + IC(7.165 ns) + CELL(0.442 ns) = 9.076 ns; Loc. = LC_X22_Y11_N5; Fanout = 47; REG Node = '74373b:inst2\|14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.607 ns" { IN[2] 74373b:inst2|14 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.911 ns ( 21.06 % ) " "Info: Total cell delay = 1.911 ns ( 21.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.165 ns ( 78.94 % ) " "Info: Total interconnect delay = 7.165 ns ( 78.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.076 ns" { IN[2] 74373b:inst2|14 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.076 ns" { IN[2] {} IN[2]~out0 {} 74373b:inst2|14 {} } { 0.000ns 0.000ns 7.165ns } { 0.000ns 1.469ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.831 ns + " "Info: + Micro setup delay of destination is 0.831 ns" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0_B1 destination 3.167 ns - Shortest register " "Info: - Shortest clock path from clock \"A0_B1\" to destination register is 3.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns A0_B1 1 CLK PIN_29 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 16; CLK Node = 'A0_B1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0_B1 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/alu/Block1.bdf" { { 376 -192 -24 392 "A0_B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.292 ns) 3.167 ns 74373b:inst2\|14 2 REG LC_X22_Y11_N5 47 " "Info: 2: + IC(1.406 ns) + CELL(0.292 ns) = 3.167 ns; Loc. = LC_X22_Y11_N5; Fanout = 47; REG Node = '74373b:inst2\|14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { A0_B1 74373b:inst2|14 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.761 ns ( 55.60 % ) " "Info: Total cell delay = 1.761 ns ( 55.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.406 ns ( 44.40 % ) " "Info: Total interconnect delay = 1.406 ns ( 44.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.167 ns" { A0_B1 74373b:inst2|14 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.167 ns" { A0_B1 {} A0_B1~out0 {} 74373b:inst2|14 {} } { 0.000ns 0.000ns 1.406ns } { 0.000ns 1.469ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.076 ns" { IN[2] 74373b:inst2|14 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.076 ns" { IN[2] {} IN[2]~out0 {} 74373b:inst2|14 {} } { 0.000ns 0.000ns 7.165ns } { 0.000ns 1.469ns 0.442ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.167 ns" { A0_B1 74373b:inst2|14 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.167 ns" { A0_B1 {} A0_B1~out0 {} 74373b:inst2|14 {} } { 0.000ns 0.000ns 1.406ns } { 0.000ns 1.469ns 0.292ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "A0_B1 F\[5\] 74373b:inst2\|13 22.974 ns register " "Info: tco from clock \"A0_B1\" to destination pin \"F\[5\]\" through register \"74373b:inst2\|13\" is 22.974 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0_B1 source 2.920 ns + Longest register " "Info: + Longest clock path from clock \"A0_B1\" to source register is 2.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns A0_B1 1 CLK PIN_29 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 16; CLK Node = 'A0_B1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0_B1 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/alu/Block1.bdf" { { 376 -192 -24 392 "A0_B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.114 ns) 2.920 ns 74373b:inst2\|13 2 REG LC_X23_Y12_N0 47 " "Info: 2: + IC(1.337 ns) + CELL(0.114 ns) = 2.920 ns; Loc. = LC_X23_Y12_N0; Fanout = 47; REG Node = '74373b:inst2\|13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { A0_B1 74373b:inst2|13 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.583 ns ( 54.21 % ) " "Info: Total cell delay = 1.583 ns ( 54.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.337 ns ( 45.79 % ) " "Info: Total interconnect delay = 1.337 ns ( 45.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { A0_B1 74373b:inst2|13 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { A0_B1 {} A0_B1~out0 {} 74373b:inst2|13 {} } { 0.000ns 0.000ns 1.337ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.054 ns + Longest register pin " "Info: + Longest register to pin delay is 20.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74373b:inst2\|13 1 REG LC_X23_Y12_N0 47 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y12_N0; Fanout = 47; REG Node = '74373b:inst2\|13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74373b:inst2|13 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.496 ns) + CELL(0.292 ns) 2.788 ns alu:inst\|F9~219 2 COMB LC_X15_Y14_N0 8 " "Info: 2: + IC(2.496 ns) + CELL(0.292 ns) = 2.788 ns; Loc. = LC_X15_Y14_N0; Fanout = 8; COMB Node = 'alu:inst\|F9~219'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.788 ns" { 74373b:inst2|13 alu:inst|F9~219 } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/alu/alu.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.693 ns) + CELL(0.423 ns) 5.904 ns alu:inst\|Add11~42 3 COMB LC_X21_Y12_N2 2 " "Info: 3: + IC(2.693 ns) + CELL(0.423 ns) = 5.904 ns; Loc. = LC_X21_Y12_N2; Fanout = 2; COMB Node = 'alu:inst\|Add11~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { alu:inst|F9~219 alu:inst|Add11~42 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 5.982 ns alu:inst\|Add11~40 4 COMB LC_X21_Y12_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 5.982 ns; Loc. = LC_X21_Y12_N3; Fanout = 2; COMB Node = 'alu:inst\|Add11~40'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { alu:inst|Add11~42 alu:inst|Add11~40 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 6.160 ns alu:inst\|Add11~38 5 COMB LC_X21_Y12_N4 5 " "Info: 5: + IC(0.000 ns) + CELL(0.178 ns) = 6.160 ns; Loc. = LC_X21_Y12_N4; Fanout = 5; COMB Node = 'alu:inst\|Add11~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { alu:inst|Add11~40 alu:inst|Add11~38 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 6.781 ns alu:inst\|Add11~33 6 COMB LC_X21_Y12_N6 1 " "Info: 6: + IC(0.000 ns) + CELL(0.621 ns) = 6.781 ns; Loc. = LC_X21_Y12_N6; Fanout = 1; COMB Node = 'alu:inst\|Add11~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { alu:inst|Add11~38 alu:inst|Add11~33 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.590 ns) 8.593 ns alu:inst\|Mux3~3 7 COMB LC_X21_Y11_N3 1 " "Info: 7: + IC(1.222 ns) + CELL(0.590 ns) = 8.593 ns; Loc. = LC_X21_Y11_N3; Fanout = 1; COMB Node = 'alu:inst\|Mux3~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { alu:inst|Add11~33 alu:inst|Mux3~3 } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/alu/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.114 ns) 9.136 ns alu:inst\|Mux3~4 8 COMB LC_X21_Y11_N9 1 " "Info: 8: + IC(0.429 ns) + CELL(0.114 ns) = 9.136 ns; Loc. = LC_X21_Y11_N9; Fanout = 1; COMB Node = 'alu:inst\|Mux3~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { alu:inst|Mux3~3 alu:inst|Mux3~4 } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/alu/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.014 ns) + CELL(0.114 ns) 11.264 ns alu:inst\|Mux3~5 9 COMB LC_X15_Y14_N6 1 " "Info: 9: + IC(2.014 ns) + CELL(0.114 ns) = 11.264 ns; Loc. = LC_X15_Y14_N6; Fanout = 1; COMB Node = 'alu:inst\|Mux3~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { alu:inst|Mux3~4 alu:inst|Mux3~5 } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/alu/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.590 ns) 12.291 ns alu:inst\|Mux3~8 10 COMB LC_X15_Y14_N2 1 " "Info: 10: + IC(0.437 ns) + CELL(0.590 ns) = 12.291 ns; Loc. = LC_X15_Y14_N2; Fanout = 1; COMB Node = 'alu:inst\|Mux3~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { alu:inst|Mux3~5 alu:inst|Mux3~8 } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/alu/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.590 ns) 14.110 ns alu:inst\|Mux3~13 11 COMB LC_X15_Y13_N3 1 " "Info: 11: + IC(1.229 ns) + CELL(0.590 ns) = 14.110 ns; Loc. = LC_X15_Y13_N3; Fanout = 1; COMB Node = 'alu:inst\|Mux3~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.819 ns" { alu:inst|Mux3~8 alu:inst|Mux3~13 } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/alu/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.114 ns) 14.657 ns alu:inst\|Mux3~19 12 COMB LC_X15_Y13_N7 1 " "Info: 12: + IC(0.433 ns) + CELL(0.114 ns) = 14.657 ns; Loc. = LC_X15_Y13_N7; Fanout = 1; COMB Node = 'alu:inst\|Mux3~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { alu:inst|Mux3~13 alu:inst|Mux3~19 } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/alu/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.273 ns) + CELL(2.124 ns) 20.054 ns F\[5\] 13 PIN PIN_44 0 " "Info: 13: + IC(3.273 ns) + CELL(2.124 ns) = 20.054 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'F\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { alu:inst|Mux3~19 F[5] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/alu/Block1.bdf" { { 312 608 784 328 "F\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.828 ns ( 29.06 % ) " "Info: Total cell delay = 5.828 ns ( 29.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.226 ns ( 70.94 % ) " "Info: Total interconnect delay = 14.226 ns ( 70.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "20.054 ns" { 74373b:inst2|13 alu:inst|F9~219 alu:inst|Add11~42 alu:inst|Add11~40 alu:inst|Add11~38 alu:inst|Add11~33 alu:inst|Mux3~3 alu:inst|Mux3~4 alu:inst|Mux3~5 alu:inst|Mux3~8 alu:inst|Mux3~13 alu:inst|Mux3~19 F[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "20.054 ns" { 74373b:inst2|13 {} alu:inst|F9~219 {} alu:inst|Add11~42 {} alu:inst|Add11~40 {} alu:inst|Add11~38 {} alu:inst|Add11~33 {} alu:inst|Mux3~3 {} alu:inst|Mux3~4 {} alu:inst|Mux3~5 {} alu:inst|Mux3~8 {} alu:inst|Mux3~13 {} alu:inst|Mux3~19 {} F[5] {} } { 0.000ns 2.496ns 2.693ns 0.000ns 0.000ns 0.000ns 1.222ns 0.429ns 2.014ns 0.437ns 1.229ns 0.433ns 3.273ns } { 0.000ns 0.292ns 0.423ns 0.078ns 0.178ns 0.621ns 0.590ns 0.114ns 0.114ns 0.590ns 0.590ns 0.114ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { A0_B1 74373b:inst2|13 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { A0_B1 {} A0_B1~out0 {} 74373b:inst2|13 {} } { 0.000ns 0.000ns 1.337ns } { 0.000ns 1.469ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "20.054 ns" { 74373b:inst2|13 alu:inst|F9~219 alu:inst|Add11~42 alu:inst|Add11~40 alu:inst|Add11~38 alu:inst|Add11~33 alu:inst|Mux3~3 alu:inst|Mux3~4 alu:inst|Mux3~5 alu:inst|Mux3~8 alu:inst|Mux3~13 alu:inst|Mux3~19 F[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "20.054 ns" { 74373b:inst2|13 {} alu:inst|F9~219 {} alu:inst|Add11~42 {} alu:inst|Add11~40 {} alu:inst|Add11~38 {} alu:inst|Add11~33 {} alu:inst|Mux3~3 {} alu:inst|Mux3~4 {} alu:inst|Mux3~5 {} alu:inst|Mux3~8 {} alu:inst|Mux3~13 {} alu:inst|Mux3~19 {} F[5] {} } { 0.000ns 2.496ns 2.693ns 0.000ns 0.000ns 0.000ns 1.222ns 0.429ns 2.014ns 0.437ns 1.229ns 0.433ns 3.273ns } { 0.000ns 0.292ns 0.423ns 0.078ns 0.178ns 0.621ns 0.590ns 0.114ns 0.114ns 0.590ns 0.590ns 0.114ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CN F\[2\] 25.475 ns Longest " "Info: Longest tpd from source pin \"CN\" to destination pin \"F\[2\]\" is 25.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns CN 1 PIN PIN_215 36 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_215; Fanout = 36; PIN Node = 'CN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/alu/Block1.bdf" { { 464 -16 152 480 "CN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.036 ns) + CELL(0.432 ns) 9.943 ns alu:inst\|Add22~41COUT1_51 2 COMB LC_X23_Y13_N0 2 " "Info: 2: + IC(8.036 ns) + CELL(0.432 ns) = 9.943 ns; Loc. = LC_X23_Y13_N0; Fanout = 2; COMB Node = 'alu:inst\|Add22~41COUT1_51'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.468 ns" { CN alu:inst|Add22~41COUT1_51 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.023 ns alu:inst\|Add22~39COUT1_53 3 COMB LC_X23_Y13_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 10.023 ns; Loc. = LC_X23_Y13_N1; Fanout = 2; COMB Node = 'alu:inst\|Add22~39COUT1_53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:inst|Add22~41COUT1_51 alu:inst|Add22~39COUT1_53 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 10.631 ns alu:inst\|Add22~36 4 COMB LC_X23_Y13_N2 1 " "Info: 4: + IC(0.000 ns) + CELL(0.608 ns) = 10.631 ns; Loc. = LC_X23_Y13_N2; Fanout = 1; COMB Node = 'alu:inst\|Add22~36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { alu:inst|Add22~39COUT1_53 alu:inst|Add22~36 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(0.442 ns) 12.652 ns alu:inst\|Mux6~9 5 COMB LC_X22_Y11_N8 1 " "Info: 5: + IC(1.579 ns) + CELL(0.442 ns) = 12.652 ns; Loc. = LC_X22_Y11_N8; Fanout = 1; COMB Node = 'alu:inst\|Mux6~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { alu:inst|Add22~36 alu:inst|Mux6~9 } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/alu/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.330 ns) + CELL(0.114 ns) 15.096 ns alu:inst\|Mux6~10 6 COMB LC_X16_Y13_N6 1 " "Info: 6: + IC(2.330 ns) + CELL(0.114 ns) = 15.096 ns; Loc. = LC_X16_Y13_N6; Fanout = 1; COMB Node = 'alu:inst\|Mux6~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.444 ns" { alu:inst|Mux6~9 alu:inst|Mux6~10 } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/alu/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.292 ns) 16.645 ns alu:inst\|Mux6~11 7 COMB LC_X16_Y14_N7 1 " "Info: 7: + IC(1.257 ns) + CELL(0.292 ns) = 16.645 ns; Loc. = LC_X16_Y14_N7; Fanout = 1; COMB Node = 'alu:inst\|Mux6~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { alu:inst|Mux6~10 alu:inst|Mux6~11 } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/alu/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.590 ns) 17.665 ns alu:inst\|Mux6~12 8 COMB LC_X16_Y14_N4 1 " "Info: 8: + IC(0.430 ns) + CELL(0.590 ns) = 17.665 ns; Loc. = LC_X16_Y14_N4; Fanout = 1; COMB Node = 'alu:inst\|Mux6~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { alu:inst|Mux6~11 alu:inst|Mux6~12 } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/alu/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.590 ns) 19.518 ns alu:inst\|Mux6~13 9 COMB LC_X15_Y10_N6 1 " "Info: 9: + IC(1.263 ns) + CELL(0.590 ns) = 19.518 ns; Loc. = LC_X15_Y10_N6; Fanout = 1; COMB Node = 'alu:inst\|Mux6~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { alu:inst|Mux6~12 alu:inst|Mux6~13 } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/alu/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.590 ns) 20.545 ns alu:inst\|Mux6~19 10 COMB LC_X15_Y10_N4 1 " "Info: 10: + IC(0.437 ns) + CELL(0.590 ns) = 20.545 ns; Loc. = LC_X15_Y10_N4; Fanout = 1; COMB Node = 'alu:inst\|Mux6~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { alu:inst|Mux6~13 alu:inst|Mux6~19 } "NODE_NAME" } } { "alu.vhd" "" { Text "D:/alu/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.806 ns) + CELL(2.124 ns) 25.475 ns F\[2\] 11 PIN PIN_41 0 " "Info: 11: + IC(2.806 ns) + CELL(2.124 ns) = 25.475 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'F\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.930 ns" { alu:inst|Mux6~19 F[2] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/alu/Block1.bdf" { { 312 608 784 328 "F\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.337 ns ( 28.80 % ) " "Info: Total cell delay = 7.337 ns ( 28.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.138 ns ( 71.20 % ) " "Info: Total interconnect delay = 18.138 ns ( 71.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "25.475 ns" { CN alu:inst|Add22~41COUT1_51 alu:inst|Add22~39COUT1_53 alu:inst|Add22~36 alu:inst|Mux6~9 alu:inst|Mux6~10 alu:inst|Mux6~11 alu:inst|Mux6~12 alu:inst|Mux6~13 alu:inst|Mux6~19 F[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "25.475 ns" { CN {} CN~out0 {} alu:inst|Add22~41COUT1_51 {} alu:inst|Add22~39COUT1_53 {} alu:inst|Add22~36 {} alu:inst|Mux6~9 {} alu:inst|Mux6~10 {} alu:inst|Mux6~11 {} alu:inst|Mux6~12 {} alu:inst|Mux6~13 {} alu:inst|Mux6~19 {} F[2] {} } { 0.000ns 0.000ns 8.036ns 0.000ns 0.000ns 1.579ns 2.330ns 1.257ns 0.430ns 1.263ns 0.437ns 2.806ns } { 0.000ns 1.475ns 0.432ns 0.080ns 0.608ns 0.442ns 0.114ns 0.292ns 0.590ns 0.590ns 0.590ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74373b:inst3\|15 IN\[3\] A0_B1 -4.383 ns register " "Info: th for register \"74373b:inst3\|15\" (data pin = \"IN\[3\]\", clock pin = \"A0_B1\") is -4.383 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0_B1 destination 3.176 ns + Longest register " "Info: + Longest clock path from clock \"A0_B1\" to destination register is 3.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns A0_B1 1 CLK PIN_29 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 16; CLK Node = 'A0_B1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0_B1 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/alu/Block1.bdf" { { 376 -192 -24 392 "A0_B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.292 ns) 3.176 ns 74373b:inst3\|15 2 REG LC_X23_Y15_N3 26 " "Info: 2: + IC(1.415 ns) + CELL(0.292 ns) = 3.176 ns; Loc. = LC_X23_Y15_N3; Fanout = 26; REG Node = '74373b:inst3\|15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { A0_B1 74373b:inst3|15 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.761 ns ( 55.45 % ) " "Info: Total cell delay = 1.761 ns ( 55.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.415 ns ( 44.55 % ) " "Info: Total interconnect delay = 1.415 ns ( 44.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.176 ns" { A0_B1 74373b:inst3|15 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.176 ns" { A0_B1 {} A0_B1~out0 {} 74373b:inst3|15 {} } { 0.000ns 0.000ns 1.415ns } { 0.000ns 1.469ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.559 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IN\[3\] 1 PIN PIN_164 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_164; Fanout = 2; PIN Node = 'IN\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/alu/Block1.bdf" { { 136 -288 -120 152 "IN\[7..0\]" "" } { 288 -112 16 304 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.648 ns) + CELL(0.442 ns) 7.559 ns 74373b:inst3\|15 2 REG LC_X23_Y15_N3 26 " "Info: 2: + IC(5.648 ns) + CELL(0.442 ns) = 7.559 ns; Loc. = LC_X23_Y15_N3; Fanout = 26; REG Node = '74373b:inst3\|15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.090 ns" { IN[3] 74373b:inst3|15 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.911 ns ( 25.28 % ) " "Info: Total cell delay = 1.911 ns ( 25.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.648 ns ( 74.72 % ) " "Info: Total interconnect delay = 5.648 ns ( 74.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.559 ns" { IN[3] 74373b:inst3|15 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.559 ns" { IN[3] {} IN[3]~out0 {} 74373b:inst3|15 {} } { 0.000ns 0.000ns 5.648ns } { 0.000ns 1.469ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.176 ns" { A0_B1 74373b:inst3|15 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.176 ns" { A0_B1 {} A0_B1~out0 {} 74373b:inst3|15 {} } { 0.000ns 0.000ns 1.415ns } { 0.000ns 1.469ns 0.292ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.559 ns" { IN[3] 74373b:inst3|15 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.559 ns" { IN[3] {} IN[3]~out0 {} 74373b:inst3|15 {} } { 0.000ns 0.000ns 5.648ns } { 0.000ns 1.469ns 0.442ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Peak virtual memory: 134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 19:04:22 2013 " "Info: Processing ended: Tue Nov 12 19:04:22 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
