set_property SRC_FILE_INFO {cfile:d:/Dokumenty/AGH/SDUP/Projekt/drugi_projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_processing_system7_0_0/mb_design_processing_system7_0_0.xdc rfile:../censor_axi.srcs/sources_1/bd/mb_design/ip/mb_design_processing_system7_0_0/mb_design_processing_system7_0_0.xdc id:1 order:EARLY scoped_inst:mb_design_i/processing_system7_0/inst} [current_design]
current_instance mb_design_i/processing_system7_0/inst
set_property src_info {type:SCOPED_XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter clk_fpga_0 0.6
