
Mini project receive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006168  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  08006228  08006228  00016228  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006370  08006370  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08006370  08006370  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006370  08006370  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006370  08006370  00016370  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006374  08006374  00016374  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006378  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e8  20000074  080063ec  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000025c  080063ec  0002025c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000096a6  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000017ef  00000000  00000000  00029742  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000778  00000000  00000000  0002af38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006e0  00000000  00000000  0002b6b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011d32  00000000  00000000  0002bd90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009cdc  00000000  00000000  0003dac2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006b4ed  00000000  00000000  0004779e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b2c8b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002140  00000000  00000000  000b2cdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000074 	.word	0x20000074
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006210 	.word	0x08006210

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000078 	.word	0x20000078
 8000104:	08006210 	.word	0x08006210

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_cdrcmple>:
 8000234:	4684      	mov	ip, r0
 8000236:	0010      	movs	r0, r2
 8000238:	4662      	mov	r2, ip
 800023a:	468c      	mov	ip, r1
 800023c:	0019      	movs	r1, r3
 800023e:	4663      	mov	r3, ip
 8000240:	e000      	b.n	8000244 <__aeabi_cdcmpeq>
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_cdcmpeq>:
 8000244:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000246:	f000 ff0d 	bl	8001064 <__ledf2>
 800024a:	2800      	cmp	r0, #0
 800024c:	d401      	bmi.n	8000252 <__aeabi_cdcmpeq+0xe>
 800024e:	2100      	movs	r1, #0
 8000250:	42c8      	cmn	r0, r1
 8000252:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000254 <__aeabi_dcmpeq>:
 8000254:	b510      	push	{r4, lr}
 8000256:	f000 fe5d 	bl	8000f14 <__eqdf2>
 800025a:	4240      	negs	r0, r0
 800025c:	3001      	adds	r0, #1
 800025e:	bd10      	pop	{r4, pc}

08000260 <__aeabi_dcmplt>:
 8000260:	b510      	push	{r4, lr}
 8000262:	f000 feff 	bl	8001064 <__ledf2>
 8000266:	2800      	cmp	r0, #0
 8000268:	db01      	blt.n	800026e <__aeabi_dcmplt+0xe>
 800026a:	2000      	movs	r0, #0
 800026c:	bd10      	pop	{r4, pc}
 800026e:	2001      	movs	r0, #1
 8000270:	bd10      	pop	{r4, pc}
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__aeabi_dcmple>:
 8000274:	b510      	push	{r4, lr}
 8000276:	f000 fef5 	bl	8001064 <__ledf2>
 800027a:	2800      	cmp	r0, #0
 800027c:	dd01      	ble.n	8000282 <__aeabi_dcmple+0xe>
 800027e:	2000      	movs	r0, #0
 8000280:	bd10      	pop	{r4, pc}
 8000282:	2001      	movs	r0, #1
 8000284:	bd10      	pop	{r4, pc}
 8000286:	46c0      	nop			; (mov r8, r8)

08000288 <__aeabi_dcmpgt>:
 8000288:	b510      	push	{r4, lr}
 800028a:	f000 fe85 	bl	8000f98 <__gedf2>
 800028e:	2800      	cmp	r0, #0
 8000290:	dc01      	bgt.n	8000296 <__aeabi_dcmpgt+0xe>
 8000292:	2000      	movs	r0, #0
 8000294:	bd10      	pop	{r4, pc}
 8000296:	2001      	movs	r0, #1
 8000298:	bd10      	pop	{r4, pc}
 800029a:	46c0      	nop			; (mov r8, r8)

0800029c <__aeabi_dcmpge>:
 800029c:	b510      	push	{r4, lr}
 800029e:	f000 fe7b 	bl	8000f98 <__gedf2>
 80002a2:	2800      	cmp	r0, #0
 80002a4:	da01      	bge.n	80002aa <__aeabi_dcmpge+0xe>
 80002a6:	2000      	movs	r0, #0
 80002a8:	bd10      	pop	{r4, pc}
 80002aa:	2001      	movs	r0, #1
 80002ac:	bd10      	pop	{r4, pc}
 80002ae:	46c0      	nop			; (mov r8, r8)

080002b0 <__aeabi_dadd>:
 80002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002b2:	464f      	mov	r7, r9
 80002b4:	4646      	mov	r6, r8
 80002b6:	46d6      	mov	lr, sl
 80002b8:	000d      	movs	r5, r1
 80002ba:	0004      	movs	r4, r0
 80002bc:	b5c0      	push	{r6, r7, lr}
 80002be:	001f      	movs	r7, r3
 80002c0:	0011      	movs	r1, r2
 80002c2:	0328      	lsls	r0, r5, #12
 80002c4:	0f62      	lsrs	r2, r4, #29
 80002c6:	0a40      	lsrs	r0, r0, #9
 80002c8:	4310      	orrs	r0, r2
 80002ca:	007a      	lsls	r2, r7, #1
 80002cc:	0d52      	lsrs	r2, r2, #21
 80002ce:	00e3      	lsls	r3, r4, #3
 80002d0:	033c      	lsls	r4, r7, #12
 80002d2:	4691      	mov	r9, r2
 80002d4:	0a64      	lsrs	r4, r4, #9
 80002d6:	0ffa      	lsrs	r2, r7, #31
 80002d8:	0f4f      	lsrs	r7, r1, #29
 80002da:	006e      	lsls	r6, r5, #1
 80002dc:	4327      	orrs	r7, r4
 80002de:	4692      	mov	sl, r2
 80002e0:	46b8      	mov	r8, r7
 80002e2:	0d76      	lsrs	r6, r6, #21
 80002e4:	0fed      	lsrs	r5, r5, #31
 80002e6:	00c9      	lsls	r1, r1, #3
 80002e8:	4295      	cmp	r5, r2
 80002ea:	d100      	bne.n	80002ee <__aeabi_dadd+0x3e>
 80002ec:	e099      	b.n	8000422 <__aeabi_dadd+0x172>
 80002ee:	464c      	mov	r4, r9
 80002f0:	1b34      	subs	r4, r6, r4
 80002f2:	46a4      	mov	ip, r4
 80002f4:	2c00      	cmp	r4, #0
 80002f6:	dc00      	bgt.n	80002fa <__aeabi_dadd+0x4a>
 80002f8:	e07c      	b.n	80003f4 <__aeabi_dadd+0x144>
 80002fa:	464a      	mov	r2, r9
 80002fc:	2a00      	cmp	r2, #0
 80002fe:	d100      	bne.n	8000302 <__aeabi_dadd+0x52>
 8000300:	e0b8      	b.n	8000474 <__aeabi_dadd+0x1c4>
 8000302:	4ac5      	ldr	r2, [pc, #788]	; (8000618 <__aeabi_dadd+0x368>)
 8000304:	4296      	cmp	r6, r2
 8000306:	d100      	bne.n	800030a <__aeabi_dadd+0x5a>
 8000308:	e11c      	b.n	8000544 <__aeabi_dadd+0x294>
 800030a:	2280      	movs	r2, #128	; 0x80
 800030c:	003c      	movs	r4, r7
 800030e:	0412      	lsls	r2, r2, #16
 8000310:	4314      	orrs	r4, r2
 8000312:	46a0      	mov	r8, r4
 8000314:	4662      	mov	r2, ip
 8000316:	2a38      	cmp	r2, #56	; 0x38
 8000318:	dd00      	ble.n	800031c <__aeabi_dadd+0x6c>
 800031a:	e161      	b.n	80005e0 <__aeabi_dadd+0x330>
 800031c:	2a1f      	cmp	r2, #31
 800031e:	dd00      	ble.n	8000322 <__aeabi_dadd+0x72>
 8000320:	e1cc      	b.n	80006bc <__aeabi_dadd+0x40c>
 8000322:	4664      	mov	r4, ip
 8000324:	2220      	movs	r2, #32
 8000326:	1b12      	subs	r2, r2, r4
 8000328:	4644      	mov	r4, r8
 800032a:	4094      	lsls	r4, r2
 800032c:	000f      	movs	r7, r1
 800032e:	46a1      	mov	r9, r4
 8000330:	4664      	mov	r4, ip
 8000332:	4091      	lsls	r1, r2
 8000334:	40e7      	lsrs	r7, r4
 8000336:	464c      	mov	r4, r9
 8000338:	1e4a      	subs	r2, r1, #1
 800033a:	4191      	sbcs	r1, r2
 800033c:	433c      	orrs	r4, r7
 800033e:	4642      	mov	r2, r8
 8000340:	4321      	orrs	r1, r4
 8000342:	4664      	mov	r4, ip
 8000344:	40e2      	lsrs	r2, r4
 8000346:	1a80      	subs	r0, r0, r2
 8000348:	1a5c      	subs	r4, r3, r1
 800034a:	42a3      	cmp	r3, r4
 800034c:	419b      	sbcs	r3, r3
 800034e:	425f      	negs	r7, r3
 8000350:	1bc7      	subs	r7, r0, r7
 8000352:	023b      	lsls	r3, r7, #8
 8000354:	d400      	bmi.n	8000358 <__aeabi_dadd+0xa8>
 8000356:	e0d0      	b.n	80004fa <__aeabi_dadd+0x24a>
 8000358:	027f      	lsls	r7, r7, #9
 800035a:	0a7f      	lsrs	r7, r7, #9
 800035c:	2f00      	cmp	r7, #0
 800035e:	d100      	bne.n	8000362 <__aeabi_dadd+0xb2>
 8000360:	e0ff      	b.n	8000562 <__aeabi_dadd+0x2b2>
 8000362:	0038      	movs	r0, r7
 8000364:	f001 fd64 	bl	8001e30 <__clzsi2>
 8000368:	0001      	movs	r1, r0
 800036a:	3908      	subs	r1, #8
 800036c:	2320      	movs	r3, #32
 800036e:	0022      	movs	r2, r4
 8000370:	1a5b      	subs	r3, r3, r1
 8000372:	408f      	lsls	r7, r1
 8000374:	40da      	lsrs	r2, r3
 8000376:	408c      	lsls	r4, r1
 8000378:	4317      	orrs	r7, r2
 800037a:	42b1      	cmp	r1, r6
 800037c:	da00      	bge.n	8000380 <__aeabi_dadd+0xd0>
 800037e:	e0ff      	b.n	8000580 <__aeabi_dadd+0x2d0>
 8000380:	1b89      	subs	r1, r1, r6
 8000382:	1c4b      	adds	r3, r1, #1
 8000384:	2b1f      	cmp	r3, #31
 8000386:	dd00      	ble.n	800038a <__aeabi_dadd+0xda>
 8000388:	e0a8      	b.n	80004dc <__aeabi_dadd+0x22c>
 800038a:	2220      	movs	r2, #32
 800038c:	0039      	movs	r1, r7
 800038e:	1ad2      	subs	r2, r2, r3
 8000390:	0020      	movs	r0, r4
 8000392:	4094      	lsls	r4, r2
 8000394:	4091      	lsls	r1, r2
 8000396:	40d8      	lsrs	r0, r3
 8000398:	1e62      	subs	r2, r4, #1
 800039a:	4194      	sbcs	r4, r2
 800039c:	40df      	lsrs	r7, r3
 800039e:	2600      	movs	r6, #0
 80003a0:	4301      	orrs	r1, r0
 80003a2:	430c      	orrs	r4, r1
 80003a4:	0763      	lsls	r3, r4, #29
 80003a6:	d009      	beq.n	80003bc <__aeabi_dadd+0x10c>
 80003a8:	230f      	movs	r3, #15
 80003aa:	4023      	ands	r3, r4
 80003ac:	2b04      	cmp	r3, #4
 80003ae:	d005      	beq.n	80003bc <__aeabi_dadd+0x10c>
 80003b0:	1d23      	adds	r3, r4, #4
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	41a4      	sbcs	r4, r4
 80003b6:	4264      	negs	r4, r4
 80003b8:	193f      	adds	r7, r7, r4
 80003ba:	001c      	movs	r4, r3
 80003bc:	023b      	lsls	r3, r7, #8
 80003be:	d400      	bmi.n	80003c2 <__aeabi_dadd+0x112>
 80003c0:	e09e      	b.n	8000500 <__aeabi_dadd+0x250>
 80003c2:	4b95      	ldr	r3, [pc, #596]	; (8000618 <__aeabi_dadd+0x368>)
 80003c4:	3601      	adds	r6, #1
 80003c6:	429e      	cmp	r6, r3
 80003c8:	d100      	bne.n	80003cc <__aeabi_dadd+0x11c>
 80003ca:	e0b7      	b.n	800053c <__aeabi_dadd+0x28c>
 80003cc:	4a93      	ldr	r2, [pc, #588]	; (800061c <__aeabi_dadd+0x36c>)
 80003ce:	08e4      	lsrs	r4, r4, #3
 80003d0:	4017      	ands	r7, r2
 80003d2:	077b      	lsls	r3, r7, #29
 80003d4:	0571      	lsls	r1, r6, #21
 80003d6:	027f      	lsls	r7, r7, #9
 80003d8:	4323      	orrs	r3, r4
 80003da:	0b3f      	lsrs	r7, r7, #12
 80003dc:	0d4a      	lsrs	r2, r1, #21
 80003de:	0512      	lsls	r2, r2, #20
 80003e0:	433a      	orrs	r2, r7
 80003e2:	07ed      	lsls	r5, r5, #31
 80003e4:	432a      	orrs	r2, r5
 80003e6:	0018      	movs	r0, r3
 80003e8:	0011      	movs	r1, r2
 80003ea:	bce0      	pop	{r5, r6, r7}
 80003ec:	46ba      	mov	sl, r7
 80003ee:	46b1      	mov	r9, r6
 80003f0:	46a8      	mov	r8, r5
 80003f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003f4:	2c00      	cmp	r4, #0
 80003f6:	d04b      	beq.n	8000490 <__aeabi_dadd+0x1e0>
 80003f8:	464c      	mov	r4, r9
 80003fa:	1ba4      	subs	r4, r4, r6
 80003fc:	46a4      	mov	ip, r4
 80003fe:	2e00      	cmp	r6, #0
 8000400:	d000      	beq.n	8000404 <__aeabi_dadd+0x154>
 8000402:	e123      	b.n	800064c <__aeabi_dadd+0x39c>
 8000404:	0004      	movs	r4, r0
 8000406:	431c      	orrs	r4, r3
 8000408:	d100      	bne.n	800040c <__aeabi_dadd+0x15c>
 800040a:	e1af      	b.n	800076c <__aeabi_dadd+0x4bc>
 800040c:	4662      	mov	r2, ip
 800040e:	1e54      	subs	r4, r2, #1
 8000410:	2a01      	cmp	r2, #1
 8000412:	d100      	bne.n	8000416 <__aeabi_dadd+0x166>
 8000414:	e215      	b.n	8000842 <__aeabi_dadd+0x592>
 8000416:	4d80      	ldr	r5, [pc, #512]	; (8000618 <__aeabi_dadd+0x368>)
 8000418:	45ac      	cmp	ip, r5
 800041a:	d100      	bne.n	800041e <__aeabi_dadd+0x16e>
 800041c:	e1c8      	b.n	80007b0 <__aeabi_dadd+0x500>
 800041e:	46a4      	mov	ip, r4
 8000420:	e11b      	b.n	800065a <__aeabi_dadd+0x3aa>
 8000422:	464a      	mov	r2, r9
 8000424:	1ab2      	subs	r2, r6, r2
 8000426:	4694      	mov	ip, r2
 8000428:	2a00      	cmp	r2, #0
 800042a:	dc00      	bgt.n	800042e <__aeabi_dadd+0x17e>
 800042c:	e0ac      	b.n	8000588 <__aeabi_dadd+0x2d8>
 800042e:	464a      	mov	r2, r9
 8000430:	2a00      	cmp	r2, #0
 8000432:	d043      	beq.n	80004bc <__aeabi_dadd+0x20c>
 8000434:	4a78      	ldr	r2, [pc, #480]	; (8000618 <__aeabi_dadd+0x368>)
 8000436:	4296      	cmp	r6, r2
 8000438:	d100      	bne.n	800043c <__aeabi_dadd+0x18c>
 800043a:	e1af      	b.n	800079c <__aeabi_dadd+0x4ec>
 800043c:	2280      	movs	r2, #128	; 0x80
 800043e:	003c      	movs	r4, r7
 8000440:	0412      	lsls	r2, r2, #16
 8000442:	4314      	orrs	r4, r2
 8000444:	46a0      	mov	r8, r4
 8000446:	4662      	mov	r2, ip
 8000448:	2a38      	cmp	r2, #56	; 0x38
 800044a:	dc67      	bgt.n	800051c <__aeabi_dadd+0x26c>
 800044c:	2a1f      	cmp	r2, #31
 800044e:	dc00      	bgt.n	8000452 <__aeabi_dadd+0x1a2>
 8000450:	e15f      	b.n	8000712 <__aeabi_dadd+0x462>
 8000452:	4647      	mov	r7, r8
 8000454:	3a20      	subs	r2, #32
 8000456:	40d7      	lsrs	r7, r2
 8000458:	4662      	mov	r2, ip
 800045a:	2a20      	cmp	r2, #32
 800045c:	d005      	beq.n	800046a <__aeabi_dadd+0x1ba>
 800045e:	4664      	mov	r4, ip
 8000460:	2240      	movs	r2, #64	; 0x40
 8000462:	1b12      	subs	r2, r2, r4
 8000464:	4644      	mov	r4, r8
 8000466:	4094      	lsls	r4, r2
 8000468:	4321      	orrs	r1, r4
 800046a:	1e4a      	subs	r2, r1, #1
 800046c:	4191      	sbcs	r1, r2
 800046e:	000c      	movs	r4, r1
 8000470:	433c      	orrs	r4, r7
 8000472:	e057      	b.n	8000524 <__aeabi_dadd+0x274>
 8000474:	003a      	movs	r2, r7
 8000476:	430a      	orrs	r2, r1
 8000478:	d100      	bne.n	800047c <__aeabi_dadd+0x1cc>
 800047a:	e105      	b.n	8000688 <__aeabi_dadd+0x3d8>
 800047c:	0022      	movs	r2, r4
 800047e:	3a01      	subs	r2, #1
 8000480:	2c01      	cmp	r4, #1
 8000482:	d100      	bne.n	8000486 <__aeabi_dadd+0x1d6>
 8000484:	e182      	b.n	800078c <__aeabi_dadd+0x4dc>
 8000486:	4c64      	ldr	r4, [pc, #400]	; (8000618 <__aeabi_dadd+0x368>)
 8000488:	45a4      	cmp	ip, r4
 800048a:	d05b      	beq.n	8000544 <__aeabi_dadd+0x294>
 800048c:	4694      	mov	ip, r2
 800048e:	e741      	b.n	8000314 <__aeabi_dadd+0x64>
 8000490:	4c63      	ldr	r4, [pc, #396]	; (8000620 <__aeabi_dadd+0x370>)
 8000492:	1c77      	adds	r7, r6, #1
 8000494:	4227      	tst	r7, r4
 8000496:	d000      	beq.n	800049a <__aeabi_dadd+0x1ea>
 8000498:	e0c4      	b.n	8000624 <__aeabi_dadd+0x374>
 800049a:	0004      	movs	r4, r0
 800049c:	431c      	orrs	r4, r3
 800049e:	2e00      	cmp	r6, #0
 80004a0:	d000      	beq.n	80004a4 <__aeabi_dadd+0x1f4>
 80004a2:	e169      	b.n	8000778 <__aeabi_dadd+0x4c8>
 80004a4:	2c00      	cmp	r4, #0
 80004a6:	d100      	bne.n	80004aa <__aeabi_dadd+0x1fa>
 80004a8:	e1bf      	b.n	800082a <__aeabi_dadd+0x57a>
 80004aa:	4644      	mov	r4, r8
 80004ac:	430c      	orrs	r4, r1
 80004ae:	d000      	beq.n	80004b2 <__aeabi_dadd+0x202>
 80004b0:	e1d0      	b.n	8000854 <__aeabi_dadd+0x5a4>
 80004b2:	0742      	lsls	r2, r0, #29
 80004b4:	08db      	lsrs	r3, r3, #3
 80004b6:	4313      	orrs	r3, r2
 80004b8:	08c0      	lsrs	r0, r0, #3
 80004ba:	e029      	b.n	8000510 <__aeabi_dadd+0x260>
 80004bc:	003a      	movs	r2, r7
 80004be:	430a      	orrs	r2, r1
 80004c0:	d100      	bne.n	80004c4 <__aeabi_dadd+0x214>
 80004c2:	e170      	b.n	80007a6 <__aeabi_dadd+0x4f6>
 80004c4:	4662      	mov	r2, ip
 80004c6:	4664      	mov	r4, ip
 80004c8:	3a01      	subs	r2, #1
 80004ca:	2c01      	cmp	r4, #1
 80004cc:	d100      	bne.n	80004d0 <__aeabi_dadd+0x220>
 80004ce:	e0e0      	b.n	8000692 <__aeabi_dadd+0x3e2>
 80004d0:	4c51      	ldr	r4, [pc, #324]	; (8000618 <__aeabi_dadd+0x368>)
 80004d2:	45a4      	cmp	ip, r4
 80004d4:	d100      	bne.n	80004d8 <__aeabi_dadd+0x228>
 80004d6:	e161      	b.n	800079c <__aeabi_dadd+0x4ec>
 80004d8:	4694      	mov	ip, r2
 80004da:	e7b4      	b.n	8000446 <__aeabi_dadd+0x196>
 80004dc:	003a      	movs	r2, r7
 80004de:	391f      	subs	r1, #31
 80004e0:	40ca      	lsrs	r2, r1
 80004e2:	0011      	movs	r1, r2
 80004e4:	2b20      	cmp	r3, #32
 80004e6:	d003      	beq.n	80004f0 <__aeabi_dadd+0x240>
 80004e8:	2240      	movs	r2, #64	; 0x40
 80004ea:	1ad3      	subs	r3, r2, r3
 80004ec:	409f      	lsls	r7, r3
 80004ee:	433c      	orrs	r4, r7
 80004f0:	1e63      	subs	r3, r4, #1
 80004f2:	419c      	sbcs	r4, r3
 80004f4:	2700      	movs	r7, #0
 80004f6:	2600      	movs	r6, #0
 80004f8:	430c      	orrs	r4, r1
 80004fa:	0763      	lsls	r3, r4, #29
 80004fc:	d000      	beq.n	8000500 <__aeabi_dadd+0x250>
 80004fe:	e753      	b.n	80003a8 <__aeabi_dadd+0xf8>
 8000500:	46b4      	mov	ip, r6
 8000502:	08e4      	lsrs	r4, r4, #3
 8000504:	077b      	lsls	r3, r7, #29
 8000506:	4323      	orrs	r3, r4
 8000508:	08f8      	lsrs	r0, r7, #3
 800050a:	4a43      	ldr	r2, [pc, #268]	; (8000618 <__aeabi_dadd+0x368>)
 800050c:	4594      	cmp	ip, r2
 800050e:	d01d      	beq.n	800054c <__aeabi_dadd+0x29c>
 8000510:	4662      	mov	r2, ip
 8000512:	0307      	lsls	r7, r0, #12
 8000514:	0552      	lsls	r2, r2, #21
 8000516:	0b3f      	lsrs	r7, r7, #12
 8000518:	0d52      	lsrs	r2, r2, #21
 800051a:	e760      	b.n	80003de <__aeabi_dadd+0x12e>
 800051c:	4644      	mov	r4, r8
 800051e:	430c      	orrs	r4, r1
 8000520:	1e62      	subs	r2, r4, #1
 8000522:	4194      	sbcs	r4, r2
 8000524:	18e4      	adds	r4, r4, r3
 8000526:	429c      	cmp	r4, r3
 8000528:	419b      	sbcs	r3, r3
 800052a:	425f      	negs	r7, r3
 800052c:	183f      	adds	r7, r7, r0
 800052e:	023b      	lsls	r3, r7, #8
 8000530:	d5e3      	bpl.n	80004fa <__aeabi_dadd+0x24a>
 8000532:	4b39      	ldr	r3, [pc, #228]	; (8000618 <__aeabi_dadd+0x368>)
 8000534:	3601      	adds	r6, #1
 8000536:	429e      	cmp	r6, r3
 8000538:	d000      	beq.n	800053c <__aeabi_dadd+0x28c>
 800053a:	e0b5      	b.n	80006a8 <__aeabi_dadd+0x3f8>
 800053c:	0032      	movs	r2, r6
 800053e:	2700      	movs	r7, #0
 8000540:	2300      	movs	r3, #0
 8000542:	e74c      	b.n	80003de <__aeabi_dadd+0x12e>
 8000544:	0742      	lsls	r2, r0, #29
 8000546:	08db      	lsrs	r3, r3, #3
 8000548:	4313      	orrs	r3, r2
 800054a:	08c0      	lsrs	r0, r0, #3
 800054c:	001a      	movs	r2, r3
 800054e:	4302      	orrs	r2, r0
 8000550:	d100      	bne.n	8000554 <__aeabi_dadd+0x2a4>
 8000552:	e1e1      	b.n	8000918 <__aeabi_dadd+0x668>
 8000554:	2780      	movs	r7, #128	; 0x80
 8000556:	033f      	lsls	r7, r7, #12
 8000558:	4307      	orrs	r7, r0
 800055a:	033f      	lsls	r7, r7, #12
 800055c:	4a2e      	ldr	r2, [pc, #184]	; (8000618 <__aeabi_dadd+0x368>)
 800055e:	0b3f      	lsrs	r7, r7, #12
 8000560:	e73d      	b.n	80003de <__aeabi_dadd+0x12e>
 8000562:	0020      	movs	r0, r4
 8000564:	f001 fc64 	bl	8001e30 <__clzsi2>
 8000568:	0001      	movs	r1, r0
 800056a:	3118      	adds	r1, #24
 800056c:	291f      	cmp	r1, #31
 800056e:	dc00      	bgt.n	8000572 <__aeabi_dadd+0x2c2>
 8000570:	e6fc      	b.n	800036c <__aeabi_dadd+0xbc>
 8000572:	3808      	subs	r0, #8
 8000574:	4084      	lsls	r4, r0
 8000576:	0027      	movs	r7, r4
 8000578:	2400      	movs	r4, #0
 800057a:	42b1      	cmp	r1, r6
 800057c:	db00      	blt.n	8000580 <__aeabi_dadd+0x2d0>
 800057e:	e6ff      	b.n	8000380 <__aeabi_dadd+0xd0>
 8000580:	4a26      	ldr	r2, [pc, #152]	; (800061c <__aeabi_dadd+0x36c>)
 8000582:	1a76      	subs	r6, r6, r1
 8000584:	4017      	ands	r7, r2
 8000586:	e70d      	b.n	80003a4 <__aeabi_dadd+0xf4>
 8000588:	2a00      	cmp	r2, #0
 800058a:	d02f      	beq.n	80005ec <__aeabi_dadd+0x33c>
 800058c:	464a      	mov	r2, r9
 800058e:	1b92      	subs	r2, r2, r6
 8000590:	4694      	mov	ip, r2
 8000592:	2e00      	cmp	r6, #0
 8000594:	d100      	bne.n	8000598 <__aeabi_dadd+0x2e8>
 8000596:	e0ad      	b.n	80006f4 <__aeabi_dadd+0x444>
 8000598:	4a1f      	ldr	r2, [pc, #124]	; (8000618 <__aeabi_dadd+0x368>)
 800059a:	4591      	cmp	r9, r2
 800059c:	d100      	bne.n	80005a0 <__aeabi_dadd+0x2f0>
 800059e:	e10f      	b.n	80007c0 <__aeabi_dadd+0x510>
 80005a0:	2280      	movs	r2, #128	; 0x80
 80005a2:	0412      	lsls	r2, r2, #16
 80005a4:	4310      	orrs	r0, r2
 80005a6:	4662      	mov	r2, ip
 80005a8:	2a38      	cmp	r2, #56	; 0x38
 80005aa:	dd00      	ble.n	80005ae <__aeabi_dadd+0x2fe>
 80005ac:	e10f      	b.n	80007ce <__aeabi_dadd+0x51e>
 80005ae:	2a1f      	cmp	r2, #31
 80005b0:	dd00      	ble.n	80005b4 <__aeabi_dadd+0x304>
 80005b2:	e180      	b.n	80008b6 <__aeabi_dadd+0x606>
 80005b4:	4664      	mov	r4, ip
 80005b6:	2220      	movs	r2, #32
 80005b8:	001e      	movs	r6, r3
 80005ba:	1b12      	subs	r2, r2, r4
 80005bc:	4667      	mov	r7, ip
 80005be:	0004      	movs	r4, r0
 80005c0:	4093      	lsls	r3, r2
 80005c2:	4094      	lsls	r4, r2
 80005c4:	40fe      	lsrs	r6, r7
 80005c6:	1e5a      	subs	r2, r3, #1
 80005c8:	4193      	sbcs	r3, r2
 80005ca:	40f8      	lsrs	r0, r7
 80005cc:	4334      	orrs	r4, r6
 80005ce:	431c      	orrs	r4, r3
 80005d0:	4480      	add	r8, r0
 80005d2:	1864      	adds	r4, r4, r1
 80005d4:	428c      	cmp	r4, r1
 80005d6:	41bf      	sbcs	r7, r7
 80005d8:	427f      	negs	r7, r7
 80005da:	464e      	mov	r6, r9
 80005dc:	4447      	add	r7, r8
 80005de:	e7a6      	b.n	800052e <__aeabi_dadd+0x27e>
 80005e0:	4642      	mov	r2, r8
 80005e2:	430a      	orrs	r2, r1
 80005e4:	0011      	movs	r1, r2
 80005e6:	1e4a      	subs	r2, r1, #1
 80005e8:	4191      	sbcs	r1, r2
 80005ea:	e6ad      	b.n	8000348 <__aeabi_dadd+0x98>
 80005ec:	4c0c      	ldr	r4, [pc, #48]	; (8000620 <__aeabi_dadd+0x370>)
 80005ee:	1c72      	adds	r2, r6, #1
 80005f0:	4222      	tst	r2, r4
 80005f2:	d000      	beq.n	80005f6 <__aeabi_dadd+0x346>
 80005f4:	e0a1      	b.n	800073a <__aeabi_dadd+0x48a>
 80005f6:	0002      	movs	r2, r0
 80005f8:	431a      	orrs	r2, r3
 80005fa:	2e00      	cmp	r6, #0
 80005fc:	d000      	beq.n	8000600 <__aeabi_dadd+0x350>
 80005fe:	e0fa      	b.n	80007f6 <__aeabi_dadd+0x546>
 8000600:	2a00      	cmp	r2, #0
 8000602:	d100      	bne.n	8000606 <__aeabi_dadd+0x356>
 8000604:	e145      	b.n	8000892 <__aeabi_dadd+0x5e2>
 8000606:	003a      	movs	r2, r7
 8000608:	430a      	orrs	r2, r1
 800060a:	d000      	beq.n	800060e <__aeabi_dadd+0x35e>
 800060c:	e146      	b.n	800089c <__aeabi_dadd+0x5ec>
 800060e:	0742      	lsls	r2, r0, #29
 8000610:	08db      	lsrs	r3, r3, #3
 8000612:	4313      	orrs	r3, r2
 8000614:	08c0      	lsrs	r0, r0, #3
 8000616:	e77b      	b.n	8000510 <__aeabi_dadd+0x260>
 8000618:	000007ff 	.word	0x000007ff
 800061c:	ff7fffff 	.word	0xff7fffff
 8000620:	000007fe 	.word	0x000007fe
 8000624:	4647      	mov	r7, r8
 8000626:	1a5c      	subs	r4, r3, r1
 8000628:	1bc2      	subs	r2, r0, r7
 800062a:	42a3      	cmp	r3, r4
 800062c:	41bf      	sbcs	r7, r7
 800062e:	427f      	negs	r7, r7
 8000630:	46b9      	mov	r9, r7
 8000632:	0017      	movs	r7, r2
 8000634:	464a      	mov	r2, r9
 8000636:	1abf      	subs	r7, r7, r2
 8000638:	023a      	lsls	r2, r7, #8
 800063a:	d500      	bpl.n	800063e <__aeabi_dadd+0x38e>
 800063c:	e08d      	b.n	800075a <__aeabi_dadd+0x4aa>
 800063e:	0023      	movs	r3, r4
 8000640:	433b      	orrs	r3, r7
 8000642:	d000      	beq.n	8000646 <__aeabi_dadd+0x396>
 8000644:	e68a      	b.n	800035c <__aeabi_dadd+0xac>
 8000646:	2000      	movs	r0, #0
 8000648:	2500      	movs	r5, #0
 800064a:	e761      	b.n	8000510 <__aeabi_dadd+0x260>
 800064c:	4cb4      	ldr	r4, [pc, #720]	; (8000920 <__aeabi_dadd+0x670>)
 800064e:	45a1      	cmp	r9, r4
 8000650:	d100      	bne.n	8000654 <__aeabi_dadd+0x3a4>
 8000652:	e0ad      	b.n	80007b0 <__aeabi_dadd+0x500>
 8000654:	2480      	movs	r4, #128	; 0x80
 8000656:	0424      	lsls	r4, r4, #16
 8000658:	4320      	orrs	r0, r4
 800065a:	4664      	mov	r4, ip
 800065c:	2c38      	cmp	r4, #56	; 0x38
 800065e:	dc3d      	bgt.n	80006dc <__aeabi_dadd+0x42c>
 8000660:	4662      	mov	r2, ip
 8000662:	2c1f      	cmp	r4, #31
 8000664:	dd00      	ble.n	8000668 <__aeabi_dadd+0x3b8>
 8000666:	e0b7      	b.n	80007d8 <__aeabi_dadd+0x528>
 8000668:	2520      	movs	r5, #32
 800066a:	001e      	movs	r6, r3
 800066c:	1b2d      	subs	r5, r5, r4
 800066e:	0004      	movs	r4, r0
 8000670:	40ab      	lsls	r3, r5
 8000672:	40ac      	lsls	r4, r5
 8000674:	40d6      	lsrs	r6, r2
 8000676:	40d0      	lsrs	r0, r2
 8000678:	4642      	mov	r2, r8
 800067a:	1e5d      	subs	r5, r3, #1
 800067c:	41ab      	sbcs	r3, r5
 800067e:	4334      	orrs	r4, r6
 8000680:	1a12      	subs	r2, r2, r0
 8000682:	4690      	mov	r8, r2
 8000684:	4323      	orrs	r3, r4
 8000686:	e02c      	b.n	80006e2 <__aeabi_dadd+0x432>
 8000688:	0742      	lsls	r2, r0, #29
 800068a:	08db      	lsrs	r3, r3, #3
 800068c:	4313      	orrs	r3, r2
 800068e:	08c0      	lsrs	r0, r0, #3
 8000690:	e73b      	b.n	800050a <__aeabi_dadd+0x25a>
 8000692:	185c      	adds	r4, r3, r1
 8000694:	429c      	cmp	r4, r3
 8000696:	419b      	sbcs	r3, r3
 8000698:	4440      	add	r0, r8
 800069a:	425b      	negs	r3, r3
 800069c:	18c7      	adds	r7, r0, r3
 800069e:	2601      	movs	r6, #1
 80006a0:	023b      	lsls	r3, r7, #8
 80006a2:	d400      	bmi.n	80006a6 <__aeabi_dadd+0x3f6>
 80006a4:	e729      	b.n	80004fa <__aeabi_dadd+0x24a>
 80006a6:	2602      	movs	r6, #2
 80006a8:	4a9e      	ldr	r2, [pc, #632]	; (8000924 <__aeabi_dadd+0x674>)
 80006aa:	0863      	lsrs	r3, r4, #1
 80006ac:	4017      	ands	r7, r2
 80006ae:	2201      	movs	r2, #1
 80006b0:	4014      	ands	r4, r2
 80006b2:	431c      	orrs	r4, r3
 80006b4:	07fb      	lsls	r3, r7, #31
 80006b6:	431c      	orrs	r4, r3
 80006b8:	087f      	lsrs	r7, r7, #1
 80006ba:	e673      	b.n	80003a4 <__aeabi_dadd+0xf4>
 80006bc:	4644      	mov	r4, r8
 80006be:	3a20      	subs	r2, #32
 80006c0:	40d4      	lsrs	r4, r2
 80006c2:	4662      	mov	r2, ip
 80006c4:	2a20      	cmp	r2, #32
 80006c6:	d005      	beq.n	80006d4 <__aeabi_dadd+0x424>
 80006c8:	4667      	mov	r7, ip
 80006ca:	2240      	movs	r2, #64	; 0x40
 80006cc:	1bd2      	subs	r2, r2, r7
 80006ce:	4647      	mov	r7, r8
 80006d0:	4097      	lsls	r7, r2
 80006d2:	4339      	orrs	r1, r7
 80006d4:	1e4a      	subs	r2, r1, #1
 80006d6:	4191      	sbcs	r1, r2
 80006d8:	4321      	orrs	r1, r4
 80006da:	e635      	b.n	8000348 <__aeabi_dadd+0x98>
 80006dc:	4303      	orrs	r3, r0
 80006de:	1e58      	subs	r0, r3, #1
 80006e0:	4183      	sbcs	r3, r0
 80006e2:	1acc      	subs	r4, r1, r3
 80006e4:	42a1      	cmp	r1, r4
 80006e6:	41bf      	sbcs	r7, r7
 80006e8:	4643      	mov	r3, r8
 80006ea:	427f      	negs	r7, r7
 80006ec:	4655      	mov	r5, sl
 80006ee:	464e      	mov	r6, r9
 80006f0:	1bdf      	subs	r7, r3, r7
 80006f2:	e62e      	b.n	8000352 <__aeabi_dadd+0xa2>
 80006f4:	0002      	movs	r2, r0
 80006f6:	431a      	orrs	r2, r3
 80006f8:	d100      	bne.n	80006fc <__aeabi_dadd+0x44c>
 80006fa:	e0bd      	b.n	8000878 <__aeabi_dadd+0x5c8>
 80006fc:	4662      	mov	r2, ip
 80006fe:	4664      	mov	r4, ip
 8000700:	3a01      	subs	r2, #1
 8000702:	2c01      	cmp	r4, #1
 8000704:	d100      	bne.n	8000708 <__aeabi_dadd+0x458>
 8000706:	e0e5      	b.n	80008d4 <__aeabi_dadd+0x624>
 8000708:	4c85      	ldr	r4, [pc, #532]	; (8000920 <__aeabi_dadd+0x670>)
 800070a:	45a4      	cmp	ip, r4
 800070c:	d058      	beq.n	80007c0 <__aeabi_dadd+0x510>
 800070e:	4694      	mov	ip, r2
 8000710:	e749      	b.n	80005a6 <__aeabi_dadd+0x2f6>
 8000712:	4664      	mov	r4, ip
 8000714:	2220      	movs	r2, #32
 8000716:	1b12      	subs	r2, r2, r4
 8000718:	4644      	mov	r4, r8
 800071a:	4094      	lsls	r4, r2
 800071c:	000f      	movs	r7, r1
 800071e:	46a1      	mov	r9, r4
 8000720:	4664      	mov	r4, ip
 8000722:	4091      	lsls	r1, r2
 8000724:	40e7      	lsrs	r7, r4
 8000726:	464c      	mov	r4, r9
 8000728:	1e4a      	subs	r2, r1, #1
 800072a:	4191      	sbcs	r1, r2
 800072c:	433c      	orrs	r4, r7
 800072e:	4642      	mov	r2, r8
 8000730:	430c      	orrs	r4, r1
 8000732:	4661      	mov	r1, ip
 8000734:	40ca      	lsrs	r2, r1
 8000736:	1880      	adds	r0, r0, r2
 8000738:	e6f4      	b.n	8000524 <__aeabi_dadd+0x274>
 800073a:	4c79      	ldr	r4, [pc, #484]	; (8000920 <__aeabi_dadd+0x670>)
 800073c:	42a2      	cmp	r2, r4
 800073e:	d100      	bne.n	8000742 <__aeabi_dadd+0x492>
 8000740:	e6fd      	b.n	800053e <__aeabi_dadd+0x28e>
 8000742:	1859      	adds	r1, r3, r1
 8000744:	4299      	cmp	r1, r3
 8000746:	419b      	sbcs	r3, r3
 8000748:	4440      	add	r0, r8
 800074a:	425f      	negs	r7, r3
 800074c:	19c7      	adds	r7, r0, r7
 800074e:	07fc      	lsls	r4, r7, #31
 8000750:	0849      	lsrs	r1, r1, #1
 8000752:	0016      	movs	r6, r2
 8000754:	430c      	orrs	r4, r1
 8000756:	087f      	lsrs	r7, r7, #1
 8000758:	e6cf      	b.n	80004fa <__aeabi_dadd+0x24a>
 800075a:	1acc      	subs	r4, r1, r3
 800075c:	42a1      	cmp	r1, r4
 800075e:	41bf      	sbcs	r7, r7
 8000760:	4643      	mov	r3, r8
 8000762:	427f      	negs	r7, r7
 8000764:	1a18      	subs	r0, r3, r0
 8000766:	4655      	mov	r5, sl
 8000768:	1bc7      	subs	r7, r0, r7
 800076a:	e5f7      	b.n	800035c <__aeabi_dadd+0xac>
 800076c:	08c9      	lsrs	r1, r1, #3
 800076e:	077b      	lsls	r3, r7, #29
 8000770:	4655      	mov	r5, sl
 8000772:	430b      	orrs	r3, r1
 8000774:	08f8      	lsrs	r0, r7, #3
 8000776:	e6c8      	b.n	800050a <__aeabi_dadd+0x25a>
 8000778:	2c00      	cmp	r4, #0
 800077a:	d000      	beq.n	800077e <__aeabi_dadd+0x4ce>
 800077c:	e081      	b.n	8000882 <__aeabi_dadd+0x5d2>
 800077e:	4643      	mov	r3, r8
 8000780:	430b      	orrs	r3, r1
 8000782:	d115      	bne.n	80007b0 <__aeabi_dadd+0x500>
 8000784:	2080      	movs	r0, #128	; 0x80
 8000786:	2500      	movs	r5, #0
 8000788:	0300      	lsls	r0, r0, #12
 800078a:	e6e3      	b.n	8000554 <__aeabi_dadd+0x2a4>
 800078c:	1a5c      	subs	r4, r3, r1
 800078e:	42a3      	cmp	r3, r4
 8000790:	419b      	sbcs	r3, r3
 8000792:	1bc7      	subs	r7, r0, r7
 8000794:	425b      	negs	r3, r3
 8000796:	2601      	movs	r6, #1
 8000798:	1aff      	subs	r7, r7, r3
 800079a:	e5da      	b.n	8000352 <__aeabi_dadd+0xa2>
 800079c:	0742      	lsls	r2, r0, #29
 800079e:	08db      	lsrs	r3, r3, #3
 80007a0:	4313      	orrs	r3, r2
 80007a2:	08c0      	lsrs	r0, r0, #3
 80007a4:	e6d2      	b.n	800054c <__aeabi_dadd+0x29c>
 80007a6:	0742      	lsls	r2, r0, #29
 80007a8:	08db      	lsrs	r3, r3, #3
 80007aa:	4313      	orrs	r3, r2
 80007ac:	08c0      	lsrs	r0, r0, #3
 80007ae:	e6ac      	b.n	800050a <__aeabi_dadd+0x25a>
 80007b0:	4643      	mov	r3, r8
 80007b2:	4642      	mov	r2, r8
 80007b4:	08c9      	lsrs	r1, r1, #3
 80007b6:	075b      	lsls	r3, r3, #29
 80007b8:	4655      	mov	r5, sl
 80007ba:	430b      	orrs	r3, r1
 80007bc:	08d0      	lsrs	r0, r2, #3
 80007be:	e6c5      	b.n	800054c <__aeabi_dadd+0x29c>
 80007c0:	4643      	mov	r3, r8
 80007c2:	4642      	mov	r2, r8
 80007c4:	075b      	lsls	r3, r3, #29
 80007c6:	08c9      	lsrs	r1, r1, #3
 80007c8:	430b      	orrs	r3, r1
 80007ca:	08d0      	lsrs	r0, r2, #3
 80007cc:	e6be      	b.n	800054c <__aeabi_dadd+0x29c>
 80007ce:	4303      	orrs	r3, r0
 80007d0:	001c      	movs	r4, r3
 80007d2:	1e63      	subs	r3, r4, #1
 80007d4:	419c      	sbcs	r4, r3
 80007d6:	e6fc      	b.n	80005d2 <__aeabi_dadd+0x322>
 80007d8:	0002      	movs	r2, r0
 80007da:	3c20      	subs	r4, #32
 80007dc:	40e2      	lsrs	r2, r4
 80007de:	0014      	movs	r4, r2
 80007e0:	4662      	mov	r2, ip
 80007e2:	2a20      	cmp	r2, #32
 80007e4:	d003      	beq.n	80007ee <__aeabi_dadd+0x53e>
 80007e6:	2540      	movs	r5, #64	; 0x40
 80007e8:	1aad      	subs	r5, r5, r2
 80007ea:	40a8      	lsls	r0, r5
 80007ec:	4303      	orrs	r3, r0
 80007ee:	1e58      	subs	r0, r3, #1
 80007f0:	4183      	sbcs	r3, r0
 80007f2:	4323      	orrs	r3, r4
 80007f4:	e775      	b.n	80006e2 <__aeabi_dadd+0x432>
 80007f6:	2a00      	cmp	r2, #0
 80007f8:	d0e2      	beq.n	80007c0 <__aeabi_dadd+0x510>
 80007fa:	003a      	movs	r2, r7
 80007fc:	430a      	orrs	r2, r1
 80007fe:	d0cd      	beq.n	800079c <__aeabi_dadd+0x4ec>
 8000800:	0742      	lsls	r2, r0, #29
 8000802:	08db      	lsrs	r3, r3, #3
 8000804:	4313      	orrs	r3, r2
 8000806:	2280      	movs	r2, #128	; 0x80
 8000808:	08c0      	lsrs	r0, r0, #3
 800080a:	0312      	lsls	r2, r2, #12
 800080c:	4210      	tst	r0, r2
 800080e:	d006      	beq.n	800081e <__aeabi_dadd+0x56e>
 8000810:	08fc      	lsrs	r4, r7, #3
 8000812:	4214      	tst	r4, r2
 8000814:	d103      	bne.n	800081e <__aeabi_dadd+0x56e>
 8000816:	0020      	movs	r0, r4
 8000818:	08cb      	lsrs	r3, r1, #3
 800081a:	077a      	lsls	r2, r7, #29
 800081c:	4313      	orrs	r3, r2
 800081e:	0f5a      	lsrs	r2, r3, #29
 8000820:	00db      	lsls	r3, r3, #3
 8000822:	0752      	lsls	r2, r2, #29
 8000824:	08db      	lsrs	r3, r3, #3
 8000826:	4313      	orrs	r3, r2
 8000828:	e690      	b.n	800054c <__aeabi_dadd+0x29c>
 800082a:	4643      	mov	r3, r8
 800082c:	430b      	orrs	r3, r1
 800082e:	d100      	bne.n	8000832 <__aeabi_dadd+0x582>
 8000830:	e709      	b.n	8000646 <__aeabi_dadd+0x396>
 8000832:	4643      	mov	r3, r8
 8000834:	4642      	mov	r2, r8
 8000836:	08c9      	lsrs	r1, r1, #3
 8000838:	075b      	lsls	r3, r3, #29
 800083a:	4655      	mov	r5, sl
 800083c:	430b      	orrs	r3, r1
 800083e:	08d0      	lsrs	r0, r2, #3
 8000840:	e666      	b.n	8000510 <__aeabi_dadd+0x260>
 8000842:	1acc      	subs	r4, r1, r3
 8000844:	42a1      	cmp	r1, r4
 8000846:	4189      	sbcs	r1, r1
 8000848:	1a3f      	subs	r7, r7, r0
 800084a:	4249      	negs	r1, r1
 800084c:	4655      	mov	r5, sl
 800084e:	2601      	movs	r6, #1
 8000850:	1a7f      	subs	r7, r7, r1
 8000852:	e57e      	b.n	8000352 <__aeabi_dadd+0xa2>
 8000854:	4642      	mov	r2, r8
 8000856:	1a5c      	subs	r4, r3, r1
 8000858:	1a87      	subs	r7, r0, r2
 800085a:	42a3      	cmp	r3, r4
 800085c:	4192      	sbcs	r2, r2
 800085e:	4252      	negs	r2, r2
 8000860:	1abf      	subs	r7, r7, r2
 8000862:	023a      	lsls	r2, r7, #8
 8000864:	d53d      	bpl.n	80008e2 <__aeabi_dadd+0x632>
 8000866:	1acc      	subs	r4, r1, r3
 8000868:	42a1      	cmp	r1, r4
 800086a:	4189      	sbcs	r1, r1
 800086c:	4643      	mov	r3, r8
 800086e:	4249      	negs	r1, r1
 8000870:	1a1f      	subs	r7, r3, r0
 8000872:	4655      	mov	r5, sl
 8000874:	1a7f      	subs	r7, r7, r1
 8000876:	e595      	b.n	80003a4 <__aeabi_dadd+0xf4>
 8000878:	077b      	lsls	r3, r7, #29
 800087a:	08c9      	lsrs	r1, r1, #3
 800087c:	430b      	orrs	r3, r1
 800087e:	08f8      	lsrs	r0, r7, #3
 8000880:	e643      	b.n	800050a <__aeabi_dadd+0x25a>
 8000882:	4644      	mov	r4, r8
 8000884:	08db      	lsrs	r3, r3, #3
 8000886:	430c      	orrs	r4, r1
 8000888:	d130      	bne.n	80008ec <__aeabi_dadd+0x63c>
 800088a:	0742      	lsls	r2, r0, #29
 800088c:	4313      	orrs	r3, r2
 800088e:	08c0      	lsrs	r0, r0, #3
 8000890:	e65c      	b.n	800054c <__aeabi_dadd+0x29c>
 8000892:	077b      	lsls	r3, r7, #29
 8000894:	08c9      	lsrs	r1, r1, #3
 8000896:	430b      	orrs	r3, r1
 8000898:	08f8      	lsrs	r0, r7, #3
 800089a:	e639      	b.n	8000510 <__aeabi_dadd+0x260>
 800089c:	185c      	adds	r4, r3, r1
 800089e:	429c      	cmp	r4, r3
 80008a0:	419b      	sbcs	r3, r3
 80008a2:	4440      	add	r0, r8
 80008a4:	425b      	negs	r3, r3
 80008a6:	18c7      	adds	r7, r0, r3
 80008a8:	023b      	lsls	r3, r7, #8
 80008aa:	d400      	bmi.n	80008ae <__aeabi_dadd+0x5fe>
 80008ac:	e625      	b.n	80004fa <__aeabi_dadd+0x24a>
 80008ae:	4b1d      	ldr	r3, [pc, #116]	; (8000924 <__aeabi_dadd+0x674>)
 80008b0:	2601      	movs	r6, #1
 80008b2:	401f      	ands	r7, r3
 80008b4:	e621      	b.n	80004fa <__aeabi_dadd+0x24a>
 80008b6:	0004      	movs	r4, r0
 80008b8:	3a20      	subs	r2, #32
 80008ba:	40d4      	lsrs	r4, r2
 80008bc:	4662      	mov	r2, ip
 80008be:	2a20      	cmp	r2, #32
 80008c0:	d004      	beq.n	80008cc <__aeabi_dadd+0x61c>
 80008c2:	2240      	movs	r2, #64	; 0x40
 80008c4:	4666      	mov	r6, ip
 80008c6:	1b92      	subs	r2, r2, r6
 80008c8:	4090      	lsls	r0, r2
 80008ca:	4303      	orrs	r3, r0
 80008cc:	1e5a      	subs	r2, r3, #1
 80008ce:	4193      	sbcs	r3, r2
 80008d0:	431c      	orrs	r4, r3
 80008d2:	e67e      	b.n	80005d2 <__aeabi_dadd+0x322>
 80008d4:	185c      	adds	r4, r3, r1
 80008d6:	428c      	cmp	r4, r1
 80008d8:	4189      	sbcs	r1, r1
 80008da:	4440      	add	r0, r8
 80008dc:	4249      	negs	r1, r1
 80008de:	1847      	adds	r7, r0, r1
 80008e0:	e6dd      	b.n	800069e <__aeabi_dadd+0x3ee>
 80008e2:	0023      	movs	r3, r4
 80008e4:	433b      	orrs	r3, r7
 80008e6:	d100      	bne.n	80008ea <__aeabi_dadd+0x63a>
 80008e8:	e6ad      	b.n	8000646 <__aeabi_dadd+0x396>
 80008ea:	e606      	b.n	80004fa <__aeabi_dadd+0x24a>
 80008ec:	0744      	lsls	r4, r0, #29
 80008ee:	4323      	orrs	r3, r4
 80008f0:	2480      	movs	r4, #128	; 0x80
 80008f2:	08c0      	lsrs	r0, r0, #3
 80008f4:	0324      	lsls	r4, r4, #12
 80008f6:	4220      	tst	r0, r4
 80008f8:	d008      	beq.n	800090c <__aeabi_dadd+0x65c>
 80008fa:	4642      	mov	r2, r8
 80008fc:	08d6      	lsrs	r6, r2, #3
 80008fe:	4226      	tst	r6, r4
 8000900:	d104      	bne.n	800090c <__aeabi_dadd+0x65c>
 8000902:	4655      	mov	r5, sl
 8000904:	0030      	movs	r0, r6
 8000906:	08cb      	lsrs	r3, r1, #3
 8000908:	0751      	lsls	r1, r2, #29
 800090a:	430b      	orrs	r3, r1
 800090c:	0f5a      	lsrs	r2, r3, #29
 800090e:	00db      	lsls	r3, r3, #3
 8000910:	08db      	lsrs	r3, r3, #3
 8000912:	0752      	lsls	r2, r2, #29
 8000914:	4313      	orrs	r3, r2
 8000916:	e619      	b.n	800054c <__aeabi_dadd+0x29c>
 8000918:	2300      	movs	r3, #0
 800091a:	4a01      	ldr	r2, [pc, #4]	; (8000920 <__aeabi_dadd+0x670>)
 800091c:	001f      	movs	r7, r3
 800091e:	e55e      	b.n	80003de <__aeabi_dadd+0x12e>
 8000920:	000007ff 	.word	0x000007ff
 8000924:	ff7fffff 	.word	0xff7fffff

08000928 <__aeabi_ddiv>:
 8000928:	b5f0      	push	{r4, r5, r6, r7, lr}
 800092a:	4657      	mov	r7, sl
 800092c:	464e      	mov	r6, r9
 800092e:	4645      	mov	r5, r8
 8000930:	46de      	mov	lr, fp
 8000932:	b5e0      	push	{r5, r6, r7, lr}
 8000934:	4681      	mov	r9, r0
 8000936:	0005      	movs	r5, r0
 8000938:	030c      	lsls	r4, r1, #12
 800093a:	0048      	lsls	r0, r1, #1
 800093c:	4692      	mov	sl, r2
 800093e:	001f      	movs	r7, r3
 8000940:	b085      	sub	sp, #20
 8000942:	0b24      	lsrs	r4, r4, #12
 8000944:	0d40      	lsrs	r0, r0, #21
 8000946:	0fce      	lsrs	r6, r1, #31
 8000948:	2800      	cmp	r0, #0
 800094a:	d100      	bne.n	800094e <__aeabi_ddiv+0x26>
 800094c:	e156      	b.n	8000bfc <__aeabi_ddiv+0x2d4>
 800094e:	4bd4      	ldr	r3, [pc, #848]	; (8000ca0 <__aeabi_ddiv+0x378>)
 8000950:	4298      	cmp	r0, r3
 8000952:	d100      	bne.n	8000956 <__aeabi_ddiv+0x2e>
 8000954:	e172      	b.n	8000c3c <__aeabi_ddiv+0x314>
 8000956:	0f6b      	lsrs	r3, r5, #29
 8000958:	00e4      	lsls	r4, r4, #3
 800095a:	431c      	orrs	r4, r3
 800095c:	2380      	movs	r3, #128	; 0x80
 800095e:	041b      	lsls	r3, r3, #16
 8000960:	4323      	orrs	r3, r4
 8000962:	4698      	mov	r8, r3
 8000964:	4bcf      	ldr	r3, [pc, #828]	; (8000ca4 <__aeabi_ddiv+0x37c>)
 8000966:	00ed      	lsls	r5, r5, #3
 8000968:	469b      	mov	fp, r3
 800096a:	2300      	movs	r3, #0
 800096c:	4699      	mov	r9, r3
 800096e:	4483      	add	fp, r0
 8000970:	9300      	str	r3, [sp, #0]
 8000972:	033c      	lsls	r4, r7, #12
 8000974:	007b      	lsls	r3, r7, #1
 8000976:	4650      	mov	r0, sl
 8000978:	0b24      	lsrs	r4, r4, #12
 800097a:	0d5b      	lsrs	r3, r3, #21
 800097c:	0fff      	lsrs	r7, r7, #31
 800097e:	2b00      	cmp	r3, #0
 8000980:	d100      	bne.n	8000984 <__aeabi_ddiv+0x5c>
 8000982:	e11f      	b.n	8000bc4 <__aeabi_ddiv+0x29c>
 8000984:	4ac6      	ldr	r2, [pc, #792]	; (8000ca0 <__aeabi_ddiv+0x378>)
 8000986:	4293      	cmp	r3, r2
 8000988:	d100      	bne.n	800098c <__aeabi_ddiv+0x64>
 800098a:	e162      	b.n	8000c52 <__aeabi_ddiv+0x32a>
 800098c:	49c5      	ldr	r1, [pc, #788]	; (8000ca4 <__aeabi_ddiv+0x37c>)
 800098e:	0f42      	lsrs	r2, r0, #29
 8000990:	468c      	mov	ip, r1
 8000992:	00e4      	lsls	r4, r4, #3
 8000994:	4659      	mov	r1, fp
 8000996:	4314      	orrs	r4, r2
 8000998:	2280      	movs	r2, #128	; 0x80
 800099a:	4463      	add	r3, ip
 800099c:	0412      	lsls	r2, r2, #16
 800099e:	1acb      	subs	r3, r1, r3
 80009a0:	4314      	orrs	r4, r2
 80009a2:	469b      	mov	fp, r3
 80009a4:	00c2      	lsls	r2, r0, #3
 80009a6:	2000      	movs	r0, #0
 80009a8:	0033      	movs	r3, r6
 80009aa:	407b      	eors	r3, r7
 80009ac:	469a      	mov	sl, r3
 80009ae:	464b      	mov	r3, r9
 80009b0:	2b0f      	cmp	r3, #15
 80009b2:	d827      	bhi.n	8000a04 <__aeabi_ddiv+0xdc>
 80009b4:	49bc      	ldr	r1, [pc, #752]	; (8000ca8 <__aeabi_ddiv+0x380>)
 80009b6:	009b      	lsls	r3, r3, #2
 80009b8:	58cb      	ldr	r3, [r1, r3]
 80009ba:	469f      	mov	pc, r3
 80009bc:	46b2      	mov	sl, r6
 80009be:	9b00      	ldr	r3, [sp, #0]
 80009c0:	2b02      	cmp	r3, #2
 80009c2:	d016      	beq.n	80009f2 <__aeabi_ddiv+0xca>
 80009c4:	2b03      	cmp	r3, #3
 80009c6:	d100      	bne.n	80009ca <__aeabi_ddiv+0xa2>
 80009c8:	e28e      	b.n	8000ee8 <__aeabi_ddiv+0x5c0>
 80009ca:	2b01      	cmp	r3, #1
 80009cc:	d000      	beq.n	80009d0 <__aeabi_ddiv+0xa8>
 80009ce:	e0d9      	b.n	8000b84 <__aeabi_ddiv+0x25c>
 80009d0:	2300      	movs	r3, #0
 80009d2:	2400      	movs	r4, #0
 80009d4:	2500      	movs	r5, #0
 80009d6:	4652      	mov	r2, sl
 80009d8:	051b      	lsls	r3, r3, #20
 80009da:	4323      	orrs	r3, r4
 80009dc:	07d2      	lsls	r2, r2, #31
 80009de:	4313      	orrs	r3, r2
 80009e0:	0028      	movs	r0, r5
 80009e2:	0019      	movs	r1, r3
 80009e4:	b005      	add	sp, #20
 80009e6:	bcf0      	pop	{r4, r5, r6, r7}
 80009e8:	46bb      	mov	fp, r7
 80009ea:	46b2      	mov	sl, r6
 80009ec:	46a9      	mov	r9, r5
 80009ee:	46a0      	mov	r8, r4
 80009f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009f2:	2400      	movs	r4, #0
 80009f4:	2500      	movs	r5, #0
 80009f6:	4baa      	ldr	r3, [pc, #680]	; (8000ca0 <__aeabi_ddiv+0x378>)
 80009f8:	e7ed      	b.n	80009d6 <__aeabi_ddiv+0xae>
 80009fa:	46ba      	mov	sl, r7
 80009fc:	46a0      	mov	r8, r4
 80009fe:	0015      	movs	r5, r2
 8000a00:	9000      	str	r0, [sp, #0]
 8000a02:	e7dc      	b.n	80009be <__aeabi_ddiv+0x96>
 8000a04:	4544      	cmp	r4, r8
 8000a06:	d200      	bcs.n	8000a0a <__aeabi_ddiv+0xe2>
 8000a08:	e1c7      	b.n	8000d9a <__aeabi_ddiv+0x472>
 8000a0a:	d100      	bne.n	8000a0e <__aeabi_ddiv+0xe6>
 8000a0c:	e1c2      	b.n	8000d94 <__aeabi_ddiv+0x46c>
 8000a0e:	2301      	movs	r3, #1
 8000a10:	425b      	negs	r3, r3
 8000a12:	469c      	mov	ip, r3
 8000a14:	002e      	movs	r6, r5
 8000a16:	4640      	mov	r0, r8
 8000a18:	2500      	movs	r5, #0
 8000a1a:	44e3      	add	fp, ip
 8000a1c:	0223      	lsls	r3, r4, #8
 8000a1e:	0e14      	lsrs	r4, r2, #24
 8000a20:	431c      	orrs	r4, r3
 8000a22:	0c1b      	lsrs	r3, r3, #16
 8000a24:	4699      	mov	r9, r3
 8000a26:	0423      	lsls	r3, r4, #16
 8000a28:	0c1f      	lsrs	r7, r3, #16
 8000a2a:	0212      	lsls	r2, r2, #8
 8000a2c:	4649      	mov	r1, r9
 8000a2e:	9200      	str	r2, [sp, #0]
 8000a30:	9701      	str	r7, [sp, #4]
 8000a32:	f7ff fbf9 	bl	8000228 <__aeabi_uidivmod>
 8000a36:	0002      	movs	r2, r0
 8000a38:	437a      	muls	r2, r7
 8000a3a:	040b      	lsls	r3, r1, #16
 8000a3c:	0c31      	lsrs	r1, r6, #16
 8000a3e:	4680      	mov	r8, r0
 8000a40:	4319      	orrs	r1, r3
 8000a42:	428a      	cmp	r2, r1
 8000a44:	d907      	bls.n	8000a56 <__aeabi_ddiv+0x12e>
 8000a46:	2301      	movs	r3, #1
 8000a48:	425b      	negs	r3, r3
 8000a4a:	469c      	mov	ip, r3
 8000a4c:	1909      	adds	r1, r1, r4
 8000a4e:	44e0      	add	r8, ip
 8000a50:	428c      	cmp	r4, r1
 8000a52:	d800      	bhi.n	8000a56 <__aeabi_ddiv+0x12e>
 8000a54:	e207      	b.n	8000e66 <__aeabi_ddiv+0x53e>
 8000a56:	1a88      	subs	r0, r1, r2
 8000a58:	4649      	mov	r1, r9
 8000a5a:	f7ff fbe5 	bl	8000228 <__aeabi_uidivmod>
 8000a5e:	0409      	lsls	r1, r1, #16
 8000a60:	468c      	mov	ip, r1
 8000a62:	0431      	lsls	r1, r6, #16
 8000a64:	4666      	mov	r6, ip
 8000a66:	9a01      	ldr	r2, [sp, #4]
 8000a68:	0c09      	lsrs	r1, r1, #16
 8000a6a:	4342      	muls	r2, r0
 8000a6c:	0003      	movs	r3, r0
 8000a6e:	4331      	orrs	r1, r6
 8000a70:	428a      	cmp	r2, r1
 8000a72:	d904      	bls.n	8000a7e <__aeabi_ddiv+0x156>
 8000a74:	1909      	adds	r1, r1, r4
 8000a76:	3b01      	subs	r3, #1
 8000a78:	428c      	cmp	r4, r1
 8000a7a:	d800      	bhi.n	8000a7e <__aeabi_ddiv+0x156>
 8000a7c:	e1ed      	b.n	8000e5a <__aeabi_ddiv+0x532>
 8000a7e:	1a88      	subs	r0, r1, r2
 8000a80:	4642      	mov	r2, r8
 8000a82:	0412      	lsls	r2, r2, #16
 8000a84:	431a      	orrs	r2, r3
 8000a86:	4690      	mov	r8, r2
 8000a88:	4641      	mov	r1, r8
 8000a8a:	9b00      	ldr	r3, [sp, #0]
 8000a8c:	040e      	lsls	r6, r1, #16
 8000a8e:	0c1b      	lsrs	r3, r3, #16
 8000a90:	001f      	movs	r7, r3
 8000a92:	9302      	str	r3, [sp, #8]
 8000a94:	9b00      	ldr	r3, [sp, #0]
 8000a96:	0c36      	lsrs	r6, r6, #16
 8000a98:	041b      	lsls	r3, r3, #16
 8000a9a:	0c19      	lsrs	r1, r3, #16
 8000a9c:	000b      	movs	r3, r1
 8000a9e:	4373      	muls	r3, r6
 8000aa0:	0c12      	lsrs	r2, r2, #16
 8000aa2:	437e      	muls	r6, r7
 8000aa4:	9103      	str	r1, [sp, #12]
 8000aa6:	4351      	muls	r1, r2
 8000aa8:	437a      	muls	r2, r7
 8000aaa:	0c1f      	lsrs	r7, r3, #16
 8000aac:	46bc      	mov	ip, r7
 8000aae:	1876      	adds	r6, r6, r1
 8000ab0:	4466      	add	r6, ip
 8000ab2:	42b1      	cmp	r1, r6
 8000ab4:	d903      	bls.n	8000abe <__aeabi_ddiv+0x196>
 8000ab6:	2180      	movs	r1, #128	; 0x80
 8000ab8:	0249      	lsls	r1, r1, #9
 8000aba:	468c      	mov	ip, r1
 8000abc:	4462      	add	r2, ip
 8000abe:	0c31      	lsrs	r1, r6, #16
 8000ac0:	188a      	adds	r2, r1, r2
 8000ac2:	0431      	lsls	r1, r6, #16
 8000ac4:	041e      	lsls	r6, r3, #16
 8000ac6:	0c36      	lsrs	r6, r6, #16
 8000ac8:	198e      	adds	r6, r1, r6
 8000aca:	4290      	cmp	r0, r2
 8000acc:	d302      	bcc.n	8000ad4 <__aeabi_ddiv+0x1ac>
 8000ace:	d112      	bne.n	8000af6 <__aeabi_ddiv+0x1ce>
 8000ad0:	42b5      	cmp	r5, r6
 8000ad2:	d210      	bcs.n	8000af6 <__aeabi_ddiv+0x1ce>
 8000ad4:	4643      	mov	r3, r8
 8000ad6:	1e59      	subs	r1, r3, #1
 8000ad8:	9b00      	ldr	r3, [sp, #0]
 8000ada:	469c      	mov	ip, r3
 8000adc:	4465      	add	r5, ip
 8000ade:	001f      	movs	r7, r3
 8000ae0:	429d      	cmp	r5, r3
 8000ae2:	419b      	sbcs	r3, r3
 8000ae4:	425b      	negs	r3, r3
 8000ae6:	191b      	adds	r3, r3, r4
 8000ae8:	18c0      	adds	r0, r0, r3
 8000aea:	4284      	cmp	r4, r0
 8000aec:	d200      	bcs.n	8000af0 <__aeabi_ddiv+0x1c8>
 8000aee:	e1a0      	b.n	8000e32 <__aeabi_ddiv+0x50a>
 8000af0:	d100      	bne.n	8000af4 <__aeabi_ddiv+0x1cc>
 8000af2:	e19b      	b.n	8000e2c <__aeabi_ddiv+0x504>
 8000af4:	4688      	mov	r8, r1
 8000af6:	1bae      	subs	r6, r5, r6
 8000af8:	42b5      	cmp	r5, r6
 8000afa:	41ad      	sbcs	r5, r5
 8000afc:	1a80      	subs	r0, r0, r2
 8000afe:	426d      	negs	r5, r5
 8000b00:	1b40      	subs	r0, r0, r5
 8000b02:	4284      	cmp	r4, r0
 8000b04:	d100      	bne.n	8000b08 <__aeabi_ddiv+0x1e0>
 8000b06:	e1d5      	b.n	8000eb4 <__aeabi_ddiv+0x58c>
 8000b08:	4649      	mov	r1, r9
 8000b0a:	f7ff fb8d 	bl	8000228 <__aeabi_uidivmod>
 8000b0e:	9a01      	ldr	r2, [sp, #4]
 8000b10:	040b      	lsls	r3, r1, #16
 8000b12:	4342      	muls	r2, r0
 8000b14:	0c31      	lsrs	r1, r6, #16
 8000b16:	0005      	movs	r5, r0
 8000b18:	4319      	orrs	r1, r3
 8000b1a:	428a      	cmp	r2, r1
 8000b1c:	d900      	bls.n	8000b20 <__aeabi_ddiv+0x1f8>
 8000b1e:	e16c      	b.n	8000dfa <__aeabi_ddiv+0x4d2>
 8000b20:	1a88      	subs	r0, r1, r2
 8000b22:	4649      	mov	r1, r9
 8000b24:	f7ff fb80 	bl	8000228 <__aeabi_uidivmod>
 8000b28:	9a01      	ldr	r2, [sp, #4]
 8000b2a:	0436      	lsls	r6, r6, #16
 8000b2c:	4342      	muls	r2, r0
 8000b2e:	0409      	lsls	r1, r1, #16
 8000b30:	0c36      	lsrs	r6, r6, #16
 8000b32:	0003      	movs	r3, r0
 8000b34:	430e      	orrs	r6, r1
 8000b36:	42b2      	cmp	r2, r6
 8000b38:	d900      	bls.n	8000b3c <__aeabi_ddiv+0x214>
 8000b3a:	e153      	b.n	8000de4 <__aeabi_ddiv+0x4bc>
 8000b3c:	9803      	ldr	r0, [sp, #12]
 8000b3e:	1ab6      	subs	r6, r6, r2
 8000b40:	0002      	movs	r2, r0
 8000b42:	042d      	lsls	r5, r5, #16
 8000b44:	431d      	orrs	r5, r3
 8000b46:	9f02      	ldr	r7, [sp, #8]
 8000b48:	042b      	lsls	r3, r5, #16
 8000b4a:	0c1b      	lsrs	r3, r3, #16
 8000b4c:	435a      	muls	r2, r3
 8000b4e:	437b      	muls	r3, r7
 8000b50:	469c      	mov	ip, r3
 8000b52:	0c29      	lsrs	r1, r5, #16
 8000b54:	4348      	muls	r0, r1
 8000b56:	0c13      	lsrs	r3, r2, #16
 8000b58:	4484      	add	ip, r0
 8000b5a:	4463      	add	r3, ip
 8000b5c:	4379      	muls	r1, r7
 8000b5e:	4298      	cmp	r0, r3
 8000b60:	d903      	bls.n	8000b6a <__aeabi_ddiv+0x242>
 8000b62:	2080      	movs	r0, #128	; 0x80
 8000b64:	0240      	lsls	r0, r0, #9
 8000b66:	4684      	mov	ip, r0
 8000b68:	4461      	add	r1, ip
 8000b6a:	0c18      	lsrs	r0, r3, #16
 8000b6c:	0412      	lsls	r2, r2, #16
 8000b6e:	041b      	lsls	r3, r3, #16
 8000b70:	0c12      	lsrs	r2, r2, #16
 8000b72:	1841      	adds	r1, r0, r1
 8000b74:	189b      	adds	r3, r3, r2
 8000b76:	428e      	cmp	r6, r1
 8000b78:	d200      	bcs.n	8000b7c <__aeabi_ddiv+0x254>
 8000b7a:	e0ff      	b.n	8000d7c <__aeabi_ddiv+0x454>
 8000b7c:	d100      	bne.n	8000b80 <__aeabi_ddiv+0x258>
 8000b7e:	e0fa      	b.n	8000d76 <__aeabi_ddiv+0x44e>
 8000b80:	2301      	movs	r3, #1
 8000b82:	431d      	orrs	r5, r3
 8000b84:	4a49      	ldr	r2, [pc, #292]	; (8000cac <__aeabi_ddiv+0x384>)
 8000b86:	445a      	add	r2, fp
 8000b88:	2a00      	cmp	r2, #0
 8000b8a:	dc00      	bgt.n	8000b8e <__aeabi_ddiv+0x266>
 8000b8c:	e0aa      	b.n	8000ce4 <__aeabi_ddiv+0x3bc>
 8000b8e:	076b      	lsls	r3, r5, #29
 8000b90:	d000      	beq.n	8000b94 <__aeabi_ddiv+0x26c>
 8000b92:	e13d      	b.n	8000e10 <__aeabi_ddiv+0x4e8>
 8000b94:	08ed      	lsrs	r5, r5, #3
 8000b96:	4643      	mov	r3, r8
 8000b98:	01db      	lsls	r3, r3, #7
 8000b9a:	d506      	bpl.n	8000baa <__aeabi_ddiv+0x282>
 8000b9c:	4642      	mov	r2, r8
 8000b9e:	4b44      	ldr	r3, [pc, #272]	; (8000cb0 <__aeabi_ddiv+0x388>)
 8000ba0:	401a      	ands	r2, r3
 8000ba2:	4690      	mov	r8, r2
 8000ba4:	2280      	movs	r2, #128	; 0x80
 8000ba6:	00d2      	lsls	r2, r2, #3
 8000ba8:	445a      	add	r2, fp
 8000baa:	4b42      	ldr	r3, [pc, #264]	; (8000cb4 <__aeabi_ddiv+0x38c>)
 8000bac:	429a      	cmp	r2, r3
 8000bae:	dd00      	ble.n	8000bb2 <__aeabi_ddiv+0x28a>
 8000bb0:	e71f      	b.n	80009f2 <__aeabi_ddiv+0xca>
 8000bb2:	4643      	mov	r3, r8
 8000bb4:	075b      	lsls	r3, r3, #29
 8000bb6:	431d      	orrs	r5, r3
 8000bb8:	4643      	mov	r3, r8
 8000bba:	0552      	lsls	r2, r2, #21
 8000bbc:	025c      	lsls	r4, r3, #9
 8000bbe:	0b24      	lsrs	r4, r4, #12
 8000bc0:	0d53      	lsrs	r3, r2, #21
 8000bc2:	e708      	b.n	80009d6 <__aeabi_ddiv+0xae>
 8000bc4:	4652      	mov	r2, sl
 8000bc6:	4322      	orrs	r2, r4
 8000bc8:	d100      	bne.n	8000bcc <__aeabi_ddiv+0x2a4>
 8000bca:	e07b      	b.n	8000cc4 <__aeabi_ddiv+0x39c>
 8000bcc:	2c00      	cmp	r4, #0
 8000bce:	d100      	bne.n	8000bd2 <__aeabi_ddiv+0x2aa>
 8000bd0:	e0fa      	b.n	8000dc8 <__aeabi_ddiv+0x4a0>
 8000bd2:	0020      	movs	r0, r4
 8000bd4:	f001 f92c 	bl	8001e30 <__clzsi2>
 8000bd8:	0002      	movs	r2, r0
 8000bda:	3a0b      	subs	r2, #11
 8000bdc:	231d      	movs	r3, #29
 8000bde:	0001      	movs	r1, r0
 8000be0:	1a9b      	subs	r3, r3, r2
 8000be2:	4652      	mov	r2, sl
 8000be4:	3908      	subs	r1, #8
 8000be6:	40da      	lsrs	r2, r3
 8000be8:	408c      	lsls	r4, r1
 8000bea:	4314      	orrs	r4, r2
 8000bec:	4652      	mov	r2, sl
 8000bee:	408a      	lsls	r2, r1
 8000bf0:	4b31      	ldr	r3, [pc, #196]	; (8000cb8 <__aeabi_ddiv+0x390>)
 8000bf2:	4458      	add	r0, fp
 8000bf4:	469b      	mov	fp, r3
 8000bf6:	4483      	add	fp, r0
 8000bf8:	2000      	movs	r0, #0
 8000bfa:	e6d5      	b.n	80009a8 <__aeabi_ddiv+0x80>
 8000bfc:	464b      	mov	r3, r9
 8000bfe:	4323      	orrs	r3, r4
 8000c00:	4698      	mov	r8, r3
 8000c02:	d044      	beq.n	8000c8e <__aeabi_ddiv+0x366>
 8000c04:	2c00      	cmp	r4, #0
 8000c06:	d100      	bne.n	8000c0a <__aeabi_ddiv+0x2e2>
 8000c08:	e0ce      	b.n	8000da8 <__aeabi_ddiv+0x480>
 8000c0a:	0020      	movs	r0, r4
 8000c0c:	f001 f910 	bl	8001e30 <__clzsi2>
 8000c10:	0001      	movs	r1, r0
 8000c12:	0002      	movs	r2, r0
 8000c14:	390b      	subs	r1, #11
 8000c16:	231d      	movs	r3, #29
 8000c18:	1a5b      	subs	r3, r3, r1
 8000c1a:	4649      	mov	r1, r9
 8000c1c:	0010      	movs	r0, r2
 8000c1e:	40d9      	lsrs	r1, r3
 8000c20:	3808      	subs	r0, #8
 8000c22:	4084      	lsls	r4, r0
 8000c24:	000b      	movs	r3, r1
 8000c26:	464d      	mov	r5, r9
 8000c28:	4323      	orrs	r3, r4
 8000c2a:	4698      	mov	r8, r3
 8000c2c:	4085      	lsls	r5, r0
 8000c2e:	4823      	ldr	r0, [pc, #140]	; (8000cbc <__aeabi_ddiv+0x394>)
 8000c30:	1a83      	subs	r3, r0, r2
 8000c32:	469b      	mov	fp, r3
 8000c34:	2300      	movs	r3, #0
 8000c36:	4699      	mov	r9, r3
 8000c38:	9300      	str	r3, [sp, #0]
 8000c3a:	e69a      	b.n	8000972 <__aeabi_ddiv+0x4a>
 8000c3c:	464b      	mov	r3, r9
 8000c3e:	4323      	orrs	r3, r4
 8000c40:	4698      	mov	r8, r3
 8000c42:	d11d      	bne.n	8000c80 <__aeabi_ddiv+0x358>
 8000c44:	2308      	movs	r3, #8
 8000c46:	4699      	mov	r9, r3
 8000c48:	3b06      	subs	r3, #6
 8000c4a:	2500      	movs	r5, #0
 8000c4c:	4683      	mov	fp, r0
 8000c4e:	9300      	str	r3, [sp, #0]
 8000c50:	e68f      	b.n	8000972 <__aeabi_ddiv+0x4a>
 8000c52:	4652      	mov	r2, sl
 8000c54:	4322      	orrs	r2, r4
 8000c56:	d109      	bne.n	8000c6c <__aeabi_ddiv+0x344>
 8000c58:	2302      	movs	r3, #2
 8000c5a:	4649      	mov	r1, r9
 8000c5c:	4319      	orrs	r1, r3
 8000c5e:	4b18      	ldr	r3, [pc, #96]	; (8000cc0 <__aeabi_ddiv+0x398>)
 8000c60:	4689      	mov	r9, r1
 8000c62:	469c      	mov	ip, r3
 8000c64:	2400      	movs	r4, #0
 8000c66:	2002      	movs	r0, #2
 8000c68:	44e3      	add	fp, ip
 8000c6a:	e69d      	b.n	80009a8 <__aeabi_ddiv+0x80>
 8000c6c:	2303      	movs	r3, #3
 8000c6e:	464a      	mov	r2, r9
 8000c70:	431a      	orrs	r2, r3
 8000c72:	4b13      	ldr	r3, [pc, #76]	; (8000cc0 <__aeabi_ddiv+0x398>)
 8000c74:	4691      	mov	r9, r2
 8000c76:	469c      	mov	ip, r3
 8000c78:	4652      	mov	r2, sl
 8000c7a:	2003      	movs	r0, #3
 8000c7c:	44e3      	add	fp, ip
 8000c7e:	e693      	b.n	80009a8 <__aeabi_ddiv+0x80>
 8000c80:	230c      	movs	r3, #12
 8000c82:	4699      	mov	r9, r3
 8000c84:	3b09      	subs	r3, #9
 8000c86:	46a0      	mov	r8, r4
 8000c88:	4683      	mov	fp, r0
 8000c8a:	9300      	str	r3, [sp, #0]
 8000c8c:	e671      	b.n	8000972 <__aeabi_ddiv+0x4a>
 8000c8e:	2304      	movs	r3, #4
 8000c90:	4699      	mov	r9, r3
 8000c92:	2300      	movs	r3, #0
 8000c94:	469b      	mov	fp, r3
 8000c96:	3301      	adds	r3, #1
 8000c98:	2500      	movs	r5, #0
 8000c9a:	9300      	str	r3, [sp, #0]
 8000c9c:	e669      	b.n	8000972 <__aeabi_ddiv+0x4a>
 8000c9e:	46c0      	nop			; (mov r8, r8)
 8000ca0:	000007ff 	.word	0x000007ff
 8000ca4:	fffffc01 	.word	0xfffffc01
 8000ca8:	08006274 	.word	0x08006274
 8000cac:	000003ff 	.word	0x000003ff
 8000cb0:	feffffff 	.word	0xfeffffff
 8000cb4:	000007fe 	.word	0x000007fe
 8000cb8:	000003f3 	.word	0x000003f3
 8000cbc:	fffffc0d 	.word	0xfffffc0d
 8000cc0:	fffff801 	.word	0xfffff801
 8000cc4:	4649      	mov	r1, r9
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	4319      	orrs	r1, r3
 8000cca:	4689      	mov	r9, r1
 8000ccc:	2400      	movs	r4, #0
 8000cce:	2001      	movs	r0, #1
 8000cd0:	e66a      	b.n	80009a8 <__aeabi_ddiv+0x80>
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	2480      	movs	r4, #128	; 0x80
 8000cd6:	469a      	mov	sl, r3
 8000cd8:	2500      	movs	r5, #0
 8000cda:	4b8a      	ldr	r3, [pc, #552]	; (8000f04 <__aeabi_ddiv+0x5dc>)
 8000cdc:	0324      	lsls	r4, r4, #12
 8000cde:	e67a      	b.n	80009d6 <__aeabi_ddiv+0xae>
 8000ce0:	2501      	movs	r5, #1
 8000ce2:	426d      	negs	r5, r5
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	1a9b      	subs	r3, r3, r2
 8000ce8:	2b38      	cmp	r3, #56	; 0x38
 8000cea:	dd00      	ble.n	8000cee <__aeabi_ddiv+0x3c6>
 8000cec:	e670      	b.n	80009d0 <__aeabi_ddiv+0xa8>
 8000cee:	2b1f      	cmp	r3, #31
 8000cf0:	dc00      	bgt.n	8000cf4 <__aeabi_ddiv+0x3cc>
 8000cf2:	e0bf      	b.n	8000e74 <__aeabi_ddiv+0x54c>
 8000cf4:	211f      	movs	r1, #31
 8000cf6:	4249      	negs	r1, r1
 8000cf8:	1a8a      	subs	r2, r1, r2
 8000cfa:	4641      	mov	r1, r8
 8000cfc:	40d1      	lsrs	r1, r2
 8000cfe:	000a      	movs	r2, r1
 8000d00:	2b20      	cmp	r3, #32
 8000d02:	d004      	beq.n	8000d0e <__aeabi_ddiv+0x3e6>
 8000d04:	4641      	mov	r1, r8
 8000d06:	4b80      	ldr	r3, [pc, #512]	; (8000f08 <__aeabi_ddiv+0x5e0>)
 8000d08:	445b      	add	r3, fp
 8000d0a:	4099      	lsls	r1, r3
 8000d0c:	430d      	orrs	r5, r1
 8000d0e:	1e6b      	subs	r3, r5, #1
 8000d10:	419d      	sbcs	r5, r3
 8000d12:	2307      	movs	r3, #7
 8000d14:	432a      	orrs	r2, r5
 8000d16:	001d      	movs	r5, r3
 8000d18:	2400      	movs	r4, #0
 8000d1a:	4015      	ands	r5, r2
 8000d1c:	4213      	tst	r3, r2
 8000d1e:	d100      	bne.n	8000d22 <__aeabi_ddiv+0x3fa>
 8000d20:	e0d4      	b.n	8000ecc <__aeabi_ddiv+0x5a4>
 8000d22:	210f      	movs	r1, #15
 8000d24:	2300      	movs	r3, #0
 8000d26:	4011      	ands	r1, r2
 8000d28:	2904      	cmp	r1, #4
 8000d2a:	d100      	bne.n	8000d2e <__aeabi_ddiv+0x406>
 8000d2c:	e0cb      	b.n	8000ec6 <__aeabi_ddiv+0x59e>
 8000d2e:	1d11      	adds	r1, r2, #4
 8000d30:	4291      	cmp	r1, r2
 8000d32:	4192      	sbcs	r2, r2
 8000d34:	4252      	negs	r2, r2
 8000d36:	189b      	adds	r3, r3, r2
 8000d38:	000a      	movs	r2, r1
 8000d3a:	0219      	lsls	r1, r3, #8
 8000d3c:	d400      	bmi.n	8000d40 <__aeabi_ddiv+0x418>
 8000d3e:	e0c2      	b.n	8000ec6 <__aeabi_ddiv+0x59e>
 8000d40:	2301      	movs	r3, #1
 8000d42:	2400      	movs	r4, #0
 8000d44:	2500      	movs	r5, #0
 8000d46:	e646      	b.n	80009d6 <__aeabi_ddiv+0xae>
 8000d48:	2380      	movs	r3, #128	; 0x80
 8000d4a:	4641      	mov	r1, r8
 8000d4c:	031b      	lsls	r3, r3, #12
 8000d4e:	4219      	tst	r1, r3
 8000d50:	d008      	beq.n	8000d64 <__aeabi_ddiv+0x43c>
 8000d52:	421c      	tst	r4, r3
 8000d54:	d106      	bne.n	8000d64 <__aeabi_ddiv+0x43c>
 8000d56:	431c      	orrs	r4, r3
 8000d58:	0324      	lsls	r4, r4, #12
 8000d5a:	46ba      	mov	sl, r7
 8000d5c:	0015      	movs	r5, r2
 8000d5e:	4b69      	ldr	r3, [pc, #420]	; (8000f04 <__aeabi_ddiv+0x5dc>)
 8000d60:	0b24      	lsrs	r4, r4, #12
 8000d62:	e638      	b.n	80009d6 <__aeabi_ddiv+0xae>
 8000d64:	2480      	movs	r4, #128	; 0x80
 8000d66:	4643      	mov	r3, r8
 8000d68:	0324      	lsls	r4, r4, #12
 8000d6a:	431c      	orrs	r4, r3
 8000d6c:	0324      	lsls	r4, r4, #12
 8000d6e:	46b2      	mov	sl, r6
 8000d70:	4b64      	ldr	r3, [pc, #400]	; (8000f04 <__aeabi_ddiv+0x5dc>)
 8000d72:	0b24      	lsrs	r4, r4, #12
 8000d74:	e62f      	b.n	80009d6 <__aeabi_ddiv+0xae>
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d100      	bne.n	8000d7c <__aeabi_ddiv+0x454>
 8000d7a:	e703      	b.n	8000b84 <__aeabi_ddiv+0x25c>
 8000d7c:	19a6      	adds	r6, r4, r6
 8000d7e:	1e68      	subs	r0, r5, #1
 8000d80:	42a6      	cmp	r6, r4
 8000d82:	d200      	bcs.n	8000d86 <__aeabi_ddiv+0x45e>
 8000d84:	e08d      	b.n	8000ea2 <__aeabi_ddiv+0x57a>
 8000d86:	428e      	cmp	r6, r1
 8000d88:	d200      	bcs.n	8000d8c <__aeabi_ddiv+0x464>
 8000d8a:	e0a3      	b.n	8000ed4 <__aeabi_ddiv+0x5ac>
 8000d8c:	d100      	bne.n	8000d90 <__aeabi_ddiv+0x468>
 8000d8e:	e0b3      	b.n	8000ef8 <__aeabi_ddiv+0x5d0>
 8000d90:	0005      	movs	r5, r0
 8000d92:	e6f5      	b.n	8000b80 <__aeabi_ddiv+0x258>
 8000d94:	42aa      	cmp	r2, r5
 8000d96:	d900      	bls.n	8000d9a <__aeabi_ddiv+0x472>
 8000d98:	e639      	b.n	8000a0e <__aeabi_ddiv+0xe6>
 8000d9a:	4643      	mov	r3, r8
 8000d9c:	07de      	lsls	r6, r3, #31
 8000d9e:	0858      	lsrs	r0, r3, #1
 8000da0:	086b      	lsrs	r3, r5, #1
 8000da2:	431e      	orrs	r6, r3
 8000da4:	07ed      	lsls	r5, r5, #31
 8000da6:	e639      	b.n	8000a1c <__aeabi_ddiv+0xf4>
 8000da8:	4648      	mov	r0, r9
 8000daa:	f001 f841 	bl	8001e30 <__clzsi2>
 8000dae:	0001      	movs	r1, r0
 8000db0:	0002      	movs	r2, r0
 8000db2:	3115      	adds	r1, #21
 8000db4:	3220      	adds	r2, #32
 8000db6:	291c      	cmp	r1, #28
 8000db8:	dc00      	bgt.n	8000dbc <__aeabi_ddiv+0x494>
 8000dba:	e72c      	b.n	8000c16 <__aeabi_ddiv+0x2ee>
 8000dbc:	464b      	mov	r3, r9
 8000dbe:	3808      	subs	r0, #8
 8000dc0:	4083      	lsls	r3, r0
 8000dc2:	2500      	movs	r5, #0
 8000dc4:	4698      	mov	r8, r3
 8000dc6:	e732      	b.n	8000c2e <__aeabi_ddiv+0x306>
 8000dc8:	f001 f832 	bl	8001e30 <__clzsi2>
 8000dcc:	0003      	movs	r3, r0
 8000dce:	001a      	movs	r2, r3
 8000dd0:	3215      	adds	r2, #21
 8000dd2:	3020      	adds	r0, #32
 8000dd4:	2a1c      	cmp	r2, #28
 8000dd6:	dc00      	bgt.n	8000dda <__aeabi_ddiv+0x4b2>
 8000dd8:	e700      	b.n	8000bdc <__aeabi_ddiv+0x2b4>
 8000dda:	4654      	mov	r4, sl
 8000ddc:	3b08      	subs	r3, #8
 8000dde:	2200      	movs	r2, #0
 8000de0:	409c      	lsls	r4, r3
 8000de2:	e705      	b.n	8000bf0 <__aeabi_ddiv+0x2c8>
 8000de4:	1936      	adds	r6, r6, r4
 8000de6:	3b01      	subs	r3, #1
 8000de8:	42b4      	cmp	r4, r6
 8000dea:	d900      	bls.n	8000dee <__aeabi_ddiv+0x4c6>
 8000dec:	e6a6      	b.n	8000b3c <__aeabi_ddiv+0x214>
 8000dee:	42b2      	cmp	r2, r6
 8000df0:	d800      	bhi.n	8000df4 <__aeabi_ddiv+0x4cc>
 8000df2:	e6a3      	b.n	8000b3c <__aeabi_ddiv+0x214>
 8000df4:	1e83      	subs	r3, r0, #2
 8000df6:	1936      	adds	r6, r6, r4
 8000df8:	e6a0      	b.n	8000b3c <__aeabi_ddiv+0x214>
 8000dfa:	1909      	adds	r1, r1, r4
 8000dfc:	3d01      	subs	r5, #1
 8000dfe:	428c      	cmp	r4, r1
 8000e00:	d900      	bls.n	8000e04 <__aeabi_ddiv+0x4dc>
 8000e02:	e68d      	b.n	8000b20 <__aeabi_ddiv+0x1f8>
 8000e04:	428a      	cmp	r2, r1
 8000e06:	d800      	bhi.n	8000e0a <__aeabi_ddiv+0x4e2>
 8000e08:	e68a      	b.n	8000b20 <__aeabi_ddiv+0x1f8>
 8000e0a:	1e85      	subs	r5, r0, #2
 8000e0c:	1909      	adds	r1, r1, r4
 8000e0e:	e687      	b.n	8000b20 <__aeabi_ddiv+0x1f8>
 8000e10:	230f      	movs	r3, #15
 8000e12:	402b      	ands	r3, r5
 8000e14:	2b04      	cmp	r3, #4
 8000e16:	d100      	bne.n	8000e1a <__aeabi_ddiv+0x4f2>
 8000e18:	e6bc      	b.n	8000b94 <__aeabi_ddiv+0x26c>
 8000e1a:	2305      	movs	r3, #5
 8000e1c:	425b      	negs	r3, r3
 8000e1e:	42ab      	cmp	r3, r5
 8000e20:	419b      	sbcs	r3, r3
 8000e22:	3504      	adds	r5, #4
 8000e24:	425b      	negs	r3, r3
 8000e26:	08ed      	lsrs	r5, r5, #3
 8000e28:	4498      	add	r8, r3
 8000e2a:	e6b4      	b.n	8000b96 <__aeabi_ddiv+0x26e>
 8000e2c:	42af      	cmp	r7, r5
 8000e2e:	d900      	bls.n	8000e32 <__aeabi_ddiv+0x50a>
 8000e30:	e660      	b.n	8000af4 <__aeabi_ddiv+0x1cc>
 8000e32:	4282      	cmp	r2, r0
 8000e34:	d804      	bhi.n	8000e40 <__aeabi_ddiv+0x518>
 8000e36:	d000      	beq.n	8000e3a <__aeabi_ddiv+0x512>
 8000e38:	e65c      	b.n	8000af4 <__aeabi_ddiv+0x1cc>
 8000e3a:	42ae      	cmp	r6, r5
 8000e3c:	d800      	bhi.n	8000e40 <__aeabi_ddiv+0x518>
 8000e3e:	e659      	b.n	8000af4 <__aeabi_ddiv+0x1cc>
 8000e40:	2302      	movs	r3, #2
 8000e42:	425b      	negs	r3, r3
 8000e44:	469c      	mov	ip, r3
 8000e46:	9b00      	ldr	r3, [sp, #0]
 8000e48:	44e0      	add	r8, ip
 8000e4a:	469c      	mov	ip, r3
 8000e4c:	4465      	add	r5, ip
 8000e4e:	429d      	cmp	r5, r3
 8000e50:	419b      	sbcs	r3, r3
 8000e52:	425b      	negs	r3, r3
 8000e54:	191b      	adds	r3, r3, r4
 8000e56:	18c0      	adds	r0, r0, r3
 8000e58:	e64d      	b.n	8000af6 <__aeabi_ddiv+0x1ce>
 8000e5a:	428a      	cmp	r2, r1
 8000e5c:	d800      	bhi.n	8000e60 <__aeabi_ddiv+0x538>
 8000e5e:	e60e      	b.n	8000a7e <__aeabi_ddiv+0x156>
 8000e60:	1e83      	subs	r3, r0, #2
 8000e62:	1909      	adds	r1, r1, r4
 8000e64:	e60b      	b.n	8000a7e <__aeabi_ddiv+0x156>
 8000e66:	428a      	cmp	r2, r1
 8000e68:	d800      	bhi.n	8000e6c <__aeabi_ddiv+0x544>
 8000e6a:	e5f4      	b.n	8000a56 <__aeabi_ddiv+0x12e>
 8000e6c:	1e83      	subs	r3, r0, #2
 8000e6e:	4698      	mov	r8, r3
 8000e70:	1909      	adds	r1, r1, r4
 8000e72:	e5f0      	b.n	8000a56 <__aeabi_ddiv+0x12e>
 8000e74:	4925      	ldr	r1, [pc, #148]	; (8000f0c <__aeabi_ddiv+0x5e4>)
 8000e76:	0028      	movs	r0, r5
 8000e78:	4459      	add	r1, fp
 8000e7a:	408d      	lsls	r5, r1
 8000e7c:	4642      	mov	r2, r8
 8000e7e:	408a      	lsls	r2, r1
 8000e80:	1e69      	subs	r1, r5, #1
 8000e82:	418d      	sbcs	r5, r1
 8000e84:	4641      	mov	r1, r8
 8000e86:	40d8      	lsrs	r0, r3
 8000e88:	40d9      	lsrs	r1, r3
 8000e8a:	4302      	orrs	r2, r0
 8000e8c:	432a      	orrs	r2, r5
 8000e8e:	000b      	movs	r3, r1
 8000e90:	0751      	lsls	r1, r2, #29
 8000e92:	d100      	bne.n	8000e96 <__aeabi_ddiv+0x56e>
 8000e94:	e751      	b.n	8000d3a <__aeabi_ddiv+0x412>
 8000e96:	210f      	movs	r1, #15
 8000e98:	4011      	ands	r1, r2
 8000e9a:	2904      	cmp	r1, #4
 8000e9c:	d000      	beq.n	8000ea0 <__aeabi_ddiv+0x578>
 8000e9e:	e746      	b.n	8000d2e <__aeabi_ddiv+0x406>
 8000ea0:	e74b      	b.n	8000d3a <__aeabi_ddiv+0x412>
 8000ea2:	0005      	movs	r5, r0
 8000ea4:	428e      	cmp	r6, r1
 8000ea6:	d000      	beq.n	8000eaa <__aeabi_ddiv+0x582>
 8000ea8:	e66a      	b.n	8000b80 <__aeabi_ddiv+0x258>
 8000eaa:	9a00      	ldr	r2, [sp, #0]
 8000eac:	4293      	cmp	r3, r2
 8000eae:	d000      	beq.n	8000eb2 <__aeabi_ddiv+0x58a>
 8000eb0:	e666      	b.n	8000b80 <__aeabi_ddiv+0x258>
 8000eb2:	e667      	b.n	8000b84 <__aeabi_ddiv+0x25c>
 8000eb4:	4a16      	ldr	r2, [pc, #88]	; (8000f10 <__aeabi_ddiv+0x5e8>)
 8000eb6:	445a      	add	r2, fp
 8000eb8:	2a00      	cmp	r2, #0
 8000eba:	dc00      	bgt.n	8000ebe <__aeabi_ddiv+0x596>
 8000ebc:	e710      	b.n	8000ce0 <__aeabi_ddiv+0x3b8>
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	2500      	movs	r5, #0
 8000ec2:	4498      	add	r8, r3
 8000ec4:	e667      	b.n	8000b96 <__aeabi_ddiv+0x26e>
 8000ec6:	075d      	lsls	r5, r3, #29
 8000ec8:	025b      	lsls	r3, r3, #9
 8000eca:	0b1c      	lsrs	r4, r3, #12
 8000ecc:	08d2      	lsrs	r2, r2, #3
 8000ece:	2300      	movs	r3, #0
 8000ed0:	4315      	orrs	r5, r2
 8000ed2:	e580      	b.n	80009d6 <__aeabi_ddiv+0xae>
 8000ed4:	9800      	ldr	r0, [sp, #0]
 8000ed6:	3d02      	subs	r5, #2
 8000ed8:	0042      	lsls	r2, r0, #1
 8000eda:	4282      	cmp	r2, r0
 8000edc:	41bf      	sbcs	r7, r7
 8000ede:	427f      	negs	r7, r7
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	1936      	adds	r6, r6, r4
 8000ee4:	9200      	str	r2, [sp, #0]
 8000ee6:	e7dd      	b.n	8000ea4 <__aeabi_ddiv+0x57c>
 8000ee8:	2480      	movs	r4, #128	; 0x80
 8000eea:	4643      	mov	r3, r8
 8000eec:	0324      	lsls	r4, r4, #12
 8000eee:	431c      	orrs	r4, r3
 8000ef0:	0324      	lsls	r4, r4, #12
 8000ef2:	4b04      	ldr	r3, [pc, #16]	; (8000f04 <__aeabi_ddiv+0x5dc>)
 8000ef4:	0b24      	lsrs	r4, r4, #12
 8000ef6:	e56e      	b.n	80009d6 <__aeabi_ddiv+0xae>
 8000ef8:	9a00      	ldr	r2, [sp, #0]
 8000efa:	429a      	cmp	r2, r3
 8000efc:	d3ea      	bcc.n	8000ed4 <__aeabi_ddiv+0x5ac>
 8000efe:	0005      	movs	r5, r0
 8000f00:	e7d3      	b.n	8000eaa <__aeabi_ddiv+0x582>
 8000f02:	46c0      	nop			; (mov r8, r8)
 8000f04:	000007ff 	.word	0x000007ff
 8000f08:	0000043e 	.word	0x0000043e
 8000f0c:	0000041e 	.word	0x0000041e
 8000f10:	000003ff 	.word	0x000003ff

08000f14 <__eqdf2>:
 8000f14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f16:	464e      	mov	r6, r9
 8000f18:	4645      	mov	r5, r8
 8000f1a:	46de      	mov	lr, fp
 8000f1c:	4657      	mov	r7, sl
 8000f1e:	4690      	mov	r8, r2
 8000f20:	b5e0      	push	{r5, r6, r7, lr}
 8000f22:	0017      	movs	r7, r2
 8000f24:	031a      	lsls	r2, r3, #12
 8000f26:	0b12      	lsrs	r2, r2, #12
 8000f28:	0005      	movs	r5, r0
 8000f2a:	4684      	mov	ip, r0
 8000f2c:	4819      	ldr	r0, [pc, #100]	; (8000f94 <__eqdf2+0x80>)
 8000f2e:	030e      	lsls	r6, r1, #12
 8000f30:	004c      	lsls	r4, r1, #1
 8000f32:	4691      	mov	r9, r2
 8000f34:	005a      	lsls	r2, r3, #1
 8000f36:	0fdb      	lsrs	r3, r3, #31
 8000f38:	469b      	mov	fp, r3
 8000f3a:	0b36      	lsrs	r6, r6, #12
 8000f3c:	0d64      	lsrs	r4, r4, #21
 8000f3e:	0fc9      	lsrs	r1, r1, #31
 8000f40:	0d52      	lsrs	r2, r2, #21
 8000f42:	4284      	cmp	r4, r0
 8000f44:	d019      	beq.n	8000f7a <__eqdf2+0x66>
 8000f46:	4282      	cmp	r2, r0
 8000f48:	d010      	beq.n	8000f6c <__eqdf2+0x58>
 8000f4a:	2001      	movs	r0, #1
 8000f4c:	4294      	cmp	r4, r2
 8000f4e:	d10e      	bne.n	8000f6e <__eqdf2+0x5a>
 8000f50:	454e      	cmp	r6, r9
 8000f52:	d10c      	bne.n	8000f6e <__eqdf2+0x5a>
 8000f54:	2001      	movs	r0, #1
 8000f56:	45c4      	cmp	ip, r8
 8000f58:	d109      	bne.n	8000f6e <__eqdf2+0x5a>
 8000f5a:	4559      	cmp	r1, fp
 8000f5c:	d017      	beq.n	8000f8e <__eqdf2+0x7a>
 8000f5e:	2c00      	cmp	r4, #0
 8000f60:	d105      	bne.n	8000f6e <__eqdf2+0x5a>
 8000f62:	0030      	movs	r0, r6
 8000f64:	4328      	orrs	r0, r5
 8000f66:	1e43      	subs	r3, r0, #1
 8000f68:	4198      	sbcs	r0, r3
 8000f6a:	e000      	b.n	8000f6e <__eqdf2+0x5a>
 8000f6c:	2001      	movs	r0, #1
 8000f6e:	bcf0      	pop	{r4, r5, r6, r7}
 8000f70:	46bb      	mov	fp, r7
 8000f72:	46b2      	mov	sl, r6
 8000f74:	46a9      	mov	r9, r5
 8000f76:	46a0      	mov	r8, r4
 8000f78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f7a:	0033      	movs	r3, r6
 8000f7c:	2001      	movs	r0, #1
 8000f7e:	432b      	orrs	r3, r5
 8000f80:	d1f5      	bne.n	8000f6e <__eqdf2+0x5a>
 8000f82:	42a2      	cmp	r2, r4
 8000f84:	d1f3      	bne.n	8000f6e <__eqdf2+0x5a>
 8000f86:	464b      	mov	r3, r9
 8000f88:	433b      	orrs	r3, r7
 8000f8a:	d1f0      	bne.n	8000f6e <__eqdf2+0x5a>
 8000f8c:	e7e2      	b.n	8000f54 <__eqdf2+0x40>
 8000f8e:	2000      	movs	r0, #0
 8000f90:	e7ed      	b.n	8000f6e <__eqdf2+0x5a>
 8000f92:	46c0      	nop			; (mov r8, r8)
 8000f94:	000007ff 	.word	0x000007ff

08000f98 <__gedf2>:
 8000f98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f9a:	4647      	mov	r7, r8
 8000f9c:	46ce      	mov	lr, r9
 8000f9e:	0004      	movs	r4, r0
 8000fa0:	0018      	movs	r0, r3
 8000fa2:	0016      	movs	r6, r2
 8000fa4:	031b      	lsls	r3, r3, #12
 8000fa6:	0b1b      	lsrs	r3, r3, #12
 8000fa8:	4d2d      	ldr	r5, [pc, #180]	; (8001060 <__gedf2+0xc8>)
 8000faa:	004a      	lsls	r2, r1, #1
 8000fac:	4699      	mov	r9, r3
 8000fae:	b580      	push	{r7, lr}
 8000fb0:	0043      	lsls	r3, r0, #1
 8000fb2:	030f      	lsls	r7, r1, #12
 8000fb4:	46a4      	mov	ip, r4
 8000fb6:	46b0      	mov	r8, r6
 8000fb8:	0b3f      	lsrs	r7, r7, #12
 8000fba:	0d52      	lsrs	r2, r2, #21
 8000fbc:	0fc9      	lsrs	r1, r1, #31
 8000fbe:	0d5b      	lsrs	r3, r3, #21
 8000fc0:	0fc0      	lsrs	r0, r0, #31
 8000fc2:	42aa      	cmp	r2, r5
 8000fc4:	d021      	beq.n	800100a <__gedf2+0x72>
 8000fc6:	42ab      	cmp	r3, r5
 8000fc8:	d013      	beq.n	8000ff2 <__gedf2+0x5a>
 8000fca:	2a00      	cmp	r2, #0
 8000fcc:	d122      	bne.n	8001014 <__gedf2+0x7c>
 8000fce:	433c      	orrs	r4, r7
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d102      	bne.n	8000fda <__gedf2+0x42>
 8000fd4:	464d      	mov	r5, r9
 8000fd6:	432e      	orrs	r6, r5
 8000fd8:	d022      	beq.n	8001020 <__gedf2+0x88>
 8000fda:	2c00      	cmp	r4, #0
 8000fdc:	d010      	beq.n	8001000 <__gedf2+0x68>
 8000fde:	4281      	cmp	r1, r0
 8000fe0:	d022      	beq.n	8001028 <__gedf2+0x90>
 8000fe2:	2002      	movs	r0, #2
 8000fe4:	3901      	subs	r1, #1
 8000fe6:	4008      	ands	r0, r1
 8000fe8:	3801      	subs	r0, #1
 8000fea:	bcc0      	pop	{r6, r7}
 8000fec:	46b9      	mov	r9, r7
 8000fee:	46b0      	mov	r8, r6
 8000ff0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ff2:	464d      	mov	r5, r9
 8000ff4:	432e      	orrs	r6, r5
 8000ff6:	d129      	bne.n	800104c <__gedf2+0xb4>
 8000ff8:	2a00      	cmp	r2, #0
 8000ffa:	d1f0      	bne.n	8000fde <__gedf2+0x46>
 8000ffc:	433c      	orrs	r4, r7
 8000ffe:	d1ee      	bne.n	8000fde <__gedf2+0x46>
 8001000:	2800      	cmp	r0, #0
 8001002:	d1f2      	bne.n	8000fea <__gedf2+0x52>
 8001004:	2001      	movs	r0, #1
 8001006:	4240      	negs	r0, r0
 8001008:	e7ef      	b.n	8000fea <__gedf2+0x52>
 800100a:	003d      	movs	r5, r7
 800100c:	4325      	orrs	r5, r4
 800100e:	d11d      	bne.n	800104c <__gedf2+0xb4>
 8001010:	4293      	cmp	r3, r2
 8001012:	d0ee      	beq.n	8000ff2 <__gedf2+0x5a>
 8001014:	2b00      	cmp	r3, #0
 8001016:	d1e2      	bne.n	8000fde <__gedf2+0x46>
 8001018:	464c      	mov	r4, r9
 800101a:	4326      	orrs	r6, r4
 800101c:	d1df      	bne.n	8000fde <__gedf2+0x46>
 800101e:	e7e0      	b.n	8000fe2 <__gedf2+0x4a>
 8001020:	2000      	movs	r0, #0
 8001022:	2c00      	cmp	r4, #0
 8001024:	d0e1      	beq.n	8000fea <__gedf2+0x52>
 8001026:	e7dc      	b.n	8000fe2 <__gedf2+0x4a>
 8001028:	429a      	cmp	r2, r3
 800102a:	dc0a      	bgt.n	8001042 <__gedf2+0xaa>
 800102c:	dbe8      	blt.n	8001000 <__gedf2+0x68>
 800102e:	454f      	cmp	r7, r9
 8001030:	d8d7      	bhi.n	8000fe2 <__gedf2+0x4a>
 8001032:	d00e      	beq.n	8001052 <__gedf2+0xba>
 8001034:	2000      	movs	r0, #0
 8001036:	454f      	cmp	r7, r9
 8001038:	d2d7      	bcs.n	8000fea <__gedf2+0x52>
 800103a:	2900      	cmp	r1, #0
 800103c:	d0e2      	beq.n	8001004 <__gedf2+0x6c>
 800103e:	0008      	movs	r0, r1
 8001040:	e7d3      	b.n	8000fea <__gedf2+0x52>
 8001042:	4243      	negs	r3, r0
 8001044:	4158      	adcs	r0, r3
 8001046:	0040      	lsls	r0, r0, #1
 8001048:	3801      	subs	r0, #1
 800104a:	e7ce      	b.n	8000fea <__gedf2+0x52>
 800104c:	2002      	movs	r0, #2
 800104e:	4240      	negs	r0, r0
 8001050:	e7cb      	b.n	8000fea <__gedf2+0x52>
 8001052:	45c4      	cmp	ip, r8
 8001054:	d8c5      	bhi.n	8000fe2 <__gedf2+0x4a>
 8001056:	2000      	movs	r0, #0
 8001058:	45c4      	cmp	ip, r8
 800105a:	d2c6      	bcs.n	8000fea <__gedf2+0x52>
 800105c:	e7ed      	b.n	800103a <__gedf2+0xa2>
 800105e:	46c0      	nop			; (mov r8, r8)
 8001060:	000007ff 	.word	0x000007ff

08001064 <__ledf2>:
 8001064:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001066:	4647      	mov	r7, r8
 8001068:	46ce      	mov	lr, r9
 800106a:	0004      	movs	r4, r0
 800106c:	0018      	movs	r0, r3
 800106e:	0016      	movs	r6, r2
 8001070:	031b      	lsls	r3, r3, #12
 8001072:	0b1b      	lsrs	r3, r3, #12
 8001074:	4d2c      	ldr	r5, [pc, #176]	; (8001128 <__ledf2+0xc4>)
 8001076:	004a      	lsls	r2, r1, #1
 8001078:	4699      	mov	r9, r3
 800107a:	b580      	push	{r7, lr}
 800107c:	0043      	lsls	r3, r0, #1
 800107e:	030f      	lsls	r7, r1, #12
 8001080:	46a4      	mov	ip, r4
 8001082:	46b0      	mov	r8, r6
 8001084:	0b3f      	lsrs	r7, r7, #12
 8001086:	0d52      	lsrs	r2, r2, #21
 8001088:	0fc9      	lsrs	r1, r1, #31
 800108a:	0d5b      	lsrs	r3, r3, #21
 800108c:	0fc0      	lsrs	r0, r0, #31
 800108e:	42aa      	cmp	r2, r5
 8001090:	d00d      	beq.n	80010ae <__ledf2+0x4a>
 8001092:	42ab      	cmp	r3, r5
 8001094:	d010      	beq.n	80010b8 <__ledf2+0x54>
 8001096:	2a00      	cmp	r2, #0
 8001098:	d127      	bne.n	80010ea <__ledf2+0x86>
 800109a:	433c      	orrs	r4, r7
 800109c:	2b00      	cmp	r3, #0
 800109e:	d111      	bne.n	80010c4 <__ledf2+0x60>
 80010a0:	464d      	mov	r5, r9
 80010a2:	432e      	orrs	r6, r5
 80010a4:	d10e      	bne.n	80010c4 <__ledf2+0x60>
 80010a6:	2000      	movs	r0, #0
 80010a8:	2c00      	cmp	r4, #0
 80010aa:	d015      	beq.n	80010d8 <__ledf2+0x74>
 80010ac:	e00e      	b.n	80010cc <__ledf2+0x68>
 80010ae:	003d      	movs	r5, r7
 80010b0:	4325      	orrs	r5, r4
 80010b2:	d110      	bne.n	80010d6 <__ledf2+0x72>
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d118      	bne.n	80010ea <__ledf2+0x86>
 80010b8:	464d      	mov	r5, r9
 80010ba:	432e      	orrs	r6, r5
 80010bc:	d10b      	bne.n	80010d6 <__ledf2+0x72>
 80010be:	2a00      	cmp	r2, #0
 80010c0:	d102      	bne.n	80010c8 <__ledf2+0x64>
 80010c2:	433c      	orrs	r4, r7
 80010c4:	2c00      	cmp	r4, #0
 80010c6:	d00b      	beq.n	80010e0 <__ledf2+0x7c>
 80010c8:	4281      	cmp	r1, r0
 80010ca:	d014      	beq.n	80010f6 <__ledf2+0x92>
 80010cc:	2002      	movs	r0, #2
 80010ce:	3901      	subs	r1, #1
 80010d0:	4008      	ands	r0, r1
 80010d2:	3801      	subs	r0, #1
 80010d4:	e000      	b.n	80010d8 <__ledf2+0x74>
 80010d6:	2002      	movs	r0, #2
 80010d8:	bcc0      	pop	{r6, r7}
 80010da:	46b9      	mov	r9, r7
 80010dc:	46b0      	mov	r8, r6
 80010de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010e0:	2800      	cmp	r0, #0
 80010e2:	d1f9      	bne.n	80010d8 <__ledf2+0x74>
 80010e4:	2001      	movs	r0, #1
 80010e6:	4240      	negs	r0, r0
 80010e8:	e7f6      	b.n	80010d8 <__ledf2+0x74>
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d1ec      	bne.n	80010c8 <__ledf2+0x64>
 80010ee:	464c      	mov	r4, r9
 80010f0:	4326      	orrs	r6, r4
 80010f2:	d1e9      	bne.n	80010c8 <__ledf2+0x64>
 80010f4:	e7ea      	b.n	80010cc <__ledf2+0x68>
 80010f6:	429a      	cmp	r2, r3
 80010f8:	dd04      	ble.n	8001104 <__ledf2+0xa0>
 80010fa:	4243      	negs	r3, r0
 80010fc:	4158      	adcs	r0, r3
 80010fe:	0040      	lsls	r0, r0, #1
 8001100:	3801      	subs	r0, #1
 8001102:	e7e9      	b.n	80010d8 <__ledf2+0x74>
 8001104:	429a      	cmp	r2, r3
 8001106:	dbeb      	blt.n	80010e0 <__ledf2+0x7c>
 8001108:	454f      	cmp	r7, r9
 800110a:	d8df      	bhi.n	80010cc <__ledf2+0x68>
 800110c:	d006      	beq.n	800111c <__ledf2+0xb8>
 800110e:	2000      	movs	r0, #0
 8001110:	454f      	cmp	r7, r9
 8001112:	d2e1      	bcs.n	80010d8 <__ledf2+0x74>
 8001114:	2900      	cmp	r1, #0
 8001116:	d0e5      	beq.n	80010e4 <__ledf2+0x80>
 8001118:	0008      	movs	r0, r1
 800111a:	e7dd      	b.n	80010d8 <__ledf2+0x74>
 800111c:	45c4      	cmp	ip, r8
 800111e:	d8d5      	bhi.n	80010cc <__ledf2+0x68>
 8001120:	2000      	movs	r0, #0
 8001122:	45c4      	cmp	ip, r8
 8001124:	d2d8      	bcs.n	80010d8 <__ledf2+0x74>
 8001126:	e7f5      	b.n	8001114 <__ledf2+0xb0>
 8001128:	000007ff 	.word	0x000007ff

0800112c <__aeabi_dmul>:
 800112c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800112e:	4657      	mov	r7, sl
 8001130:	464e      	mov	r6, r9
 8001132:	4645      	mov	r5, r8
 8001134:	46de      	mov	lr, fp
 8001136:	b5e0      	push	{r5, r6, r7, lr}
 8001138:	4698      	mov	r8, r3
 800113a:	030c      	lsls	r4, r1, #12
 800113c:	004b      	lsls	r3, r1, #1
 800113e:	0006      	movs	r6, r0
 8001140:	4692      	mov	sl, r2
 8001142:	b087      	sub	sp, #28
 8001144:	0b24      	lsrs	r4, r4, #12
 8001146:	0d5b      	lsrs	r3, r3, #21
 8001148:	0fcf      	lsrs	r7, r1, #31
 800114a:	2b00      	cmp	r3, #0
 800114c:	d100      	bne.n	8001150 <__aeabi_dmul+0x24>
 800114e:	e15c      	b.n	800140a <__aeabi_dmul+0x2de>
 8001150:	4ad9      	ldr	r2, [pc, #868]	; (80014b8 <__aeabi_dmul+0x38c>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d100      	bne.n	8001158 <__aeabi_dmul+0x2c>
 8001156:	e175      	b.n	8001444 <__aeabi_dmul+0x318>
 8001158:	0f42      	lsrs	r2, r0, #29
 800115a:	00e4      	lsls	r4, r4, #3
 800115c:	4314      	orrs	r4, r2
 800115e:	2280      	movs	r2, #128	; 0x80
 8001160:	0412      	lsls	r2, r2, #16
 8001162:	4314      	orrs	r4, r2
 8001164:	4ad5      	ldr	r2, [pc, #852]	; (80014bc <__aeabi_dmul+0x390>)
 8001166:	00c5      	lsls	r5, r0, #3
 8001168:	4694      	mov	ip, r2
 800116a:	4463      	add	r3, ip
 800116c:	9300      	str	r3, [sp, #0]
 800116e:	2300      	movs	r3, #0
 8001170:	4699      	mov	r9, r3
 8001172:	469b      	mov	fp, r3
 8001174:	4643      	mov	r3, r8
 8001176:	4642      	mov	r2, r8
 8001178:	031e      	lsls	r6, r3, #12
 800117a:	0fd2      	lsrs	r2, r2, #31
 800117c:	005b      	lsls	r3, r3, #1
 800117e:	4650      	mov	r0, sl
 8001180:	4690      	mov	r8, r2
 8001182:	0b36      	lsrs	r6, r6, #12
 8001184:	0d5b      	lsrs	r3, r3, #21
 8001186:	d100      	bne.n	800118a <__aeabi_dmul+0x5e>
 8001188:	e120      	b.n	80013cc <__aeabi_dmul+0x2a0>
 800118a:	4acb      	ldr	r2, [pc, #812]	; (80014b8 <__aeabi_dmul+0x38c>)
 800118c:	4293      	cmp	r3, r2
 800118e:	d100      	bne.n	8001192 <__aeabi_dmul+0x66>
 8001190:	e162      	b.n	8001458 <__aeabi_dmul+0x32c>
 8001192:	49ca      	ldr	r1, [pc, #808]	; (80014bc <__aeabi_dmul+0x390>)
 8001194:	0f42      	lsrs	r2, r0, #29
 8001196:	468c      	mov	ip, r1
 8001198:	9900      	ldr	r1, [sp, #0]
 800119a:	4463      	add	r3, ip
 800119c:	00f6      	lsls	r6, r6, #3
 800119e:	468c      	mov	ip, r1
 80011a0:	4316      	orrs	r6, r2
 80011a2:	2280      	movs	r2, #128	; 0x80
 80011a4:	449c      	add	ip, r3
 80011a6:	0412      	lsls	r2, r2, #16
 80011a8:	4663      	mov	r3, ip
 80011aa:	4316      	orrs	r6, r2
 80011ac:	00c2      	lsls	r2, r0, #3
 80011ae:	2000      	movs	r0, #0
 80011b0:	9300      	str	r3, [sp, #0]
 80011b2:	9900      	ldr	r1, [sp, #0]
 80011b4:	4643      	mov	r3, r8
 80011b6:	3101      	adds	r1, #1
 80011b8:	468c      	mov	ip, r1
 80011ba:	4649      	mov	r1, r9
 80011bc:	407b      	eors	r3, r7
 80011be:	9301      	str	r3, [sp, #4]
 80011c0:	290f      	cmp	r1, #15
 80011c2:	d826      	bhi.n	8001212 <__aeabi_dmul+0xe6>
 80011c4:	4bbe      	ldr	r3, [pc, #760]	; (80014c0 <__aeabi_dmul+0x394>)
 80011c6:	0089      	lsls	r1, r1, #2
 80011c8:	5859      	ldr	r1, [r3, r1]
 80011ca:	468f      	mov	pc, r1
 80011cc:	4643      	mov	r3, r8
 80011ce:	9301      	str	r3, [sp, #4]
 80011d0:	0034      	movs	r4, r6
 80011d2:	0015      	movs	r5, r2
 80011d4:	4683      	mov	fp, r0
 80011d6:	465b      	mov	r3, fp
 80011d8:	2b02      	cmp	r3, #2
 80011da:	d016      	beq.n	800120a <__aeabi_dmul+0xde>
 80011dc:	2b03      	cmp	r3, #3
 80011de:	d100      	bne.n	80011e2 <__aeabi_dmul+0xb6>
 80011e0:	e203      	b.n	80015ea <__aeabi_dmul+0x4be>
 80011e2:	2b01      	cmp	r3, #1
 80011e4:	d000      	beq.n	80011e8 <__aeabi_dmul+0xbc>
 80011e6:	e0cd      	b.n	8001384 <__aeabi_dmul+0x258>
 80011e8:	2200      	movs	r2, #0
 80011ea:	2400      	movs	r4, #0
 80011ec:	2500      	movs	r5, #0
 80011ee:	9b01      	ldr	r3, [sp, #4]
 80011f0:	0512      	lsls	r2, r2, #20
 80011f2:	4322      	orrs	r2, r4
 80011f4:	07db      	lsls	r3, r3, #31
 80011f6:	431a      	orrs	r2, r3
 80011f8:	0028      	movs	r0, r5
 80011fa:	0011      	movs	r1, r2
 80011fc:	b007      	add	sp, #28
 80011fe:	bcf0      	pop	{r4, r5, r6, r7}
 8001200:	46bb      	mov	fp, r7
 8001202:	46b2      	mov	sl, r6
 8001204:	46a9      	mov	r9, r5
 8001206:	46a0      	mov	r8, r4
 8001208:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800120a:	2400      	movs	r4, #0
 800120c:	2500      	movs	r5, #0
 800120e:	4aaa      	ldr	r2, [pc, #680]	; (80014b8 <__aeabi_dmul+0x38c>)
 8001210:	e7ed      	b.n	80011ee <__aeabi_dmul+0xc2>
 8001212:	0c28      	lsrs	r0, r5, #16
 8001214:	042d      	lsls	r5, r5, #16
 8001216:	0c2d      	lsrs	r5, r5, #16
 8001218:	002b      	movs	r3, r5
 800121a:	0c11      	lsrs	r1, r2, #16
 800121c:	0412      	lsls	r2, r2, #16
 800121e:	0c12      	lsrs	r2, r2, #16
 8001220:	4353      	muls	r3, r2
 8001222:	4698      	mov	r8, r3
 8001224:	0013      	movs	r3, r2
 8001226:	002f      	movs	r7, r5
 8001228:	4343      	muls	r3, r0
 800122a:	4699      	mov	r9, r3
 800122c:	434f      	muls	r7, r1
 800122e:	444f      	add	r7, r9
 8001230:	46bb      	mov	fp, r7
 8001232:	4647      	mov	r7, r8
 8001234:	000b      	movs	r3, r1
 8001236:	0c3f      	lsrs	r7, r7, #16
 8001238:	46ba      	mov	sl, r7
 800123a:	4343      	muls	r3, r0
 800123c:	44da      	add	sl, fp
 800123e:	9302      	str	r3, [sp, #8]
 8001240:	45d1      	cmp	r9, sl
 8001242:	d904      	bls.n	800124e <__aeabi_dmul+0x122>
 8001244:	2780      	movs	r7, #128	; 0x80
 8001246:	027f      	lsls	r7, r7, #9
 8001248:	46b9      	mov	r9, r7
 800124a:	444b      	add	r3, r9
 800124c:	9302      	str	r3, [sp, #8]
 800124e:	4653      	mov	r3, sl
 8001250:	0c1b      	lsrs	r3, r3, #16
 8001252:	469b      	mov	fp, r3
 8001254:	4653      	mov	r3, sl
 8001256:	041f      	lsls	r7, r3, #16
 8001258:	4643      	mov	r3, r8
 800125a:	041b      	lsls	r3, r3, #16
 800125c:	0c1b      	lsrs	r3, r3, #16
 800125e:	4698      	mov	r8, r3
 8001260:	003b      	movs	r3, r7
 8001262:	4443      	add	r3, r8
 8001264:	9304      	str	r3, [sp, #16]
 8001266:	0c33      	lsrs	r3, r6, #16
 8001268:	0436      	lsls	r6, r6, #16
 800126a:	0c36      	lsrs	r6, r6, #16
 800126c:	4698      	mov	r8, r3
 800126e:	0033      	movs	r3, r6
 8001270:	4343      	muls	r3, r0
 8001272:	4699      	mov	r9, r3
 8001274:	4643      	mov	r3, r8
 8001276:	4343      	muls	r3, r0
 8001278:	002f      	movs	r7, r5
 800127a:	469a      	mov	sl, r3
 800127c:	4643      	mov	r3, r8
 800127e:	4377      	muls	r7, r6
 8001280:	435d      	muls	r5, r3
 8001282:	0c38      	lsrs	r0, r7, #16
 8001284:	444d      	add	r5, r9
 8001286:	1945      	adds	r5, r0, r5
 8001288:	45a9      	cmp	r9, r5
 800128a:	d903      	bls.n	8001294 <__aeabi_dmul+0x168>
 800128c:	2380      	movs	r3, #128	; 0x80
 800128e:	025b      	lsls	r3, r3, #9
 8001290:	4699      	mov	r9, r3
 8001292:	44ca      	add	sl, r9
 8001294:	043f      	lsls	r7, r7, #16
 8001296:	0c28      	lsrs	r0, r5, #16
 8001298:	0c3f      	lsrs	r7, r7, #16
 800129a:	042d      	lsls	r5, r5, #16
 800129c:	19ed      	adds	r5, r5, r7
 800129e:	0c27      	lsrs	r7, r4, #16
 80012a0:	0424      	lsls	r4, r4, #16
 80012a2:	0c24      	lsrs	r4, r4, #16
 80012a4:	0003      	movs	r3, r0
 80012a6:	0020      	movs	r0, r4
 80012a8:	4350      	muls	r0, r2
 80012aa:	437a      	muls	r2, r7
 80012ac:	4691      	mov	r9, r2
 80012ae:	003a      	movs	r2, r7
 80012b0:	4453      	add	r3, sl
 80012b2:	9305      	str	r3, [sp, #20]
 80012b4:	0c03      	lsrs	r3, r0, #16
 80012b6:	469a      	mov	sl, r3
 80012b8:	434a      	muls	r2, r1
 80012ba:	4361      	muls	r1, r4
 80012bc:	4449      	add	r1, r9
 80012be:	4451      	add	r1, sl
 80012c0:	44ab      	add	fp, r5
 80012c2:	4589      	cmp	r9, r1
 80012c4:	d903      	bls.n	80012ce <__aeabi_dmul+0x1a2>
 80012c6:	2380      	movs	r3, #128	; 0x80
 80012c8:	025b      	lsls	r3, r3, #9
 80012ca:	4699      	mov	r9, r3
 80012cc:	444a      	add	r2, r9
 80012ce:	0400      	lsls	r0, r0, #16
 80012d0:	0c0b      	lsrs	r3, r1, #16
 80012d2:	0c00      	lsrs	r0, r0, #16
 80012d4:	0409      	lsls	r1, r1, #16
 80012d6:	1809      	adds	r1, r1, r0
 80012d8:	0020      	movs	r0, r4
 80012da:	4699      	mov	r9, r3
 80012dc:	4643      	mov	r3, r8
 80012de:	4370      	muls	r0, r6
 80012e0:	435c      	muls	r4, r3
 80012e2:	437e      	muls	r6, r7
 80012e4:	435f      	muls	r7, r3
 80012e6:	0c03      	lsrs	r3, r0, #16
 80012e8:	4698      	mov	r8, r3
 80012ea:	19a4      	adds	r4, r4, r6
 80012ec:	4444      	add	r4, r8
 80012ee:	444a      	add	r2, r9
 80012f0:	9703      	str	r7, [sp, #12]
 80012f2:	42a6      	cmp	r6, r4
 80012f4:	d904      	bls.n	8001300 <__aeabi_dmul+0x1d4>
 80012f6:	2380      	movs	r3, #128	; 0x80
 80012f8:	025b      	lsls	r3, r3, #9
 80012fa:	4698      	mov	r8, r3
 80012fc:	4447      	add	r7, r8
 80012fe:	9703      	str	r7, [sp, #12]
 8001300:	0423      	lsls	r3, r4, #16
 8001302:	9e02      	ldr	r6, [sp, #8]
 8001304:	469a      	mov	sl, r3
 8001306:	9b05      	ldr	r3, [sp, #20]
 8001308:	445e      	add	r6, fp
 800130a:	4698      	mov	r8, r3
 800130c:	42ae      	cmp	r6, r5
 800130e:	41ad      	sbcs	r5, r5
 8001310:	1876      	adds	r6, r6, r1
 8001312:	428e      	cmp	r6, r1
 8001314:	4189      	sbcs	r1, r1
 8001316:	0400      	lsls	r0, r0, #16
 8001318:	0c00      	lsrs	r0, r0, #16
 800131a:	4450      	add	r0, sl
 800131c:	4440      	add	r0, r8
 800131e:	426d      	negs	r5, r5
 8001320:	1947      	adds	r7, r0, r5
 8001322:	46b8      	mov	r8, r7
 8001324:	4693      	mov	fp, r2
 8001326:	4249      	negs	r1, r1
 8001328:	4689      	mov	r9, r1
 800132a:	44c3      	add	fp, r8
 800132c:	44d9      	add	r9, fp
 800132e:	4298      	cmp	r0, r3
 8001330:	4180      	sbcs	r0, r0
 8001332:	45a8      	cmp	r8, r5
 8001334:	41ad      	sbcs	r5, r5
 8001336:	4593      	cmp	fp, r2
 8001338:	4192      	sbcs	r2, r2
 800133a:	4589      	cmp	r9, r1
 800133c:	4189      	sbcs	r1, r1
 800133e:	426d      	negs	r5, r5
 8001340:	4240      	negs	r0, r0
 8001342:	4328      	orrs	r0, r5
 8001344:	0c24      	lsrs	r4, r4, #16
 8001346:	4252      	negs	r2, r2
 8001348:	4249      	negs	r1, r1
 800134a:	430a      	orrs	r2, r1
 800134c:	9b03      	ldr	r3, [sp, #12]
 800134e:	1900      	adds	r0, r0, r4
 8001350:	1880      	adds	r0, r0, r2
 8001352:	18c7      	adds	r7, r0, r3
 8001354:	464b      	mov	r3, r9
 8001356:	0ddc      	lsrs	r4, r3, #23
 8001358:	9b04      	ldr	r3, [sp, #16]
 800135a:	0275      	lsls	r5, r6, #9
 800135c:	431d      	orrs	r5, r3
 800135e:	1e6a      	subs	r2, r5, #1
 8001360:	4195      	sbcs	r5, r2
 8001362:	464b      	mov	r3, r9
 8001364:	0df6      	lsrs	r6, r6, #23
 8001366:	027f      	lsls	r7, r7, #9
 8001368:	4335      	orrs	r5, r6
 800136a:	025a      	lsls	r2, r3, #9
 800136c:	433c      	orrs	r4, r7
 800136e:	4315      	orrs	r5, r2
 8001370:	01fb      	lsls	r3, r7, #7
 8001372:	d400      	bmi.n	8001376 <__aeabi_dmul+0x24a>
 8001374:	e11c      	b.n	80015b0 <__aeabi_dmul+0x484>
 8001376:	2101      	movs	r1, #1
 8001378:	086a      	lsrs	r2, r5, #1
 800137a:	400d      	ands	r5, r1
 800137c:	4315      	orrs	r5, r2
 800137e:	07e2      	lsls	r2, r4, #31
 8001380:	4315      	orrs	r5, r2
 8001382:	0864      	lsrs	r4, r4, #1
 8001384:	494f      	ldr	r1, [pc, #316]	; (80014c4 <__aeabi_dmul+0x398>)
 8001386:	4461      	add	r1, ip
 8001388:	2900      	cmp	r1, #0
 800138a:	dc00      	bgt.n	800138e <__aeabi_dmul+0x262>
 800138c:	e0b0      	b.n	80014f0 <__aeabi_dmul+0x3c4>
 800138e:	076b      	lsls	r3, r5, #29
 8001390:	d009      	beq.n	80013a6 <__aeabi_dmul+0x27a>
 8001392:	220f      	movs	r2, #15
 8001394:	402a      	ands	r2, r5
 8001396:	2a04      	cmp	r2, #4
 8001398:	d005      	beq.n	80013a6 <__aeabi_dmul+0x27a>
 800139a:	1d2a      	adds	r2, r5, #4
 800139c:	42aa      	cmp	r2, r5
 800139e:	41ad      	sbcs	r5, r5
 80013a0:	426d      	negs	r5, r5
 80013a2:	1964      	adds	r4, r4, r5
 80013a4:	0015      	movs	r5, r2
 80013a6:	01e3      	lsls	r3, r4, #7
 80013a8:	d504      	bpl.n	80013b4 <__aeabi_dmul+0x288>
 80013aa:	2180      	movs	r1, #128	; 0x80
 80013ac:	4a46      	ldr	r2, [pc, #280]	; (80014c8 <__aeabi_dmul+0x39c>)
 80013ae:	00c9      	lsls	r1, r1, #3
 80013b0:	4014      	ands	r4, r2
 80013b2:	4461      	add	r1, ip
 80013b4:	4a45      	ldr	r2, [pc, #276]	; (80014cc <__aeabi_dmul+0x3a0>)
 80013b6:	4291      	cmp	r1, r2
 80013b8:	dd00      	ble.n	80013bc <__aeabi_dmul+0x290>
 80013ba:	e726      	b.n	800120a <__aeabi_dmul+0xde>
 80013bc:	0762      	lsls	r2, r4, #29
 80013be:	08ed      	lsrs	r5, r5, #3
 80013c0:	0264      	lsls	r4, r4, #9
 80013c2:	0549      	lsls	r1, r1, #21
 80013c4:	4315      	orrs	r5, r2
 80013c6:	0b24      	lsrs	r4, r4, #12
 80013c8:	0d4a      	lsrs	r2, r1, #21
 80013ca:	e710      	b.n	80011ee <__aeabi_dmul+0xc2>
 80013cc:	4652      	mov	r2, sl
 80013ce:	4332      	orrs	r2, r6
 80013d0:	d100      	bne.n	80013d4 <__aeabi_dmul+0x2a8>
 80013d2:	e07f      	b.n	80014d4 <__aeabi_dmul+0x3a8>
 80013d4:	2e00      	cmp	r6, #0
 80013d6:	d100      	bne.n	80013da <__aeabi_dmul+0x2ae>
 80013d8:	e0dc      	b.n	8001594 <__aeabi_dmul+0x468>
 80013da:	0030      	movs	r0, r6
 80013dc:	f000 fd28 	bl	8001e30 <__clzsi2>
 80013e0:	0002      	movs	r2, r0
 80013e2:	3a0b      	subs	r2, #11
 80013e4:	231d      	movs	r3, #29
 80013e6:	0001      	movs	r1, r0
 80013e8:	1a9b      	subs	r3, r3, r2
 80013ea:	4652      	mov	r2, sl
 80013ec:	3908      	subs	r1, #8
 80013ee:	40da      	lsrs	r2, r3
 80013f0:	408e      	lsls	r6, r1
 80013f2:	4316      	orrs	r6, r2
 80013f4:	4652      	mov	r2, sl
 80013f6:	408a      	lsls	r2, r1
 80013f8:	9b00      	ldr	r3, [sp, #0]
 80013fa:	4935      	ldr	r1, [pc, #212]	; (80014d0 <__aeabi_dmul+0x3a4>)
 80013fc:	1a18      	subs	r0, r3, r0
 80013fe:	0003      	movs	r3, r0
 8001400:	468c      	mov	ip, r1
 8001402:	4463      	add	r3, ip
 8001404:	2000      	movs	r0, #0
 8001406:	9300      	str	r3, [sp, #0]
 8001408:	e6d3      	b.n	80011b2 <__aeabi_dmul+0x86>
 800140a:	0025      	movs	r5, r4
 800140c:	4305      	orrs	r5, r0
 800140e:	d04a      	beq.n	80014a6 <__aeabi_dmul+0x37a>
 8001410:	2c00      	cmp	r4, #0
 8001412:	d100      	bne.n	8001416 <__aeabi_dmul+0x2ea>
 8001414:	e0b0      	b.n	8001578 <__aeabi_dmul+0x44c>
 8001416:	0020      	movs	r0, r4
 8001418:	f000 fd0a 	bl	8001e30 <__clzsi2>
 800141c:	0001      	movs	r1, r0
 800141e:	0002      	movs	r2, r0
 8001420:	390b      	subs	r1, #11
 8001422:	231d      	movs	r3, #29
 8001424:	0010      	movs	r0, r2
 8001426:	1a5b      	subs	r3, r3, r1
 8001428:	0031      	movs	r1, r6
 800142a:	0035      	movs	r5, r6
 800142c:	3808      	subs	r0, #8
 800142e:	4084      	lsls	r4, r0
 8001430:	40d9      	lsrs	r1, r3
 8001432:	4085      	lsls	r5, r0
 8001434:	430c      	orrs	r4, r1
 8001436:	4826      	ldr	r0, [pc, #152]	; (80014d0 <__aeabi_dmul+0x3a4>)
 8001438:	1a83      	subs	r3, r0, r2
 800143a:	9300      	str	r3, [sp, #0]
 800143c:	2300      	movs	r3, #0
 800143e:	4699      	mov	r9, r3
 8001440:	469b      	mov	fp, r3
 8001442:	e697      	b.n	8001174 <__aeabi_dmul+0x48>
 8001444:	0005      	movs	r5, r0
 8001446:	4325      	orrs	r5, r4
 8001448:	d126      	bne.n	8001498 <__aeabi_dmul+0x36c>
 800144a:	2208      	movs	r2, #8
 800144c:	9300      	str	r3, [sp, #0]
 800144e:	2302      	movs	r3, #2
 8001450:	2400      	movs	r4, #0
 8001452:	4691      	mov	r9, r2
 8001454:	469b      	mov	fp, r3
 8001456:	e68d      	b.n	8001174 <__aeabi_dmul+0x48>
 8001458:	4652      	mov	r2, sl
 800145a:	9b00      	ldr	r3, [sp, #0]
 800145c:	4332      	orrs	r2, r6
 800145e:	d110      	bne.n	8001482 <__aeabi_dmul+0x356>
 8001460:	4915      	ldr	r1, [pc, #84]	; (80014b8 <__aeabi_dmul+0x38c>)
 8001462:	2600      	movs	r6, #0
 8001464:	468c      	mov	ip, r1
 8001466:	4463      	add	r3, ip
 8001468:	4649      	mov	r1, r9
 800146a:	9300      	str	r3, [sp, #0]
 800146c:	2302      	movs	r3, #2
 800146e:	4319      	orrs	r1, r3
 8001470:	4689      	mov	r9, r1
 8001472:	2002      	movs	r0, #2
 8001474:	e69d      	b.n	80011b2 <__aeabi_dmul+0x86>
 8001476:	465b      	mov	r3, fp
 8001478:	9701      	str	r7, [sp, #4]
 800147a:	2b02      	cmp	r3, #2
 800147c:	d000      	beq.n	8001480 <__aeabi_dmul+0x354>
 800147e:	e6ad      	b.n	80011dc <__aeabi_dmul+0xb0>
 8001480:	e6c3      	b.n	800120a <__aeabi_dmul+0xde>
 8001482:	4a0d      	ldr	r2, [pc, #52]	; (80014b8 <__aeabi_dmul+0x38c>)
 8001484:	2003      	movs	r0, #3
 8001486:	4694      	mov	ip, r2
 8001488:	4463      	add	r3, ip
 800148a:	464a      	mov	r2, r9
 800148c:	9300      	str	r3, [sp, #0]
 800148e:	2303      	movs	r3, #3
 8001490:	431a      	orrs	r2, r3
 8001492:	4691      	mov	r9, r2
 8001494:	4652      	mov	r2, sl
 8001496:	e68c      	b.n	80011b2 <__aeabi_dmul+0x86>
 8001498:	220c      	movs	r2, #12
 800149a:	9300      	str	r3, [sp, #0]
 800149c:	2303      	movs	r3, #3
 800149e:	0005      	movs	r5, r0
 80014a0:	4691      	mov	r9, r2
 80014a2:	469b      	mov	fp, r3
 80014a4:	e666      	b.n	8001174 <__aeabi_dmul+0x48>
 80014a6:	2304      	movs	r3, #4
 80014a8:	4699      	mov	r9, r3
 80014aa:	2300      	movs	r3, #0
 80014ac:	9300      	str	r3, [sp, #0]
 80014ae:	3301      	adds	r3, #1
 80014b0:	2400      	movs	r4, #0
 80014b2:	469b      	mov	fp, r3
 80014b4:	e65e      	b.n	8001174 <__aeabi_dmul+0x48>
 80014b6:	46c0      	nop			; (mov r8, r8)
 80014b8:	000007ff 	.word	0x000007ff
 80014bc:	fffffc01 	.word	0xfffffc01
 80014c0:	080062b4 	.word	0x080062b4
 80014c4:	000003ff 	.word	0x000003ff
 80014c8:	feffffff 	.word	0xfeffffff
 80014cc:	000007fe 	.word	0x000007fe
 80014d0:	fffffc0d 	.word	0xfffffc0d
 80014d4:	4649      	mov	r1, r9
 80014d6:	2301      	movs	r3, #1
 80014d8:	4319      	orrs	r1, r3
 80014da:	4689      	mov	r9, r1
 80014dc:	2600      	movs	r6, #0
 80014de:	2001      	movs	r0, #1
 80014e0:	e667      	b.n	80011b2 <__aeabi_dmul+0x86>
 80014e2:	2300      	movs	r3, #0
 80014e4:	2480      	movs	r4, #128	; 0x80
 80014e6:	2500      	movs	r5, #0
 80014e8:	4a43      	ldr	r2, [pc, #268]	; (80015f8 <__aeabi_dmul+0x4cc>)
 80014ea:	9301      	str	r3, [sp, #4]
 80014ec:	0324      	lsls	r4, r4, #12
 80014ee:	e67e      	b.n	80011ee <__aeabi_dmul+0xc2>
 80014f0:	2001      	movs	r0, #1
 80014f2:	1a40      	subs	r0, r0, r1
 80014f4:	2838      	cmp	r0, #56	; 0x38
 80014f6:	dd00      	ble.n	80014fa <__aeabi_dmul+0x3ce>
 80014f8:	e676      	b.n	80011e8 <__aeabi_dmul+0xbc>
 80014fa:	281f      	cmp	r0, #31
 80014fc:	dd5b      	ble.n	80015b6 <__aeabi_dmul+0x48a>
 80014fe:	221f      	movs	r2, #31
 8001500:	0023      	movs	r3, r4
 8001502:	4252      	negs	r2, r2
 8001504:	1a51      	subs	r1, r2, r1
 8001506:	40cb      	lsrs	r3, r1
 8001508:	0019      	movs	r1, r3
 800150a:	2820      	cmp	r0, #32
 800150c:	d003      	beq.n	8001516 <__aeabi_dmul+0x3ea>
 800150e:	4a3b      	ldr	r2, [pc, #236]	; (80015fc <__aeabi_dmul+0x4d0>)
 8001510:	4462      	add	r2, ip
 8001512:	4094      	lsls	r4, r2
 8001514:	4325      	orrs	r5, r4
 8001516:	1e6a      	subs	r2, r5, #1
 8001518:	4195      	sbcs	r5, r2
 800151a:	002a      	movs	r2, r5
 800151c:	430a      	orrs	r2, r1
 800151e:	2107      	movs	r1, #7
 8001520:	000d      	movs	r5, r1
 8001522:	2400      	movs	r4, #0
 8001524:	4015      	ands	r5, r2
 8001526:	4211      	tst	r1, r2
 8001528:	d05b      	beq.n	80015e2 <__aeabi_dmul+0x4b6>
 800152a:	210f      	movs	r1, #15
 800152c:	2400      	movs	r4, #0
 800152e:	4011      	ands	r1, r2
 8001530:	2904      	cmp	r1, #4
 8001532:	d053      	beq.n	80015dc <__aeabi_dmul+0x4b0>
 8001534:	1d11      	adds	r1, r2, #4
 8001536:	4291      	cmp	r1, r2
 8001538:	4192      	sbcs	r2, r2
 800153a:	4252      	negs	r2, r2
 800153c:	18a4      	adds	r4, r4, r2
 800153e:	000a      	movs	r2, r1
 8001540:	0223      	lsls	r3, r4, #8
 8001542:	d54b      	bpl.n	80015dc <__aeabi_dmul+0x4b0>
 8001544:	2201      	movs	r2, #1
 8001546:	2400      	movs	r4, #0
 8001548:	2500      	movs	r5, #0
 800154a:	e650      	b.n	80011ee <__aeabi_dmul+0xc2>
 800154c:	2380      	movs	r3, #128	; 0x80
 800154e:	031b      	lsls	r3, r3, #12
 8001550:	421c      	tst	r4, r3
 8001552:	d009      	beq.n	8001568 <__aeabi_dmul+0x43c>
 8001554:	421e      	tst	r6, r3
 8001556:	d107      	bne.n	8001568 <__aeabi_dmul+0x43c>
 8001558:	4333      	orrs	r3, r6
 800155a:	031c      	lsls	r4, r3, #12
 800155c:	4643      	mov	r3, r8
 800155e:	0015      	movs	r5, r2
 8001560:	0b24      	lsrs	r4, r4, #12
 8001562:	4a25      	ldr	r2, [pc, #148]	; (80015f8 <__aeabi_dmul+0x4cc>)
 8001564:	9301      	str	r3, [sp, #4]
 8001566:	e642      	b.n	80011ee <__aeabi_dmul+0xc2>
 8001568:	2280      	movs	r2, #128	; 0x80
 800156a:	0312      	lsls	r2, r2, #12
 800156c:	4314      	orrs	r4, r2
 800156e:	0324      	lsls	r4, r4, #12
 8001570:	4a21      	ldr	r2, [pc, #132]	; (80015f8 <__aeabi_dmul+0x4cc>)
 8001572:	0b24      	lsrs	r4, r4, #12
 8001574:	9701      	str	r7, [sp, #4]
 8001576:	e63a      	b.n	80011ee <__aeabi_dmul+0xc2>
 8001578:	f000 fc5a 	bl	8001e30 <__clzsi2>
 800157c:	0001      	movs	r1, r0
 800157e:	0002      	movs	r2, r0
 8001580:	3115      	adds	r1, #21
 8001582:	3220      	adds	r2, #32
 8001584:	291c      	cmp	r1, #28
 8001586:	dc00      	bgt.n	800158a <__aeabi_dmul+0x45e>
 8001588:	e74b      	b.n	8001422 <__aeabi_dmul+0x2f6>
 800158a:	0034      	movs	r4, r6
 800158c:	3808      	subs	r0, #8
 800158e:	2500      	movs	r5, #0
 8001590:	4084      	lsls	r4, r0
 8001592:	e750      	b.n	8001436 <__aeabi_dmul+0x30a>
 8001594:	f000 fc4c 	bl	8001e30 <__clzsi2>
 8001598:	0003      	movs	r3, r0
 800159a:	001a      	movs	r2, r3
 800159c:	3215      	adds	r2, #21
 800159e:	3020      	adds	r0, #32
 80015a0:	2a1c      	cmp	r2, #28
 80015a2:	dc00      	bgt.n	80015a6 <__aeabi_dmul+0x47a>
 80015a4:	e71e      	b.n	80013e4 <__aeabi_dmul+0x2b8>
 80015a6:	4656      	mov	r6, sl
 80015a8:	3b08      	subs	r3, #8
 80015aa:	2200      	movs	r2, #0
 80015ac:	409e      	lsls	r6, r3
 80015ae:	e723      	b.n	80013f8 <__aeabi_dmul+0x2cc>
 80015b0:	9b00      	ldr	r3, [sp, #0]
 80015b2:	469c      	mov	ip, r3
 80015b4:	e6e6      	b.n	8001384 <__aeabi_dmul+0x258>
 80015b6:	4912      	ldr	r1, [pc, #72]	; (8001600 <__aeabi_dmul+0x4d4>)
 80015b8:	0022      	movs	r2, r4
 80015ba:	4461      	add	r1, ip
 80015bc:	002e      	movs	r6, r5
 80015be:	408d      	lsls	r5, r1
 80015c0:	408a      	lsls	r2, r1
 80015c2:	40c6      	lsrs	r6, r0
 80015c4:	1e69      	subs	r1, r5, #1
 80015c6:	418d      	sbcs	r5, r1
 80015c8:	4332      	orrs	r2, r6
 80015ca:	432a      	orrs	r2, r5
 80015cc:	40c4      	lsrs	r4, r0
 80015ce:	0753      	lsls	r3, r2, #29
 80015d0:	d0b6      	beq.n	8001540 <__aeabi_dmul+0x414>
 80015d2:	210f      	movs	r1, #15
 80015d4:	4011      	ands	r1, r2
 80015d6:	2904      	cmp	r1, #4
 80015d8:	d1ac      	bne.n	8001534 <__aeabi_dmul+0x408>
 80015da:	e7b1      	b.n	8001540 <__aeabi_dmul+0x414>
 80015dc:	0765      	lsls	r5, r4, #29
 80015de:	0264      	lsls	r4, r4, #9
 80015e0:	0b24      	lsrs	r4, r4, #12
 80015e2:	08d2      	lsrs	r2, r2, #3
 80015e4:	4315      	orrs	r5, r2
 80015e6:	2200      	movs	r2, #0
 80015e8:	e601      	b.n	80011ee <__aeabi_dmul+0xc2>
 80015ea:	2280      	movs	r2, #128	; 0x80
 80015ec:	0312      	lsls	r2, r2, #12
 80015ee:	4314      	orrs	r4, r2
 80015f0:	0324      	lsls	r4, r4, #12
 80015f2:	4a01      	ldr	r2, [pc, #4]	; (80015f8 <__aeabi_dmul+0x4cc>)
 80015f4:	0b24      	lsrs	r4, r4, #12
 80015f6:	e5fa      	b.n	80011ee <__aeabi_dmul+0xc2>
 80015f8:	000007ff 	.word	0x000007ff
 80015fc:	0000043e 	.word	0x0000043e
 8001600:	0000041e 	.word	0x0000041e

08001604 <__aeabi_dsub>:
 8001604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001606:	4657      	mov	r7, sl
 8001608:	464e      	mov	r6, r9
 800160a:	4645      	mov	r5, r8
 800160c:	46de      	mov	lr, fp
 800160e:	b5e0      	push	{r5, r6, r7, lr}
 8001610:	001e      	movs	r6, r3
 8001612:	0017      	movs	r7, r2
 8001614:	004a      	lsls	r2, r1, #1
 8001616:	030b      	lsls	r3, r1, #12
 8001618:	0d52      	lsrs	r2, r2, #21
 800161a:	0a5b      	lsrs	r3, r3, #9
 800161c:	4690      	mov	r8, r2
 800161e:	0f42      	lsrs	r2, r0, #29
 8001620:	431a      	orrs	r2, r3
 8001622:	0fcd      	lsrs	r5, r1, #31
 8001624:	4ccd      	ldr	r4, [pc, #820]	; (800195c <__aeabi_dsub+0x358>)
 8001626:	0331      	lsls	r1, r6, #12
 8001628:	00c3      	lsls	r3, r0, #3
 800162a:	4694      	mov	ip, r2
 800162c:	0070      	lsls	r0, r6, #1
 800162e:	0f7a      	lsrs	r2, r7, #29
 8001630:	0a49      	lsrs	r1, r1, #9
 8001632:	00ff      	lsls	r7, r7, #3
 8001634:	469a      	mov	sl, r3
 8001636:	46b9      	mov	r9, r7
 8001638:	0d40      	lsrs	r0, r0, #21
 800163a:	0ff6      	lsrs	r6, r6, #31
 800163c:	4311      	orrs	r1, r2
 800163e:	42a0      	cmp	r0, r4
 8001640:	d100      	bne.n	8001644 <__aeabi_dsub+0x40>
 8001642:	e0b1      	b.n	80017a8 <__aeabi_dsub+0x1a4>
 8001644:	2201      	movs	r2, #1
 8001646:	4056      	eors	r6, r2
 8001648:	46b3      	mov	fp, r6
 800164a:	42b5      	cmp	r5, r6
 800164c:	d100      	bne.n	8001650 <__aeabi_dsub+0x4c>
 800164e:	e088      	b.n	8001762 <__aeabi_dsub+0x15e>
 8001650:	4642      	mov	r2, r8
 8001652:	1a12      	subs	r2, r2, r0
 8001654:	2a00      	cmp	r2, #0
 8001656:	dc00      	bgt.n	800165a <__aeabi_dsub+0x56>
 8001658:	e0ae      	b.n	80017b8 <__aeabi_dsub+0x1b4>
 800165a:	2800      	cmp	r0, #0
 800165c:	d100      	bne.n	8001660 <__aeabi_dsub+0x5c>
 800165e:	e0c1      	b.n	80017e4 <__aeabi_dsub+0x1e0>
 8001660:	48be      	ldr	r0, [pc, #760]	; (800195c <__aeabi_dsub+0x358>)
 8001662:	4580      	cmp	r8, r0
 8001664:	d100      	bne.n	8001668 <__aeabi_dsub+0x64>
 8001666:	e151      	b.n	800190c <__aeabi_dsub+0x308>
 8001668:	2080      	movs	r0, #128	; 0x80
 800166a:	0400      	lsls	r0, r0, #16
 800166c:	4301      	orrs	r1, r0
 800166e:	2a38      	cmp	r2, #56	; 0x38
 8001670:	dd00      	ble.n	8001674 <__aeabi_dsub+0x70>
 8001672:	e17b      	b.n	800196c <__aeabi_dsub+0x368>
 8001674:	2a1f      	cmp	r2, #31
 8001676:	dd00      	ble.n	800167a <__aeabi_dsub+0x76>
 8001678:	e1ee      	b.n	8001a58 <__aeabi_dsub+0x454>
 800167a:	2020      	movs	r0, #32
 800167c:	003e      	movs	r6, r7
 800167e:	1a80      	subs	r0, r0, r2
 8001680:	000c      	movs	r4, r1
 8001682:	40d6      	lsrs	r6, r2
 8001684:	40d1      	lsrs	r1, r2
 8001686:	4087      	lsls	r7, r0
 8001688:	4662      	mov	r2, ip
 800168a:	4084      	lsls	r4, r0
 800168c:	1a52      	subs	r2, r2, r1
 800168e:	1e78      	subs	r0, r7, #1
 8001690:	4187      	sbcs	r7, r0
 8001692:	4694      	mov	ip, r2
 8001694:	4334      	orrs	r4, r6
 8001696:	4327      	orrs	r7, r4
 8001698:	1bdc      	subs	r4, r3, r7
 800169a:	42a3      	cmp	r3, r4
 800169c:	419b      	sbcs	r3, r3
 800169e:	4662      	mov	r2, ip
 80016a0:	425b      	negs	r3, r3
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	4699      	mov	r9, r3
 80016a6:	464b      	mov	r3, r9
 80016a8:	021b      	lsls	r3, r3, #8
 80016aa:	d400      	bmi.n	80016ae <__aeabi_dsub+0xaa>
 80016ac:	e118      	b.n	80018e0 <__aeabi_dsub+0x2dc>
 80016ae:	464b      	mov	r3, r9
 80016b0:	0258      	lsls	r0, r3, #9
 80016b2:	0a43      	lsrs	r3, r0, #9
 80016b4:	4699      	mov	r9, r3
 80016b6:	464b      	mov	r3, r9
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d100      	bne.n	80016be <__aeabi_dsub+0xba>
 80016bc:	e137      	b.n	800192e <__aeabi_dsub+0x32a>
 80016be:	4648      	mov	r0, r9
 80016c0:	f000 fbb6 	bl	8001e30 <__clzsi2>
 80016c4:	0001      	movs	r1, r0
 80016c6:	3908      	subs	r1, #8
 80016c8:	2320      	movs	r3, #32
 80016ca:	0022      	movs	r2, r4
 80016cc:	4648      	mov	r0, r9
 80016ce:	1a5b      	subs	r3, r3, r1
 80016d0:	40da      	lsrs	r2, r3
 80016d2:	4088      	lsls	r0, r1
 80016d4:	408c      	lsls	r4, r1
 80016d6:	4643      	mov	r3, r8
 80016d8:	4310      	orrs	r0, r2
 80016da:	4588      	cmp	r8, r1
 80016dc:	dd00      	ble.n	80016e0 <__aeabi_dsub+0xdc>
 80016de:	e136      	b.n	800194e <__aeabi_dsub+0x34a>
 80016e0:	1ac9      	subs	r1, r1, r3
 80016e2:	1c4b      	adds	r3, r1, #1
 80016e4:	2b1f      	cmp	r3, #31
 80016e6:	dd00      	ble.n	80016ea <__aeabi_dsub+0xe6>
 80016e8:	e0ea      	b.n	80018c0 <__aeabi_dsub+0x2bc>
 80016ea:	2220      	movs	r2, #32
 80016ec:	0026      	movs	r6, r4
 80016ee:	1ad2      	subs	r2, r2, r3
 80016f0:	0001      	movs	r1, r0
 80016f2:	4094      	lsls	r4, r2
 80016f4:	40de      	lsrs	r6, r3
 80016f6:	40d8      	lsrs	r0, r3
 80016f8:	2300      	movs	r3, #0
 80016fa:	4091      	lsls	r1, r2
 80016fc:	1e62      	subs	r2, r4, #1
 80016fe:	4194      	sbcs	r4, r2
 8001700:	4681      	mov	r9, r0
 8001702:	4698      	mov	r8, r3
 8001704:	4331      	orrs	r1, r6
 8001706:	430c      	orrs	r4, r1
 8001708:	0763      	lsls	r3, r4, #29
 800170a:	d009      	beq.n	8001720 <__aeabi_dsub+0x11c>
 800170c:	230f      	movs	r3, #15
 800170e:	4023      	ands	r3, r4
 8001710:	2b04      	cmp	r3, #4
 8001712:	d005      	beq.n	8001720 <__aeabi_dsub+0x11c>
 8001714:	1d23      	adds	r3, r4, #4
 8001716:	42a3      	cmp	r3, r4
 8001718:	41a4      	sbcs	r4, r4
 800171a:	4264      	negs	r4, r4
 800171c:	44a1      	add	r9, r4
 800171e:	001c      	movs	r4, r3
 8001720:	464b      	mov	r3, r9
 8001722:	021b      	lsls	r3, r3, #8
 8001724:	d400      	bmi.n	8001728 <__aeabi_dsub+0x124>
 8001726:	e0de      	b.n	80018e6 <__aeabi_dsub+0x2e2>
 8001728:	4641      	mov	r1, r8
 800172a:	4b8c      	ldr	r3, [pc, #560]	; (800195c <__aeabi_dsub+0x358>)
 800172c:	3101      	adds	r1, #1
 800172e:	4299      	cmp	r1, r3
 8001730:	d100      	bne.n	8001734 <__aeabi_dsub+0x130>
 8001732:	e0e7      	b.n	8001904 <__aeabi_dsub+0x300>
 8001734:	464b      	mov	r3, r9
 8001736:	488a      	ldr	r0, [pc, #552]	; (8001960 <__aeabi_dsub+0x35c>)
 8001738:	08e4      	lsrs	r4, r4, #3
 800173a:	4003      	ands	r3, r0
 800173c:	0018      	movs	r0, r3
 800173e:	0549      	lsls	r1, r1, #21
 8001740:	075b      	lsls	r3, r3, #29
 8001742:	0240      	lsls	r0, r0, #9
 8001744:	4323      	orrs	r3, r4
 8001746:	0d4a      	lsrs	r2, r1, #21
 8001748:	0b04      	lsrs	r4, r0, #12
 800174a:	0512      	lsls	r2, r2, #20
 800174c:	07ed      	lsls	r5, r5, #31
 800174e:	4322      	orrs	r2, r4
 8001750:	432a      	orrs	r2, r5
 8001752:	0018      	movs	r0, r3
 8001754:	0011      	movs	r1, r2
 8001756:	bcf0      	pop	{r4, r5, r6, r7}
 8001758:	46bb      	mov	fp, r7
 800175a:	46b2      	mov	sl, r6
 800175c:	46a9      	mov	r9, r5
 800175e:	46a0      	mov	r8, r4
 8001760:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001762:	4642      	mov	r2, r8
 8001764:	1a12      	subs	r2, r2, r0
 8001766:	2a00      	cmp	r2, #0
 8001768:	dd52      	ble.n	8001810 <__aeabi_dsub+0x20c>
 800176a:	2800      	cmp	r0, #0
 800176c:	d100      	bne.n	8001770 <__aeabi_dsub+0x16c>
 800176e:	e09c      	b.n	80018aa <__aeabi_dsub+0x2a6>
 8001770:	45a0      	cmp	r8, r4
 8001772:	d100      	bne.n	8001776 <__aeabi_dsub+0x172>
 8001774:	e0ca      	b.n	800190c <__aeabi_dsub+0x308>
 8001776:	2080      	movs	r0, #128	; 0x80
 8001778:	0400      	lsls	r0, r0, #16
 800177a:	4301      	orrs	r1, r0
 800177c:	2a38      	cmp	r2, #56	; 0x38
 800177e:	dd00      	ble.n	8001782 <__aeabi_dsub+0x17e>
 8001780:	e149      	b.n	8001a16 <__aeabi_dsub+0x412>
 8001782:	2a1f      	cmp	r2, #31
 8001784:	dc00      	bgt.n	8001788 <__aeabi_dsub+0x184>
 8001786:	e197      	b.n	8001ab8 <__aeabi_dsub+0x4b4>
 8001788:	0010      	movs	r0, r2
 800178a:	000e      	movs	r6, r1
 800178c:	3820      	subs	r0, #32
 800178e:	40c6      	lsrs	r6, r0
 8001790:	2a20      	cmp	r2, #32
 8001792:	d004      	beq.n	800179e <__aeabi_dsub+0x19a>
 8001794:	2040      	movs	r0, #64	; 0x40
 8001796:	1a82      	subs	r2, r0, r2
 8001798:	4091      	lsls	r1, r2
 800179a:	430f      	orrs	r7, r1
 800179c:	46b9      	mov	r9, r7
 800179e:	464c      	mov	r4, r9
 80017a0:	1e62      	subs	r2, r4, #1
 80017a2:	4194      	sbcs	r4, r2
 80017a4:	4334      	orrs	r4, r6
 80017a6:	e13a      	b.n	8001a1e <__aeabi_dsub+0x41a>
 80017a8:	000a      	movs	r2, r1
 80017aa:	433a      	orrs	r2, r7
 80017ac:	d028      	beq.n	8001800 <__aeabi_dsub+0x1fc>
 80017ae:	46b3      	mov	fp, r6
 80017b0:	42b5      	cmp	r5, r6
 80017b2:	d02b      	beq.n	800180c <__aeabi_dsub+0x208>
 80017b4:	4a6b      	ldr	r2, [pc, #428]	; (8001964 <__aeabi_dsub+0x360>)
 80017b6:	4442      	add	r2, r8
 80017b8:	2a00      	cmp	r2, #0
 80017ba:	d05d      	beq.n	8001878 <__aeabi_dsub+0x274>
 80017bc:	4642      	mov	r2, r8
 80017be:	4644      	mov	r4, r8
 80017c0:	1a82      	subs	r2, r0, r2
 80017c2:	2c00      	cmp	r4, #0
 80017c4:	d000      	beq.n	80017c8 <__aeabi_dsub+0x1c4>
 80017c6:	e0f5      	b.n	80019b4 <__aeabi_dsub+0x3b0>
 80017c8:	4665      	mov	r5, ip
 80017ca:	431d      	orrs	r5, r3
 80017cc:	d100      	bne.n	80017d0 <__aeabi_dsub+0x1cc>
 80017ce:	e19c      	b.n	8001b0a <__aeabi_dsub+0x506>
 80017d0:	1e55      	subs	r5, r2, #1
 80017d2:	2a01      	cmp	r2, #1
 80017d4:	d100      	bne.n	80017d8 <__aeabi_dsub+0x1d4>
 80017d6:	e1fb      	b.n	8001bd0 <__aeabi_dsub+0x5cc>
 80017d8:	4c60      	ldr	r4, [pc, #384]	; (800195c <__aeabi_dsub+0x358>)
 80017da:	42a2      	cmp	r2, r4
 80017dc:	d100      	bne.n	80017e0 <__aeabi_dsub+0x1dc>
 80017de:	e1bd      	b.n	8001b5c <__aeabi_dsub+0x558>
 80017e0:	002a      	movs	r2, r5
 80017e2:	e0f0      	b.n	80019c6 <__aeabi_dsub+0x3c2>
 80017e4:	0008      	movs	r0, r1
 80017e6:	4338      	orrs	r0, r7
 80017e8:	d100      	bne.n	80017ec <__aeabi_dsub+0x1e8>
 80017ea:	e0c3      	b.n	8001974 <__aeabi_dsub+0x370>
 80017ec:	1e50      	subs	r0, r2, #1
 80017ee:	2a01      	cmp	r2, #1
 80017f0:	d100      	bne.n	80017f4 <__aeabi_dsub+0x1f0>
 80017f2:	e1a8      	b.n	8001b46 <__aeabi_dsub+0x542>
 80017f4:	4c59      	ldr	r4, [pc, #356]	; (800195c <__aeabi_dsub+0x358>)
 80017f6:	42a2      	cmp	r2, r4
 80017f8:	d100      	bne.n	80017fc <__aeabi_dsub+0x1f8>
 80017fa:	e087      	b.n	800190c <__aeabi_dsub+0x308>
 80017fc:	0002      	movs	r2, r0
 80017fe:	e736      	b.n	800166e <__aeabi_dsub+0x6a>
 8001800:	2201      	movs	r2, #1
 8001802:	4056      	eors	r6, r2
 8001804:	46b3      	mov	fp, r6
 8001806:	42b5      	cmp	r5, r6
 8001808:	d000      	beq.n	800180c <__aeabi_dsub+0x208>
 800180a:	e721      	b.n	8001650 <__aeabi_dsub+0x4c>
 800180c:	4a55      	ldr	r2, [pc, #340]	; (8001964 <__aeabi_dsub+0x360>)
 800180e:	4442      	add	r2, r8
 8001810:	2a00      	cmp	r2, #0
 8001812:	d100      	bne.n	8001816 <__aeabi_dsub+0x212>
 8001814:	e0b5      	b.n	8001982 <__aeabi_dsub+0x37e>
 8001816:	4642      	mov	r2, r8
 8001818:	4644      	mov	r4, r8
 800181a:	1a82      	subs	r2, r0, r2
 800181c:	2c00      	cmp	r4, #0
 800181e:	d100      	bne.n	8001822 <__aeabi_dsub+0x21e>
 8001820:	e138      	b.n	8001a94 <__aeabi_dsub+0x490>
 8001822:	4e4e      	ldr	r6, [pc, #312]	; (800195c <__aeabi_dsub+0x358>)
 8001824:	42b0      	cmp	r0, r6
 8001826:	d100      	bne.n	800182a <__aeabi_dsub+0x226>
 8001828:	e1de      	b.n	8001be8 <__aeabi_dsub+0x5e4>
 800182a:	2680      	movs	r6, #128	; 0x80
 800182c:	4664      	mov	r4, ip
 800182e:	0436      	lsls	r6, r6, #16
 8001830:	4334      	orrs	r4, r6
 8001832:	46a4      	mov	ip, r4
 8001834:	2a38      	cmp	r2, #56	; 0x38
 8001836:	dd00      	ble.n	800183a <__aeabi_dsub+0x236>
 8001838:	e196      	b.n	8001b68 <__aeabi_dsub+0x564>
 800183a:	2a1f      	cmp	r2, #31
 800183c:	dd00      	ble.n	8001840 <__aeabi_dsub+0x23c>
 800183e:	e224      	b.n	8001c8a <__aeabi_dsub+0x686>
 8001840:	2620      	movs	r6, #32
 8001842:	1ab4      	subs	r4, r6, r2
 8001844:	46a2      	mov	sl, r4
 8001846:	4664      	mov	r4, ip
 8001848:	4656      	mov	r6, sl
 800184a:	40b4      	lsls	r4, r6
 800184c:	46a1      	mov	r9, r4
 800184e:	001c      	movs	r4, r3
 8001850:	464e      	mov	r6, r9
 8001852:	40d4      	lsrs	r4, r2
 8001854:	4326      	orrs	r6, r4
 8001856:	0034      	movs	r4, r6
 8001858:	4656      	mov	r6, sl
 800185a:	40b3      	lsls	r3, r6
 800185c:	1e5e      	subs	r6, r3, #1
 800185e:	41b3      	sbcs	r3, r6
 8001860:	431c      	orrs	r4, r3
 8001862:	4663      	mov	r3, ip
 8001864:	40d3      	lsrs	r3, r2
 8001866:	18c9      	adds	r1, r1, r3
 8001868:	19e4      	adds	r4, r4, r7
 800186a:	42bc      	cmp	r4, r7
 800186c:	41bf      	sbcs	r7, r7
 800186e:	427f      	negs	r7, r7
 8001870:	46b9      	mov	r9, r7
 8001872:	4680      	mov	r8, r0
 8001874:	4489      	add	r9, r1
 8001876:	e0d8      	b.n	8001a2a <__aeabi_dsub+0x426>
 8001878:	4640      	mov	r0, r8
 800187a:	4c3b      	ldr	r4, [pc, #236]	; (8001968 <__aeabi_dsub+0x364>)
 800187c:	3001      	adds	r0, #1
 800187e:	4220      	tst	r0, r4
 8001880:	d000      	beq.n	8001884 <__aeabi_dsub+0x280>
 8001882:	e0b4      	b.n	80019ee <__aeabi_dsub+0x3ea>
 8001884:	4640      	mov	r0, r8
 8001886:	2800      	cmp	r0, #0
 8001888:	d000      	beq.n	800188c <__aeabi_dsub+0x288>
 800188a:	e144      	b.n	8001b16 <__aeabi_dsub+0x512>
 800188c:	4660      	mov	r0, ip
 800188e:	4318      	orrs	r0, r3
 8001890:	d100      	bne.n	8001894 <__aeabi_dsub+0x290>
 8001892:	e190      	b.n	8001bb6 <__aeabi_dsub+0x5b2>
 8001894:	0008      	movs	r0, r1
 8001896:	4338      	orrs	r0, r7
 8001898:	d000      	beq.n	800189c <__aeabi_dsub+0x298>
 800189a:	e1aa      	b.n	8001bf2 <__aeabi_dsub+0x5ee>
 800189c:	4661      	mov	r1, ip
 800189e:	08db      	lsrs	r3, r3, #3
 80018a0:	0749      	lsls	r1, r1, #29
 80018a2:	430b      	orrs	r3, r1
 80018a4:	4661      	mov	r1, ip
 80018a6:	08cc      	lsrs	r4, r1, #3
 80018a8:	e027      	b.n	80018fa <__aeabi_dsub+0x2f6>
 80018aa:	0008      	movs	r0, r1
 80018ac:	4338      	orrs	r0, r7
 80018ae:	d061      	beq.n	8001974 <__aeabi_dsub+0x370>
 80018b0:	1e50      	subs	r0, r2, #1
 80018b2:	2a01      	cmp	r2, #1
 80018b4:	d100      	bne.n	80018b8 <__aeabi_dsub+0x2b4>
 80018b6:	e139      	b.n	8001b2c <__aeabi_dsub+0x528>
 80018b8:	42a2      	cmp	r2, r4
 80018ba:	d027      	beq.n	800190c <__aeabi_dsub+0x308>
 80018bc:	0002      	movs	r2, r0
 80018be:	e75d      	b.n	800177c <__aeabi_dsub+0x178>
 80018c0:	0002      	movs	r2, r0
 80018c2:	391f      	subs	r1, #31
 80018c4:	40ca      	lsrs	r2, r1
 80018c6:	0011      	movs	r1, r2
 80018c8:	2b20      	cmp	r3, #32
 80018ca:	d003      	beq.n	80018d4 <__aeabi_dsub+0x2d0>
 80018cc:	2240      	movs	r2, #64	; 0x40
 80018ce:	1ad3      	subs	r3, r2, r3
 80018d0:	4098      	lsls	r0, r3
 80018d2:	4304      	orrs	r4, r0
 80018d4:	1e63      	subs	r3, r4, #1
 80018d6:	419c      	sbcs	r4, r3
 80018d8:	2300      	movs	r3, #0
 80018da:	4699      	mov	r9, r3
 80018dc:	4698      	mov	r8, r3
 80018de:	430c      	orrs	r4, r1
 80018e0:	0763      	lsls	r3, r4, #29
 80018e2:	d000      	beq.n	80018e6 <__aeabi_dsub+0x2e2>
 80018e4:	e712      	b.n	800170c <__aeabi_dsub+0x108>
 80018e6:	464b      	mov	r3, r9
 80018e8:	464a      	mov	r2, r9
 80018ea:	08e4      	lsrs	r4, r4, #3
 80018ec:	075b      	lsls	r3, r3, #29
 80018ee:	4323      	orrs	r3, r4
 80018f0:	08d4      	lsrs	r4, r2, #3
 80018f2:	4642      	mov	r2, r8
 80018f4:	4919      	ldr	r1, [pc, #100]	; (800195c <__aeabi_dsub+0x358>)
 80018f6:	428a      	cmp	r2, r1
 80018f8:	d00e      	beq.n	8001918 <__aeabi_dsub+0x314>
 80018fa:	0324      	lsls	r4, r4, #12
 80018fc:	0552      	lsls	r2, r2, #21
 80018fe:	0b24      	lsrs	r4, r4, #12
 8001900:	0d52      	lsrs	r2, r2, #21
 8001902:	e722      	b.n	800174a <__aeabi_dsub+0x146>
 8001904:	000a      	movs	r2, r1
 8001906:	2400      	movs	r4, #0
 8001908:	2300      	movs	r3, #0
 800190a:	e71e      	b.n	800174a <__aeabi_dsub+0x146>
 800190c:	08db      	lsrs	r3, r3, #3
 800190e:	4662      	mov	r2, ip
 8001910:	0752      	lsls	r2, r2, #29
 8001912:	4313      	orrs	r3, r2
 8001914:	4662      	mov	r2, ip
 8001916:	08d4      	lsrs	r4, r2, #3
 8001918:	001a      	movs	r2, r3
 800191a:	4322      	orrs	r2, r4
 800191c:	d100      	bne.n	8001920 <__aeabi_dsub+0x31c>
 800191e:	e1fc      	b.n	8001d1a <__aeabi_dsub+0x716>
 8001920:	2280      	movs	r2, #128	; 0x80
 8001922:	0312      	lsls	r2, r2, #12
 8001924:	4314      	orrs	r4, r2
 8001926:	0324      	lsls	r4, r4, #12
 8001928:	4a0c      	ldr	r2, [pc, #48]	; (800195c <__aeabi_dsub+0x358>)
 800192a:	0b24      	lsrs	r4, r4, #12
 800192c:	e70d      	b.n	800174a <__aeabi_dsub+0x146>
 800192e:	0020      	movs	r0, r4
 8001930:	f000 fa7e 	bl	8001e30 <__clzsi2>
 8001934:	0001      	movs	r1, r0
 8001936:	3118      	adds	r1, #24
 8001938:	291f      	cmp	r1, #31
 800193a:	dc00      	bgt.n	800193e <__aeabi_dsub+0x33a>
 800193c:	e6c4      	b.n	80016c8 <__aeabi_dsub+0xc4>
 800193e:	3808      	subs	r0, #8
 8001940:	4084      	lsls	r4, r0
 8001942:	4643      	mov	r3, r8
 8001944:	0020      	movs	r0, r4
 8001946:	2400      	movs	r4, #0
 8001948:	4588      	cmp	r8, r1
 800194a:	dc00      	bgt.n	800194e <__aeabi_dsub+0x34a>
 800194c:	e6c8      	b.n	80016e0 <__aeabi_dsub+0xdc>
 800194e:	4a04      	ldr	r2, [pc, #16]	; (8001960 <__aeabi_dsub+0x35c>)
 8001950:	1a5b      	subs	r3, r3, r1
 8001952:	4010      	ands	r0, r2
 8001954:	4698      	mov	r8, r3
 8001956:	4681      	mov	r9, r0
 8001958:	e6d6      	b.n	8001708 <__aeabi_dsub+0x104>
 800195a:	46c0      	nop			; (mov r8, r8)
 800195c:	000007ff 	.word	0x000007ff
 8001960:	ff7fffff 	.word	0xff7fffff
 8001964:	fffff801 	.word	0xfffff801
 8001968:	000007fe 	.word	0x000007fe
 800196c:	430f      	orrs	r7, r1
 800196e:	1e7a      	subs	r2, r7, #1
 8001970:	4197      	sbcs	r7, r2
 8001972:	e691      	b.n	8001698 <__aeabi_dsub+0x94>
 8001974:	4661      	mov	r1, ip
 8001976:	08db      	lsrs	r3, r3, #3
 8001978:	0749      	lsls	r1, r1, #29
 800197a:	430b      	orrs	r3, r1
 800197c:	4661      	mov	r1, ip
 800197e:	08cc      	lsrs	r4, r1, #3
 8001980:	e7b8      	b.n	80018f4 <__aeabi_dsub+0x2f0>
 8001982:	4640      	mov	r0, r8
 8001984:	4cd3      	ldr	r4, [pc, #844]	; (8001cd4 <__aeabi_dsub+0x6d0>)
 8001986:	3001      	adds	r0, #1
 8001988:	4220      	tst	r0, r4
 800198a:	d000      	beq.n	800198e <__aeabi_dsub+0x38a>
 800198c:	e0a2      	b.n	8001ad4 <__aeabi_dsub+0x4d0>
 800198e:	4640      	mov	r0, r8
 8001990:	2800      	cmp	r0, #0
 8001992:	d000      	beq.n	8001996 <__aeabi_dsub+0x392>
 8001994:	e101      	b.n	8001b9a <__aeabi_dsub+0x596>
 8001996:	4660      	mov	r0, ip
 8001998:	4318      	orrs	r0, r3
 800199a:	d100      	bne.n	800199e <__aeabi_dsub+0x39a>
 800199c:	e15e      	b.n	8001c5c <__aeabi_dsub+0x658>
 800199e:	0008      	movs	r0, r1
 80019a0:	4338      	orrs	r0, r7
 80019a2:	d000      	beq.n	80019a6 <__aeabi_dsub+0x3a2>
 80019a4:	e15f      	b.n	8001c66 <__aeabi_dsub+0x662>
 80019a6:	4661      	mov	r1, ip
 80019a8:	08db      	lsrs	r3, r3, #3
 80019aa:	0749      	lsls	r1, r1, #29
 80019ac:	430b      	orrs	r3, r1
 80019ae:	4661      	mov	r1, ip
 80019b0:	08cc      	lsrs	r4, r1, #3
 80019b2:	e7a2      	b.n	80018fa <__aeabi_dsub+0x2f6>
 80019b4:	4dc8      	ldr	r5, [pc, #800]	; (8001cd8 <__aeabi_dsub+0x6d4>)
 80019b6:	42a8      	cmp	r0, r5
 80019b8:	d100      	bne.n	80019bc <__aeabi_dsub+0x3b8>
 80019ba:	e0cf      	b.n	8001b5c <__aeabi_dsub+0x558>
 80019bc:	2580      	movs	r5, #128	; 0x80
 80019be:	4664      	mov	r4, ip
 80019c0:	042d      	lsls	r5, r5, #16
 80019c2:	432c      	orrs	r4, r5
 80019c4:	46a4      	mov	ip, r4
 80019c6:	2a38      	cmp	r2, #56	; 0x38
 80019c8:	dc56      	bgt.n	8001a78 <__aeabi_dsub+0x474>
 80019ca:	2a1f      	cmp	r2, #31
 80019cc:	dd00      	ble.n	80019d0 <__aeabi_dsub+0x3cc>
 80019ce:	e0d1      	b.n	8001b74 <__aeabi_dsub+0x570>
 80019d0:	2520      	movs	r5, #32
 80019d2:	001e      	movs	r6, r3
 80019d4:	1aad      	subs	r5, r5, r2
 80019d6:	4664      	mov	r4, ip
 80019d8:	40ab      	lsls	r3, r5
 80019da:	40ac      	lsls	r4, r5
 80019dc:	40d6      	lsrs	r6, r2
 80019de:	1e5d      	subs	r5, r3, #1
 80019e0:	41ab      	sbcs	r3, r5
 80019e2:	4334      	orrs	r4, r6
 80019e4:	4323      	orrs	r3, r4
 80019e6:	4664      	mov	r4, ip
 80019e8:	40d4      	lsrs	r4, r2
 80019ea:	1b09      	subs	r1, r1, r4
 80019ec:	e049      	b.n	8001a82 <__aeabi_dsub+0x47e>
 80019ee:	4660      	mov	r0, ip
 80019f0:	1bdc      	subs	r4, r3, r7
 80019f2:	1a46      	subs	r6, r0, r1
 80019f4:	42a3      	cmp	r3, r4
 80019f6:	4180      	sbcs	r0, r0
 80019f8:	4240      	negs	r0, r0
 80019fa:	4681      	mov	r9, r0
 80019fc:	0030      	movs	r0, r6
 80019fe:	464e      	mov	r6, r9
 8001a00:	1b80      	subs	r0, r0, r6
 8001a02:	4681      	mov	r9, r0
 8001a04:	0200      	lsls	r0, r0, #8
 8001a06:	d476      	bmi.n	8001af6 <__aeabi_dsub+0x4f2>
 8001a08:	464b      	mov	r3, r9
 8001a0a:	4323      	orrs	r3, r4
 8001a0c:	d000      	beq.n	8001a10 <__aeabi_dsub+0x40c>
 8001a0e:	e652      	b.n	80016b6 <__aeabi_dsub+0xb2>
 8001a10:	2400      	movs	r4, #0
 8001a12:	2500      	movs	r5, #0
 8001a14:	e771      	b.n	80018fa <__aeabi_dsub+0x2f6>
 8001a16:	4339      	orrs	r1, r7
 8001a18:	000c      	movs	r4, r1
 8001a1a:	1e62      	subs	r2, r4, #1
 8001a1c:	4194      	sbcs	r4, r2
 8001a1e:	18e4      	adds	r4, r4, r3
 8001a20:	429c      	cmp	r4, r3
 8001a22:	419b      	sbcs	r3, r3
 8001a24:	425b      	negs	r3, r3
 8001a26:	4463      	add	r3, ip
 8001a28:	4699      	mov	r9, r3
 8001a2a:	464b      	mov	r3, r9
 8001a2c:	021b      	lsls	r3, r3, #8
 8001a2e:	d400      	bmi.n	8001a32 <__aeabi_dsub+0x42e>
 8001a30:	e756      	b.n	80018e0 <__aeabi_dsub+0x2dc>
 8001a32:	2301      	movs	r3, #1
 8001a34:	469c      	mov	ip, r3
 8001a36:	4ba8      	ldr	r3, [pc, #672]	; (8001cd8 <__aeabi_dsub+0x6d4>)
 8001a38:	44e0      	add	r8, ip
 8001a3a:	4598      	cmp	r8, r3
 8001a3c:	d038      	beq.n	8001ab0 <__aeabi_dsub+0x4ac>
 8001a3e:	464b      	mov	r3, r9
 8001a40:	48a6      	ldr	r0, [pc, #664]	; (8001cdc <__aeabi_dsub+0x6d8>)
 8001a42:	2201      	movs	r2, #1
 8001a44:	4003      	ands	r3, r0
 8001a46:	0018      	movs	r0, r3
 8001a48:	0863      	lsrs	r3, r4, #1
 8001a4a:	4014      	ands	r4, r2
 8001a4c:	431c      	orrs	r4, r3
 8001a4e:	07c3      	lsls	r3, r0, #31
 8001a50:	431c      	orrs	r4, r3
 8001a52:	0843      	lsrs	r3, r0, #1
 8001a54:	4699      	mov	r9, r3
 8001a56:	e657      	b.n	8001708 <__aeabi_dsub+0x104>
 8001a58:	0010      	movs	r0, r2
 8001a5a:	000e      	movs	r6, r1
 8001a5c:	3820      	subs	r0, #32
 8001a5e:	40c6      	lsrs	r6, r0
 8001a60:	2a20      	cmp	r2, #32
 8001a62:	d004      	beq.n	8001a6e <__aeabi_dsub+0x46a>
 8001a64:	2040      	movs	r0, #64	; 0x40
 8001a66:	1a82      	subs	r2, r0, r2
 8001a68:	4091      	lsls	r1, r2
 8001a6a:	430f      	orrs	r7, r1
 8001a6c:	46b9      	mov	r9, r7
 8001a6e:	464f      	mov	r7, r9
 8001a70:	1e7a      	subs	r2, r7, #1
 8001a72:	4197      	sbcs	r7, r2
 8001a74:	4337      	orrs	r7, r6
 8001a76:	e60f      	b.n	8001698 <__aeabi_dsub+0x94>
 8001a78:	4662      	mov	r2, ip
 8001a7a:	431a      	orrs	r2, r3
 8001a7c:	0013      	movs	r3, r2
 8001a7e:	1e5a      	subs	r2, r3, #1
 8001a80:	4193      	sbcs	r3, r2
 8001a82:	1afc      	subs	r4, r7, r3
 8001a84:	42a7      	cmp	r7, r4
 8001a86:	41bf      	sbcs	r7, r7
 8001a88:	427f      	negs	r7, r7
 8001a8a:	1bcb      	subs	r3, r1, r7
 8001a8c:	4699      	mov	r9, r3
 8001a8e:	465d      	mov	r5, fp
 8001a90:	4680      	mov	r8, r0
 8001a92:	e608      	b.n	80016a6 <__aeabi_dsub+0xa2>
 8001a94:	4666      	mov	r6, ip
 8001a96:	431e      	orrs	r6, r3
 8001a98:	d100      	bne.n	8001a9c <__aeabi_dsub+0x498>
 8001a9a:	e0be      	b.n	8001c1a <__aeabi_dsub+0x616>
 8001a9c:	1e56      	subs	r6, r2, #1
 8001a9e:	2a01      	cmp	r2, #1
 8001aa0:	d100      	bne.n	8001aa4 <__aeabi_dsub+0x4a0>
 8001aa2:	e109      	b.n	8001cb8 <__aeabi_dsub+0x6b4>
 8001aa4:	4c8c      	ldr	r4, [pc, #560]	; (8001cd8 <__aeabi_dsub+0x6d4>)
 8001aa6:	42a2      	cmp	r2, r4
 8001aa8:	d100      	bne.n	8001aac <__aeabi_dsub+0x4a8>
 8001aaa:	e119      	b.n	8001ce0 <__aeabi_dsub+0x6dc>
 8001aac:	0032      	movs	r2, r6
 8001aae:	e6c1      	b.n	8001834 <__aeabi_dsub+0x230>
 8001ab0:	4642      	mov	r2, r8
 8001ab2:	2400      	movs	r4, #0
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	e648      	b.n	800174a <__aeabi_dsub+0x146>
 8001ab8:	2020      	movs	r0, #32
 8001aba:	000c      	movs	r4, r1
 8001abc:	1a80      	subs	r0, r0, r2
 8001abe:	003e      	movs	r6, r7
 8001ac0:	4087      	lsls	r7, r0
 8001ac2:	4084      	lsls	r4, r0
 8001ac4:	40d6      	lsrs	r6, r2
 8001ac6:	1e78      	subs	r0, r7, #1
 8001ac8:	4187      	sbcs	r7, r0
 8001aca:	40d1      	lsrs	r1, r2
 8001acc:	4334      	orrs	r4, r6
 8001ace:	433c      	orrs	r4, r7
 8001ad0:	448c      	add	ip, r1
 8001ad2:	e7a4      	b.n	8001a1e <__aeabi_dsub+0x41a>
 8001ad4:	4a80      	ldr	r2, [pc, #512]	; (8001cd8 <__aeabi_dsub+0x6d4>)
 8001ad6:	4290      	cmp	r0, r2
 8001ad8:	d100      	bne.n	8001adc <__aeabi_dsub+0x4d8>
 8001ada:	e0e9      	b.n	8001cb0 <__aeabi_dsub+0x6ac>
 8001adc:	19df      	adds	r7, r3, r7
 8001ade:	429f      	cmp	r7, r3
 8001ae0:	419b      	sbcs	r3, r3
 8001ae2:	4461      	add	r1, ip
 8001ae4:	425b      	negs	r3, r3
 8001ae6:	18c9      	adds	r1, r1, r3
 8001ae8:	07cc      	lsls	r4, r1, #31
 8001aea:	087f      	lsrs	r7, r7, #1
 8001aec:	084b      	lsrs	r3, r1, #1
 8001aee:	4699      	mov	r9, r3
 8001af0:	4680      	mov	r8, r0
 8001af2:	433c      	orrs	r4, r7
 8001af4:	e6f4      	b.n	80018e0 <__aeabi_dsub+0x2dc>
 8001af6:	1afc      	subs	r4, r7, r3
 8001af8:	42a7      	cmp	r7, r4
 8001afa:	41bf      	sbcs	r7, r7
 8001afc:	4663      	mov	r3, ip
 8001afe:	427f      	negs	r7, r7
 8001b00:	1ac9      	subs	r1, r1, r3
 8001b02:	1bcb      	subs	r3, r1, r7
 8001b04:	4699      	mov	r9, r3
 8001b06:	465d      	mov	r5, fp
 8001b08:	e5d5      	b.n	80016b6 <__aeabi_dsub+0xb2>
 8001b0a:	08ff      	lsrs	r7, r7, #3
 8001b0c:	074b      	lsls	r3, r1, #29
 8001b0e:	465d      	mov	r5, fp
 8001b10:	433b      	orrs	r3, r7
 8001b12:	08cc      	lsrs	r4, r1, #3
 8001b14:	e6ee      	b.n	80018f4 <__aeabi_dsub+0x2f0>
 8001b16:	4662      	mov	r2, ip
 8001b18:	431a      	orrs	r2, r3
 8001b1a:	d000      	beq.n	8001b1e <__aeabi_dsub+0x51a>
 8001b1c:	e082      	b.n	8001c24 <__aeabi_dsub+0x620>
 8001b1e:	000b      	movs	r3, r1
 8001b20:	433b      	orrs	r3, r7
 8001b22:	d11b      	bne.n	8001b5c <__aeabi_dsub+0x558>
 8001b24:	2480      	movs	r4, #128	; 0x80
 8001b26:	2500      	movs	r5, #0
 8001b28:	0324      	lsls	r4, r4, #12
 8001b2a:	e6f9      	b.n	8001920 <__aeabi_dsub+0x31c>
 8001b2c:	19dc      	adds	r4, r3, r7
 8001b2e:	429c      	cmp	r4, r3
 8001b30:	419b      	sbcs	r3, r3
 8001b32:	4461      	add	r1, ip
 8001b34:	4689      	mov	r9, r1
 8001b36:	425b      	negs	r3, r3
 8001b38:	4499      	add	r9, r3
 8001b3a:	464b      	mov	r3, r9
 8001b3c:	021b      	lsls	r3, r3, #8
 8001b3e:	d444      	bmi.n	8001bca <__aeabi_dsub+0x5c6>
 8001b40:	2301      	movs	r3, #1
 8001b42:	4698      	mov	r8, r3
 8001b44:	e6cc      	b.n	80018e0 <__aeabi_dsub+0x2dc>
 8001b46:	1bdc      	subs	r4, r3, r7
 8001b48:	4662      	mov	r2, ip
 8001b4a:	42a3      	cmp	r3, r4
 8001b4c:	419b      	sbcs	r3, r3
 8001b4e:	1a51      	subs	r1, r2, r1
 8001b50:	425b      	negs	r3, r3
 8001b52:	1acb      	subs	r3, r1, r3
 8001b54:	4699      	mov	r9, r3
 8001b56:	2301      	movs	r3, #1
 8001b58:	4698      	mov	r8, r3
 8001b5a:	e5a4      	b.n	80016a6 <__aeabi_dsub+0xa2>
 8001b5c:	08ff      	lsrs	r7, r7, #3
 8001b5e:	074b      	lsls	r3, r1, #29
 8001b60:	465d      	mov	r5, fp
 8001b62:	433b      	orrs	r3, r7
 8001b64:	08cc      	lsrs	r4, r1, #3
 8001b66:	e6d7      	b.n	8001918 <__aeabi_dsub+0x314>
 8001b68:	4662      	mov	r2, ip
 8001b6a:	431a      	orrs	r2, r3
 8001b6c:	0014      	movs	r4, r2
 8001b6e:	1e63      	subs	r3, r4, #1
 8001b70:	419c      	sbcs	r4, r3
 8001b72:	e679      	b.n	8001868 <__aeabi_dsub+0x264>
 8001b74:	0015      	movs	r5, r2
 8001b76:	4664      	mov	r4, ip
 8001b78:	3d20      	subs	r5, #32
 8001b7a:	40ec      	lsrs	r4, r5
 8001b7c:	46a0      	mov	r8, r4
 8001b7e:	2a20      	cmp	r2, #32
 8001b80:	d005      	beq.n	8001b8e <__aeabi_dsub+0x58a>
 8001b82:	2540      	movs	r5, #64	; 0x40
 8001b84:	4664      	mov	r4, ip
 8001b86:	1aaa      	subs	r2, r5, r2
 8001b88:	4094      	lsls	r4, r2
 8001b8a:	4323      	orrs	r3, r4
 8001b8c:	469a      	mov	sl, r3
 8001b8e:	4654      	mov	r4, sl
 8001b90:	1e63      	subs	r3, r4, #1
 8001b92:	419c      	sbcs	r4, r3
 8001b94:	4643      	mov	r3, r8
 8001b96:	4323      	orrs	r3, r4
 8001b98:	e773      	b.n	8001a82 <__aeabi_dsub+0x47e>
 8001b9a:	4662      	mov	r2, ip
 8001b9c:	431a      	orrs	r2, r3
 8001b9e:	d023      	beq.n	8001be8 <__aeabi_dsub+0x5e4>
 8001ba0:	000a      	movs	r2, r1
 8001ba2:	433a      	orrs	r2, r7
 8001ba4:	d000      	beq.n	8001ba8 <__aeabi_dsub+0x5a4>
 8001ba6:	e0a0      	b.n	8001cea <__aeabi_dsub+0x6e6>
 8001ba8:	4662      	mov	r2, ip
 8001baa:	08db      	lsrs	r3, r3, #3
 8001bac:	0752      	lsls	r2, r2, #29
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	4662      	mov	r2, ip
 8001bb2:	08d4      	lsrs	r4, r2, #3
 8001bb4:	e6b0      	b.n	8001918 <__aeabi_dsub+0x314>
 8001bb6:	000b      	movs	r3, r1
 8001bb8:	433b      	orrs	r3, r7
 8001bba:	d100      	bne.n	8001bbe <__aeabi_dsub+0x5ba>
 8001bbc:	e728      	b.n	8001a10 <__aeabi_dsub+0x40c>
 8001bbe:	08ff      	lsrs	r7, r7, #3
 8001bc0:	074b      	lsls	r3, r1, #29
 8001bc2:	465d      	mov	r5, fp
 8001bc4:	433b      	orrs	r3, r7
 8001bc6:	08cc      	lsrs	r4, r1, #3
 8001bc8:	e697      	b.n	80018fa <__aeabi_dsub+0x2f6>
 8001bca:	2302      	movs	r3, #2
 8001bcc:	4698      	mov	r8, r3
 8001bce:	e736      	b.n	8001a3e <__aeabi_dsub+0x43a>
 8001bd0:	1afc      	subs	r4, r7, r3
 8001bd2:	42a7      	cmp	r7, r4
 8001bd4:	41bf      	sbcs	r7, r7
 8001bd6:	4663      	mov	r3, ip
 8001bd8:	427f      	negs	r7, r7
 8001bda:	1ac9      	subs	r1, r1, r3
 8001bdc:	1bcb      	subs	r3, r1, r7
 8001bde:	4699      	mov	r9, r3
 8001be0:	2301      	movs	r3, #1
 8001be2:	465d      	mov	r5, fp
 8001be4:	4698      	mov	r8, r3
 8001be6:	e55e      	b.n	80016a6 <__aeabi_dsub+0xa2>
 8001be8:	074b      	lsls	r3, r1, #29
 8001bea:	08ff      	lsrs	r7, r7, #3
 8001bec:	433b      	orrs	r3, r7
 8001bee:	08cc      	lsrs	r4, r1, #3
 8001bf0:	e692      	b.n	8001918 <__aeabi_dsub+0x314>
 8001bf2:	1bdc      	subs	r4, r3, r7
 8001bf4:	4660      	mov	r0, ip
 8001bf6:	42a3      	cmp	r3, r4
 8001bf8:	41b6      	sbcs	r6, r6
 8001bfa:	1a40      	subs	r0, r0, r1
 8001bfc:	4276      	negs	r6, r6
 8001bfe:	1b80      	subs	r0, r0, r6
 8001c00:	4681      	mov	r9, r0
 8001c02:	0200      	lsls	r0, r0, #8
 8001c04:	d560      	bpl.n	8001cc8 <__aeabi_dsub+0x6c4>
 8001c06:	1afc      	subs	r4, r7, r3
 8001c08:	42a7      	cmp	r7, r4
 8001c0a:	41bf      	sbcs	r7, r7
 8001c0c:	4663      	mov	r3, ip
 8001c0e:	427f      	negs	r7, r7
 8001c10:	1ac9      	subs	r1, r1, r3
 8001c12:	1bcb      	subs	r3, r1, r7
 8001c14:	4699      	mov	r9, r3
 8001c16:	465d      	mov	r5, fp
 8001c18:	e576      	b.n	8001708 <__aeabi_dsub+0x104>
 8001c1a:	08ff      	lsrs	r7, r7, #3
 8001c1c:	074b      	lsls	r3, r1, #29
 8001c1e:	433b      	orrs	r3, r7
 8001c20:	08cc      	lsrs	r4, r1, #3
 8001c22:	e667      	b.n	80018f4 <__aeabi_dsub+0x2f0>
 8001c24:	000a      	movs	r2, r1
 8001c26:	08db      	lsrs	r3, r3, #3
 8001c28:	433a      	orrs	r2, r7
 8001c2a:	d100      	bne.n	8001c2e <__aeabi_dsub+0x62a>
 8001c2c:	e66f      	b.n	800190e <__aeabi_dsub+0x30a>
 8001c2e:	4662      	mov	r2, ip
 8001c30:	0752      	lsls	r2, r2, #29
 8001c32:	4313      	orrs	r3, r2
 8001c34:	4662      	mov	r2, ip
 8001c36:	08d4      	lsrs	r4, r2, #3
 8001c38:	2280      	movs	r2, #128	; 0x80
 8001c3a:	0312      	lsls	r2, r2, #12
 8001c3c:	4214      	tst	r4, r2
 8001c3e:	d007      	beq.n	8001c50 <__aeabi_dsub+0x64c>
 8001c40:	08c8      	lsrs	r0, r1, #3
 8001c42:	4210      	tst	r0, r2
 8001c44:	d104      	bne.n	8001c50 <__aeabi_dsub+0x64c>
 8001c46:	465d      	mov	r5, fp
 8001c48:	0004      	movs	r4, r0
 8001c4a:	08fb      	lsrs	r3, r7, #3
 8001c4c:	0749      	lsls	r1, r1, #29
 8001c4e:	430b      	orrs	r3, r1
 8001c50:	0f5a      	lsrs	r2, r3, #29
 8001c52:	00db      	lsls	r3, r3, #3
 8001c54:	08db      	lsrs	r3, r3, #3
 8001c56:	0752      	lsls	r2, r2, #29
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	e65d      	b.n	8001918 <__aeabi_dsub+0x314>
 8001c5c:	074b      	lsls	r3, r1, #29
 8001c5e:	08ff      	lsrs	r7, r7, #3
 8001c60:	433b      	orrs	r3, r7
 8001c62:	08cc      	lsrs	r4, r1, #3
 8001c64:	e649      	b.n	80018fa <__aeabi_dsub+0x2f6>
 8001c66:	19dc      	adds	r4, r3, r7
 8001c68:	429c      	cmp	r4, r3
 8001c6a:	419b      	sbcs	r3, r3
 8001c6c:	4461      	add	r1, ip
 8001c6e:	4689      	mov	r9, r1
 8001c70:	425b      	negs	r3, r3
 8001c72:	4499      	add	r9, r3
 8001c74:	464b      	mov	r3, r9
 8001c76:	021b      	lsls	r3, r3, #8
 8001c78:	d400      	bmi.n	8001c7c <__aeabi_dsub+0x678>
 8001c7a:	e631      	b.n	80018e0 <__aeabi_dsub+0x2dc>
 8001c7c:	464a      	mov	r2, r9
 8001c7e:	4b17      	ldr	r3, [pc, #92]	; (8001cdc <__aeabi_dsub+0x6d8>)
 8001c80:	401a      	ands	r2, r3
 8001c82:	2301      	movs	r3, #1
 8001c84:	4691      	mov	r9, r2
 8001c86:	4698      	mov	r8, r3
 8001c88:	e62a      	b.n	80018e0 <__aeabi_dsub+0x2dc>
 8001c8a:	0016      	movs	r6, r2
 8001c8c:	4664      	mov	r4, ip
 8001c8e:	3e20      	subs	r6, #32
 8001c90:	40f4      	lsrs	r4, r6
 8001c92:	46a0      	mov	r8, r4
 8001c94:	2a20      	cmp	r2, #32
 8001c96:	d005      	beq.n	8001ca4 <__aeabi_dsub+0x6a0>
 8001c98:	2640      	movs	r6, #64	; 0x40
 8001c9a:	4664      	mov	r4, ip
 8001c9c:	1ab2      	subs	r2, r6, r2
 8001c9e:	4094      	lsls	r4, r2
 8001ca0:	4323      	orrs	r3, r4
 8001ca2:	469a      	mov	sl, r3
 8001ca4:	4654      	mov	r4, sl
 8001ca6:	1e63      	subs	r3, r4, #1
 8001ca8:	419c      	sbcs	r4, r3
 8001caa:	4643      	mov	r3, r8
 8001cac:	431c      	orrs	r4, r3
 8001cae:	e5db      	b.n	8001868 <__aeabi_dsub+0x264>
 8001cb0:	0002      	movs	r2, r0
 8001cb2:	2400      	movs	r4, #0
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	e548      	b.n	800174a <__aeabi_dsub+0x146>
 8001cb8:	19dc      	adds	r4, r3, r7
 8001cba:	42bc      	cmp	r4, r7
 8001cbc:	41bf      	sbcs	r7, r7
 8001cbe:	4461      	add	r1, ip
 8001cc0:	4689      	mov	r9, r1
 8001cc2:	427f      	negs	r7, r7
 8001cc4:	44b9      	add	r9, r7
 8001cc6:	e738      	b.n	8001b3a <__aeabi_dsub+0x536>
 8001cc8:	464b      	mov	r3, r9
 8001cca:	4323      	orrs	r3, r4
 8001ccc:	d100      	bne.n	8001cd0 <__aeabi_dsub+0x6cc>
 8001cce:	e69f      	b.n	8001a10 <__aeabi_dsub+0x40c>
 8001cd0:	e606      	b.n	80018e0 <__aeabi_dsub+0x2dc>
 8001cd2:	46c0      	nop			; (mov r8, r8)
 8001cd4:	000007fe 	.word	0x000007fe
 8001cd8:	000007ff 	.word	0x000007ff
 8001cdc:	ff7fffff 	.word	0xff7fffff
 8001ce0:	08ff      	lsrs	r7, r7, #3
 8001ce2:	074b      	lsls	r3, r1, #29
 8001ce4:	433b      	orrs	r3, r7
 8001ce6:	08cc      	lsrs	r4, r1, #3
 8001ce8:	e616      	b.n	8001918 <__aeabi_dsub+0x314>
 8001cea:	4662      	mov	r2, ip
 8001cec:	08db      	lsrs	r3, r3, #3
 8001cee:	0752      	lsls	r2, r2, #29
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	4662      	mov	r2, ip
 8001cf4:	08d4      	lsrs	r4, r2, #3
 8001cf6:	2280      	movs	r2, #128	; 0x80
 8001cf8:	0312      	lsls	r2, r2, #12
 8001cfa:	4214      	tst	r4, r2
 8001cfc:	d007      	beq.n	8001d0e <__aeabi_dsub+0x70a>
 8001cfe:	08c8      	lsrs	r0, r1, #3
 8001d00:	4210      	tst	r0, r2
 8001d02:	d104      	bne.n	8001d0e <__aeabi_dsub+0x70a>
 8001d04:	465d      	mov	r5, fp
 8001d06:	0004      	movs	r4, r0
 8001d08:	08fb      	lsrs	r3, r7, #3
 8001d0a:	0749      	lsls	r1, r1, #29
 8001d0c:	430b      	orrs	r3, r1
 8001d0e:	0f5a      	lsrs	r2, r3, #29
 8001d10:	00db      	lsls	r3, r3, #3
 8001d12:	0752      	lsls	r2, r2, #29
 8001d14:	08db      	lsrs	r3, r3, #3
 8001d16:	4313      	orrs	r3, r2
 8001d18:	e5fe      	b.n	8001918 <__aeabi_dsub+0x314>
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	4a01      	ldr	r2, [pc, #4]	; (8001d24 <__aeabi_dsub+0x720>)
 8001d1e:	001c      	movs	r4, r3
 8001d20:	e513      	b.n	800174a <__aeabi_dsub+0x146>
 8001d22:	46c0      	nop			; (mov r8, r8)
 8001d24:	000007ff 	.word	0x000007ff

08001d28 <__aeabi_dcmpun>:
 8001d28:	b570      	push	{r4, r5, r6, lr}
 8001d2a:	0005      	movs	r5, r0
 8001d2c:	480c      	ldr	r0, [pc, #48]	; (8001d60 <__aeabi_dcmpun+0x38>)
 8001d2e:	031c      	lsls	r4, r3, #12
 8001d30:	0016      	movs	r6, r2
 8001d32:	005b      	lsls	r3, r3, #1
 8001d34:	030a      	lsls	r2, r1, #12
 8001d36:	0049      	lsls	r1, r1, #1
 8001d38:	0b12      	lsrs	r2, r2, #12
 8001d3a:	0d49      	lsrs	r1, r1, #21
 8001d3c:	0b24      	lsrs	r4, r4, #12
 8001d3e:	0d5b      	lsrs	r3, r3, #21
 8001d40:	4281      	cmp	r1, r0
 8001d42:	d008      	beq.n	8001d56 <__aeabi_dcmpun+0x2e>
 8001d44:	4a06      	ldr	r2, [pc, #24]	; (8001d60 <__aeabi_dcmpun+0x38>)
 8001d46:	2000      	movs	r0, #0
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d103      	bne.n	8001d54 <__aeabi_dcmpun+0x2c>
 8001d4c:	0020      	movs	r0, r4
 8001d4e:	4330      	orrs	r0, r6
 8001d50:	1e43      	subs	r3, r0, #1
 8001d52:	4198      	sbcs	r0, r3
 8001d54:	bd70      	pop	{r4, r5, r6, pc}
 8001d56:	2001      	movs	r0, #1
 8001d58:	432a      	orrs	r2, r5
 8001d5a:	d1fb      	bne.n	8001d54 <__aeabi_dcmpun+0x2c>
 8001d5c:	e7f2      	b.n	8001d44 <__aeabi_dcmpun+0x1c>
 8001d5e:	46c0      	nop			; (mov r8, r8)
 8001d60:	000007ff 	.word	0x000007ff

08001d64 <__aeabi_d2iz>:
 8001d64:	000a      	movs	r2, r1
 8001d66:	b530      	push	{r4, r5, lr}
 8001d68:	4c13      	ldr	r4, [pc, #76]	; (8001db8 <__aeabi_d2iz+0x54>)
 8001d6a:	0053      	lsls	r3, r2, #1
 8001d6c:	0309      	lsls	r1, r1, #12
 8001d6e:	0005      	movs	r5, r0
 8001d70:	0b09      	lsrs	r1, r1, #12
 8001d72:	2000      	movs	r0, #0
 8001d74:	0d5b      	lsrs	r3, r3, #21
 8001d76:	0fd2      	lsrs	r2, r2, #31
 8001d78:	42a3      	cmp	r3, r4
 8001d7a:	dd04      	ble.n	8001d86 <__aeabi_d2iz+0x22>
 8001d7c:	480f      	ldr	r0, [pc, #60]	; (8001dbc <__aeabi_d2iz+0x58>)
 8001d7e:	4283      	cmp	r3, r0
 8001d80:	dd02      	ble.n	8001d88 <__aeabi_d2iz+0x24>
 8001d82:	4b0f      	ldr	r3, [pc, #60]	; (8001dc0 <__aeabi_d2iz+0x5c>)
 8001d84:	18d0      	adds	r0, r2, r3
 8001d86:	bd30      	pop	{r4, r5, pc}
 8001d88:	2080      	movs	r0, #128	; 0x80
 8001d8a:	0340      	lsls	r0, r0, #13
 8001d8c:	4301      	orrs	r1, r0
 8001d8e:	480d      	ldr	r0, [pc, #52]	; (8001dc4 <__aeabi_d2iz+0x60>)
 8001d90:	1ac0      	subs	r0, r0, r3
 8001d92:	281f      	cmp	r0, #31
 8001d94:	dd08      	ble.n	8001da8 <__aeabi_d2iz+0x44>
 8001d96:	480c      	ldr	r0, [pc, #48]	; (8001dc8 <__aeabi_d2iz+0x64>)
 8001d98:	1ac3      	subs	r3, r0, r3
 8001d9a:	40d9      	lsrs	r1, r3
 8001d9c:	000b      	movs	r3, r1
 8001d9e:	4258      	negs	r0, r3
 8001da0:	2a00      	cmp	r2, #0
 8001da2:	d1f0      	bne.n	8001d86 <__aeabi_d2iz+0x22>
 8001da4:	0018      	movs	r0, r3
 8001da6:	e7ee      	b.n	8001d86 <__aeabi_d2iz+0x22>
 8001da8:	4c08      	ldr	r4, [pc, #32]	; (8001dcc <__aeabi_d2iz+0x68>)
 8001daa:	40c5      	lsrs	r5, r0
 8001dac:	46a4      	mov	ip, r4
 8001dae:	4463      	add	r3, ip
 8001db0:	4099      	lsls	r1, r3
 8001db2:	000b      	movs	r3, r1
 8001db4:	432b      	orrs	r3, r5
 8001db6:	e7f2      	b.n	8001d9e <__aeabi_d2iz+0x3a>
 8001db8:	000003fe 	.word	0x000003fe
 8001dbc:	0000041d 	.word	0x0000041d
 8001dc0:	7fffffff 	.word	0x7fffffff
 8001dc4:	00000433 	.word	0x00000433
 8001dc8:	00000413 	.word	0x00000413
 8001dcc:	fffffbed 	.word	0xfffffbed

08001dd0 <__aeabi_i2d>:
 8001dd0:	b570      	push	{r4, r5, r6, lr}
 8001dd2:	2800      	cmp	r0, #0
 8001dd4:	d016      	beq.n	8001e04 <__aeabi_i2d+0x34>
 8001dd6:	17c3      	asrs	r3, r0, #31
 8001dd8:	18c5      	adds	r5, r0, r3
 8001dda:	405d      	eors	r5, r3
 8001ddc:	0fc4      	lsrs	r4, r0, #31
 8001dde:	0028      	movs	r0, r5
 8001de0:	f000 f826 	bl	8001e30 <__clzsi2>
 8001de4:	4a11      	ldr	r2, [pc, #68]	; (8001e2c <__aeabi_i2d+0x5c>)
 8001de6:	1a12      	subs	r2, r2, r0
 8001de8:	280a      	cmp	r0, #10
 8001dea:	dc16      	bgt.n	8001e1a <__aeabi_i2d+0x4a>
 8001dec:	0003      	movs	r3, r0
 8001dee:	002e      	movs	r6, r5
 8001df0:	3315      	adds	r3, #21
 8001df2:	409e      	lsls	r6, r3
 8001df4:	230b      	movs	r3, #11
 8001df6:	1a18      	subs	r0, r3, r0
 8001df8:	40c5      	lsrs	r5, r0
 8001dfa:	0552      	lsls	r2, r2, #21
 8001dfc:	032d      	lsls	r5, r5, #12
 8001dfe:	0b2d      	lsrs	r5, r5, #12
 8001e00:	0d53      	lsrs	r3, r2, #21
 8001e02:	e003      	b.n	8001e0c <__aeabi_i2d+0x3c>
 8001e04:	2400      	movs	r4, #0
 8001e06:	2300      	movs	r3, #0
 8001e08:	2500      	movs	r5, #0
 8001e0a:	2600      	movs	r6, #0
 8001e0c:	051b      	lsls	r3, r3, #20
 8001e0e:	432b      	orrs	r3, r5
 8001e10:	07e4      	lsls	r4, r4, #31
 8001e12:	4323      	orrs	r3, r4
 8001e14:	0030      	movs	r0, r6
 8001e16:	0019      	movs	r1, r3
 8001e18:	bd70      	pop	{r4, r5, r6, pc}
 8001e1a:	380b      	subs	r0, #11
 8001e1c:	4085      	lsls	r5, r0
 8001e1e:	0552      	lsls	r2, r2, #21
 8001e20:	032d      	lsls	r5, r5, #12
 8001e22:	2600      	movs	r6, #0
 8001e24:	0b2d      	lsrs	r5, r5, #12
 8001e26:	0d53      	lsrs	r3, r2, #21
 8001e28:	e7f0      	b.n	8001e0c <__aeabi_i2d+0x3c>
 8001e2a:	46c0      	nop			; (mov r8, r8)
 8001e2c:	0000041e 	.word	0x0000041e

08001e30 <__clzsi2>:
 8001e30:	211c      	movs	r1, #28
 8001e32:	2301      	movs	r3, #1
 8001e34:	041b      	lsls	r3, r3, #16
 8001e36:	4298      	cmp	r0, r3
 8001e38:	d301      	bcc.n	8001e3e <__clzsi2+0xe>
 8001e3a:	0c00      	lsrs	r0, r0, #16
 8001e3c:	3910      	subs	r1, #16
 8001e3e:	0a1b      	lsrs	r3, r3, #8
 8001e40:	4298      	cmp	r0, r3
 8001e42:	d301      	bcc.n	8001e48 <__clzsi2+0x18>
 8001e44:	0a00      	lsrs	r0, r0, #8
 8001e46:	3908      	subs	r1, #8
 8001e48:	091b      	lsrs	r3, r3, #4
 8001e4a:	4298      	cmp	r0, r3
 8001e4c:	d301      	bcc.n	8001e52 <__clzsi2+0x22>
 8001e4e:	0900      	lsrs	r0, r0, #4
 8001e50:	3904      	subs	r1, #4
 8001e52:	a202      	add	r2, pc, #8	; (adr r2, 8001e5c <__clzsi2+0x2c>)
 8001e54:	5c10      	ldrb	r0, [r2, r0]
 8001e56:	1840      	adds	r0, r0, r1
 8001e58:	4770      	bx	lr
 8001e5a:	46c0      	nop			; (mov r8, r8)
 8001e5c:	02020304 	.word	0x02020304
 8001e60:	01010101 	.word	0x01010101
	...

08001e6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e72:	f000 fd15 	bl	80028a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e76:	f000 f93d 	bl	80020f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e7a:	f000 fa3d 	bl	80022f8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001e7e:	f000 fa15 	bl	80022ac <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001e82:	f000 f9e3 	bl	800224c <MX_USART2_UART_Init>
  MX_ADC_Init();
 8001e86:	f000 f985 	bl	8002194 <MX_ADC_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  pollADC();
 8001e8a:	f000 fb21 	bl	80024d0 <pollADC>
    /* USER CODE BEGIN 3 */
	  if (delay != 50){
 8001e8e:	4b8b      	ldr	r3, [pc, #556]	; (80020bc <main+0x250>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	2b32      	cmp	r3, #50	; 0x32
 8001e94:	d043      	beq.n	8001f1e <main+0xb2>
	      	   if (delay == 200){
 8001e96:	4b89      	ldr	r3, [pc, #548]	; (80020bc <main+0x250>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	2bc8      	cmp	r3, #200	; 0xc8
 8001e9c:	d13f      	bne.n	8001f1e <main+0xb2>
	      	   		if(	val < 3000){
 8001e9e:	4b88      	ldr	r3, [pc, #544]	; (80020c0 <main+0x254>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a88      	ldr	r2, [pc, #544]	; (80020c4 <main+0x258>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d83a      	bhi.n	8001f1e <main+0xb2>
	      	   		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET); // TOGGLE GREEN TO SHOW MASSAGE READY
 8001ea8:	2380      	movs	r3, #128	; 0x80
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	4886      	ldr	r0, [pc, #536]	; (80020c8 <main+0x25c>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	0019      	movs	r1, r3
 8001eb2:	f001 fd6b 	bl	800398c <HAL_GPIO_WritePin>
	      	   			HAL_Delay(delay);
 8001eb6:	4b81      	ldr	r3, [pc, #516]	; (80020bc <main+0x250>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	0018      	movs	r0, r3
 8001ebc:	f000 fd54 	bl	8002968 <HAL_Delay>
	      	   			pollADC();
 8001ec0:	f000 fb06 	bl	80024d0 <pollADC>
	      	   			if(val > 3000){
 8001ec4:	4b7e      	ldr	r3, [pc, #504]	; (80020c0 <main+0x254>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a80      	ldr	r2, [pc, #512]	; (80020cc <main+0x260>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d927      	bls.n	8001f1e <main+0xb2>
	      	   				HAL_Delay(delay);
 8001ece:	4b7b      	ldr	r3, [pc, #492]	; (80020bc <main+0x250>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	0018      	movs	r0, r3
 8001ed4:	f000 fd48 	bl	8002968 <HAL_Delay>
	      	   				pollADC();
 8001ed8:	f000 fafa 	bl	80024d0 <pollADC>
	      	   				if(val < 3000){
 8001edc:	4b78      	ldr	r3, [pc, #480]	; (80020c0 <main+0x254>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a78      	ldr	r2, [pc, #480]	; (80020c4 <main+0x258>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d81b      	bhi.n	8001f1e <main+0xb2>
	      	   					HAL_Delay(delay);
 8001ee6:	4b75      	ldr	r3, [pc, #468]	; (80020bc <main+0x250>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	0018      	movs	r0, r3
 8001eec:	f000 fd3c 	bl	8002968 <HAL_Delay>
	      	   					pollADC();
 8001ef0:	f000 faee 	bl	80024d0 <pollADC>
	      	   					if (val > 3000){
 8001ef4:	4b72      	ldr	r3, [pc, #456]	; (80020c0 <main+0x254>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a74      	ldr	r2, [pc, #464]	; (80020cc <main+0x260>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d90f      	bls.n	8001f1e <main+0xb2>
	      	   						HAL_Delay(delay);
 8001efe:	4b6f      	ldr	r3, [pc, #444]	; (80020bc <main+0x250>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	0018      	movs	r0, r3
 8001f04:	f000 fd30 	bl	8002968 <HAL_Delay>
	      	   					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET); // TOGGLE GREEN TO SHOW MASSAGE READY TO GET DATA
 8001f08:	2380      	movs	r3, #128	; 0x80
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	486e      	ldr	r0, [pc, #440]	; (80020c8 <main+0x25c>)
 8001f0e:	2201      	movs	r2, #1
 8001f10:	0019      	movs	r1, r3
 8001f12:	f001 fd3b 	bl	800398c <HAL_GPIO_WritePin>
	      	   						delay = 500;
 8001f16:	4b69      	ldr	r3, [pc, #420]	; (80020bc <main+0x250>)
 8001f18:	22fa      	movs	r2, #250	; 0xfa
 8001f1a:	0052      	lsls	r2, r2, #1
 8001f1c:	601a      	str	r2, [r3, #0]
	      	   					}
	      	   				}
	      	   			}
	      	   		}
	      	   	}
	  if (delay == 500){
 8001f1e:	4b67      	ldr	r3, [pc, #412]	; (80020bc <main+0x250>)
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	23fa      	movs	r3, #250	; 0xfa
 8001f24:	005b      	lsls	r3, r3, #1
 8001f26:	429a      	cmp	r2, r3
 8001f28:	d000      	beq.n	8001f2c <main+0xc0>
 8001f2a:	e0a3      	b.n	8002074 <main+0x208>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET); // SET BLUE LED HIGH TO SHOW READY TO READ DATA
 8001f2c:	2380      	movs	r3, #128	; 0x80
 8001f2e:	005b      	lsls	r3, r3, #1
 8001f30:	4865      	ldr	r0, [pc, #404]	; (80020c8 <main+0x25c>)
 8001f32:	2201      	movs	r2, #1
 8001f34:	0019      	movs	r1, r3
 8001f36:	f001 fd29 	bl	800398c <HAL_GPIO_WritePin>
		  for  (counter = 0 ; counter <12 ; counter++){
 8001f3a:	4b65      	ldr	r3, [pc, #404]	; (80020d0 <main+0x264>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	601a      	str	r2, [r3, #0]
 8001f40:	e02c      	b.n	8001f9c <main+0x130>
			  pollADC();// LDR DATA IS SAMPLED
 8001f42:	f000 fac5 	bl	80024d0 <pollADC>
			  if (val < 3000){// COMPARE VALUE TO A SET VALUE
 8001f46:	4b5e      	ldr	r3, [pc, #376]	; (80020c0 <main+0x254>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a5e      	ldr	r2, [pc, #376]	; (80020c4 <main+0x258>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d803      	bhi.n	8001f58 <main+0xec>
				  b = 1; // IF SMALL THE IT IS AN LED OF READING AND B IS SET
 8001f50:	4b60      	ldr	r3, [pc, #384]	; (80020d4 <main+0x268>)
 8001f52:	2201      	movs	r2, #1
 8001f54:	601a      	str	r2, [r3, #0]
 8001f56:	e002      	b.n	8001f5e <main+0xf2>
			  }
			  else{b=0;}// ELSS IT IS A HIGH AND BE IS SET
 8001f58:	4b5e      	ldr	r3, [pc, #376]	; (80020d4 <main+0x268>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	601a      	str	r2, [r3, #0]
			  buffer[counter] = b;
 8001f5e:	4b5d      	ldr	r3, [pc, #372]	; (80020d4 <main+0x268>)
 8001f60:	6819      	ldr	r1, [r3, #0]
 8001f62:	4b5b      	ldr	r3, [pc, #364]	; (80020d0 <main+0x264>)
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	4b5c      	ldr	r3, [pc, #368]	; (80020d8 <main+0x26c>)
 8001f68:	0092      	lsls	r2, r2, #2
 8001f6a:	50d1      	str	r1, [r2, r3]
			  sprintf(buffer1, "transmit  value:\n %d\r\n", b);//ITS STORD IN A BUFFER THAT WILL BE PRINTED ON PUTTY
 8001f6c:	4b59      	ldr	r3, [pc, #356]	; (80020d4 <main+0x268>)
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	495a      	ldr	r1, [pc, #360]	; (80020dc <main+0x270>)
 8001f72:	4b5b      	ldr	r3, [pc, #364]	; (80020e0 <main+0x274>)
 8001f74:	0018      	movs	r0, r3
 8001f76:	f002 fe03 	bl	8004b80 <siprintf>
			  HAL_UART_Transmit(&huart2, (uint8_t*)buffer1, sizeof(buffer1), 500);
 8001f7a:	23fa      	movs	r3, #250	; 0xfa
 8001f7c:	005b      	lsls	r3, r3, #1
 8001f7e:	4958      	ldr	r1, [pc, #352]	; (80020e0 <main+0x274>)
 8001f80:	4858      	ldr	r0, [pc, #352]	; (80020e4 <main+0x278>)
 8001f82:	2220      	movs	r2, #32
 8001f84:	f002 fa20 	bl	80043c8 <HAL_UART_Transmit>
			  HAL_Delay(delay);// THE DELAY IS SET THIS IS DONE TO MATCH THE LED TIMEING AND TO MAKE SURE THE SAMPLE DATA IS THE SAME
 8001f88:	4b4c      	ldr	r3, [pc, #304]	; (80020bc <main+0x250>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	0018      	movs	r0, r3
 8001f8e:	f000 fceb 	bl	8002968 <HAL_Delay>
		  for  (counter = 0 ; counter <12 ; counter++){
 8001f92:	4b4f      	ldr	r3, [pc, #316]	; (80020d0 <main+0x264>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	1c5a      	adds	r2, r3, #1
 8001f98:	4b4d      	ldr	r3, [pc, #308]	; (80020d0 <main+0x264>)
 8001f9a:	601a      	str	r2, [r3, #0]
 8001f9c:	4b4c      	ldr	r3, [pc, #304]	; (80020d0 <main+0x264>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2b0b      	cmp	r3, #11
 8001fa2:	ddce      	ble.n	8001f42 <main+0xd6>
		  }

		  if (counter != 12){for(int i=0; i<5;i++){ // IF THERE ARE ANY TIMING ERRORS THEN THE GREEN LED WILL FLASH TO SHOW IT
 8001fa4:	4b4a      	ldr	r3, [pc, #296]	; (80020d0 <main+0x264>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2b0c      	cmp	r3, #12
 8001faa:	d012      	beq.n	8001fd2 <main+0x166>
 8001fac:	2300      	movs	r3, #0
 8001fae:	607b      	str	r3, [r7, #4]
 8001fb0:	e00c      	b.n	8001fcc <main+0x160>
			  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_9);
 8001fb2:	2380      	movs	r3, #128	; 0x80
 8001fb4:	009b      	lsls	r3, r3, #2
 8001fb6:	4a44      	ldr	r2, [pc, #272]	; (80020c8 <main+0x25c>)
 8001fb8:	0019      	movs	r1, r3
 8001fba:	0010      	movs	r0, r2
 8001fbc:	f001 fd03 	bl	80039c6 <HAL_GPIO_TogglePin>
			  HAL_Delay(100);}
 8001fc0:	2064      	movs	r0, #100	; 0x64
 8001fc2:	f000 fcd1 	bl	8002968 <HAL_Delay>
		  if (counter != 12){for(int i=0; i<5;i++){ // IF THERE ARE ANY TIMING ERRORS THEN THE GREEN LED WILL FLASH TO SHOW IT
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	3301      	adds	r3, #1
 8001fca:	607b      	str	r3, [r7, #4]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2b04      	cmp	r3, #4
 8001fd0:	ddef      	ble.n	8001fb2 <main+0x146>
		  }
		  // CONVERT THE BINARY DATA TO ITS ADC EQUVALENT AND HANCE IT MUST MATCH THE GIVEN ADC VALUE
		  inversCounter = counter -1;
 8001fd2:	4b3f      	ldr	r3, [pc, #252]	; (80020d0 <main+0x264>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	1e5a      	subs	r2, r3, #1
 8001fd8:	4b43      	ldr	r3, [pc, #268]	; (80020e8 <main+0x27c>)
 8001fda:	601a      	str	r2, [r3, #0]
		  for (int i = 0; i < counter; i++){
 8001fdc:	2300      	movs	r3, #0
 8001fde:	603b      	str	r3, [r7, #0]
 8001fe0:	e025      	b.n	800202e <main+0x1c2>
			  binary = binary + (int)pow(2,inversCounter)*buffer[i];
 8001fe2:	4b41      	ldr	r3, [pc, #260]	; (80020e8 <main+0x27c>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	0018      	movs	r0, r3
 8001fe8:	f7ff fef2 	bl	8001dd0 <__aeabi_i2d>
 8001fec:	0002      	movs	r2, r0
 8001fee:	000b      	movs	r3, r1
 8001ff0:	2000      	movs	r0, #0
 8001ff2:	2180      	movs	r1, #128	; 0x80
 8001ff4:	05c9      	lsls	r1, r1, #23
 8001ff6:	f003 fa2d 	bl	8005454 <pow>
 8001ffa:	0002      	movs	r2, r0
 8001ffc:	000b      	movs	r3, r1
 8001ffe:	0010      	movs	r0, r2
 8002000:	0019      	movs	r1, r3
 8002002:	f7ff feaf 	bl	8001d64 <__aeabi_d2iz>
 8002006:	0001      	movs	r1, r0
 8002008:	4b33      	ldr	r3, [pc, #204]	; (80020d8 <main+0x26c>)
 800200a:	683a      	ldr	r2, [r7, #0]
 800200c:	0092      	lsls	r2, r2, #2
 800200e:	58d3      	ldr	r3, [r2, r3]
 8002010:	434b      	muls	r3, r1
 8002012:	001a      	movs	r2, r3
 8002014:	4b35      	ldr	r3, [pc, #212]	; (80020ec <main+0x280>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	18d2      	adds	r2, r2, r3
 800201a:	4b34      	ldr	r3, [pc, #208]	; (80020ec <main+0x280>)
 800201c:	601a      	str	r2, [r3, #0]
			  inversCounter--;
 800201e:	4b32      	ldr	r3, [pc, #200]	; (80020e8 <main+0x27c>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	1e5a      	subs	r2, r3, #1
 8002024:	4b30      	ldr	r3, [pc, #192]	; (80020e8 <main+0x27c>)
 8002026:	601a      	str	r2, [r3, #0]
		  for (int i = 0; i < counter; i++){
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	3301      	adds	r3, #1
 800202c:	603b      	str	r3, [r7, #0]
 800202e:	4b28      	ldr	r3, [pc, #160]	; (80020d0 <main+0x264>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	683a      	ldr	r2, [r7, #0]
 8002034:	429a      	cmp	r2, r3
 8002036:	dbd4      	blt.n	8001fe2 <main+0x176>
		  }
		  sprintf(buffer1, "Decimal ADC:\n %d\r\n", binary);//ITS STORD IN A BUFFER THAT WILL BE PRINTED ON PUTTY
 8002038:	4b2c      	ldr	r3, [pc, #176]	; (80020ec <main+0x280>)
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	492c      	ldr	r1, [pc, #176]	; (80020f0 <main+0x284>)
 800203e:	4b28      	ldr	r3, [pc, #160]	; (80020e0 <main+0x274>)
 8002040:	0018      	movs	r0, r3
 8002042:	f002 fd9d 	bl	8004b80 <siprintf>
		  HAL_UART_Transmit(&huart2, (uint8_t*)buffer1, sizeof(buffer1), 500);
 8002046:	23fa      	movs	r3, #250	; 0xfa
 8002048:	005b      	lsls	r3, r3, #1
 800204a:	4925      	ldr	r1, [pc, #148]	; (80020e0 <main+0x274>)
 800204c:	4825      	ldr	r0, [pc, #148]	; (80020e4 <main+0x278>)
 800204e:	2220      	movs	r2, #32
 8002050:	f002 f9ba 	bl	80043c8 <HAL_UART_Transmit>
		  binary = 0;// AFTER TRANSMISSION REST VALUE FOR NEXT DATA SAMPLE
 8002054:	4b25      	ldr	r3, [pc, #148]	; (80020ec <main+0x280>)
 8002056:	2200      	movs	r2, #0
 8002058:	601a      	str	r2, [r3, #0]
		  counter = 0;// RESET FOR NEXT DATA SAMPLE
 800205a:	4b1d      	ldr	r3, [pc, #116]	; (80020d0 <main+0x264>)
 800205c:	2200      	movs	r2, #0
 800205e:	601a      	str	r2, [r3, #0]
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);// SHOWS THAT DATA IS DONE RECIVING AND WILL TURN OF BLUE LED
 8002060:	2380      	movs	r3, #128	; 0x80
 8002062:	005b      	lsls	r3, r3, #1
 8002064:	4818      	ldr	r0, [pc, #96]	; (80020c8 <main+0x25c>)
 8002066:	2200      	movs	r2, #0
 8002068:	0019      	movs	r1, r3
 800206a:	f001 fc8f 	bl	800398c <HAL_GPIO_WritePin>
		  delay = 100;
 800206e:	4b13      	ldr	r3, [pc, #76]	; (80020bc <main+0x250>)
 8002070:	2264      	movs	r2, #100	; 0x64
 8002072:	601a      	str	r2, [r3, #0]
	  }
	  if(delay == 100){
 8002074:	4b11      	ldr	r3, [pc, #68]	; (80020bc <main+0x250>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	2b64      	cmp	r3, #100	; 0x64
 800207a:	d000      	beq.n	800207e <main+0x212>
 800207c:	e705      	b.n	8001e8a <main+0x1e>
		  pollADC();
 800207e:	f000 fa27 	bl	80024d0 <pollADC>
		  if(val < 3000){// CHECKS IF END BIT IS CORRECT
 8002082:	4b0f      	ldr	r3, [pc, #60]	; (80020c0 <main+0x254>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a0f      	ldr	r2, [pc, #60]	; (80020c4 <main+0x258>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d900      	bls.n	800208e <main+0x222>
 800208c:	e6fd      	b.n	8001e8a <main+0x1e>
			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET); // TOGGLE GREEN TO SHOW MASSAGE done AND START OF END BIT
 800208e:	2380      	movs	r3, #128	; 0x80
 8002090:	009b      	lsls	r3, r3, #2
 8002092:	480d      	ldr	r0, [pc, #52]	; (80020c8 <main+0x25c>)
 8002094:	2200      	movs	r2, #0
 8002096:	0019      	movs	r1, r3
 8002098:	f001 fc78 	bl	800398c <HAL_GPIO_WritePin>
			  HAL_Delay(900);
 800209c:	23e1      	movs	r3, #225	; 0xe1
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	0018      	movs	r0, r3
 80020a2:	f000 fc61 	bl	8002968 <HAL_Delay>
			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);// THIS IS TO SHOW END BIT WAS SEEN
 80020a6:	2380      	movs	r3, #128	; 0x80
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	4807      	ldr	r0, [pc, #28]	; (80020c8 <main+0x25c>)
 80020ac:	2201      	movs	r2, #1
 80020ae:	0019      	movs	r1, r3
 80020b0:	f001 fc6c 	bl	800398c <HAL_GPIO_WritePin>
			  delay = 200;//NEW DELAY VALUE IS SET FOR THE RECEIVER TO GO BACK TO WAITING FOR THE START BIT
 80020b4:	4b01      	ldr	r3, [pc, #4]	; (80020bc <main+0x250>)
 80020b6:	22c8      	movs	r2, #200	; 0xc8
 80020b8:	601a      	str	r2, [r3, #0]
	  pollADC();
 80020ba:	e6e6      	b.n	8001e8a <main+0x1e>
 80020bc:	20000000 	.word	0x20000000
 80020c0:	200001dc 	.word	0x200001dc
 80020c4:	00000bb7 	.word	0x00000bb7
 80020c8:	48000800 	.word	0x48000800
 80020cc:	00000bb8 	.word	0x00000bb8
 80020d0:	2000023c 	.word	0x2000023c
 80020d4:	200001e0 	.word	0x200001e0
 80020d8:	20000208 	.word	0x20000208
 80020dc:	08006228 	.word	0x08006228
 80020e0:	200001e8 	.word	0x200001e8
 80020e4:	20000114 	.word	0x20000114
 80020e8:	20000240 	.word	0x20000240
 80020ec:	200001e4 	.word	0x200001e4
 80020f0:	08006240 	.word	0x08006240

080020f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020f4:	b590      	push	{r4, r7, lr}
 80020f6:	b091      	sub	sp, #68	; 0x44
 80020f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020fa:	2410      	movs	r4, #16
 80020fc:	193b      	adds	r3, r7, r4
 80020fe:	0018      	movs	r0, r3
 8002100:	2330      	movs	r3, #48	; 0x30
 8002102:	001a      	movs	r2, r3
 8002104:	2100      	movs	r1, #0
 8002106:	f002 fd33 	bl	8004b70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800210a:	003b      	movs	r3, r7
 800210c:	0018      	movs	r0, r3
 800210e:	2310      	movs	r3, #16
 8002110:	001a      	movs	r2, r3
 8002112:	2100      	movs	r1, #0
 8002114:	f002 fd2c 	bl	8004b70 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8002118:	0021      	movs	r1, r4
 800211a:	187b      	adds	r3, r7, r1
 800211c:	2212      	movs	r2, #18
 800211e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002120:	187b      	adds	r3, r7, r1
 8002122:	2201      	movs	r2, #1
 8002124:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8002126:	187b      	adds	r3, r7, r1
 8002128:	2201      	movs	r2, #1
 800212a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800212c:	187b      	adds	r3, r7, r1
 800212e:	2210      	movs	r2, #16
 8002130:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8002132:	187b      	adds	r3, r7, r1
 8002134:	2210      	movs	r2, #16
 8002136:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002138:	187b      	adds	r3, r7, r1
 800213a:	2202      	movs	r2, #2
 800213c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800213e:	187b      	adds	r3, r7, r1
 8002140:	2200      	movs	r2, #0
 8002142:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8002144:	187b      	adds	r3, r7, r1
 8002146:	22a0      	movs	r2, #160	; 0xa0
 8002148:	0392      	lsls	r2, r2, #14
 800214a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800214c:	187b      	adds	r3, r7, r1
 800214e:	2200      	movs	r2, #0
 8002150:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002152:	187b      	adds	r3, r7, r1
 8002154:	0018      	movs	r0, r3
 8002156:	f001 fc77 	bl	8003a48 <HAL_RCC_OscConfig>
 800215a:	1e03      	subs	r3, r0, #0
 800215c:	d001      	beq.n	8002162 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800215e:	f000 f9e3 	bl	8002528 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002162:	003b      	movs	r3, r7
 8002164:	2207      	movs	r2, #7
 8002166:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002168:	003b      	movs	r3, r7
 800216a:	2202      	movs	r2, #2
 800216c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800216e:	003b      	movs	r3, r7
 8002170:	2200      	movs	r2, #0
 8002172:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002174:	003b      	movs	r3, r7
 8002176:	2200      	movs	r2, #0
 8002178:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800217a:	003b      	movs	r3, r7
 800217c:	2101      	movs	r1, #1
 800217e:	0018      	movs	r0, r3
 8002180:	f001 ff7c 	bl	800407c <HAL_RCC_ClockConfig>
 8002184:	1e03      	subs	r3, r0, #0
 8002186:	d001      	beq.n	800218c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002188:	f000 f9ce 	bl	8002528 <Error_Handler>
  }
}
 800218c:	46c0      	nop			; (mov r8, r8)
 800218e:	46bd      	mov	sp, r7
 8002190:	b011      	add	sp, #68	; 0x44
 8002192:	bd90      	pop	{r4, r7, pc}

08002194 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800219a:	1d3b      	adds	r3, r7, #4
 800219c:	0018      	movs	r0, r3
 800219e:	230c      	movs	r3, #12
 80021a0:	001a      	movs	r2, r3
 80021a2:	2100      	movs	r1, #0
 80021a4:	f002 fce4 	bl	8004b70 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80021a8:	4b26      	ldr	r3, [pc, #152]	; (8002244 <MX_ADC_Init+0xb0>)
 80021aa:	4a27      	ldr	r2, [pc, #156]	; (8002248 <MX_ADC_Init+0xb4>)
 80021ac:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80021ae:	4b25      	ldr	r3, [pc, #148]	; (8002244 <MX_ADC_Init+0xb0>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80021b4:	4b23      	ldr	r3, [pc, #140]	; (8002244 <MX_ADC_Init+0xb0>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80021ba:	4b22      	ldr	r3, [pc, #136]	; (8002244 <MX_ADC_Init+0xb0>)
 80021bc:	2200      	movs	r2, #0
 80021be:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80021c0:	4b20      	ldr	r3, [pc, #128]	; (8002244 <MX_ADC_Init+0xb0>)
 80021c2:	2201      	movs	r2, #1
 80021c4:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80021c6:	4b1f      	ldr	r3, [pc, #124]	; (8002244 <MX_ADC_Init+0xb0>)
 80021c8:	2204      	movs	r2, #4
 80021ca:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80021cc:	4b1d      	ldr	r3, [pc, #116]	; (8002244 <MX_ADC_Init+0xb0>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80021d2:	4b1c      	ldr	r3, [pc, #112]	; (8002244 <MX_ADC_Init+0xb0>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80021d8:	4b1a      	ldr	r3, [pc, #104]	; (8002244 <MX_ADC_Init+0xb0>)
 80021da:	2200      	movs	r2, #0
 80021dc:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80021de:	4b19      	ldr	r3, [pc, #100]	; (8002244 <MX_ADC_Init+0xb0>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80021e4:	4b17      	ldr	r3, [pc, #92]	; (8002244 <MX_ADC_Init+0xb0>)
 80021e6:	22c2      	movs	r2, #194	; 0xc2
 80021e8:	32ff      	adds	r2, #255	; 0xff
 80021ea:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80021ec:	4b15      	ldr	r3, [pc, #84]	; (8002244 <MX_ADC_Init+0xb0>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 80021f2:	4b14      	ldr	r3, [pc, #80]	; (8002244 <MX_ADC_Init+0xb0>)
 80021f4:	2224      	movs	r2, #36	; 0x24
 80021f6:	2100      	movs	r1, #0
 80021f8:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80021fa:	4b12      	ldr	r3, [pc, #72]	; (8002244 <MX_ADC_Init+0xb0>)
 80021fc:	2201      	movs	r2, #1
 80021fe:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8002200:	4b10      	ldr	r3, [pc, #64]	; (8002244 <MX_ADC_Init+0xb0>)
 8002202:	0018      	movs	r0, r3
 8002204:	f000 fbd4 	bl	80029b0 <HAL_ADC_Init>
 8002208:	1e03      	subs	r3, r0, #0
 800220a:	d001      	beq.n	8002210 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 800220c:	f000 f98c 	bl	8002528 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8002210:	1d3b      	adds	r3, r7, #4
 8002212:	2207      	movs	r2, #7
 8002214:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8002216:	1d3b      	adds	r3, r7, #4
 8002218:	2280      	movs	r2, #128	; 0x80
 800221a:	0152      	lsls	r2, r2, #5
 800221c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800221e:	1d3b      	adds	r3, r7, #4
 8002220:	2280      	movs	r2, #128	; 0x80
 8002222:	0552      	lsls	r2, r2, #21
 8002224:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002226:	1d3a      	adds	r2, r7, #4
 8002228:	4b06      	ldr	r3, [pc, #24]	; (8002244 <MX_ADC_Init+0xb0>)
 800222a:	0011      	movs	r1, r2
 800222c:	0018      	movs	r0, r3
 800222e:	f000 fec7 	bl	8002fc0 <HAL_ADC_ConfigChannel>
 8002232:	1e03      	subs	r3, r0, #0
 8002234:	d001      	beq.n	800223a <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8002236:	f000 f977 	bl	8002528 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800223a:	46c0      	nop			; (mov r8, r8)
 800223c:	46bd      	mov	sp, r7
 800223e:	b004      	add	sp, #16
 8002240:	bd80      	pop	{r7, pc}
 8002242:	46c0      	nop			; (mov r8, r8)
 8002244:	20000090 	.word	0x20000090
 8002248:	40012400 	.word	0x40012400

0800224c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002250:	4b14      	ldr	r3, [pc, #80]	; (80022a4 <MX_USART2_UART_Init+0x58>)
 8002252:	4a15      	ldr	r2, [pc, #84]	; (80022a8 <MX_USART2_UART_Init+0x5c>)
 8002254:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002256:	4b13      	ldr	r3, [pc, #76]	; (80022a4 <MX_USART2_UART_Init+0x58>)
 8002258:	2296      	movs	r2, #150	; 0x96
 800225a:	0192      	lsls	r2, r2, #6
 800225c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800225e:	4b11      	ldr	r3, [pc, #68]	; (80022a4 <MX_USART2_UART_Init+0x58>)
 8002260:	2200      	movs	r2, #0
 8002262:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002264:	4b0f      	ldr	r3, [pc, #60]	; (80022a4 <MX_USART2_UART_Init+0x58>)
 8002266:	2200      	movs	r2, #0
 8002268:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800226a:	4b0e      	ldr	r3, [pc, #56]	; (80022a4 <MX_USART2_UART_Init+0x58>)
 800226c:	2200      	movs	r2, #0
 800226e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002270:	4b0c      	ldr	r3, [pc, #48]	; (80022a4 <MX_USART2_UART_Init+0x58>)
 8002272:	220c      	movs	r2, #12
 8002274:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002276:	4b0b      	ldr	r3, [pc, #44]	; (80022a4 <MX_USART2_UART_Init+0x58>)
 8002278:	2200      	movs	r2, #0
 800227a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800227c:	4b09      	ldr	r3, [pc, #36]	; (80022a4 <MX_USART2_UART_Init+0x58>)
 800227e:	2200      	movs	r2, #0
 8002280:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002282:	4b08      	ldr	r3, [pc, #32]	; (80022a4 <MX_USART2_UART_Init+0x58>)
 8002284:	2200      	movs	r2, #0
 8002286:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002288:	4b06      	ldr	r3, [pc, #24]	; (80022a4 <MX_USART2_UART_Init+0x58>)
 800228a:	2200      	movs	r2, #0
 800228c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800228e:	4b05      	ldr	r3, [pc, #20]	; (80022a4 <MX_USART2_UART_Init+0x58>)
 8002290:	0018      	movs	r0, r3
 8002292:	f002 f845 	bl	8004320 <HAL_UART_Init>
 8002296:	1e03      	subs	r3, r0, #0
 8002298:	d001      	beq.n	800229e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800229a:	f000 f945 	bl	8002528 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800229e:	46c0      	nop			; (mov r8, r8)
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	20000114 	.word	0x20000114
 80022a8:	40004400 	.word	0x40004400

080022ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80022b2:	4b10      	ldr	r3, [pc, #64]	; (80022f4 <MX_DMA_Init+0x48>)
 80022b4:	695a      	ldr	r2, [r3, #20]
 80022b6:	4b0f      	ldr	r3, [pc, #60]	; (80022f4 <MX_DMA_Init+0x48>)
 80022b8:	2101      	movs	r1, #1
 80022ba:	430a      	orrs	r2, r1
 80022bc:	615a      	str	r2, [r3, #20]
 80022be:	4b0d      	ldr	r3, [pc, #52]	; (80022f4 <MX_DMA_Init+0x48>)
 80022c0:	695b      	ldr	r3, [r3, #20]
 80022c2:	2201      	movs	r2, #1
 80022c4:	4013      	ands	r3, r2
 80022c6:	607b      	str	r3, [r7, #4]
 80022c8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80022ca:	2200      	movs	r2, #0
 80022cc:	2100      	movs	r1, #0
 80022ce:	2009      	movs	r0, #9
 80022d0:	f001 f8b4 	bl	800343c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80022d4:	2009      	movs	r0, #9
 80022d6:	f001 f8c6 	bl	8003466 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 80022da:	2200      	movs	r2, #0
 80022dc:	2100      	movs	r1, #0
 80022de:	200b      	movs	r0, #11
 80022e0:	f001 f8ac 	bl	800343c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 80022e4:	200b      	movs	r0, #11
 80022e6:	f001 f8be 	bl	8003466 <HAL_NVIC_EnableIRQ>

}
 80022ea:	46c0      	nop			; (mov r8, r8)
 80022ec:	46bd      	mov	sp, r7
 80022ee:	b002      	add	sp, #8
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	46c0      	nop			; (mov r8, r8)
 80022f4:	40021000 	.word	0x40021000

080022f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80022f8:	b590      	push	{r4, r7, lr}
 80022fa:	b08b      	sub	sp, #44	; 0x2c
 80022fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022fe:	2414      	movs	r4, #20
 8002300:	193b      	adds	r3, r7, r4
 8002302:	0018      	movs	r0, r3
 8002304:	2314      	movs	r3, #20
 8002306:	001a      	movs	r2, r3
 8002308:	2100      	movs	r1, #0
 800230a:	f002 fc31 	bl	8004b70 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800230e:	4b53      	ldr	r3, [pc, #332]	; (800245c <MX_GPIO_Init+0x164>)
 8002310:	695a      	ldr	r2, [r3, #20]
 8002312:	4b52      	ldr	r3, [pc, #328]	; (800245c <MX_GPIO_Init+0x164>)
 8002314:	2180      	movs	r1, #128	; 0x80
 8002316:	03c9      	lsls	r1, r1, #15
 8002318:	430a      	orrs	r2, r1
 800231a:	615a      	str	r2, [r3, #20]
 800231c:	4b4f      	ldr	r3, [pc, #316]	; (800245c <MX_GPIO_Init+0x164>)
 800231e:	695a      	ldr	r2, [r3, #20]
 8002320:	2380      	movs	r3, #128	; 0x80
 8002322:	03db      	lsls	r3, r3, #15
 8002324:	4013      	ands	r3, r2
 8002326:	613b      	str	r3, [r7, #16]
 8002328:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800232a:	4b4c      	ldr	r3, [pc, #304]	; (800245c <MX_GPIO_Init+0x164>)
 800232c:	695a      	ldr	r2, [r3, #20]
 800232e:	4b4b      	ldr	r3, [pc, #300]	; (800245c <MX_GPIO_Init+0x164>)
 8002330:	2180      	movs	r1, #128	; 0x80
 8002332:	0289      	lsls	r1, r1, #10
 8002334:	430a      	orrs	r2, r1
 8002336:	615a      	str	r2, [r3, #20]
 8002338:	4b48      	ldr	r3, [pc, #288]	; (800245c <MX_GPIO_Init+0x164>)
 800233a:	695a      	ldr	r2, [r3, #20]
 800233c:	2380      	movs	r3, #128	; 0x80
 800233e:	029b      	lsls	r3, r3, #10
 8002340:	4013      	ands	r3, r2
 8002342:	60fb      	str	r3, [r7, #12]
 8002344:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002346:	4b45      	ldr	r3, [pc, #276]	; (800245c <MX_GPIO_Init+0x164>)
 8002348:	695a      	ldr	r2, [r3, #20]
 800234a:	4b44      	ldr	r3, [pc, #272]	; (800245c <MX_GPIO_Init+0x164>)
 800234c:	2180      	movs	r1, #128	; 0x80
 800234e:	02c9      	lsls	r1, r1, #11
 8002350:	430a      	orrs	r2, r1
 8002352:	615a      	str	r2, [r3, #20]
 8002354:	4b41      	ldr	r3, [pc, #260]	; (800245c <MX_GPIO_Init+0x164>)
 8002356:	695a      	ldr	r2, [r3, #20]
 8002358:	2380      	movs	r3, #128	; 0x80
 800235a:	02db      	lsls	r3, r3, #11
 800235c:	4013      	ands	r3, r2
 800235e:	60bb      	str	r3, [r7, #8]
 8002360:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002362:	4b3e      	ldr	r3, [pc, #248]	; (800245c <MX_GPIO_Init+0x164>)
 8002364:	695a      	ldr	r2, [r3, #20]
 8002366:	4b3d      	ldr	r3, [pc, #244]	; (800245c <MX_GPIO_Init+0x164>)
 8002368:	2180      	movs	r1, #128	; 0x80
 800236a:	0309      	lsls	r1, r1, #12
 800236c:	430a      	orrs	r2, r1
 800236e:	615a      	str	r2, [r3, #20]
 8002370:	4b3a      	ldr	r3, [pc, #232]	; (800245c <MX_GPIO_Init+0x164>)
 8002372:	695a      	ldr	r2, [r3, #20]
 8002374:	2380      	movs	r3, #128	; 0x80
 8002376:	031b      	lsls	r3, r3, #12
 8002378:	4013      	ands	r3, r2
 800237a:	607b      	str	r3, [r7, #4]
 800237c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 800237e:	4b38      	ldr	r3, [pc, #224]	; (8002460 <MX_GPIO_Init+0x168>)
 8002380:	2200      	movs	r2, #0
 8002382:	2102      	movs	r1, #2
 8002384:	0018      	movs	r0, r3
 8002386:	f001 fb01 	bl	800398c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 800238a:	2380      	movs	r3, #128	; 0x80
 800238c:	005b      	lsls	r3, r3, #1
 800238e:	4835      	ldr	r0, [pc, #212]	; (8002464 <MX_GPIO_Init+0x16c>)
 8002390:	2200      	movs	r2, #0
 8002392:	0019      	movs	r1, r3
 8002394:	f001 fafa 	bl	800398c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8002398:	2380      	movs	r3, #128	; 0x80
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	4831      	ldr	r0, [pc, #196]	; (8002464 <MX_GPIO_Init+0x16c>)
 800239e:	2201      	movs	r2, #1
 80023a0:	0019      	movs	r1, r3
 80023a2:	f001 faf3 	bl	800398c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80023a6:	193b      	adds	r3, r7, r4
 80023a8:	2201      	movs	r2, #1
 80023aa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80023ac:	193b      	adds	r3, r7, r4
 80023ae:	2284      	movs	r2, #132	; 0x84
 80023b0:	0392      	lsls	r2, r2, #14
 80023b2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b4:	193b      	adds	r3, r7, r4
 80023b6:	2200      	movs	r2, #0
 80023b8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80023ba:	193a      	adds	r2, r7, r4
 80023bc:	2390      	movs	r3, #144	; 0x90
 80023be:	05db      	lsls	r3, r3, #23
 80023c0:	0011      	movs	r1, r2
 80023c2:	0018      	movs	r0, r3
 80023c4:	f001 f972 	bl	80036ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80023c8:	193b      	adds	r3, r7, r4
 80023ca:	2202      	movs	r2, #2
 80023cc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023ce:	193b      	adds	r3, r7, r4
 80023d0:	2201      	movs	r2, #1
 80023d2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d4:	193b      	adds	r3, r7, r4
 80023d6:	2200      	movs	r2, #0
 80023d8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023da:	193b      	adds	r3, r7, r4
 80023dc:	2200      	movs	r2, #0
 80023de:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023e0:	193b      	adds	r3, r7, r4
 80023e2:	4a1f      	ldr	r2, [pc, #124]	; (8002460 <MX_GPIO_Init+0x168>)
 80023e4:	0019      	movs	r1, r3
 80023e6:	0010      	movs	r0, r2
 80023e8:	f001 f960 	bl	80036ac <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 80023ec:	0021      	movs	r1, r4
 80023ee:	187b      	adds	r3, r7, r1
 80023f0:	22c0      	movs	r2, #192	; 0xc0
 80023f2:	0092      	lsls	r2, r2, #2
 80023f4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023f6:	000c      	movs	r4, r1
 80023f8:	193b      	adds	r3, r7, r4
 80023fa:	2201      	movs	r2, #1
 80023fc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fe:	193b      	adds	r3, r7, r4
 8002400:	2200      	movs	r2, #0
 8002402:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002404:	193b      	adds	r3, r7, r4
 8002406:	2200      	movs	r2, #0
 8002408:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800240a:	193b      	adds	r3, r7, r4
 800240c:	4a15      	ldr	r2, [pc, #84]	; (8002464 <MX_GPIO_Init+0x16c>)
 800240e:	0019      	movs	r1, r3
 8002410:	0010      	movs	r0, r2
 8002412:	f001 f94b 	bl	80036ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002416:	0021      	movs	r1, r4
 8002418:	187b      	adds	r3, r7, r1
 800241a:	22c0      	movs	r2, #192	; 0xc0
 800241c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800241e:	187b      	adds	r3, r7, r1
 8002420:	2212      	movs	r2, #18
 8002422:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002424:	187b      	adds	r3, r7, r1
 8002426:	2200      	movs	r2, #0
 8002428:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800242a:	187b      	adds	r3, r7, r1
 800242c:	2203      	movs	r2, #3
 800242e:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002430:	187b      	adds	r3, r7, r1
 8002432:	2201      	movs	r2, #1
 8002434:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002436:	187b      	adds	r3, r7, r1
 8002438:	4a09      	ldr	r2, [pc, #36]	; (8002460 <MX_GPIO_Init+0x168>)
 800243a:	0019      	movs	r1, r3
 800243c:	0010      	movs	r0, r2
 800243e:	f001 f935 	bl	80036ac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8002442:	2200      	movs	r2, #0
 8002444:	2100      	movs	r1, #0
 8002446:	2005      	movs	r0, #5
 8002448:	f000 fff8 	bl	800343c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 800244c:	2005      	movs	r0, #5
 800244e:	f001 f80a 	bl	8003466 <HAL_NVIC_EnableIRQ>

}
 8002452:	46c0      	nop			; (mov r8, r8)
 8002454:	46bd      	mov	sp, r7
 8002456:	b00b      	add	sp, #44	; 0x2c
 8002458:	bd90      	pop	{r4, r7, pc}
 800245a:	46c0      	nop			; (mov r8, r8)
 800245c:	40021000 	.word	0x40021000
 8002460:	48000400 	.word	0x48000400
 8002464:	48000800 	.word	0x48000800

08002468 <EXTI0_1_IRQHandler>:

/* USER CODE BEGIN 4 */
void EXTI0_1_IRQHandler(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
	//TO DO:
	//TASK 1
	//Switch delay frequency
	if((HAL_GetTick()- bounce)>10){
 800246c:	f000 fa72 	bl	8002954 <HAL_GetTick>
 8002470:	0002      	movs	r2, r0
 8002472:	4b14      	ldr	r3, [pc, #80]	; (80024c4 <EXTI0_1_IRQHandler+0x5c>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	2b0a      	cmp	r3, #10
 800247a:	d91d      	bls.n	80024b8 <EXTI0_1_IRQHandler+0x50>
		if(delay==200)
 800247c:	4b12      	ldr	r3, [pc, #72]	; (80024c8 <EXTI0_1_IRQHandler+0x60>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	2bc8      	cmp	r3, #200	; 0xc8
 8002482:	d10a      	bne.n	800249a <EXTI0_1_IRQHandler+0x32>
		{
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_9); // Toggle blue LED
 8002484:	2380      	movs	r3, #128	; 0x80
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	4a10      	ldr	r2, [pc, #64]	; (80024cc <EXTI0_1_IRQHandler+0x64>)
 800248a:	0019      	movs	r1, r3
 800248c:	0010      	movs	r0, r2
 800248e:	f001 fa9a 	bl	80039c6 <HAL_GPIO_TogglePin>
		delay=50;
 8002492:	4b0d      	ldr	r3, [pc, #52]	; (80024c8 <EXTI0_1_IRQHandler+0x60>)
 8002494:	2232      	movs	r2, #50	; 0x32
 8002496:	601a      	str	r2, [r3, #0]
 8002498:	e009      	b.n	80024ae <EXTI0_1_IRQHandler+0x46>
		}
		else
		{
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_9); // Toggle blue LED
 800249a:	2380      	movs	r3, #128	; 0x80
 800249c:	009b      	lsls	r3, r3, #2
 800249e:	4a0b      	ldr	r2, [pc, #44]	; (80024cc <EXTI0_1_IRQHandler+0x64>)
 80024a0:	0019      	movs	r1, r3
 80024a2:	0010      	movs	r0, r2
 80024a4:	f001 fa8f 	bl	80039c6 <HAL_GPIO_TogglePin>
			delay=200;
 80024a8:	4b07      	ldr	r3, [pc, #28]	; (80024c8 <EXTI0_1_IRQHandler+0x60>)
 80024aa:	22c8      	movs	r2, #200	; 0xc8
 80024ac:	601a      	str	r2, [r3, #0]
		}
		bounce = HAL_GetTick();
 80024ae:	f000 fa51 	bl	8002954 <HAL_GetTick>
 80024b2:	0002      	movs	r2, r0
 80024b4:	4b03      	ldr	r3, [pc, #12]	; (80024c4 <EXTI0_1_IRQHandler+0x5c>)
 80024b6:	601a      	str	r2, [r3, #0]
	}

	HAL_GPIO_EXTI_IRQHandler(B1_Pin); // Clear interrupt flags
 80024b8:	2001      	movs	r0, #1
 80024ba:	f001 fa9f 	bl	80039fc <HAL_GPIO_EXTI_IRQHandler>




}
 80024be:	46c0      	nop			; (mov r8, r8)
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	20000238 	.word	0x20000238
 80024c8:	20000000 	.word	0x20000000
 80024cc:	48000800 	.word	0x48000800

080024d0 <pollADC>:

uint32_t pollADC(void){
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
	//TO DO:
	//TASK 2
	// Complete the function body`
	// Test: Set GPIO pin high
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 80024d4:	2390      	movs	r3, #144	; 0x90
 80024d6:	05db      	lsls	r3, r3, #23
 80024d8:	2201      	movs	r2, #1
 80024da:	2180      	movs	r1, #128	; 0x80
 80024dc:	0018      	movs	r0, r3
 80024de:	f001 fa55 	bl	800398c <HAL_GPIO_WritePin>

    // Get ADC value
    HAL_ADC_Start(&hadc);
 80024e2:	4b0f      	ldr	r3, [pc, #60]	; (8002520 <pollADC+0x50>)
 80024e4:	0018      	movs	r0, r3
 80024e6:	f000 fba3 	bl	8002c30 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 80024ea:	2301      	movs	r3, #1
 80024ec:	425a      	negs	r2, r3
 80024ee:	4b0c      	ldr	r3, [pc, #48]	; (8002520 <pollADC+0x50>)
 80024f0:	0011      	movs	r1, r2
 80024f2:	0018      	movs	r0, r3
 80024f4:	f000 fbf0 	bl	8002cd8 <HAL_ADC_PollForConversion>
    val = HAL_ADC_GetValue(&hadc);
 80024f8:	4b09      	ldr	r3, [pc, #36]	; (8002520 <pollADC+0x50>)
 80024fa:	0018      	movs	r0, r3
 80024fc:	f000 fc84 	bl	8002e08 <HAL_ADC_GetValue>
 8002500:	0002      	movs	r2, r0
 8002502:	4b08      	ldr	r3, [pc, #32]	; (8002524 <pollADC+0x54>)
 8002504:	601a      	str	r2, [r3, #0]

    // Test: Set GPIO pin low
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8002506:	2390      	movs	r3, #144	; 0x90
 8002508:	05db      	lsls	r3, r3, #23
 800250a:	2200      	movs	r2, #0
 800250c:	2180      	movs	r1, #128	; 0x80
 800250e:	0018      	movs	r0, r3
 8002510:	f001 fa3c 	bl	800398c <HAL_GPIO_WritePin>
	return val;
 8002514:	4b03      	ldr	r3, [pc, #12]	; (8002524 <pollADC+0x54>)
 8002516:	681b      	ldr	r3, [r3, #0]
}
 8002518:	0018      	movs	r0, r3
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
 800251e:	46c0      	nop			; (mov r8, r8)
 8002520:	20000090 	.word	0x20000090
 8002524:	200001dc 	.word	0x200001dc

08002528 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800252c:	b672      	cpsid	i
}
 800252e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002530:	e7fe      	b.n	8002530 <Error_Handler+0x8>
	...

08002534 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b082      	sub	sp, #8
 8002538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800253a:	4b0f      	ldr	r3, [pc, #60]	; (8002578 <HAL_MspInit+0x44>)
 800253c:	699a      	ldr	r2, [r3, #24]
 800253e:	4b0e      	ldr	r3, [pc, #56]	; (8002578 <HAL_MspInit+0x44>)
 8002540:	2101      	movs	r1, #1
 8002542:	430a      	orrs	r2, r1
 8002544:	619a      	str	r2, [r3, #24]
 8002546:	4b0c      	ldr	r3, [pc, #48]	; (8002578 <HAL_MspInit+0x44>)
 8002548:	699b      	ldr	r3, [r3, #24]
 800254a:	2201      	movs	r2, #1
 800254c:	4013      	ands	r3, r2
 800254e:	607b      	str	r3, [r7, #4]
 8002550:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002552:	4b09      	ldr	r3, [pc, #36]	; (8002578 <HAL_MspInit+0x44>)
 8002554:	69da      	ldr	r2, [r3, #28]
 8002556:	4b08      	ldr	r3, [pc, #32]	; (8002578 <HAL_MspInit+0x44>)
 8002558:	2180      	movs	r1, #128	; 0x80
 800255a:	0549      	lsls	r1, r1, #21
 800255c:	430a      	orrs	r2, r1
 800255e:	61da      	str	r2, [r3, #28]
 8002560:	4b05      	ldr	r3, [pc, #20]	; (8002578 <HAL_MspInit+0x44>)
 8002562:	69da      	ldr	r2, [r3, #28]
 8002564:	2380      	movs	r3, #128	; 0x80
 8002566:	055b      	lsls	r3, r3, #21
 8002568:	4013      	ands	r3, r2
 800256a:	603b      	str	r3, [r7, #0]
 800256c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800256e:	46c0      	nop			; (mov r8, r8)
 8002570:	46bd      	mov	sp, r7
 8002572:	b002      	add	sp, #8
 8002574:	bd80      	pop	{r7, pc}
 8002576:	46c0      	nop			; (mov r8, r8)
 8002578:	40021000 	.word	0x40021000

0800257c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800257c:	b590      	push	{r4, r7, lr}
 800257e:	b08b      	sub	sp, #44	; 0x2c
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002584:	2414      	movs	r4, #20
 8002586:	193b      	adds	r3, r7, r4
 8002588:	0018      	movs	r0, r3
 800258a:	2314      	movs	r3, #20
 800258c:	001a      	movs	r2, r3
 800258e:	2100      	movs	r1, #0
 8002590:	f002 faee 	bl	8004b70 <memset>
  if(hadc->Instance==ADC1)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a31      	ldr	r2, [pc, #196]	; (8002660 <HAL_ADC_MspInit+0xe4>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d15b      	bne.n	8002656 <HAL_ADC_MspInit+0xda>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800259e:	4b31      	ldr	r3, [pc, #196]	; (8002664 <HAL_ADC_MspInit+0xe8>)
 80025a0:	699a      	ldr	r2, [r3, #24]
 80025a2:	4b30      	ldr	r3, [pc, #192]	; (8002664 <HAL_ADC_MspInit+0xe8>)
 80025a4:	2180      	movs	r1, #128	; 0x80
 80025a6:	0089      	lsls	r1, r1, #2
 80025a8:	430a      	orrs	r2, r1
 80025aa:	619a      	str	r2, [r3, #24]
 80025ac:	4b2d      	ldr	r3, [pc, #180]	; (8002664 <HAL_ADC_MspInit+0xe8>)
 80025ae:	699a      	ldr	r2, [r3, #24]
 80025b0:	2380      	movs	r3, #128	; 0x80
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	4013      	ands	r3, r2
 80025b6:	613b      	str	r3, [r7, #16]
 80025b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025ba:	4b2a      	ldr	r3, [pc, #168]	; (8002664 <HAL_ADC_MspInit+0xe8>)
 80025bc:	695a      	ldr	r2, [r3, #20]
 80025be:	4b29      	ldr	r3, [pc, #164]	; (8002664 <HAL_ADC_MspInit+0xe8>)
 80025c0:	2180      	movs	r1, #128	; 0x80
 80025c2:	0289      	lsls	r1, r1, #10
 80025c4:	430a      	orrs	r2, r1
 80025c6:	615a      	str	r2, [r3, #20]
 80025c8:	4b26      	ldr	r3, [pc, #152]	; (8002664 <HAL_ADC_MspInit+0xe8>)
 80025ca:	695a      	ldr	r2, [r3, #20]
 80025cc:	2380      	movs	r3, #128	; 0x80
 80025ce:	029b      	lsls	r3, r3, #10
 80025d0:	4013      	ands	r3, r2
 80025d2:	60fb      	str	r3, [r7, #12]
 80025d4:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA7     ------> ADC_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80025d6:	193b      	adds	r3, r7, r4
 80025d8:	2280      	movs	r2, #128	; 0x80
 80025da:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025dc:	193b      	adds	r3, r7, r4
 80025de:	2203      	movs	r2, #3
 80025e0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e2:	193b      	adds	r3, r7, r4
 80025e4:	2200      	movs	r2, #0
 80025e6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025e8:	193a      	adds	r2, r7, r4
 80025ea:	2390      	movs	r3, #144	; 0x90
 80025ec:	05db      	lsls	r3, r3, #23
 80025ee:	0011      	movs	r1, r2
 80025f0:	0018      	movs	r0, r3
 80025f2:	f001 f85b 	bl	80036ac <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 80025f6:	4b1c      	ldr	r3, [pc, #112]	; (8002668 <HAL_ADC_MspInit+0xec>)
 80025f8:	4a1c      	ldr	r2, [pc, #112]	; (800266c <HAL_ADC_MspInit+0xf0>)
 80025fa:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025fc:	4b1a      	ldr	r3, [pc, #104]	; (8002668 <HAL_ADC_MspInit+0xec>)
 80025fe:	2200      	movs	r2, #0
 8002600:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8002602:	4b19      	ldr	r3, [pc, #100]	; (8002668 <HAL_ADC_MspInit+0xec>)
 8002604:	2200      	movs	r2, #0
 8002606:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8002608:	4b17      	ldr	r3, [pc, #92]	; (8002668 <HAL_ADC_MspInit+0xec>)
 800260a:	2280      	movs	r2, #128	; 0x80
 800260c:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800260e:	4b16      	ldr	r3, [pc, #88]	; (8002668 <HAL_ADC_MspInit+0xec>)
 8002610:	2280      	movs	r2, #128	; 0x80
 8002612:	0052      	lsls	r2, r2, #1
 8002614:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002616:	4b14      	ldr	r3, [pc, #80]	; (8002668 <HAL_ADC_MspInit+0xec>)
 8002618:	2280      	movs	r2, #128	; 0x80
 800261a:	00d2      	lsls	r2, r2, #3
 800261c:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_NORMAL;
 800261e:	4b12      	ldr	r3, [pc, #72]	; (8002668 <HAL_ADC_MspInit+0xec>)
 8002620:	2200      	movs	r2, #0
 8002622:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8002624:	4b10      	ldr	r3, [pc, #64]	; (8002668 <HAL_ADC_MspInit+0xec>)
 8002626:	2200      	movs	r2, #0
 8002628:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 800262a:	4b0f      	ldr	r3, [pc, #60]	; (8002668 <HAL_ADC_MspInit+0xec>)
 800262c:	0018      	movs	r0, r3
 800262e:	f000 ff37 	bl	80034a0 <HAL_DMA_Init>
 8002632:	1e03      	subs	r3, r0, #0
 8002634:	d001      	beq.n	800263a <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 8002636:	f7ff ff77 	bl	8002528 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a0a      	ldr	r2, [pc, #40]	; (8002668 <HAL_ADC_MspInit+0xec>)
 800263e:	631a      	str	r2, [r3, #48]	; 0x30
 8002640:	4b09      	ldr	r3, [pc, #36]	; (8002668 <HAL_ADC_MspInit+0xec>)
 8002642:	687a      	ldr	r2, [r7, #4]
 8002644:	625a      	str	r2, [r3, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 8002646:	2200      	movs	r2, #0
 8002648:	2100      	movs	r1, #0
 800264a:	200c      	movs	r0, #12
 800264c:	f000 fef6 	bl	800343c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_COMP_IRQn);
 8002650:	200c      	movs	r0, #12
 8002652:	f000 ff08 	bl	8003466 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002656:	46c0      	nop			; (mov r8, r8)
 8002658:	46bd      	mov	sp, r7
 800265a:	b00b      	add	sp, #44	; 0x2c
 800265c:	bd90      	pop	{r4, r7, pc}
 800265e:	46c0      	nop			; (mov r8, r8)
 8002660:	40012400 	.word	0x40012400
 8002664:	40021000 	.word	0x40021000
 8002668:	200000d0 	.word	0x200000d0
 800266c:	40020008 	.word	0x40020008

08002670 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002670:	b590      	push	{r4, r7, lr}
 8002672:	b08b      	sub	sp, #44	; 0x2c
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002678:	2414      	movs	r4, #20
 800267a:	193b      	adds	r3, r7, r4
 800267c:	0018      	movs	r0, r3
 800267e:	2314      	movs	r3, #20
 8002680:	001a      	movs	r2, r3
 8002682:	2100      	movs	r1, #0
 8002684:	f002 fa74 	bl	8004b70 <memset>
  if(huart->Instance==USART2)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a2f      	ldr	r2, [pc, #188]	; (800274c <HAL_UART_MspInit+0xdc>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d158      	bne.n	8002744 <HAL_UART_MspInit+0xd4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002692:	4b2f      	ldr	r3, [pc, #188]	; (8002750 <HAL_UART_MspInit+0xe0>)
 8002694:	69da      	ldr	r2, [r3, #28]
 8002696:	4b2e      	ldr	r3, [pc, #184]	; (8002750 <HAL_UART_MspInit+0xe0>)
 8002698:	2180      	movs	r1, #128	; 0x80
 800269a:	0289      	lsls	r1, r1, #10
 800269c:	430a      	orrs	r2, r1
 800269e:	61da      	str	r2, [r3, #28]
 80026a0:	4b2b      	ldr	r3, [pc, #172]	; (8002750 <HAL_UART_MspInit+0xe0>)
 80026a2:	69da      	ldr	r2, [r3, #28]
 80026a4:	2380      	movs	r3, #128	; 0x80
 80026a6:	029b      	lsls	r3, r3, #10
 80026a8:	4013      	ands	r3, r2
 80026aa:	613b      	str	r3, [r7, #16]
 80026ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ae:	4b28      	ldr	r3, [pc, #160]	; (8002750 <HAL_UART_MspInit+0xe0>)
 80026b0:	695a      	ldr	r2, [r3, #20]
 80026b2:	4b27      	ldr	r3, [pc, #156]	; (8002750 <HAL_UART_MspInit+0xe0>)
 80026b4:	2180      	movs	r1, #128	; 0x80
 80026b6:	0289      	lsls	r1, r1, #10
 80026b8:	430a      	orrs	r2, r1
 80026ba:	615a      	str	r2, [r3, #20]
 80026bc:	4b24      	ldr	r3, [pc, #144]	; (8002750 <HAL_UART_MspInit+0xe0>)
 80026be:	695a      	ldr	r2, [r3, #20]
 80026c0:	2380      	movs	r3, #128	; 0x80
 80026c2:	029b      	lsls	r3, r3, #10
 80026c4:	4013      	ands	r3, r2
 80026c6:	60fb      	str	r3, [r7, #12]
 80026c8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80026ca:	0021      	movs	r1, r4
 80026cc:	187b      	adds	r3, r7, r1
 80026ce:	220c      	movs	r2, #12
 80026d0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026d2:	187b      	adds	r3, r7, r1
 80026d4:	2202      	movs	r2, #2
 80026d6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d8:	187b      	adds	r3, r7, r1
 80026da:	2200      	movs	r2, #0
 80026dc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80026de:	187b      	adds	r3, r7, r1
 80026e0:	2203      	movs	r2, #3
 80026e2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80026e4:	187b      	adds	r3, r7, r1
 80026e6:	2201      	movs	r2, #1
 80026e8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ea:	187a      	adds	r2, r7, r1
 80026ec:	2390      	movs	r3, #144	; 0x90
 80026ee:	05db      	lsls	r3, r3, #23
 80026f0:	0011      	movs	r1, r2
 80026f2:	0018      	movs	r0, r3
 80026f4:	f000 ffda 	bl	80036ac <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 80026f8:	4b16      	ldr	r3, [pc, #88]	; (8002754 <HAL_UART_MspInit+0xe4>)
 80026fa:	4a17      	ldr	r2, [pc, #92]	; (8002758 <HAL_UART_MspInit+0xe8>)
 80026fc:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026fe:	4b15      	ldr	r3, [pc, #84]	; (8002754 <HAL_UART_MspInit+0xe4>)
 8002700:	2210      	movs	r2, #16
 8002702:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002704:	4b13      	ldr	r3, [pc, #76]	; (8002754 <HAL_UART_MspInit+0xe4>)
 8002706:	2200      	movs	r2, #0
 8002708:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800270a:	4b12      	ldr	r3, [pc, #72]	; (8002754 <HAL_UART_MspInit+0xe4>)
 800270c:	2280      	movs	r2, #128	; 0x80
 800270e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002710:	4b10      	ldr	r3, [pc, #64]	; (8002754 <HAL_UART_MspInit+0xe4>)
 8002712:	2200      	movs	r2, #0
 8002714:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002716:	4b0f      	ldr	r3, [pc, #60]	; (8002754 <HAL_UART_MspInit+0xe4>)
 8002718:	2200      	movs	r2, #0
 800271a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800271c:	4b0d      	ldr	r3, [pc, #52]	; (8002754 <HAL_UART_MspInit+0xe4>)
 800271e:	2200      	movs	r2, #0
 8002720:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002722:	4b0c      	ldr	r3, [pc, #48]	; (8002754 <HAL_UART_MspInit+0xe4>)
 8002724:	2200      	movs	r2, #0
 8002726:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002728:	4b0a      	ldr	r3, [pc, #40]	; (8002754 <HAL_UART_MspInit+0xe4>)
 800272a:	0018      	movs	r0, r3
 800272c:	f000 feb8 	bl	80034a0 <HAL_DMA_Init>
 8002730:	1e03      	subs	r3, r0, #0
 8002732:	d001      	beq.n	8002738 <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 8002734:	f7ff fef8 	bl	8002528 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	4a06      	ldr	r2, [pc, #24]	; (8002754 <HAL_UART_MspInit+0xe4>)
 800273c:	66da      	str	r2, [r3, #108]	; 0x6c
 800273e:	4b05      	ldr	r3, [pc, #20]	; (8002754 <HAL_UART_MspInit+0xe4>)
 8002740:	687a      	ldr	r2, [r7, #4]
 8002742:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002744:	46c0      	nop			; (mov r8, r8)
 8002746:	46bd      	mov	sp, r7
 8002748:	b00b      	add	sp, #44	; 0x2c
 800274a:	bd90      	pop	{r4, r7, pc}
 800274c:	40004400 	.word	0x40004400
 8002750:	40021000 	.word	0x40021000
 8002754:	20000198 	.word	0x20000198
 8002758:	40020044 	.word	0x40020044

0800275c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002760:	e7fe      	b.n	8002760 <NMI_Handler+0x4>

08002762 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002762:	b580      	push	{r7, lr}
 8002764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002766:	e7fe      	b.n	8002766 <HardFault_Handler+0x4>

08002768 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800276c:	46c0      	nop			; (mov r8, r8)
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}

08002772 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002772:	b580      	push	{r7, lr}
 8002774:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002776:	46c0      	nop			; (mov r8, r8)
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}

0800277c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002780:	f000 f8d6 	bl	8002930 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002784:	46c0      	nop			; (mov r8, r8)
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
	...

0800278c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8002790:	4b03      	ldr	r3, [pc, #12]	; (80027a0 <DMA1_Channel1_IRQHandler+0x14>)
 8002792:	0018      	movs	r0, r3
 8002794:	f000 fecc 	bl	8003530 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002798:	46c0      	nop			; (mov r8, r8)
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	46c0      	nop			; (mov r8, r8)
 80027a0:	200000d0 	.word	0x200000d0

080027a4 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80027a8:	4b03      	ldr	r3, [pc, #12]	; (80027b8 <DMA1_Channel4_5_IRQHandler+0x14>)
 80027aa:	0018      	movs	r0, r3
 80027ac:	f000 fec0 	bl	8003530 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 80027b0:	46c0      	nop			; (mov r8, r8)
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	46c0      	nop			; (mov r8, r8)
 80027b8:	20000198 	.word	0x20000198

080027bc <ADC1_COMP_IRQHandler>:

/**
  * @brief This function handles ADC and COMP interrupts (COMP interrupts through EXTI lines 21 and 22).
  */
void ADC1_COMP_IRQHandler(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_COMP_IRQn 0 */

  /* USER CODE END ADC1_COMP_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 80027c0:	4b03      	ldr	r3, [pc, #12]	; (80027d0 <ADC1_COMP_IRQHandler+0x14>)
 80027c2:	0018      	movs	r0, r3
 80027c4:	f000 fb2c 	bl	8002e20 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_COMP_IRQn 1 */

  /* USER CODE END ADC1_COMP_IRQn 1 */
}
 80027c8:	46c0      	nop			; (mov r8, r8)
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	46c0      	nop			; (mov r8, r8)
 80027d0:	20000090 	.word	0x20000090

080027d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b086      	sub	sp, #24
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027dc:	4a14      	ldr	r2, [pc, #80]	; (8002830 <_sbrk+0x5c>)
 80027de:	4b15      	ldr	r3, [pc, #84]	; (8002834 <_sbrk+0x60>)
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027e8:	4b13      	ldr	r3, [pc, #76]	; (8002838 <_sbrk+0x64>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d102      	bne.n	80027f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027f0:	4b11      	ldr	r3, [pc, #68]	; (8002838 <_sbrk+0x64>)
 80027f2:	4a12      	ldr	r2, [pc, #72]	; (800283c <_sbrk+0x68>)
 80027f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027f6:	4b10      	ldr	r3, [pc, #64]	; (8002838 <_sbrk+0x64>)
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	18d3      	adds	r3, r2, r3
 80027fe:	693a      	ldr	r2, [r7, #16]
 8002800:	429a      	cmp	r2, r3
 8002802:	d207      	bcs.n	8002814 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002804:	f002 f98a 	bl	8004b1c <__errno>
 8002808:	0003      	movs	r3, r0
 800280a:	220c      	movs	r2, #12
 800280c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800280e:	2301      	movs	r3, #1
 8002810:	425b      	negs	r3, r3
 8002812:	e009      	b.n	8002828 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002814:	4b08      	ldr	r3, [pc, #32]	; (8002838 <_sbrk+0x64>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800281a:	4b07      	ldr	r3, [pc, #28]	; (8002838 <_sbrk+0x64>)
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	18d2      	adds	r2, r2, r3
 8002822:	4b05      	ldr	r3, [pc, #20]	; (8002838 <_sbrk+0x64>)
 8002824:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002826:	68fb      	ldr	r3, [r7, #12]
}
 8002828:	0018      	movs	r0, r3
 800282a:	46bd      	mov	sp, r7
 800282c:	b006      	add	sp, #24
 800282e:	bd80      	pop	{r7, pc}
 8002830:	20002000 	.word	0x20002000
 8002834:	00000400 	.word	0x00000400
 8002838:	20000244 	.word	0x20000244
 800283c:	20000260 	.word	0x20000260

08002840 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002844:	46c0      	nop			; (mov r8, r8)
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}
	...

0800284c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800284c:	480d      	ldr	r0, [pc, #52]	; (8002884 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800284e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002850:	480d      	ldr	r0, [pc, #52]	; (8002888 <LoopForever+0x6>)
  ldr r1, =_edata
 8002852:	490e      	ldr	r1, [pc, #56]	; (800288c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002854:	4a0e      	ldr	r2, [pc, #56]	; (8002890 <LoopForever+0xe>)
  movs r3, #0
 8002856:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002858:	e002      	b.n	8002860 <LoopCopyDataInit>

0800285a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800285a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800285c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800285e:	3304      	adds	r3, #4

08002860 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002860:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002862:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002864:	d3f9      	bcc.n	800285a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002866:	4a0b      	ldr	r2, [pc, #44]	; (8002894 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002868:	4c0b      	ldr	r4, [pc, #44]	; (8002898 <LoopForever+0x16>)
  movs r3, #0
 800286a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800286c:	e001      	b.n	8002872 <LoopFillZerobss>

0800286e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800286e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002870:	3204      	adds	r2, #4

08002872 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002872:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002874:	d3fb      	bcc.n	800286e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002876:	f7ff ffe3 	bl	8002840 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800287a:	f002 f955 	bl	8004b28 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800287e:	f7ff faf5 	bl	8001e6c <main>

08002882 <LoopForever>:

LoopForever:
    b LoopForever
 8002882:	e7fe      	b.n	8002882 <LoopForever>
  ldr   r0, =_estack
 8002884:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002888:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800288c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002890:	08006378 	.word	0x08006378
  ldr r2, =_sbss
 8002894:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002898:	2000025c 	.word	0x2000025c

0800289c <CEC_CAN_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800289c:	e7fe      	b.n	800289c <CEC_CAN_IRQHandler>
	...

080028a0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028a4:	4b07      	ldr	r3, [pc, #28]	; (80028c4 <HAL_Init+0x24>)
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	4b06      	ldr	r3, [pc, #24]	; (80028c4 <HAL_Init+0x24>)
 80028aa:	2110      	movs	r1, #16
 80028ac:	430a      	orrs	r2, r1
 80028ae:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80028b0:	2000      	movs	r0, #0
 80028b2:	f000 f809 	bl	80028c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028b6:	f7ff fe3d 	bl	8002534 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028ba:	2300      	movs	r3, #0
}
 80028bc:	0018      	movs	r0, r3
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	46c0      	nop			; (mov r8, r8)
 80028c4:	40022000 	.word	0x40022000

080028c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028c8:	b590      	push	{r4, r7, lr}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028d0:	4b14      	ldr	r3, [pc, #80]	; (8002924 <HAL_InitTick+0x5c>)
 80028d2:	681c      	ldr	r4, [r3, #0]
 80028d4:	4b14      	ldr	r3, [pc, #80]	; (8002928 <HAL_InitTick+0x60>)
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	0019      	movs	r1, r3
 80028da:	23fa      	movs	r3, #250	; 0xfa
 80028dc:	0098      	lsls	r0, r3, #2
 80028de:	f7fd fc1d 	bl	800011c <__udivsi3>
 80028e2:	0003      	movs	r3, r0
 80028e4:	0019      	movs	r1, r3
 80028e6:	0020      	movs	r0, r4
 80028e8:	f7fd fc18 	bl	800011c <__udivsi3>
 80028ec:	0003      	movs	r3, r0
 80028ee:	0018      	movs	r0, r3
 80028f0:	f000 fdc9 	bl	8003486 <HAL_SYSTICK_Config>
 80028f4:	1e03      	subs	r3, r0, #0
 80028f6:	d001      	beq.n	80028fc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	e00f      	b.n	800291c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2b03      	cmp	r3, #3
 8002900:	d80b      	bhi.n	800291a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002902:	6879      	ldr	r1, [r7, #4]
 8002904:	2301      	movs	r3, #1
 8002906:	425b      	negs	r3, r3
 8002908:	2200      	movs	r2, #0
 800290a:	0018      	movs	r0, r3
 800290c:	f000 fd96 	bl	800343c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002910:	4b06      	ldr	r3, [pc, #24]	; (800292c <HAL_InitTick+0x64>)
 8002912:	687a      	ldr	r2, [r7, #4]
 8002914:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8002916:	2300      	movs	r3, #0
 8002918:	e000      	b.n	800291c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
}
 800291c:	0018      	movs	r0, r3
 800291e:	46bd      	mov	sp, r7
 8002920:	b003      	add	sp, #12
 8002922:	bd90      	pop	{r4, r7, pc}
 8002924:	20000004 	.word	0x20000004
 8002928:	2000000c 	.word	0x2000000c
 800292c:	20000008 	.word	0x20000008

08002930 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002934:	4b05      	ldr	r3, [pc, #20]	; (800294c <HAL_IncTick+0x1c>)
 8002936:	781b      	ldrb	r3, [r3, #0]
 8002938:	001a      	movs	r2, r3
 800293a:	4b05      	ldr	r3, [pc, #20]	; (8002950 <HAL_IncTick+0x20>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	18d2      	adds	r2, r2, r3
 8002940:	4b03      	ldr	r3, [pc, #12]	; (8002950 <HAL_IncTick+0x20>)
 8002942:	601a      	str	r2, [r3, #0]
}
 8002944:	46c0      	nop			; (mov r8, r8)
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	46c0      	nop			; (mov r8, r8)
 800294c:	2000000c 	.word	0x2000000c
 8002950:	20000248 	.word	0x20000248

08002954 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
  return uwTick;
 8002958:	4b02      	ldr	r3, [pc, #8]	; (8002964 <HAL_GetTick+0x10>)
 800295a:	681b      	ldr	r3, [r3, #0]
}
 800295c:	0018      	movs	r0, r3
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	46c0      	nop			; (mov r8, r8)
 8002964:	20000248 	.word	0x20000248

08002968 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b084      	sub	sp, #16
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002970:	f7ff fff0 	bl	8002954 <HAL_GetTick>
 8002974:	0003      	movs	r3, r0
 8002976:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	3301      	adds	r3, #1
 8002980:	d005      	beq.n	800298e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002982:	4b0a      	ldr	r3, [pc, #40]	; (80029ac <HAL_Delay+0x44>)
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	001a      	movs	r2, r3
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	189b      	adds	r3, r3, r2
 800298c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800298e:	46c0      	nop			; (mov r8, r8)
 8002990:	f7ff ffe0 	bl	8002954 <HAL_GetTick>
 8002994:	0002      	movs	r2, r0
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	1ad3      	subs	r3, r2, r3
 800299a:	68fa      	ldr	r2, [r7, #12]
 800299c:	429a      	cmp	r2, r3
 800299e:	d8f7      	bhi.n	8002990 <HAL_Delay+0x28>
  {
  }
}
 80029a0:	46c0      	nop			; (mov r8, r8)
 80029a2:	46c0      	nop			; (mov r8, r8)
 80029a4:	46bd      	mov	sp, r7
 80029a6:	b004      	add	sp, #16
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	46c0      	nop			; (mov r8, r8)
 80029ac:	2000000c 	.word	0x2000000c

080029b0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029b8:	230f      	movs	r3, #15
 80029ba:	18fb      	adds	r3, r7, r3
 80029bc:	2200      	movs	r2, #0
 80029be:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 80029c0:	2300      	movs	r3, #0
 80029c2:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d101      	bne.n	80029ce <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e125      	b.n	8002c1a <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d10a      	bne.n	80029ec <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2200      	movs	r2, #0
 80029da:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2234      	movs	r2, #52	; 0x34
 80029e0:	2100      	movs	r1, #0
 80029e2:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	0018      	movs	r0, r3
 80029e8:	f7ff fdc8 	bl	800257c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029f0:	2210      	movs	r2, #16
 80029f2:	4013      	ands	r3, r2
 80029f4:	d000      	beq.n	80029f8 <HAL_ADC_Init+0x48>
 80029f6:	e103      	b.n	8002c00 <HAL_ADC_Init+0x250>
 80029f8:	230f      	movs	r3, #15
 80029fa:	18fb      	adds	r3, r7, r3
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d000      	beq.n	8002a04 <HAL_ADC_Init+0x54>
 8002a02:	e0fd      	b.n	8002c00 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	2204      	movs	r2, #4
 8002a0c:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8002a0e:	d000      	beq.n	8002a12 <HAL_ADC_Init+0x62>
 8002a10:	e0f6      	b.n	8002c00 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a16:	4a83      	ldr	r2, [pc, #524]	; (8002c24 <HAL_ADC_Init+0x274>)
 8002a18:	4013      	ands	r3, r2
 8002a1a:	2202      	movs	r2, #2
 8002a1c:	431a      	orrs	r2, r3
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	2203      	movs	r2, #3
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	2b01      	cmp	r3, #1
 8002a2e:	d112      	bne.n	8002a56 <HAL_ADC_Init+0xa6>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	2201      	movs	r2, #1
 8002a38:	4013      	ands	r3, r2
 8002a3a:	2b01      	cmp	r3, #1
 8002a3c:	d009      	beq.n	8002a52 <HAL_ADC_Init+0xa2>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	68da      	ldr	r2, [r3, #12]
 8002a44:	2380      	movs	r3, #128	; 0x80
 8002a46:	021b      	lsls	r3, r3, #8
 8002a48:	401a      	ands	r2, r3
 8002a4a:	2380      	movs	r3, #128	; 0x80
 8002a4c:	021b      	lsls	r3, r3, #8
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	d101      	bne.n	8002a56 <HAL_ADC_Init+0xa6>
 8002a52:	2301      	movs	r3, #1
 8002a54:	e000      	b.n	8002a58 <HAL_ADC_Init+0xa8>
 8002a56:	2300      	movs	r3, #0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d116      	bne.n	8002a8a <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	2218      	movs	r2, #24
 8002a64:	4393      	bics	r3, r2
 8002a66:	0019      	movs	r1, r3
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	689a      	ldr	r2, [r3, #8]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	430a      	orrs	r2, r1
 8002a72:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	691b      	ldr	r3, [r3, #16]
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	0899      	lsrs	r1, r3, #2
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	685a      	ldr	r2, [r3, #4]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	430a      	orrs	r2, r1
 8002a88:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	68da      	ldr	r2, [r3, #12]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4964      	ldr	r1, [pc, #400]	; (8002c28 <HAL_ADC_Init+0x278>)
 8002a96:	400a      	ands	r2, r1
 8002a98:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	7e1b      	ldrb	r3, [r3, #24]
 8002a9e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	7e5b      	ldrb	r3, [r3, #25]
 8002aa4:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002aa6:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	7e9b      	ldrb	r3, [r3, #26]
 8002aac:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002aae:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ab4:	2b01      	cmp	r3, #1
 8002ab6:	d002      	beq.n	8002abe <HAL_ADC_Init+0x10e>
 8002ab8:	2380      	movs	r3, #128	; 0x80
 8002aba:	015b      	lsls	r3, r3, #5
 8002abc:	e000      	b.n	8002ac0 <HAL_ADC_Init+0x110>
 8002abe:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002ac0:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002ac6:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	691b      	ldr	r3, [r3, #16]
 8002acc:	2b02      	cmp	r3, #2
 8002ace:	d101      	bne.n	8002ad4 <HAL_ADC_Init+0x124>
 8002ad0:	2304      	movs	r3, #4
 8002ad2:	e000      	b.n	8002ad6 <HAL_ADC_Init+0x126>
 8002ad4:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8002ad6:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2124      	movs	r1, #36	; 0x24
 8002adc:	5c5b      	ldrb	r3, [r3, r1]
 8002ade:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002ae0:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002ae2:	68ba      	ldr	r2, [r7, #8]
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	7edb      	ldrb	r3, [r3, #27]
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d115      	bne.n	8002b1c <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	7e9b      	ldrb	r3, [r3, #26]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d105      	bne.n	8002b04 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	2280      	movs	r2, #128	; 0x80
 8002afc:	0252      	lsls	r2, r2, #9
 8002afe:	4313      	orrs	r3, r2
 8002b00:	60bb      	str	r3, [r7, #8]
 8002b02:	e00b      	b.n	8002b1c <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b08:	2220      	movs	r2, #32
 8002b0a:	431a      	orrs	r2, r3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b14:	2201      	movs	r2, #1
 8002b16:	431a      	orrs	r2, r3
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	69da      	ldr	r2, [r3, #28]
 8002b20:	23c2      	movs	r3, #194	; 0xc2
 8002b22:	33ff      	adds	r3, #255	; 0xff
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d007      	beq.n	8002b38 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002b30:	4313      	orrs	r3, r2
 8002b32:	68ba      	ldr	r2, [r7, #8]
 8002b34:	4313      	orrs	r3, r2
 8002b36:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	68d9      	ldr	r1, [r3, #12]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	68ba      	ldr	r2, [r7, #8]
 8002b44:	430a      	orrs	r2, r1
 8002b46:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b4c:	2380      	movs	r3, #128	; 0x80
 8002b4e:	055b      	lsls	r3, r3, #21
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d01b      	beq.n	8002b8c <HAL_ADC_Init+0x1dc>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d017      	beq.n	8002b8c <HAL_ADC_Init+0x1dc>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b60:	2b02      	cmp	r3, #2
 8002b62:	d013      	beq.n	8002b8c <HAL_ADC_Init+0x1dc>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b68:	2b03      	cmp	r3, #3
 8002b6a:	d00f      	beq.n	8002b8c <HAL_ADC_Init+0x1dc>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b70:	2b04      	cmp	r3, #4
 8002b72:	d00b      	beq.n	8002b8c <HAL_ADC_Init+0x1dc>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b78:	2b05      	cmp	r3, #5
 8002b7a:	d007      	beq.n	8002b8c <HAL_ADC_Init+0x1dc>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b80:	2b06      	cmp	r3, #6
 8002b82:	d003      	beq.n	8002b8c <HAL_ADC_Init+0x1dc>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b88:	2b07      	cmp	r3, #7
 8002b8a:	d112      	bne.n	8002bb2 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	695a      	ldr	r2, [r3, #20]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	2107      	movs	r1, #7
 8002b98:	438a      	bics	r2, r1
 8002b9a:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	6959      	ldr	r1, [r3, #20]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ba6:	2207      	movs	r2, #7
 8002ba8:	401a      	ands	r2, r3
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	430a      	orrs	r2, r1
 8002bb0:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	4a1c      	ldr	r2, [pc, #112]	; (8002c2c <HAL_ADC_Init+0x27c>)
 8002bba:	4013      	ands	r3, r2
 8002bbc:	68ba      	ldr	r2, [r7, #8]
 8002bbe:	429a      	cmp	r2, r3
 8002bc0:	d10b      	bne.n	8002bda <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bcc:	2203      	movs	r2, #3
 8002bce:	4393      	bics	r3, r2
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	431a      	orrs	r2, r3
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002bd8:	e01c      	b.n	8002c14 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bde:	2212      	movs	r2, #18
 8002be0:	4393      	bics	r3, r2
 8002be2:	2210      	movs	r2, #16
 8002be4:	431a      	orrs	r2, r3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bee:	2201      	movs	r2, #1
 8002bf0:	431a      	orrs	r2, r3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8002bf6:	230f      	movs	r3, #15
 8002bf8:	18fb      	adds	r3, r7, r3
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002bfe:	e009      	b.n	8002c14 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c04:	2210      	movs	r2, #16
 8002c06:	431a      	orrs	r2, r3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8002c0c:	230f      	movs	r3, #15
 8002c0e:	18fb      	adds	r3, r7, r3
 8002c10:	2201      	movs	r2, #1
 8002c12:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002c14:	230f      	movs	r3, #15
 8002c16:	18fb      	adds	r3, r7, r3
 8002c18:	781b      	ldrb	r3, [r3, #0]
}
 8002c1a:	0018      	movs	r0, r3
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	b004      	add	sp, #16
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	46c0      	nop			; (mov r8, r8)
 8002c24:	fffffefd 	.word	0xfffffefd
 8002c28:	fffe0219 	.word	0xfffe0219
 8002c2c:	833fffe7 	.word	0x833fffe7

08002c30 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002c30:	b590      	push	{r4, r7, lr}
 8002c32:	b085      	sub	sp, #20
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c38:	230f      	movs	r3, #15
 8002c3a:	18fb      	adds	r3, r7, r3
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	2204      	movs	r2, #4
 8002c48:	4013      	ands	r3, r2
 8002c4a:	d138      	bne.n	8002cbe <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2234      	movs	r2, #52	; 0x34
 8002c50:	5c9b      	ldrb	r3, [r3, r2]
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d101      	bne.n	8002c5a <HAL_ADC_Start+0x2a>
 8002c56:	2302      	movs	r3, #2
 8002c58:	e038      	b.n	8002ccc <HAL_ADC_Start+0x9c>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2234      	movs	r2, #52	; 0x34
 8002c5e:	2101      	movs	r1, #1
 8002c60:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	7e5b      	ldrb	r3, [r3, #25]
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d007      	beq.n	8002c7a <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8002c6a:	230f      	movs	r3, #15
 8002c6c:	18fc      	adds	r4, r7, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	0018      	movs	r0, r3
 8002c72:	f000 fab3 	bl	80031dc <ADC_Enable>
 8002c76:	0003      	movs	r3, r0
 8002c78:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002c7a:	230f      	movs	r3, #15
 8002c7c:	18fb      	adds	r3, r7, r3
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d120      	bne.n	8002cc6 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c88:	4a12      	ldr	r2, [pc, #72]	; (8002cd4 <HAL_ADC_Start+0xa4>)
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	2280      	movs	r2, #128	; 0x80
 8002c8e:	0052      	lsls	r2, r2, #1
 8002c90:	431a      	orrs	r2, r3
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2234      	movs	r2, #52	; 0x34
 8002ca0:	2100      	movs	r1, #0
 8002ca2:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	221c      	movs	r2, #28
 8002caa:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	689a      	ldr	r2, [r3, #8]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	2104      	movs	r1, #4
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	609a      	str	r2, [r3, #8]
 8002cbc:	e003      	b.n	8002cc6 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002cbe:	230f      	movs	r3, #15
 8002cc0:	18fb      	adds	r3, r7, r3
 8002cc2:	2202      	movs	r2, #2
 8002cc4:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002cc6:	230f      	movs	r3, #15
 8002cc8:	18fb      	adds	r3, r7, r3
 8002cca:	781b      	ldrb	r3, [r3, #0]
}
 8002ccc:	0018      	movs	r0, r3
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	b005      	add	sp, #20
 8002cd2:	bd90      	pop	{r4, r7, pc}
 8002cd4:	fffff0fe 	.word	0xfffff0fe

08002cd8 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b084      	sub	sp, #16
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
 8002ce0:	6039      	str	r1, [r7, #0]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	695b      	ldr	r3, [r3, #20]
 8002ce6:	2b08      	cmp	r3, #8
 8002ce8:	d102      	bne.n	8002cf0 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8002cea:	2308      	movs	r3, #8
 8002cec:	60fb      	str	r3, [r7, #12]
 8002cee:	e014      	b.n	8002d1a <HAL_ADC_PollForConversion+0x42>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	68db      	ldr	r3, [r3, #12]
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d10b      	bne.n	8002d16 <HAL_ADC_PollForConversion+0x3e>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d02:	2220      	movs	r2, #32
 8002d04:	431a      	orrs	r2, r3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2234      	movs	r2, #52	; 0x34
 8002d0e:	2100      	movs	r1, #0
 8002d10:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e071      	b.n	8002dfa <HAL_ADC_PollForConversion+0x122>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8002d16:	230c      	movs	r3, #12
 8002d18:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002d1a:	f7ff fe1b 	bl	8002954 <HAL_GetTick>
 8002d1e:	0003      	movs	r3, r0
 8002d20:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002d22:	e01f      	b.n	8002d64 <HAL_ADC_PollForConversion+0x8c>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	3301      	adds	r3, #1
 8002d28:	d01c      	beq.n	8002d64 <HAL_ADC_PollForConversion+0x8c>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d007      	beq.n	8002d40 <HAL_ADC_PollForConversion+0x68>
 8002d30:	f7ff fe10 	bl	8002954 <HAL_GetTick>
 8002d34:	0002      	movs	r2, r0
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	683a      	ldr	r2, [r7, #0]
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d211      	bcs.n	8002d64 <HAL_ADC_PollForConversion+0x8c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	68fa      	ldr	r2, [r7, #12]
 8002d48:	4013      	ands	r3, r2
 8002d4a:	d10b      	bne.n	8002d64 <HAL_ADC_PollForConversion+0x8c>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d50:	2204      	movs	r2, #4
 8002d52:	431a      	orrs	r2, r3
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2234      	movs	r2, #52	; 0x34
 8002d5c:	2100      	movs	r1, #0
 8002d5e:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002d60:	2303      	movs	r3, #3
 8002d62:	e04a      	b.n	8002dfa <HAL_ADC_PollForConversion+0x122>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	68fa      	ldr	r2, [r7, #12]
 8002d6c:	4013      	ands	r3, r2
 8002d6e:	d0d9      	beq.n	8002d24 <HAL_ADC_PollForConversion+0x4c>
      }
    }
  }
    
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d74:	2280      	movs	r2, #128	; 0x80
 8002d76:	0092      	lsls	r2, r2, #2
 8002d78:	431a      	orrs	r2, r3
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	68da      	ldr	r2, [r3, #12]
 8002d84:	23c0      	movs	r3, #192	; 0xc0
 8002d86:	011b      	lsls	r3, r3, #4
 8002d88:	4013      	ands	r3, r2
 8002d8a:	d12d      	bne.n	8002de8 <HAL_ADC_PollForConversion+0x110>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	7e9b      	ldrb	r3, [r3, #26]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d129      	bne.n	8002de8 <HAL_ADC_PollForConversion+0x110>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	2208      	movs	r2, #8
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	2b08      	cmp	r3, #8
 8002da0:	d122      	bne.n	8002de8 <HAL_ADC_PollForConversion+0x110>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	2204      	movs	r2, #4
 8002daa:	4013      	ands	r3, r2
 8002dac:	d110      	bne.n	8002dd0 <HAL_ADC_PollForConversion+0xf8>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	685a      	ldr	r2, [r3, #4]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	210c      	movs	r1, #12
 8002dba:	438a      	bics	r2, r1
 8002dbc:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dc2:	4a10      	ldr	r2, [pc, #64]	; (8002e04 <HAL_ADC_PollForConversion+0x12c>)
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	431a      	orrs	r2, r3
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	639a      	str	r2, [r3, #56]	; 0x38
 8002dce:	e00b      	b.n	8002de8 <HAL_ADC_PollForConversion+0x110>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dd4:	2220      	movs	r2, #32
 8002dd6:	431a      	orrs	r2, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002de0:	2201      	movs	r2, #1
 8002de2:	431a      	orrs	r2, r3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	7e1b      	ldrb	r3, [r3, #24]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d103      	bne.n	8002df8 <HAL_ADC_PollForConversion+0x120>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	220c      	movs	r2, #12
 8002df6:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002df8:	2300      	movs	r3, #0
}
 8002dfa:	0018      	movs	r0, r3
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	b004      	add	sp, #16
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	46c0      	nop			; (mov r8, r8)
 8002e04:	fffffefe 	.word	0xfffffefe

08002e08 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002e16:	0018      	movs	r0, r3
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	b002      	add	sp, #8
 8002e1c:	bd80      	pop	{r7, pc}
	...

08002e20 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b082      	sub	sp, #8
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	2204      	movs	r2, #4
 8002e30:	4013      	ands	r3, r2
 8002e32:	2b04      	cmp	r3, #4
 8002e34:	d106      	bne.n	8002e44 <HAL_ADC_IRQHandler+0x24>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	2204      	movs	r2, #4
 8002e3e:	4013      	ands	r3, r2
 8002e40:	2b04      	cmp	r3, #4
 8002e42:	d00d      	beq.n	8002e60 <HAL_ADC_IRQHandler+0x40>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	2208      	movs	r2, #8
 8002e4c:	4013      	ands	r3, r2
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8002e4e:	2b08      	cmp	r3, #8
 8002e50:	d14f      	bne.n	8002ef2 <HAL_ADC_IRQHandler+0xd2>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	2208      	movs	r2, #8
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	2b08      	cmp	r3, #8
 8002e5e:	d148      	bne.n	8002ef2 <HAL_ADC_IRQHandler+0xd2>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e64:	2210      	movs	r2, #16
 8002e66:	4013      	ands	r3, r2
 8002e68:	d106      	bne.n	8002e78 <HAL_ADC_IRQHandler+0x58>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e6e:	2280      	movs	r2, #128	; 0x80
 8002e70:	0092      	lsls	r2, r2, #2
 8002e72:	431a      	orrs	r2, r3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	68da      	ldr	r2, [r3, #12]
 8002e7e:	23c0      	movs	r3, #192	; 0xc0
 8002e80:	011b      	lsls	r3, r3, #4
 8002e82:	4013      	ands	r3, r2
 8002e84:	d12d      	bne.n	8002ee2 <HAL_ADC_IRQHandler+0xc2>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d129      	bne.n	8002ee2 <HAL_ADC_IRQHandler+0xc2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	2208      	movs	r2, #8
 8002e96:	4013      	ands	r3, r2
 8002e98:	2b08      	cmp	r3, #8
 8002e9a:	d122      	bne.n	8002ee2 <HAL_ADC_IRQHandler+0xc2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	2204      	movs	r2, #4
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	d110      	bne.n	8002eca <HAL_ADC_IRQHandler+0xaa>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	685a      	ldr	r2, [r3, #4]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	210c      	movs	r1, #12
 8002eb4:	438a      	bics	r2, r1
 8002eb6:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ebc:	4a33      	ldr	r2, [pc, #204]	; (8002f8c <HAL_ADC_IRQHandler+0x16c>)
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	431a      	orrs	r2, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	639a      	str	r2, [r3, #56]	; 0x38
 8002ec8:	e00b      	b.n	8002ee2 <HAL_ADC_IRQHandler+0xc2>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ece:	2220      	movs	r2, #32
 8002ed0:	431a      	orrs	r2, r3
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eda:	2201      	movs	r2, #1
 8002edc:	431a      	orrs	r2, r3
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	63da      	str	r2, [r3, #60]	; 0x3c
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	0018      	movs	r0, r3
 8002ee6:	f000 f853 	bl	8002f90 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	220c      	movs	r2, #12
 8002ef0:	601a      	str	r2, [r3, #0]
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	2280      	movs	r2, #128	; 0x80
 8002efa:	4013      	ands	r3, r2
 8002efc:	2b80      	cmp	r3, #128	; 0x80
 8002efe:	d115      	bne.n	8002f2c <HAL_ADC_IRQHandler+0x10c>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	2280      	movs	r2, #128	; 0x80
 8002f08:	4013      	ands	r3, r2
 8002f0a:	2b80      	cmp	r3, #128	; 0x80
 8002f0c:	d10e      	bne.n	8002f2c <HAL_ADC_IRQHandler+0x10c>
  {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f12:	2280      	movs	r2, #128	; 0x80
 8002f14:	0252      	lsls	r2, r2, #9
 8002f16:	431a      	orrs	r2, r3
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	639a      	str	r2, [r3, #56]	; 0x38

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	0018      	movs	r0, r3
 8002f20:	f000 f83e 	bl	8002fa0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear ADC Analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	2280      	movs	r2, #128	; 0x80
 8002f2a:	601a      	str	r2, [r3, #0]
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	2210      	movs	r2, #16
 8002f34:	4013      	ands	r3, r2
 8002f36:	2b10      	cmp	r3, #16
 8002f38:	d123      	bne.n	8002f82 <HAL_ADC_IRQHandler+0x162>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	2210      	movs	r2, #16
 8002f42:	4013      	ands	r3, r2
 8002f44:	2b10      	cmp	r3, #16
 8002f46:	d11c      	bne.n	8002f82 <HAL_ADC_IRQHandler+0x162>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d006      	beq.n	8002f5e <HAL_ADC_IRQHandler+0x13e>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	68db      	ldr	r3, [r3, #12]
 8002f56:	2201      	movs	r2, #1
 8002f58:	4013      	ands	r3, r2
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d10d      	bne.n	8002f7a <HAL_ADC_IRQHandler+0x15a>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f62:	2202      	movs	r2, #2
 8002f64:	431a      	orrs	r2, r3
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	2210      	movs	r2, #16
 8002f70:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	0018      	movs	r0, r3
 8002f76:	f000 f81b 	bl	8002fb0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	2210      	movs	r2, #16
 8002f80:	601a      	str	r2, [r3, #0]
  }

}
 8002f82:	46c0      	nop			; (mov r8, r8)
 8002f84:	46bd      	mov	sp, r7
 8002f86:	b002      	add	sp, #8
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	46c0      	nop			; (mov r8, r8)
 8002f8c:	fffffefe 	.word	0xfffffefe

08002f90 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b082      	sub	sp, #8
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002f98:	46c0      	nop			; (mov r8, r8)
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	b002      	add	sp, #8
 8002f9e:	bd80      	pop	{r7, pc}

08002fa0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b082      	sub	sp, #8
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8002fa8:	46c0      	nop			; (mov r8, r8)
 8002faa:	46bd      	mov	sp, r7
 8002fac:	b002      	add	sp, #8
 8002fae:	bd80      	pop	{r7, pc}

08002fb0 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002fb8:	46c0      	nop			; (mov r8, r8)
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	b002      	add	sp, #8
 8002fbe:	bd80      	pop	{r7, pc}

08002fc0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fca:	230f      	movs	r3, #15
 8002fcc:	18fb      	adds	r3, r7, r3
 8002fce:	2200      	movs	r2, #0
 8002fd0:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fda:	2380      	movs	r3, #128	; 0x80
 8002fdc:	055b      	lsls	r3, r3, #21
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d011      	beq.n	8003006 <HAL_ADC_ConfigChannel+0x46>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d00d      	beq.n	8003006 <HAL_ADC_ConfigChannel+0x46>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fee:	2b02      	cmp	r3, #2
 8002ff0:	d009      	beq.n	8003006 <HAL_ADC_ConfigChannel+0x46>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ff6:	2b03      	cmp	r3, #3
 8002ff8:	d005      	beq.n	8003006 <HAL_ADC_ConfigChannel+0x46>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ffe:	2b04      	cmp	r3, #4
 8003000:	d001      	beq.n	8003006 <HAL_ADC_ConfigChannel+0x46>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2234      	movs	r2, #52	; 0x34
 800300a:	5c9b      	ldrb	r3, [r3, r2]
 800300c:	2b01      	cmp	r3, #1
 800300e:	d101      	bne.n	8003014 <HAL_ADC_ConfigChannel+0x54>
 8003010:	2302      	movs	r3, #2
 8003012:	e0d0      	b.n	80031b6 <HAL_ADC_ConfigChannel+0x1f6>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2234      	movs	r2, #52	; 0x34
 8003018:	2101      	movs	r1, #1
 800301a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	2204      	movs	r2, #4
 8003024:	4013      	ands	r3, r2
 8003026:	d000      	beq.n	800302a <HAL_ADC_ConfigChannel+0x6a>
 8003028:	e0b4      	b.n	8003194 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	4a64      	ldr	r2, [pc, #400]	; (80031c0 <HAL_ADC_ConfigChannel+0x200>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d100      	bne.n	8003036 <HAL_ADC_ConfigChannel+0x76>
 8003034:	e082      	b.n	800313c <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	2201      	movs	r2, #1
 8003042:	409a      	lsls	r2, r3
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	430a      	orrs	r2, r1
 800304a:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003050:	2380      	movs	r3, #128	; 0x80
 8003052:	055b      	lsls	r3, r3, #21
 8003054:	429a      	cmp	r2, r3
 8003056:	d037      	beq.n	80030c8 <HAL_ADC_ConfigChannel+0x108>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800305c:	2b01      	cmp	r3, #1
 800305e:	d033      	beq.n	80030c8 <HAL_ADC_ConfigChannel+0x108>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003064:	2b02      	cmp	r3, #2
 8003066:	d02f      	beq.n	80030c8 <HAL_ADC_ConfigChannel+0x108>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800306c:	2b03      	cmp	r3, #3
 800306e:	d02b      	beq.n	80030c8 <HAL_ADC_ConfigChannel+0x108>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003074:	2b04      	cmp	r3, #4
 8003076:	d027      	beq.n	80030c8 <HAL_ADC_ConfigChannel+0x108>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800307c:	2b05      	cmp	r3, #5
 800307e:	d023      	beq.n	80030c8 <HAL_ADC_ConfigChannel+0x108>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003084:	2b06      	cmp	r3, #6
 8003086:	d01f      	beq.n	80030c8 <HAL_ADC_ConfigChannel+0x108>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800308c:	2b07      	cmp	r3, #7
 800308e:	d01b      	beq.n	80030c8 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	689a      	ldr	r2, [r3, #8]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	695b      	ldr	r3, [r3, #20]
 800309a:	2107      	movs	r1, #7
 800309c:	400b      	ands	r3, r1
 800309e:	429a      	cmp	r2, r3
 80030a0:	d012      	beq.n	80030c8 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	695a      	ldr	r2, [r3, #20]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	2107      	movs	r1, #7
 80030ae:	438a      	bics	r2, r1
 80030b0:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	6959      	ldr	r1, [r3, #20]
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	2207      	movs	r2, #7
 80030be:	401a      	ands	r2, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	430a      	orrs	r2, r1
 80030c6:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	2b10      	cmp	r3, #16
 80030ce:	d007      	beq.n	80030e0 <HAL_ADC_ConfigChannel+0x120>
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	2b11      	cmp	r3, #17
 80030d6:	d003      	beq.n	80030e0 <HAL_ADC_ConfigChannel+0x120>
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2b12      	cmp	r3, #18
 80030de:	d163      	bne.n	80031a8 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80030e0:	4b38      	ldr	r3, [pc, #224]	; (80031c4 <HAL_ADC_ConfigChannel+0x204>)
 80030e2:	6819      	ldr	r1, [r3, #0]
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	2b10      	cmp	r3, #16
 80030ea:	d009      	beq.n	8003100 <HAL_ADC_ConfigChannel+0x140>
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	2b11      	cmp	r3, #17
 80030f2:	d102      	bne.n	80030fa <HAL_ADC_ConfigChannel+0x13a>
 80030f4:	2380      	movs	r3, #128	; 0x80
 80030f6:	03db      	lsls	r3, r3, #15
 80030f8:	e004      	b.n	8003104 <HAL_ADC_ConfigChannel+0x144>
 80030fa:	2380      	movs	r3, #128	; 0x80
 80030fc:	045b      	lsls	r3, r3, #17
 80030fe:	e001      	b.n	8003104 <HAL_ADC_ConfigChannel+0x144>
 8003100:	2380      	movs	r3, #128	; 0x80
 8003102:	041b      	lsls	r3, r3, #16
 8003104:	4a2f      	ldr	r2, [pc, #188]	; (80031c4 <HAL_ADC_ConfigChannel+0x204>)
 8003106:	430b      	orrs	r3, r1
 8003108:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	2b10      	cmp	r3, #16
 8003110:	d14a      	bne.n	80031a8 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003112:	4b2d      	ldr	r3, [pc, #180]	; (80031c8 <HAL_ADC_ConfigChannel+0x208>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	492d      	ldr	r1, [pc, #180]	; (80031cc <HAL_ADC_ConfigChannel+0x20c>)
 8003118:	0018      	movs	r0, r3
 800311a:	f7fc ffff 	bl	800011c <__udivsi3>
 800311e:	0003      	movs	r3, r0
 8003120:	001a      	movs	r2, r3
 8003122:	0013      	movs	r3, r2
 8003124:	009b      	lsls	r3, r3, #2
 8003126:	189b      	adds	r3, r3, r2
 8003128:	005b      	lsls	r3, r3, #1
 800312a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800312c:	e002      	b.n	8003134 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	3b01      	subs	r3, #1
 8003132:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d1f9      	bne.n	800312e <HAL_ADC_ConfigChannel+0x16e>
 800313a:	e035      	b.n	80031a8 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	2101      	movs	r1, #1
 8003148:	4099      	lsls	r1, r3
 800314a:	000b      	movs	r3, r1
 800314c:	43d9      	mvns	r1, r3
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	400a      	ands	r2, r1
 8003154:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	2b10      	cmp	r3, #16
 800315c:	d007      	beq.n	800316e <HAL_ADC_ConfigChannel+0x1ae>
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	2b11      	cmp	r3, #17
 8003164:	d003      	beq.n	800316e <HAL_ADC_ConfigChannel+0x1ae>
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	2b12      	cmp	r3, #18
 800316c:	d11c      	bne.n	80031a8 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800316e:	4b15      	ldr	r3, [pc, #84]	; (80031c4 <HAL_ADC_ConfigChannel+0x204>)
 8003170:	6819      	ldr	r1, [r3, #0]
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	2b10      	cmp	r3, #16
 8003178:	d007      	beq.n	800318a <HAL_ADC_ConfigChannel+0x1ca>
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	2b11      	cmp	r3, #17
 8003180:	d101      	bne.n	8003186 <HAL_ADC_ConfigChannel+0x1c6>
 8003182:	4b13      	ldr	r3, [pc, #76]	; (80031d0 <HAL_ADC_ConfigChannel+0x210>)
 8003184:	e002      	b.n	800318c <HAL_ADC_ConfigChannel+0x1cc>
 8003186:	4b13      	ldr	r3, [pc, #76]	; (80031d4 <HAL_ADC_ConfigChannel+0x214>)
 8003188:	e000      	b.n	800318c <HAL_ADC_ConfigChannel+0x1cc>
 800318a:	4b13      	ldr	r3, [pc, #76]	; (80031d8 <HAL_ADC_ConfigChannel+0x218>)
 800318c:	4a0d      	ldr	r2, [pc, #52]	; (80031c4 <HAL_ADC_ConfigChannel+0x204>)
 800318e:	400b      	ands	r3, r1
 8003190:	6013      	str	r3, [r2, #0]
 8003192:	e009      	b.n	80031a8 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003198:	2220      	movs	r2, #32
 800319a:	431a      	orrs	r2, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80031a0:	230f      	movs	r3, #15
 80031a2:	18fb      	adds	r3, r7, r3
 80031a4:	2201      	movs	r2, #1
 80031a6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2234      	movs	r2, #52	; 0x34
 80031ac:	2100      	movs	r1, #0
 80031ae:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80031b0:	230f      	movs	r3, #15
 80031b2:	18fb      	adds	r3, r7, r3
 80031b4:	781b      	ldrb	r3, [r3, #0]
}
 80031b6:	0018      	movs	r0, r3
 80031b8:	46bd      	mov	sp, r7
 80031ba:	b004      	add	sp, #16
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	46c0      	nop			; (mov r8, r8)
 80031c0:	00001001 	.word	0x00001001
 80031c4:	40012708 	.word	0x40012708
 80031c8:	20000004 	.word	0x20000004
 80031cc:	000f4240 	.word	0x000f4240
 80031d0:	ffbfffff 	.word	0xffbfffff
 80031d4:	feffffff 	.word	0xfeffffff
 80031d8:	ff7fffff 	.word	0xff7fffff

080031dc <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80031e4:	2300      	movs	r3, #0
 80031e6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80031e8:	2300      	movs	r3, #0
 80031ea:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	2203      	movs	r2, #3
 80031f4:	4013      	ands	r3, r2
 80031f6:	2b01      	cmp	r3, #1
 80031f8:	d112      	bne.n	8003220 <ADC_Enable+0x44>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2201      	movs	r2, #1
 8003202:	4013      	ands	r3, r2
 8003204:	2b01      	cmp	r3, #1
 8003206:	d009      	beq.n	800321c <ADC_Enable+0x40>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	68da      	ldr	r2, [r3, #12]
 800320e:	2380      	movs	r3, #128	; 0x80
 8003210:	021b      	lsls	r3, r3, #8
 8003212:	401a      	ands	r2, r3
 8003214:	2380      	movs	r3, #128	; 0x80
 8003216:	021b      	lsls	r3, r3, #8
 8003218:	429a      	cmp	r2, r3
 800321a:	d101      	bne.n	8003220 <ADC_Enable+0x44>
 800321c:	2301      	movs	r3, #1
 800321e:	e000      	b.n	8003222 <ADC_Enable+0x46>
 8003220:	2300      	movs	r3, #0
 8003222:	2b00      	cmp	r3, #0
 8003224:	d152      	bne.n	80032cc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	4a2a      	ldr	r2, [pc, #168]	; (80032d8 <ADC_Enable+0xfc>)
 800322e:	4013      	ands	r3, r2
 8003230:	d00d      	beq.n	800324e <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003236:	2210      	movs	r2, #16
 8003238:	431a      	orrs	r2, r3
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003242:	2201      	movs	r2, #1
 8003244:	431a      	orrs	r2, r3
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e03f      	b.n	80032ce <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	689a      	ldr	r2, [r3, #8]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	2101      	movs	r1, #1
 800325a:	430a      	orrs	r2, r1
 800325c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800325e:	4b1f      	ldr	r3, [pc, #124]	; (80032dc <ADC_Enable+0x100>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	491f      	ldr	r1, [pc, #124]	; (80032e0 <ADC_Enable+0x104>)
 8003264:	0018      	movs	r0, r3
 8003266:	f7fc ff59 	bl	800011c <__udivsi3>
 800326a:	0003      	movs	r3, r0
 800326c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800326e:	e002      	b.n	8003276 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	3b01      	subs	r3, #1
 8003274:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d1f9      	bne.n	8003270 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 800327c:	f7ff fb6a 	bl	8002954 <HAL_GetTick>
 8003280:	0003      	movs	r3, r0
 8003282:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003284:	e01b      	b.n	80032be <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003286:	f7ff fb65 	bl	8002954 <HAL_GetTick>
 800328a:	0002      	movs	r2, r0
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	1ad3      	subs	r3, r2, r3
 8003290:	2b02      	cmp	r3, #2
 8003292:	d914      	bls.n	80032be <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	2201      	movs	r2, #1
 800329c:	4013      	ands	r3, r2
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d00d      	beq.n	80032be <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032a6:	2210      	movs	r2, #16
 80032a8:	431a      	orrs	r2, r3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032b2:	2201      	movs	r2, #1
 80032b4:	431a      	orrs	r2, r3
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e007      	b.n	80032ce <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	2201      	movs	r2, #1
 80032c6:	4013      	ands	r3, r2
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d1dc      	bne.n	8003286 <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80032cc:	2300      	movs	r3, #0
}
 80032ce:	0018      	movs	r0, r3
 80032d0:	46bd      	mov	sp, r7
 80032d2:	b004      	add	sp, #16
 80032d4:	bd80      	pop	{r7, pc}
 80032d6:	46c0      	nop			; (mov r8, r8)
 80032d8:	80000017 	.word	0x80000017
 80032dc:	20000004 	.word	0x20000004
 80032e0:	000f4240 	.word	0x000f4240

080032e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b082      	sub	sp, #8
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	0002      	movs	r2, r0
 80032ec:	1dfb      	adds	r3, r7, #7
 80032ee:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80032f0:	1dfb      	adds	r3, r7, #7
 80032f2:	781b      	ldrb	r3, [r3, #0]
 80032f4:	2b7f      	cmp	r3, #127	; 0x7f
 80032f6:	d809      	bhi.n	800330c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032f8:	1dfb      	adds	r3, r7, #7
 80032fa:	781b      	ldrb	r3, [r3, #0]
 80032fc:	001a      	movs	r2, r3
 80032fe:	231f      	movs	r3, #31
 8003300:	401a      	ands	r2, r3
 8003302:	4b04      	ldr	r3, [pc, #16]	; (8003314 <__NVIC_EnableIRQ+0x30>)
 8003304:	2101      	movs	r1, #1
 8003306:	4091      	lsls	r1, r2
 8003308:	000a      	movs	r2, r1
 800330a:	601a      	str	r2, [r3, #0]
  }
}
 800330c:	46c0      	nop			; (mov r8, r8)
 800330e:	46bd      	mov	sp, r7
 8003310:	b002      	add	sp, #8
 8003312:	bd80      	pop	{r7, pc}
 8003314:	e000e100 	.word	0xe000e100

08003318 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003318:	b590      	push	{r4, r7, lr}
 800331a:	b083      	sub	sp, #12
 800331c:	af00      	add	r7, sp, #0
 800331e:	0002      	movs	r2, r0
 8003320:	6039      	str	r1, [r7, #0]
 8003322:	1dfb      	adds	r3, r7, #7
 8003324:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003326:	1dfb      	adds	r3, r7, #7
 8003328:	781b      	ldrb	r3, [r3, #0]
 800332a:	2b7f      	cmp	r3, #127	; 0x7f
 800332c:	d828      	bhi.n	8003380 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800332e:	4a2f      	ldr	r2, [pc, #188]	; (80033ec <__NVIC_SetPriority+0xd4>)
 8003330:	1dfb      	adds	r3, r7, #7
 8003332:	781b      	ldrb	r3, [r3, #0]
 8003334:	b25b      	sxtb	r3, r3
 8003336:	089b      	lsrs	r3, r3, #2
 8003338:	33c0      	adds	r3, #192	; 0xc0
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	589b      	ldr	r3, [r3, r2]
 800333e:	1dfa      	adds	r2, r7, #7
 8003340:	7812      	ldrb	r2, [r2, #0]
 8003342:	0011      	movs	r1, r2
 8003344:	2203      	movs	r2, #3
 8003346:	400a      	ands	r2, r1
 8003348:	00d2      	lsls	r2, r2, #3
 800334a:	21ff      	movs	r1, #255	; 0xff
 800334c:	4091      	lsls	r1, r2
 800334e:	000a      	movs	r2, r1
 8003350:	43d2      	mvns	r2, r2
 8003352:	401a      	ands	r2, r3
 8003354:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	019b      	lsls	r3, r3, #6
 800335a:	22ff      	movs	r2, #255	; 0xff
 800335c:	401a      	ands	r2, r3
 800335e:	1dfb      	adds	r3, r7, #7
 8003360:	781b      	ldrb	r3, [r3, #0]
 8003362:	0018      	movs	r0, r3
 8003364:	2303      	movs	r3, #3
 8003366:	4003      	ands	r3, r0
 8003368:	00db      	lsls	r3, r3, #3
 800336a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800336c:	481f      	ldr	r0, [pc, #124]	; (80033ec <__NVIC_SetPriority+0xd4>)
 800336e:	1dfb      	adds	r3, r7, #7
 8003370:	781b      	ldrb	r3, [r3, #0]
 8003372:	b25b      	sxtb	r3, r3
 8003374:	089b      	lsrs	r3, r3, #2
 8003376:	430a      	orrs	r2, r1
 8003378:	33c0      	adds	r3, #192	; 0xc0
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800337e:	e031      	b.n	80033e4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003380:	4a1b      	ldr	r2, [pc, #108]	; (80033f0 <__NVIC_SetPriority+0xd8>)
 8003382:	1dfb      	adds	r3, r7, #7
 8003384:	781b      	ldrb	r3, [r3, #0]
 8003386:	0019      	movs	r1, r3
 8003388:	230f      	movs	r3, #15
 800338a:	400b      	ands	r3, r1
 800338c:	3b08      	subs	r3, #8
 800338e:	089b      	lsrs	r3, r3, #2
 8003390:	3306      	adds	r3, #6
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	18d3      	adds	r3, r2, r3
 8003396:	3304      	adds	r3, #4
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	1dfa      	adds	r2, r7, #7
 800339c:	7812      	ldrb	r2, [r2, #0]
 800339e:	0011      	movs	r1, r2
 80033a0:	2203      	movs	r2, #3
 80033a2:	400a      	ands	r2, r1
 80033a4:	00d2      	lsls	r2, r2, #3
 80033a6:	21ff      	movs	r1, #255	; 0xff
 80033a8:	4091      	lsls	r1, r2
 80033aa:	000a      	movs	r2, r1
 80033ac:	43d2      	mvns	r2, r2
 80033ae:	401a      	ands	r2, r3
 80033b0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	019b      	lsls	r3, r3, #6
 80033b6:	22ff      	movs	r2, #255	; 0xff
 80033b8:	401a      	ands	r2, r3
 80033ba:	1dfb      	adds	r3, r7, #7
 80033bc:	781b      	ldrb	r3, [r3, #0]
 80033be:	0018      	movs	r0, r3
 80033c0:	2303      	movs	r3, #3
 80033c2:	4003      	ands	r3, r0
 80033c4:	00db      	lsls	r3, r3, #3
 80033c6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80033c8:	4809      	ldr	r0, [pc, #36]	; (80033f0 <__NVIC_SetPriority+0xd8>)
 80033ca:	1dfb      	adds	r3, r7, #7
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	001c      	movs	r4, r3
 80033d0:	230f      	movs	r3, #15
 80033d2:	4023      	ands	r3, r4
 80033d4:	3b08      	subs	r3, #8
 80033d6:	089b      	lsrs	r3, r3, #2
 80033d8:	430a      	orrs	r2, r1
 80033da:	3306      	adds	r3, #6
 80033dc:	009b      	lsls	r3, r3, #2
 80033de:	18c3      	adds	r3, r0, r3
 80033e0:	3304      	adds	r3, #4
 80033e2:	601a      	str	r2, [r3, #0]
}
 80033e4:	46c0      	nop			; (mov r8, r8)
 80033e6:	46bd      	mov	sp, r7
 80033e8:	b003      	add	sp, #12
 80033ea:	bd90      	pop	{r4, r7, pc}
 80033ec:	e000e100 	.word	0xe000e100
 80033f0:	e000ed00 	.word	0xe000ed00

080033f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b082      	sub	sp, #8
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	1e5a      	subs	r2, r3, #1
 8003400:	2380      	movs	r3, #128	; 0x80
 8003402:	045b      	lsls	r3, r3, #17
 8003404:	429a      	cmp	r2, r3
 8003406:	d301      	bcc.n	800340c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003408:	2301      	movs	r3, #1
 800340a:	e010      	b.n	800342e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800340c:	4b0a      	ldr	r3, [pc, #40]	; (8003438 <SysTick_Config+0x44>)
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	3a01      	subs	r2, #1
 8003412:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003414:	2301      	movs	r3, #1
 8003416:	425b      	negs	r3, r3
 8003418:	2103      	movs	r1, #3
 800341a:	0018      	movs	r0, r3
 800341c:	f7ff ff7c 	bl	8003318 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003420:	4b05      	ldr	r3, [pc, #20]	; (8003438 <SysTick_Config+0x44>)
 8003422:	2200      	movs	r2, #0
 8003424:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003426:	4b04      	ldr	r3, [pc, #16]	; (8003438 <SysTick_Config+0x44>)
 8003428:	2207      	movs	r2, #7
 800342a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800342c:	2300      	movs	r3, #0
}
 800342e:	0018      	movs	r0, r3
 8003430:	46bd      	mov	sp, r7
 8003432:	b002      	add	sp, #8
 8003434:	bd80      	pop	{r7, pc}
 8003436:	46c0      	nop			; (mov r8, r8)
 8003438:	e000e010 	.word	0xe000e010

0800343c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800343c:	b580      	push	{r7, lr}
 800343e:	b084      	sub	sp, #16
 8003440:	af00      	add	r7, sp, #0
 8003442:	60b9      	str	r1, [r7, #8]
 8003444:	607a      	str	r2, [r7, #4]
 8003446:	210f      	movs	r1, #15
 8003448:	187b      	adds	r3, r7, r1
 800344a:	1c02      	adds	r2, r0, #0
 800344c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800344e:	68ba      	ldr	r2, [r7, #8]
 8003450:	187b      	adds	r3, r7, r1
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	b25b      	sxtb	r3, r3
 8003456:	0011      	movs	r1, r2
 8003458:	0018      	movs	r0, r3
 800345a:	f7ff ff5d 	bl	8003318 <__NVIC_SetPriority>
}
 800345e:	46c0      	nop			; (mov r8, r8)
 8003460:	46bd      	mov	sp, r7
 8003462:	b004      	add	sp, #16
 8003464:	bd80      	pop	{r7, pc}

08003466 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003466:	b580      	push	{r7, lr}
 8003468:	b082      	sub	sp, #8
 800346a:	af00      	add	r7, sp, #0
 800346c:	0002      	movs	r2, r0
 800346e:	1dfb      	adds	r3, r7, #7
 8003470:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003472:	1dfb      	adds	r3, r7, #7
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	b25b      	sxtb	r3, r3
 8003478:	0018      	movs	r0, r3
 800347a:	f7ff ff33 	bl	80032e4 <__NVIC_EnableIRQ>
}
 800347e:	46c0      	nop			; (mov r8, r8)
 8003480:	46bd      	mov	sp, r7
 8003482:	b002      	add	sp, #8
 8003484:	bd80      	pop	{r7, pc}

08003486 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003486:	b580      	push	{r7, lr}
 8003488:	b082      	sub	sp, #8
 800348a:	af00      	add	r7, sp, #0
 800348c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	0018      	movs	r0, r3
 8003492:	f7ff ffaf 	bl	80033f4 <SysTick_Config>
 8003496:	0003      	movs	r3, r0
}
 8003498:	0018      	movs	r0, r3
 800349a:	46bd      	mov	sp, r7
 800349c:	b002      	add	sp, #8
 800349e:	bd80      	pop	{r7, pc}

080034a0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b084      	sub	sp, #16
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80034a8:	2300      	movs	r3, #0
 80034aa:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d101      	bne.n	80034b6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e036      	b.n	8003524 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2221      	movs	r2, #33	; 0x21
 80034ba:	2102      	movs	r1, #2
 80034bc:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	4a18      	ldr	r2, [pc, #96]	; (800352c <HAL_DMA_Init+0x8c>)
 80034ca:	4013      	ands	r3, r2
 80034cc:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80034d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	68db      	ldr	r3, [r3, #12]
 80034dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	695b      	ldr	r3, [r3, #20]
 80034e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	69db      	ldr	r3, [r3, #28]
 80034f4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80034f6:	68fa      	ldr	r2, [r7, #12]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	68fa      	ldr	r2, [r7, #12]
 8003502:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	0018      	movs	r0, r3
 8003508:	f000 f8b4 	bl	8003674 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2200      	movs	r2, #0
 8003510:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2221      	movs	r2, #33	; 0x21
 8003516:	2101      	movs	r1, #1
 8003518:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2220      	movs	r2, #32
 800351e:	2100      	movs	r1, #0
 8003520:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8003522:	2300      	movs	r3, #0
}  
 8003524:	0018      	movs	r0, r3
 8003526:	46bd      	mov	sp, r7
 8003528:	b004      	add	sp, #16
 800352a:	bd80      	pop	{r7, pc}
 800352c:	ffffc00f 	.word	0xffffc00f

08003530 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b084      	sub	sp, #16
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800354c:	2204      	movs	r2, #4
 800354e:	409a      	lsls	r2, r3
 8003550:	0013      	movs	r3, r2
 8003552:	68fa      	ldr	r2, [r7, #12]
 8003554:	4013      	ands	r3, r2
 8003556:	d024      	beq.n	80035a2 <HAL_DMA_IRQHandler+0x72>
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	2204      	movs	r2, #4
 800355c:	4013      	ands	r3, r2
 800355e:	d020      	beq.n	80035a2 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	2220      	movs	r2, #32
 8003568:	4013      	ands	r3, r2
 800356a:	d107      	bne.n	800357c <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	2104      	movs	r1, #4
 8003578:	438a      	bics	r2, r1
 800357a:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003584:	2104      	movs	r1, #4
 8003586:	4091      	lsls	r1, r2
 8003588:	000a      	movs	r2, r1
 800358a:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003590:	2b00      	cmp	r3, #0
 8003592:	d100      	bne.n	8003596 <HAL_DMA_IRQHandler+0x66>
 8003594:	e06a      	b.n	800366c <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800359a:	687a      	ldr	r2, [r7, #4]
 800359c:	0010      	movs	r0, r2
 800359e:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80035a0:	e064      	b.n	800366c <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a6:	2202      	movs	r2, #2
 80035a8:	409a      	lsls	r2, r3
 80035aa:	0013      	movs	r3, r2
 80035ac:	68fa      	ldr	r2, [r7, #12]
 80035ae:	4013      	ands	r3, r2
 80035b0:	d02b      	beq.n	800360a <HAL_DMA_IRQHandler+0xda>
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	2202      	movs	r2, #2
 80035b6:	4013      	ands	r3, r2
 80035b8:	d027      	beq.n	800360a <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	2220      	movs	r2, #32
 80035c2:	4013      	ands	r3, r2
 80035c4:	d10b      	bne.n	80035de <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	210a      	movs	r1, #10
 80035d2:	438a      	bics	r2, r1
 80035d4:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2221      	movs	r2, #33	; 0x21
 80035da:	2101      	movs	r1, #1
 80035dc:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035e6:	2102      	movs	r1, #2
 80035e8:	4091      	lsls	r1, r2
 80035ea:	000a      	movs	r2, r1
 80035ec:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2220      	movs	r2, #32
 80035f2:	2100      	movs	r1, #0
 80035f4:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d036      	beq.n	800366c <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003602:	687a      	ldr	r2, [r7, #4]
 8003604:	0010      	movs	r0, r2
 8003606:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8003608:	e030      	b.n	800366c <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800360e:	2208      	movs	r2, #8
 8003610:	409a      	lsls	r2, r3
 8003612:	0013      	movs	r3, r2
 8003614:	68fa      	ldr	r2, [r7, #12]
 8003616:	4013      	ands	r3, r2
 8003618:	d028      	beq.n	800366c <HAL_DMA_IRQHandler+0x13c>
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	2208      	movs	r2, #8
 800361e:	4013      	ands	r3, r2
 8003620:	d024      	beq.n	800366c <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	210e      	movs	r1, #14
 800362e:	438a      	bics	r2, r1
 8003630:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800363a:	2101      	movs	r1, #1
 800363c:	4091      	lsls	r1, r2
 800363e:	000a      	movs	r2, r1
 8003640:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2201      	movs	r2, #1
 8003646:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2221      	movs	r2, #33	; 0x21
 800364c:	2101      	movs	r1, #1
 800364e:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2220      	movs	r2, #32
 8003654:	2100      	movs	r1, #0
 8003656:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800365c:	2b00      	cmp	r3, #0
 800365e:	d005      	beq.n	800366c <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003664:	687a      	ldr	r2, [r7, #4]
 8003666:	0010      	movs	r0, r2
 8003668:	4798      	blx	r3
    }
   }
}  
 800366a:	e7ff      	b.n	800366c <HAL_DMA_IRQHandler+0x13c>
 800366c:	46c0      	nop			; (mov r8, r8)
 800366e:	46bd      	mov	sp, r7
 8003670:	b004      	add	sp, #16
 8003672:	bd80      	pop	{r7, pc}

08003674 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b082      	sub	sp, #8
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a08      	ldr	r2, [pc, #32]	; (80036a4 <DMA_CalcBaseAndBitshift+0x30>)
 8003682:	4694      	mov	ip, r2
 8003684:	4463      	add	r3, ip
 8003686:	2114      	movs	r1, #20
 8003688:	0018      	movs	r0, r3
 800368a:	f7fc fd47 	bl	800011c <__udivsi3>
 800368e:	0003      	movs	r3, r0
 8003690:	009a      	lsls	r2, r3, #2
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	4a03      	ldr	r2, [pc, #12]	; (80036a8 <DMA_CalcBaseAndBitshift+0x34>)
 800369a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 800369c:	46c0      	nop			; (mov r8, r8)
 800369e:	46bd      	mov	sp, r7
 80036a0:	b002      	add	sp, #8
 80036a2:	bd80      	pop	{r7, pc}
 80036a4:	bffdfff8 	.word	0xbffdfff8
 80036a8:	40020000 	.word	0x40020000

080036ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b086      	sub	sp, #24
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
 80036b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80036b6:	2300      	movs	r3, #0
 80036b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036ba:	e14f      	b.n	800395c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	2101      	movs	r1, #1
 80036c2:	697a      	ldr	r2, [r7, #20]
 80036c4:	4091      	lsls	r1, r2
 80036c6:	000a      	movs	r2, r1
 80036c8:	4013      	ands	r3, r2
 80036ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d100      	bne.n	80036d4 <HAL_GPIO_Init+0x28>
 80036d2:	e140      	b.n	8003956 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	2203      	movs	r2, #3
 80036da:	4013      	ands	r3, r2
 80036dc:	2b01      	cmp	r3, #1
 80036de:	d005      	beq.n	80036ec <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	2203      	movs	r2, #3
 80036e6:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80036e8:	2b02      	cmp	r3, #2
 80036ea:	d130      	bne.n	800374e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	005b      	lsls	r3, r3, #1
 80036f6:	2203      	movs	r2, #3
 80036f8:	409a      	lsls	r2, r3
 80036fa:	0013      	movs	r3, r2
 80036fc:	43da      	mvns	r2, r3
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	4013      	ands	r3, r2
 8003702:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	68da      	ldr	r2, [r3, #12]
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	005b      	lsls	r3, r3, #1
 800370c:	409a      	lsls	r2, r3
 800370e:	0013      	movs	r3, r2
 8003710:	693a      	ldr	r2, [r7, #16]
 8003712:	4313      	orrs	r3, r2
 8003714:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	693a      	ldr	r2, [r7, #16]
 800371a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003722:	2201      	movs	r2, #1
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	409a      	lsls	r2, r3
 8003728:	0013      	movs	r3, r2
 800372a:	43da      	mvns	r2, r3
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	4013      	ands	r3, r2
 8003730:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	091b      	lsrs	r3, r3, #4
 8003738:	2201      	movs	r2, #1
 800373a:	401a      	ands	r2, r3
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	409a      	lsls	r2, r3
 8003740:	0013      	movs	r3, r2
 8003742:	693a      	ldr	r2, [r7, #16]
 8003744:	4313      	orrs	r3, r2
 8003746:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	693a      	ldr	r2, [r7, #16]
 800374c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	2203      	movs	r2, #3
 8003754:	4013      	ands	r3, r2
 8003756:	2b03      	cmp	r3, #3
 8003758:	d017      	beq.n	800378a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	68db      	ldr	r3, [r3, #12]
 800375e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	005b      	lsls	r3, r3, #1
 8003764:	2203      	movs	r2, #3
 8003766:	409a      	lsls	r2, r3
 8003768:	0013      	movs	r3, r2
 800376a:	43da      	mvns	r2, r3
 800376c:	693b      	ldr	r3, [r7, #16]
 800376e:	4013      	ands	r3, r2
 8003770:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	689a      	ldr	r2, [r3, #8]
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	005b      	lsls	r3, r3, #1
 800377a:	409a      	lsls	r2, r3
 800377c:	0013      	movs	r3, r2
 800377e:	693a      	ldr	r2, [r7, #16]
 8003780:	4313      	orrs	r3, r2
 8003782:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	693a      	ldr	r2, [r7, #16]
 8003788:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	2203      	movs	r2, #3
 8003790:	4013      	ands	r3, r2
 8003792:	2b02      	cmp	r3, #2
 8003794:	d123      	bne.n	80037de <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	08da      	lsrs	r2, r3, #3
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	3208      	adds	r2, #8
 800379e:	0092      	lsls	r2, r2, #2
 80037a0:	58d3      	ldr	r3, [r2, r3]
 80037a2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	2207      	movs	r2, #7
 80037a8:	4013      	ands	r3, r2
 80037aa:	009b      	lsls	r3, r3, #2
 80037ac:	220f      	movs	r2, #15
 80037ae:	409a      	lsls	r2, r3
 80037b0:	0013      	movs	r3, r2
 80037b2:	43da      	mvns	r2, r3
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	4013      	ands	r3, r2
 80037b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	691a      	ldr	r2, [r3, #16]
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	2107      	movs	r1, #7
 80037c2:	400b      	ands	r3, r1
 80037c4:	009b      	lsls	r3, r3, #2
 80037c6:	409a      	lsls	r2, r3
 80037c8:	0013      	movs	r3, r2
 80037ca:	693a      	ldr	r2, [r7, #16]
 80037cc:	4313      	orrs	r3, r2
 80037ce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	08da      	lsrs	r2, r3, #3
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	3208      	adds	r2, #8
 80037d8:	0092      	lsls	r2, r2, #2
 80037da:	6939      	ldr	r1, [r7, #16]
 80037dc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	005b      	lsls	r3, r3, #1
 80037e8:	2203      	movs	r2, #3
 80037ea:	409a      	lsls	r2, r3
 80037ec:	0013      	movs	r3, r2
 80037ee:	43da      	mvns	r2, r3
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	4013      	ands	r3, r2
 80037f4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	2203      	movs	r2, #3
 80037fc:	401a      	ands	r2, r3
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	005b      	lsls	r3, r3, #1
 8003802:	409a      	lsls	r2, r3
 8003804:	0013      	movs	r3, r2
 8003806:	693a      	ldr	r2, [r7, #16]
 8003808:	4313      	orrs	r3, r2
 800380a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	693a      	ldr	r2, [r7, #16]
 8003810:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	685a      	ldr	r2, [r3, #4]
 8003816:	23c0      	movs	r3, #192	; 0xc0
 8003818:	029b      	lsls	r3, r3, #10
 800381a:	4013      	ands	r3, r2
 800381c:	d100      	bne.n	8003820 <HAL_GPIO_Init+0x174>
 800381e:	e09a      	b.n	8003956 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003820:	4b54      	ldr	r3, [pc, #336]	; (8003974 <HAL_GPIO_Init+0x2c8>)
 8003822:	699a      	ldr	r2, [r3, #24]
 8003824:	4b53      	ldr	r3, [pc, #332]	; (8003974 <HAL_GPIO_Init+0x2c8>)
 8003826:	2101      	movs	r1, #1
 8003828:	430a      	orrs	r2, r1
 800382a:	619a      	str	r2, [r3, #24]
 800382c:	4b51      	ldr	r3, [pc, #324]	; (8003974 <HAL_GPIO_Init+0x2c8>)
 800382e:	699b      	ldr	r3, [r3, #24]
 8003830:	2201      	movs	r2, #1
 8003832:	4013      	ands	r3, r2
 8003834:	60bb      	str	r3, [r7, #8]
 8003836:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003838:	4a4f      	ldr	r2, [pc, #316]	; (8003978 <HAL_GPIO_Init+0x2cc>)
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	089b      	lsrs	r3, r3, #2
 800383e:	3302      	adds	r3, #2
 8003840:	009b      	lsls	r3, r3, #2
 8003842:	589b      	ldr	r3, [r3, r2]
 8003844:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	2203      	movs	r2, #3
 800384a:	4013      	ands	r3, r2
 800384c:	009b      	lsls	r3, r3, #2
 800384e:	220f      	movs	r2, #15
 8003850:	409a      	lsls	r2, r3
 8003852:	0013      	movs	r3, r2
 8003854:	43da      	mvns	r2, r3
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	4013      	ands	r3, r2
 800385a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800385c:	687a      	ldr	r2, [r7, #4]
 800385e:	2390      	movs	r3, #144	; 0x90
 8003860:	05db      	lsls	r3, r3, #23
 8003862:	429a      	cmp	r2, r3
 8003864:	d013      	beq.n	800388e <HAL_GPIO_Init+0x1e2>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4a44      	ldr	r2, [pc, #272]	; (800397c <HAL_GPIO_Init+0x2d0>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d00d      	beq.n	800388a <HAL_GPIO_Init+0x1de>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4a43      	ldr	r2, [pc, #268]	; (8003980 <HAL_GPIO_Init+0x2d4>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d007      	beq.n	8003886 <HAL_GPIO_Init+0x1da>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	4a42      	ldr	r2, [pc, #264]	; (8003984 <HAL_GPIO_Init+0x2d8>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d101      	bne.n	8003882 <HAL_GPIO_Init+0x1d6>
 800387e:	2303      	movs	r3, #3
 8003880:	e006      	b.n	8003890 <HAL_GPIO_Init+0x1e4>
 8003882:	2305      	movs	r3, #5
 8003884:	e004      	b.n	8003890 <HAL_GPIO_Init+0x1e4>
 8003886:	2302      	movs	r3, #2
 8003888:	e002      	b.n	8003890 <HAL_GPIO_Init+0x1e4>
 800388a:	2301      	movs	r3, #1
 800388c:	e000      	b.n	8003890 <HAL_GPIO_Init+0x1e4>
 800388e:	2300      	movs	r3, #0
 8003890:	697a      	ldr	r2, [r7, #20]
 8003892:	2103      	movs	r1, #3
 8003894:	400a      	ands	r2, r1
 8003896:	0092      	lsls	r2, r2, #2
 8003898:	4093      	lsls	r3, r2
 800389a:	693a      	ldr	r2, [r7, #16]
 800389c:	4313      	orrs	r3, r2
 800389e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80038a0:	4935      	ldr	r1, [pc, #212]	; (8003978 <HAL_GPIO_Init+0x2cc>)
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	089b      	lsrs	r3, r3, #2
 80038a6:	3302      	adds	r3, #2
 80038a8:	009b      	lsls	r3, r3, #2
 80038aa:	693a      	ldr	r2, [r7, #16]
 80038ac:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80038ae:	4b36      	ldr	r3, [pc, #216]	; (8003988 <HAL_GPIO_Init+0x2dc>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	43da      	mvns	r2, r3
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	4013      	ands	r3, r2
 80038bc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	685a      	ldr	r2, [r3, #4]
 80038c2:	2380      	movs	r3, #128	; 0x80
 80038c4:	025b      	lsls	r3, r3, #9
 80038c6:	4013      	ands	r3, r2
 80038c8:	d003      	beq.n	80038d2 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80038ca:	693a      	ldr	r2, [r7, #16]
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	4313      	orrs	r3, r2
 80038d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80038d2:	4b2d      	ldr	r3, [pc, #180]	; (8003988 <HAL_GPIO_Init+0x2dc>)
 80038d4:	693a      	ldr	r2, [r7, #16]
 80038d6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80038d8:	4b2b      	ldr	r3, [pc, #172]	; (8003988 <HAL_GPIO_Init+0x2dc>)
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	43da      	mvns	r2, r3
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	4013      	ands	r3, r2
 80038e6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	685a      	ldr	r2, [r3, #4]
 80038ec:	2380      	movs	r3, #128	; 0x80
 80038ee:	029b      	lsls	r3, r3, #10
 80038f0:	4013      	ands	r3, r2
 80038f2:	d003      	beq.n	80038fc <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80038f4:	693a      	ldr	r2, [r7, #16]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	4313      	orrs	r3, r2
 80038fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80038fc:	4b22      	ldr	r3, [pc, #136]	; (8003988 <HAL_GPIO_Init+0x2dc>)
 80038fe:	693a      	ldr	r2, [r7, #16]
 8003900:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003902:	4b21      	ldr	r3, [pc, #132]	; (8003988 <HAL_GPIO_Init+0x2dc>)
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	43da      	mvns	r2, r3
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	4013      	ands	r3, r2
 8003910:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	685a      	ldr	r2, [r3, #4]
 8003916:	2380      	movs	r3, #128	; 0x80
 8003918:	035b      	lsls	r3, r3, #13
 800391a:	4013      	ands	r3, r2
 800391c:	d003      	beq.n	8003926 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800391e:	693a      	ldr	r2, [r7, #16]
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	4313      	orrs	r3, r2
 8003924:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003926:	4b18      	ldr	r3, [pc, #96]	; (8003988 <HAL_GPIO_Init+0x2dc>)
 8003928:	693a      	ldr	r2, [r7, #16]
 800392a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800392c:	4b16      	ldr	r3, [pc, #88]	; (8003988 <HAL_GPIO_Init+0x2dc>)
 800392e:	68db      	ldr	r3, [r3, #12]
 8003930:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	43da      	mvns	r2, r3
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	4013      	ands	r3, r2
 800393a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	685a      	ldr	r2, [r3, #4]
 8003940:	2380      	movs	r3, #128	; 0x80
 8003942:	039b      	lsls	r3, r3, #14
 8003944:	4013      	ands	r3, r2
 8003946:	d003      	beq.n	8003950 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8003948:	693a      	ldr	r2, [r7, #16]
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	4313      	orrs	r3, r2
 800394e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003950:	4b0d      	ldr	r3, [pc, #52]	; (8003988 <HAL_GPIO_Init+0x2dc>)
 8003952:	693a      	ldr	r2, [r7, #16]
 8003954:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	3301      	adds	r3, #1
 800395a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	40da      	lsrs	r2, r3
 8003964:	1e13      	subs	r3, r2, #0
 8003966:	d000      	beq.n	800396a <HAL_GPIO_Init+0x2be>
 8003968:	e6a8      	b.n	80036bc <HAL_GPIO_Init+0x10>
  } 
}
 800396a:	46c0      	nop			; (mov r8, r8)
 800396c:	46c0      	nop			; (mov r8, r8)
 800396e:	46bd      	mov	sp, r7
 8003970:	b006      	add	sp, #24
 8003972:	bd80      	pop	{r7, pc}
 8003974:	40021000 	.word	0x40021000
 8003978:	40010000 	.word	0x40010000
 800397c:	48000400 	.word	0x48000400
 8003980:	48000800 	.word	0x48000800
 8003984:	48000c00 	.word	0x48000c00
 8003988:	40010400 	.word	0x40010400

0800398c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b082      	sub	sp, #8
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
 8003994:	0008      	movs	r0, r1
 8003996:	0011      	movs	r1, r2
 8003998:	1cbb      	adds	r3, r7, #2
 800399a:	1c02      	adds	r2, r0, #0
 800399c:	801a      	strh	r2, [r3, #0]
 800399e:	1c7b      	adds	r3, r7, #1
 80039a0:	1c0a      	adds	r2, r1, #0
 80039a2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80039a4:	1c7b      	adds	r3, r7, #1
 80039a6:	781b      	ldrb	r3, [r3, #0]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d004      	beq.n	80039b6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80039ac:	1cbb      	adds	r3, r7, #2
 80039ae:	881a      	ldrh	r2, [r3, #0]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80039b4:	e003      	b.n	80039be <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80039b6:	1cbb      	adds	r3, r7, #2
 80039b8:	881a      	ldrh	r2, [r3, #0]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	629a      	str	r2, [r3, #40]	; 0x28
}
 80039be:	46c0      	nop			; (mov r8, r8)
 80039c0:	46bd      	mov	sp, r7
 80039c2:	b002      	add	sp, #8
 80039c4:	bd80      	pop	{r7, pc}

080039c6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80039c6:	b580      	push	{r7, lr}
 80039c8:	b084      	sub	sp, #16
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	6078      	str	r0, [r7, #4]
 80039ce:	000a      	movs	r2, r1
 80039d0:	1cbb      	adds	r3, r7, #2
 80039d2:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	695b      	ldr	r3, [r3, #20]
 80039d8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80039da:	1cbb      	adds	r3, r7, #2
 80039dc:	881b      	ldrh	r3, [r3, #0]
 80039de:	68fa      	ldr	r2, [r7, #12]
 80039e0:	4013      	ands	r3, r2
 80039e2:	041a      	lsls	r2, r3, #16
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	43db      	mvns	r3, r3
 80039e8:	1cb9      	adds	r1, r7, #2
 80039ea:	8809      	ldrh	r1, [r1, #0]
 80039ec:	400b      	ands	r3, r1
 80039ee:	431a      	orrs	r2, r3
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	619a      	str	r2, [r3, #24]
}
 80039f4:	46c0      	nop			; (mov r8, r8)
 80039f6:	46bd      	mov	sp, r7
 80039f8:	b004      	add	sp, #16
 80039fa:	bd80      	pop	{r7, pc}

080039fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b082      	sub	sp, #8
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	0002      	movs	r2, r0
 8003a04:	1dbb      	adds	r3, r7, #6
 8003a06:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003a08:	4b09      	ldr	r3, [pc, #36]	; (8003a30 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8003a0a:	695b      	ldr	r3, [r3, #20]
 8003a0c:	1dba      	adds	r2, r7, #6
 8003a0e:	8812      	ldrh	r2, [r2, #0]
 8003a10:	4013      	ands	r3, r2
 8003a12:	d008      	beq.n	8003a26 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a14:	4b06      	ldr	r3, [pc, #24]	; (8003a30 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8003a16:	1dba      	adds	r2, r7, #6
 8003a18:	8812      	ldrh	r2, [r2, #0]
 8003a1a:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a1c:	1dbb      	adds	r3, r7, #6
 8003a1e:	881b      	ldrh	r3, [r3, #0]
 8003a20:	0018      	movs	r0, r3
 8003a22:	f000 f807 	bl	8003a34 <HAL_GPIO_EXTI_Callback>
  }
}
 8003a26:	46c0      	nop			; (mov r8, r8)
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	b002      	add	sp, #8
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	46c0      	nop			; (mov r8, r8)
 8003a30:	40010400 	.word	0x40010400

08003a34 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	0002      	movs	r2, r0
 8003a3c:	1dbb      	adds	r3, r7, #6
 8003a3e:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
            the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 8003a40:	46c0      	nop			; (mov r8, r8)
 8003a42:	46bd      	mov	sp, r7
 8003a44:	b002      	add	sp, #8
 8003a46:	bd80      	pop	{r7, pc}

08003a48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b088      	sub	sp, #32
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d101      	bne.n	8003a5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e301      	b.n	800405e <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	4013      	ands	r3, r2
 8003a62:	d100      	bne.n	8003a66 <HAL_RCC_OscConfig+0x1e>
 8003a64:	e08d      	b.n	8003b82 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003a66:	4bc3      	ldr	r3, [pc, #780]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	220c      	movs	r2, #12
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	2b04      	cmp	r3, #4
 8003a70:	d00e      	beq.n	8003a90 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003a72:	4bc0      	ldr	r3, [pc, #768]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	220c      	movs	r2, #12
 8003a78:	4013      	ands	r3, r2
 8003a7a:	2b08      	cmp	r3, #8
 8003a7c:	d116      	bne.n	8003aac <HAL_RCC_OscConfig+0x64>
 8003a7e:	4bbd      	ldr	r3, [pc, #756]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003a80:	685a      	ldr	r2, [r3, #4]
 8003a82:	2380      	movs	r3, #128	; 0x80
 8003a84:	025b      	lsls	r3, r3, #9
 8003a86:	401a      	ands	r2, r3
 8003a88:	2380      	movs	r3, #128	; 0x80
 8003a8a:	025b      	lsls	r3, r3, #9
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d10d      	bne.n	8003aac <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a90:	4bb8      	ldr	r3, [pc, #736]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	2380      	movs	r3, #128	; 0x80
 8003a96:	029b      	lsls	r3, r3, #10
 8003a98:	4013      	ands	r3, r2
 8003a9a:	d100      	bne.n	8003a9e <HAL_RCC_OscConfig+0x56>
 8003a9c:	e070      	b.n	8003b80 <HAL_RCC_OscConfig+0x138>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d000      	beq.n	8003aa8 <HAL_RCC_OscConfig+0x60>
 8003aa6:	e06b      	b.n	8003b80 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e2d8      	b.n	800405e <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	2b01      	cmp	r3, #1
 8003ab2:	d107      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x7c>
 8003ab4:	4baf      	ldr	r3, [pc, #700]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	4bae      	ldr	r3, [pc, #696]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003aba:	2180      	movs	r1, #128	; 0x80
 8003abc:	0249      	lsls	r1, r1, #9
 8003abe:	430a      	orrs	r2, r1
 8003ac0:	601a      	str	r2, [r3, #0]
 8003ac2:	e02f      	b.n	8003b24 <HAL_RCC_OscConfig+0xdc>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d10c      	bne.n	8003ae6 <HAL_RCC_OscConfig+0x9e>
 8003acc:	4ba9      	ldr	r3, [pc, #676]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003ace:	681a      	ldr	r2, [r3, #0]
 8003ad0:	4ba8      	ldr	r3, [pc, #672]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003ad2:	49a9      	ldr	r1, [pc, #676]	; (8003d78 <HAL_RCC_OscConfig+0x330>)
 8003ad4:	400a      	ands	r2, r1
 8003ad6:	601a      	str	r2, [r3, #0]
 8003ad8:	4ba6      	ldr	r3, [pc, #664]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	4ba5      	ldr	r3, [pc, #660]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003ade:	49a7      	ldr	r1, [pc, #668]	; (8003d7c <HAL_RCC_OscConfig+0x334>)
 8003ae0:	400a      	ands	r2, r1
 8003ae2:	601a      	str	r2, [r3, #0]
 8003ae4:	e01e      	b.n	8003b24 <HAL_RCC_OscConfig+0xdc>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	2b05      	cmp	r3, #5
 8003aec:	d10e      	bne.n	8003b0c <HAL_RCC_OscConfig+0xc4>
 8003aee:	4ba1      	ldr	r3, [pc, #644]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	4ba0      	ldr	r3, [pc, #640]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003af4:	2180      	movs	r1, #128	; 0x80
 8003af6:	02c9      	lsls	r1, r1, #11
 8003af8:	430a      	orrs	r2, r1
 8003afa:	601a      	str	r2, [r3, #0]
 8003afc:	4b9d      	ldr	r3, [pc, #628]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	4b9c      	ldr	r3, [pc, #624]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003b02:	2180      	movs	r1, #128	; 0x80
 8003b04:	0249      	lsls	r1, r1, #9
 8003b06:	430a      	orrs	r2, r1
 8003b08:	601a      	str	r2, [r3, #0]
 8003b0a:	e00b      	b.n	8003b24 <HAL_RCC_OscConfig+0xdc>
 8003b0c:	4b99      	ldr	r3, [pc, #612]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	4b98      	ldr	r3, [pc, #608]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003b12:	4999      	ldr	r1, [pc, #612]	; (8003d78 <HAL_RCC_OscConfig+0x330>)
 8003b14:	400a      	ands	r2, r1
 8003b16:	601a      	str	r2, [r3, #0]
 8003b18:	4b96      	ldr	r3, [pc, #600]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	4b95      	ldr	r3, [pc, #596]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003b1e:	4997      	ldr	r1, [pc, #604]	; (8003d7c <HAL_RCC_OscConfig+0x334>)
 8003b20:	400a      	ands	r2, r1
 8003b22:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d014      	beq.n	8003b56 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b2c:	f7fe ff12 	bl	8002954 <HAL_GetTick>
 8003b30:	0003      	movs	r3, r0
 8003b32:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b34:	e008      	b.n	8003b48 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b36:	f7fe ff0d 	bl	8002954 <HAL_GetTick>
 8003b3a:	0002      	movs	r2, r0
 8003b3c:	69bb      	ldr	r3, [r7, #24]
 8003b3e:	1ad3      	subs	r3, r2, r3
 8003b40:	2b64      	cmp	r3, #100	; 0x64
 8003b42:	d901      	bls.n	8003b48 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003b44:	2303      	movs	r3, #3
 8003b46:	e28a      	b.n	800405e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b48:	4b8a      	ldr	r3, [pc, #552]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	2380      	movs	r3, #128	; 0x80
 8003b4e:	029b      	lsls	r3, r3, #10
 8003b50:	4013      	ands	r3, r2
 8003b52:	d0f0      	beq.n	8003b36 <HAL_RCC_OscConfig+0xee>
 8003b54:	e015      	b.n	8003b82 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b56:	f7fe fefd 	bl	8002954 <HAL_GetTick>
 8003b5a:	0003      	movs	r3, r0
 8003b5c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b5e:	e008      	b.n	8003b72 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b60:	f7fe fef8 	bl	8002954 <HAL_GetTick>
 8003b64:	0002      	movs	r2, r0
 8003b66:	69bb      	ldr	r3, [r7, #24]
 8003b68:	1ad3      	subs	r3, r2, r3
 8003b6a:	2b64      	cmp	r3, #100	; 0x64
 8003b6c:	d901      	bls.n	8003b72 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e275      	b.n	800405e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b72:	4b80      	ldr	r3, [pc, #512]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	2380      	movs	r3, #128	; 0x80
 8003b78:	029b      	lsls	r3, r3, #10
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	d1f0      	bne.n	8003b60 <HAL_RCC_OscConfig+0x118>
 8003b7e:	e000      	b.n	8003b82 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b80:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	2202      	movs	r2, #2
 8003b88:	4013      	ands	r3, r2
 8003b8a:	d100      	bne.n	8003b8e <HAL_RCC_OscConfig+0x146>
 8003b8c:	e069      	b.n	8003c62 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003b8e:	4b79      	ldr	r3, [pc, #484]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	220c      	movs	r2, #12
 8003b94:	4013      	ands	r3, r2
 8003b96:	d00b      	beq.n	8003bb0 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003b98:	4b76      	ldr	r3, [pc, #472]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	220c      	movs	r2, #12
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	2b08      	cmp	r3, #8
 8003ba2:	d11c      	bne.n	8003bde <HAL_RCC_OscConfig+0x196>
 8003ba4:	4b73      	ldr	r3, [pc, #460]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003ba6:	685a      	ldr	r2, [r3, #4]
 8003ba8:	2380      	movs	r3, #128	; 0x80
 8003baa:	025b      	lsls	r3, r3, #9
 8003bac:	4013      	ands	r3, r2
 8003bae:	d116      	bne.n	8003bde <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bb0:	4b70      	ldr	r3, [pc, #448]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	2202      	movs	r2, #2
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	d005      	beq.n	8003bc6 <HAL_RCC_OscConfig+0x17e>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	68db      	ldr	r3, [r3, #12]
 8003bbe:	2b01      	cmp	r3, #1
 8003bc0:	d001      	beq.n	8003bc6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e24b      	b.n	800405e <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bc6:	4b6b      	ldr	r3, [pc, #428]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	22f8      	movs	r2, #248	; 0xf8
 8003bcc:	4393      	bics	r3, r2
 8003bce:	0019      	movs	r1, r3
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	691b      	ldr	r3, [r3, #16]
 8003bd4:	00da      	lsls	r2, r3, #3
 8003bd6:	4b67      	ldr	r3, [pc, #412]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003bd8:	430a      	orrs	r2, r1
 8003bda:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bdc:	e041      	b.n	8003c62 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d024      	beq.n	8003c30 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003be6:	4b63      	ldr	r3, [pc, #396]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	4b62      	ldr	r3, [pc, #392]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003bec:	2101      	movs	r1, #1
 8003bee:	430a      	orrs	r2, r1
 8003bf0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bf2:	f7fe feaf 	bl	8002954 <HAL_GetTick>
 8003bf6:	0003      	movs	r3, r0
 8003bf8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bfa:	e008      	b.n	8003c0e <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bfc:	f7fe feaa 	bl	8002954 <HAL_GetTick>
 8003c00:	0002      	movs	r2, r0
 8003c02:	69bb      	ldr	r3, [r7, #24]
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	2b02      	cmp	r3, #2
 8003c08:	d901      	bls.n	8003c0e <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8003c0a:	2303      	movs	r3, #3
 8003c0c:	e227      	b.n	800405e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c0e:	4b59      	ldr	r3, [pc, #356]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	2202      	movs	r2, #2
 8003c14:	4013      	ands	r3, r2
 8003c16:	d0f1      	beq.n	8003bfc <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c18:	4b56      	ldr	r3, [pc, #344]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	22f8      	movs	r2, #248	; 0xf8
 8003c1e:	4393      	bics	r3, r2
 8003c20:	0019      	movs	r1, r3
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	691b      	ldr	r3, [r3, #16]
 8003c26:	00da      	lsls	r2, r3, #3
 8003c28:	4b52      	ldr	r3, [pc, #328]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003c2a:	430a      	orrs	r2, r1
 8003c2c:	601a      	str	r2, [r3, #0]
 8003c2e:	e018      	b.n	8003c62 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c30:	4b50      	ldr	r3, [pc, #320]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	4b4f      	ldr	r3, [pc, #316]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003c36:	2101      	movs	r1, #1
 8003c38:	438a      	bics	r2, r1
 8003c3a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c3c:	f7fe fe8a 	bl	8002954 <HAL_GetTick>
 8003c40:	0003      	movs	r3, r0
 8003c42:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c44:	e008      	b.n	8003c58 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c46:	f7fe fe85 	bl	8002954 <HAL_GetTick>
 8003c4a:	0002      	movs	r2, r0
 8003c4c:	69bb      	ldr	r3, [r7, #24]
 8003c4e:	1ad3      	subs	r3, r2, r3
 8003c50:	2b02      	cmp	r3, #2
 8003c52:	d901      	bls.n	8003c58 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8003c54:	2303      	movs	r3, #3
 8003c56:	e202      	b.n	800405e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c58:	4b46      	ldr	r3, [pc, #280]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	2202      	movs	r2, #2
 8003c5e:	4013      	ands	r3, r2
 8003c60:	d1f1      	bne.n	8003c46 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	2208      	movs	r2, #8
 8003c68:	4013      	ands	r3, r2
 8003c6a:	d036      	beq.n	8003cda <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	69db      	ldr	r3, [r3, #28]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d019      	beq.n	8003ca8 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c74:	4b3f      	ldr	r3, [pc, #252]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003c76:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c78:	4b3e      	ldr	r3, [pc, #248]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003c7a:	2101      	movs	r1, #1
 8003c7c:	430a      	orrs	r2, r1
 8003c7e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c80:	f7fe fe68 	bl	8002954 <HAL_GetTick>
 8003c84:	0003      	movs	r3, r0
 8003c86:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c88:	e008      	b.n	8003c9c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c8a:	f7fe fe63 	bl	8002954 <HAL_GetTick>
 8003c8e:	0002      	movs	r2, r0
 8003c90:	69bb      	ldr	r3, [r7, #24]
 8003c92:	1ad3      	subs	r3, r2, r3
 8003c94:	2b02      	cmp	r3, #2
 8003c96:	d901      	bls.n	8003c9c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8003c98:	2303      	movs	r3, #3
 8003c9a:	e1e0      	b.n	800405e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c9c:	4b35      	ldr	r3, [pc, #212]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca0:	2202      	movs	r2, #2
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	d0f1      	beq.n	8003c8a <HAL_RCC_OscConfig+0x242>
 8003ca6:	e018      	b.n	8003cda <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ca8:	4b32      	ldr	r3, [pc, #200]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003caa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003cac:	4b31      	ldr	r3, [pc, #196]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003cae:	2101      	movs	r1, #1
 8003cb0:	438a      	bics	r2, r1
 8003cb2:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cb4:	f7fe fe4e 	bl	8002954 <HAL_GetTick>
 8003cb8:	0003      	movs	r3, r0
 8003cba:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cbc:	e008      	b.n	8003cd0 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003cbe:	f7fe fe49 	bl	8002954 <HAL_GetTick>
 8003cc2:	0002      	movs	r2, r0
 8003cc4:	69bb      	ldr	r3, [r7, #24]
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d901      	bls.n	8003cd0 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8003ccc:	2303      	movs	r3, #3
 8003cce:	e1c6      	b.n	800405e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cd0:	4b28      	ldr	r3, [pc, #160]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd4:	2202      	movs	r2, #2
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	d1f1      	bne.n	8003cbe <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	2204      	movs	r2, #4
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	d100      	bne.n	8003ce6 <HAL_RCC_OscConfig+0x29e>
 8003ce4:	e0b4      	b.n	8003e50 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ce6:	201f      	movs	r0, #31
 8003ce8:	183b      	adds	r3, r7, r0
 8003cea:	2200      	movs	r2, #0
 8003cec:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cee:	4b21      	ldr	r3, [pc, #132]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003cf0:	69da      	ldr	r2, [r3, #28]
 8003cf2:	2380      	movs	r3, #128	; 0x80
 8003cf4:	055b      	lsls	r3, r3, #21
 8003cf6:	4013      	ands	r3, r2
 8003cf8:	d110      	bne.n	8003d1c <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cfa:	4b1e      	ldr	r3, [pc, #120]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003cfc:	69da      	ldr	r2, [r3, #28]
 8003cfe:	4b1d      	ldr	r3, [pc, #116]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003d00:	2180      	movs	r1, #128	; 0x80
 8003d02:	0549      	lsls	r1, r1, #21
 8003d04:	430a      	orrs	r2, r1
 8003d06:	61da      	str	r2, [r3, #28]
 8003d08:	4b1a      	ldr	r3, [pc, #104]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003d0a:	69da      	ldr	r2, [r3, #28]
 8003d0c:	2380      	movs	r3, #128	; 0x80
 8003d0e:	055b      	lsls	r3, r3, #21
 8003d10:	4013      	ands	r3, r2
 8003d12:	60fb      	str	r3, [r7, #12]
 8003d14:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003d16:	183b      	adds	r3, r7, r0
 8003d18:	2201      	movs	r2, #1
 8003d1a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d1c:	4b18      	ldr	r3, [pc, #96]	; (8003d80 <HAL_RCC_OscConfig+0x338>)
 8003d1e:	681a      	ldr	r2, [r3, #0]
 8003d20:	2380      	movs	r3, #128	; 0x80
 8003d22:	005b      	lsls	r3, r3, #1
 8003d24:	4013      	ands	r3, r2
 8003d26:	d11a      	bne.n	8003d5e <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d28:	4b15      	ldr	r3, [pc, #84]	; (8003d80 <HAL_RCC_OscConfig+0x338>)
 8003d2a:	681a      	ldr	r2, [r3, #0]
 8003d2c:	4b14      	ldr	r3, [pc, #80]	; (8003d80 <HAL_RCC_OscConfig+0x338>)
 8003d2e:	2180      	movs	r1, #128	; 0x80
 8003d30:	0049      	lsls	r1, r1, #1
 8003d32:	430a      	orrs	r2, r1
 8003d34:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d36:	f7fe fe0d 	bl	8002954 <HAL_GetTick>
 8003d3a:	0003      	movs	r3, r0
 8003d3c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d3e:	e008      	b.n	8003d52 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d40:	f7fe fe08 	bl	8002954 <HAL_GetTick>
 8003d44:	0002      	movs	r2, r0
 8003d46:	69bb      	ldr	r3, [r7, #24]
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	2b64      	cmp	r3, #100	; 0x64
 8003d4c:	d901      	bls.n	8003d52 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e185      	b.n	800405e <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d52:	4b0b      	ldr	r3, [pc, #44]	; (8003d80 <HAL_RCC_OscConfig+0x338>)
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	2380      	movs	r3, #128	; 0x80
 8003d58:	005b      	lsls	r3, r3, #1
 8003d5a:	4013      	ands	r3, r2
 8003d5c:	d0f0      	beq.n	8003d40 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	2b01      	cmp	r3, #1
 8003d64:	d10e      	bne.n	8003d84 <HAL_RCC_OscConfig+0x33c>
 8003d66:	4b03      	ldr	r3, [pc, #12]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003d68:	6a1a      	ldr	r2, [r3, #32]
 8003d6a:	4b02      	ldr	r3, [pc, #8]	; (8003d74 <HAL_RCC_OscConfig+0x32c>)
 8003d6c:	2101      	movs	r1, #1
 8003d6e:	430a      	orrs	r2, r1
 8003d70:	621a      	str	r2, [r3, #32]
 8003d72:	e035      	b.n	8003de0 <HAL_RCC_OscConfig+0x398>
 8003d74:	40021000 	.word	0x40021000
 8003d78:	fffeffff 	.word	0xfffeffff
 8003d7c:	fffbffff 	.word	0xfffbffff
 8003d80:	40007000 	.word	0x40007000
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d10c      	bne.n	8003da6 <HAL_RCC_OscConfig+0x35e>
 8003d8c:	4bb6      	ldr	r3, [pc, #728]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003d8e:	6a1a      	ldr	r2, [r3, #32]
 8003d90:	4bb5      	ldr	r3, [pc, #724]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003d92:	2101      	movs	r1, #1
 8003d94:	438a      	bics	r2, r1
 8003d96:	621a      	str	r2, [r3, #32]
 8003d98:	4bb3      	ldr	r3, [pc, #716]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003d9a:	6a1a      	ldr	r2, [r3, #32]
 8003d9c:	4bb2      	ldr	r3, [pc, #712]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003d9e:	2104      	movs	r1, #4
 8003da0:	438a      	bics	r2, r1
 8003da2:	621a      	str	r2, [r3, #32]
 8003da4:	e01c      	b.n	8003de0 <HAL_RCC_OscConfig+0x398>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	2b05      	cmp	r3, #5
 8003dac:	d10c      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x380>
 8003dae:	4bae      	ldr	r3, [pc, #696]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003db0:	6a1a      	ldr	r2, [r3, #32]
 8003db2:	4bad      	ldr	r3, [pc, #692]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003db4:	2104      	movs	r1, #4
 8003db6:	430a      	orrs	r2, r1
 8003db8:	621a      	str	r2, [r3, #32]
 8003dba:	4bab      	ldr	r3, [pc, #684]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003dbc:	6a1a      	ldr	r2, [r3, #32]
 8003dbe:	4baa      	ldr	r3, [pc, #680]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003dc0:	2101      	movs	r1, #1
 8003dc2:	430a      	orrs	r2, r1
 8003dc4:	621a      	str	r2, [r3, #32]
 8003dc6:	e00b      	b.n	8003de0 <HAL_RCC_OscConfig+0x398>
 8003dc8:	4ba7      	ldr	r3, [pc, #668]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003dca:	6a1a      	ldr	r2, [r3, #32]
 8003dcc:	4ba6      	ldr	r3, [pc, #664]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003dce:	2101      	movs	r1, #1
 8003dd0:	438a      	bics	r2, r1
 8003dd2:	621a      	str	r2, [r3, #32]
 8003dd4:	4ba4      	ldr	r3, [pc, #656]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003dd6:	6a1a      	ldr	r2, [r3, #32]
 8003dd8:	4ba3      	ldr	r3, [pc, #652]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003dda:	2104      	movs	r1, #4
 8003ddc:	438a      	bics	r2, r1
 8003dde:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d014      	beq.n	8003e12 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003de8:	f7fe fdb4 	bl	8002954 <HAL_GetTick>
 8003dec:	0003      	movs	r3, r0
 8003dee:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003df0:	e009      	b.n	8003e06 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003df2:	f7fe fdaf 	bl	8002954 <HAL_GetTick>
 8003df6:	0002      	movs	r2, r0
 8003df8:	69bb      	ldr	r3, [r7, #24]
 8003dfa:	1ad3      	subs	r3, r2, r3
 8003dfc:	4a9b      	ldr	r2, [pc, #620]	; (800406c <HAL_RCC_OscConfig+0x624>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d901      	bls.n	8003e06 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	e12b      	b.n	800405e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e06:	4b98      	ldr	r3, [pc, #608]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003e08:	6a1b      	ldr	r3, [r3, #32]
 8003e0a:	2202      	movs	r2, #2
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	d0f0      	beq.n	8003df2 <HAL_RCC_OscConfig+0x3aa>
 8003e10:	e013      	b.n	8003e3a <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e12:	f7fe fd9f 	bl	8002954 <HAL_GetTick>
 8003e16:	0003      	movs	r3, r0
 8003e18:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e1a:	e009      	b.n	8003e30 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e1c:	f7fe fd9a 	bl	8002954 <HAL_GetTick>
 8003e20:	0002      	movs	r2, r0
 8003e22:	69bb      	ldr	r3, [r7, #24]
 8003e24:	1ad3      	subs	r3, r2, r3
 8003e26:	4a91      	ldr	r2, [pc, #580]	; (800406c <HAL_RCC_OscConfig+0x624>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d901      	bls.n	8003e30 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8003e2c:	2303      	movs	r3, #3
 8003e2e:	e116      	b.n	800405e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e30:	4b8d      	ldr	r3, [pc, #564]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003e32:	6a1b      	ldr	r3, [r3, #32]
 8003e34:	2202      	movs	r2, #2
 8003e36:	4013      	ands	r3, r2
 8003e38:	d1f0      	bne.n	8003e1c <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003e3a:	231f      	movs	r3, #31
 8003e3c:	18fb      	adds	r3, r7, r3
 8003e3e:	781b      	ldrb	r3, [r3, #0]
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d105      	bne.n	8003e50 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e44:	4b88      	ldr	r3, [pc, #544]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003e46:	69da      	ldr	r2, [r3, #28]
 8003e48:	4b87      	ldr	r3, [pc, #540]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003e4a:	4989      	ldr	r1, [pc, #548]	; (8004070 <HAL_RCC_OscConfig+0x628>)
 8003e4c:	400a      	ands	r2, r1
 8003e4e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2210      	movs	r2, #16
 8003e56:	4013      	ands	r3, r2
 8003e58:	d063      	beq.n	8003f22 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	695b      	ldr	r3, [r3, #20]
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d12a      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003e62:	4b81      	ldr	r3, [pc, #516]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003e64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e66:	4b80      	ldr	r3, [pc, #512]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003e68:	2104      	movs	r1, #4
 8003e6a:	430a      	orrs	r2, r1
 8003e6c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003e6e:	4b7e      	ldr	r3, [pc, #504]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003e70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e72:	4b7d      	ldr	r3, [pc, #500]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003e74:	2101      	movs	r1, #1
 8003e76:	430a      	orrs	r2, r1
 8003e78:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e7a:	f7fe fd6b 	bl	8002954 <HAL_GetTick>
 8003e7e:	0003      	movs	r3, r0
 8003e80:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003e82:	e008      	b.n	8003e96 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003e84:	f7fe fd66 	bl	8002954 <HAL_GetTick>
 8003e88:	0002      	movs	r2, r0
 8003e8a:	69bb      	ldr	r3, [r7, #24]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	2b02      	cmp	r3, #2
 8003e90:	d901      	bls.n	8003e96 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	e0e3      	b.n	800405e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003e96:	4b74      	ldr	r3, [pc, #464]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003e98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e9a:	2202      	movs	r2, #2
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	d0f1      	beq.n	8003e84 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003ea0:	4b71      	ldr	r3, [pc, #452]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003ea2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ea4:	22f8      	movs	r2, #248	; 0xf8
 8003ea6:	4393      	bics	r3, r2
 8003ea8:	0019      	movs	r1, r3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	699b      	ldr	r3, [r3, #24]
 8003eae:	00da      	lsls	r2, r3, #3
 8003eb0:	4b6d      	ldr	r3, [pc, #436]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003eb2:	430a      	orrs	r2, r1
 8003eb4:	635a      	str	r2, [r3, #52]	; 0x34
 8003eb6:	e034      	b.n	8003f22 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	695b      	ldr	r3, [r3, #20]
 8003ebc:	3305      	adds	r3, #5
 8003ebe:	d111      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003ec0:	4b69      	ldr	r3, [pc, #420]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003ec2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ec4:	4b68      	ldr	r3, [pc, #416]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003ec6:	2104      	movs	r1, #4
 8003ec8:	438a      	bics	r2, r1
 8003eca:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003ecc:	4b66      	ldr	r3, [pc, #408]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003ece:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ed0:	22f8      	movs	r2, #248	; 0xf8
 8003ed2:	4393      	bics	r3, r2
 8003ed4:	0019      	movs	r1, r3
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	699b      	ldr	r3, [r3, #24]
 8003eda:	00da      	lsls	r2, r3, #3
 8003edc:	4b62      	ldr	r3, [pc, #392]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003ede:	430a      	orrs	r2, r1
 8003ee0:	635a      	str	r2, [r3, #52]	; 0x34
 8003ee2:	e01e      	b.n	8003f22 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003ee4:	4b60      	ldr	r3, [pc, #384]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003ee6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ee8:	4b5f      	ldr	r3, [pc, #380]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003eea:	2104      	movs	r1, #4
 8003eec:	430a      	orrs	r2, r1
 8003eee:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003ef0:	4b5d      	ldr	r3, [pc, #372]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003ef2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ef4:	4b5c      	ldr	r3, [pc, #368]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003ef6:	2101      	movs	r1, #1
 8003ef8:	438a      	bics	r2, r1
 8003efa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003efc:	f7fe fd2a 	bl	8002954 <HAL_GetTick>
 8003f00:	0003      	movs	r3, r0
 8003f02:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003f04:	e008      	b.n	8003f18 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003f06:	f7fe fd25 	bl	8002954 <HAL_GetTick>
 8003f0a:	0002      	movs	r2, r0
 8003f0c:	69bb      	ldr	r3, [r7, #24]
 8003f0e:	1ad3      	subs	r3, r2, r3
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d901      	bls.n	8003f18 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8003f14:	2303      	movs	r3, #3
 8003f16:	e0a2      	b.n	800405e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003f18:	4b53      	ldr	r3, [pc, #332]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003f1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f1c:	2202      	movs	r2, #2
 8003f1e:	4013      	ands	r3, r2
 8003f20:	d1f1      	bne.n	8003f06 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6a1b      	ldr	r3, [r3, #32]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d100      	bne.n	8003f2c <HAL_RCC_OscConfig+0x4e4>
 8003f2a:	e097      	b.n	800405c <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f2c:	4b4e      	ldr	r3, [pc, #312]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	220c      	movs	r2, #12
 8003f32:	4013      	ands	r3, r2
 8003f34:	2b08      	cmp	r3, #8
 8003f36:	d100      	bne.n	8003f3a <HAL_RCC_OscConfig+0x4f2>
 8003f38:	e06b      	b.n	8004012 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6a1b      	ldr	r3, [r3, #32]
 8003f3e:	2b02      	cmp	r3, #2
 8003f40:	d14c      	bne.n	8003fdc <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f42:	4b49      	ldr	r3, [pc, #292]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	4b48      	ldr	r3, [pc, #288]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003f48:	494a      	ldr	r1, [pc, #296]	; (8004074 <HAL_RCC_OscConfig+0x62c>)
 8003f4a:	400a      	ands	r2, r1
 8003f4c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f4e:	f7fe fd01 	bl	8002954 <HAL_GetTick>
 8003f52:	0003      	movs	r3, r0
 8003f54:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f56:	e008      	b.n	8003f6a <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f58:	f7fe fcfc 	bl	8002954 <HAL_GetTick>
 8003f5c:	0002      	movs	r2, r0
 8003f5e:	69bb      	ldr	r3, [r7, #24]
 8003f60:	1ad3      	subs	r3, r2, r3
 8003f62:	2b02      	cmp	r3, #2
 8003f64:	d901      	bls.n	8003f6a <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8003f66:	2303      	movs	r3, #3
 8003f68:	e079      	b.n	800405e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f6a:	4b3f      	ldr	r3, [pc, #252]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	2380      	movs	r3, #128	; 0x80
 8003f70:	049b      	lsls	r3, r3, #18
 8003f72:	4013      	ands	r3, r2
 8003f74:	d1f0      	bne.n	8003f58 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f76:	4b3c      	ldr	r3, [pc, #240]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003f78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f7a:	220f      	movs	r2, #15
 8003f7c:	4393      	bics	r3, r2
 8003f7e:	0019      	movs	r1, r3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f84:	4b38      	ldr	r3, [pc, #224]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003f86:	430a      	orrs	r2, r1
 8003f88:	62da      	str	r2, [r3, #44]	; 0x2c
 8003f8a:	4b37      	ldr	r3, [pc, #220]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	4a3a      	ldr	r2, [pc, #232]	; (8004078 <HAL_RCC_OscConfig+0x630>)
 8003f90:	4013      	ands	r3, r2
 8003f92:	0019      	movs	r1, r3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f9c:	431a      	orrs	r2, r3
 8003f9e:	4b32      	ldr	r3, [pc, #200]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003fa0:	430a      	orrs	r2, r1
 8003fa2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fa4:	4b30      	ldr	r3, [pc, #192]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	4b2f      	ldr	r3, [pc, #188]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003faa:	2180      	movs	r1, #128	; 0x80
 8003fac:	0449      	lsls	r1, r1, #17
 8003fae:	430a      	orrs	r2, r1
 8003fb0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fb2:	f7fe fccf 	bl	8002954 <HAL_GetTick>
 8003fb6:	0003      	movs	r3, r0
 8003fb8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fba:	e008      	b.n	8003fce <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fbc:	f7fe fcca 	bl	8002954 <HAL_GetTick>
 8003fc0:	0002      	movs	r2, r0
 8003fc2:	69bb      	ldr	r3, [r7, #24]
 8003fc4:	1ad3      	subs	r3, r2, r3
 8003fc6:	2b02      	cmp	r3, #2
 8003fc8:	d901      	bls.n	8003fce <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003fca:	2303      	movs	r3, #3
 8003fcc:	e047      	b.n	800405e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fce:	4b26      	ldr	r3, [pc, #152]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	2380      	movs	r3, #128	; 0x80
 8003fd4:	049b      	lsls	r3, r3, #18
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	d0f0      	beq.n	8003fbc <HAL_RCC_OscConfig+0x574>
 8003fda:	e03f      	b.n	800405c <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fdc:	4b22      	ldr	r3, [pc, #136]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003fde:	681a      	ldr	r2, [r3, #0]
 8003fe0:	4b21      	ldr	r3, [pc, #132]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8003fe2:	4924      	ldr	r1, [pc, #144]	; (8004074 <HAL_RCC_OscConfig+0x62c>)
 8003fe4:	400a      	ands	r2, r1
 8003fe6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fe8:	f7fe fcb4 	bl	8002954 <HAL_GetTick>
 8003fec:	0003      	movs	r3, r0
 8003fee:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ff0:	e008      	b.n	8004004 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ff2:	f7fe fcaf 	bl	8002954 <HAL_GetTick>
 8003ff6:	0002      	movs	r2, r0
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	1ad3      	subs	r3, r2, r3
 8003ffc:	2b02      	cmp	r3, #2
 8003ffe:	d901      	bls.n	8004004 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8004000:	2303      	movs	r3, #3
 8004002:	e02c      	b.n	800405e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004004:	4b18      	ldr	r3, [pc, #96]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	2380      	movs	r3, #128	; 0x80
 800400a:	049b      	lsls	r3, r3, #18
 800400c:	4013      	ands	r3, r2
 800400e:	d1f0      	bne.n	8003ff2 <HAL_RCC_OscConfig+0x5aa>
 8004010:	e024      	b.n	800405c <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6a1b      	ldr	r3, [r3, #32]
 8004016:	2b01      	cmp	r3, #1
 8004018:	d101      	bne.n	800401e <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e01f      	b.n	800405e <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800401e:	4b12      	ldr	r3, [pc, #72]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8004024:	4b10      	ldr	r3, [pc, #64]	; (8004068 <HAL_RCC_OscConfig+0x620>)
 8004026:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004028:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800402a:	697a      	ldr	r2, [r7, #20]
 800402c:	2380      	movs	r3, #128	; 0x80
 800402e:	025b      	lsls	r3, r3, #9
 8004030:	401a      	ands	r2, r3
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004036:	429a      	cmp	r2, r3
 8004038:	d10e      	bne.n	8004058 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	220f      	movs	r2, #15
 800403e:	401a      	ands	r2, r3
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004044:	429a      	cmp	r2, r3
 8004046:	d107      	bne.n	8004058 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8004048:	697a      	ldr	r2, [r7, #20]
 800404a:	23f0      	movs	r3, #240	; 0xf0
 800404c:	039b      	lsls	r3, r3, #14
 800404e:	401a      	ands	r2, r3
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004054:	429a      	cmp	r2, r3
 8004056:	d001      	beq.n	800405c <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	e000      	b.n	800405e <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 800405c:	2300      	movs	r3, #0
}
 800405e:	0018      	movs	r0, r3
 8004060:	46bd      	mov	sp, r7
 8004062:	b008      	add	sp, #32
 8004064:	bd80      	pop	{r7, pc}
 8004066:	46c0      	nop			; (mov r8, r8)
 8004068:	40021000 	.word	0x40021000
 800406c:	00001388 	.word	0x00001388
 8004070:	efffffff 	.word	0xefffffff
 8004074:	feffffff 	.word	0xfeffffff
 8004078:	ffc2ffff 	.word	0xffc2ffff

0800407c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b084      	sub	sp, #16
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
 8004084:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d101      	bne.n	8004090 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800408c:	2301      	movs	r3, #1
 800408e:	e0b3      	b.n	80041f8 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004090:	4b5b      	ldr	r3, [pc, #364]	; (8004200 <HAL_RCC_ClockConfig+0x184>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	2201      	movs	r2, #1
 8004096:	4013      	ands	r3, r2
 8004098:	683a      	ldr	r2, [r7, #0]
 800409a:	429a      	cmp	r2, r3
 800409c:	d911      	bls.n	80040c2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800409e:	4b58      	ldr	r3, [pc, #352]	; (8004200 <HAL_RCC_ClockConfig+0x184>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	2201      	movs	r2, #1
 80040a4:	4393      	bics	r3, r2
 80040a6:	0019      	movs	r1, r3
 80040a8:	4b55      	ldr	r3, [pc, #340]	; (8004200 <HAL_RCC_ClockConfig+0x184>)
 80040aa:	683a      	ldr	r2, [r7, #0]
 80040ac:	430a      	orrs	r2, r1
 80040ae:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040b0:	4b53      	ldr	r3, [pc, #332]	; (8004200 <HAL_RCC_ClockConfig+0x184>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	2201      	movs	r2, #1
 80040b6:	4013      	ands	r3, r2
 80040b8:	683a      	ldr	r2, [r7, #0]
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d001      	beq.n	80040c2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e09a      	b.n	80041f8 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	2202      	movs	r2, #2
 80040c8:	4013      	ands	r3, r2
 80040ca:	d015      	beq.n	80040f8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	2204      	movs	r2, #4
 80040d2:	4013      	ands	r3, r2
 80040d4:	d006      	beq.n	80040e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80040d6:	4b4b      	ldr	r3, [pc, #300]	; (8004204 <HAL_RCC_ClockConfig+0x188>)
 80040d8:	685a      	ldr	r2, [r3, #4]
 80040da:	4b4a      	ldr	r3, [pc, #296]	; (8004204 <HAL_RCC_ClockConfig+0x188>)
 80040dc:	21e0      	movs	r1, #224	; 0xe0
 80040de:	00c9      	lsls	r1, r1, #3
 80040e0:	430a      	orrs	r2, r1
 80040e2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040e4:	4b47      	ldr	r3, [pc, #284]	; (8004204 <HAL_RCC_ClockConfig+0x188>)
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	22f0      	movs	r2, #240	; 0xf0
 80040ea:	4393      	bics	r3, r2
 80040ec:	0019      	movs	r1, r3
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	689a      	ldr	r2, [r3, #8]
 80040f2:	4b44      	ldr	r3, [pc, #272]	; (8004204 <HAL_RCC_ClockConfig+0x188>)
 80040f4:	430a      	orrs	r2, r1
 80040f6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	2201      	movs	r2, #1
 80040fe:	4013      	ands	r3, r2
 8004100:	d040      	beq.n	8004184 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	2b01      	cmp	r3, #1
 8004108:	d107      	bne.n	800411a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800410a:	4b3e      	ldr	r3, [pc, #248]	; (8004204 <HAL_RCC_ClockConfig+0x188>)
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	2380      	movs	r3, #128	; 0x80
 8004110:	029b      	lsls	r3, r3, #10
 8004112:	4013      	ands	r3, r2
 8004114:	d114      	bne.n	8004140 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e06e      	b.n	80041f8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	2b02      	cmp	r3, #2
 8004120:	d107      	bne.n	8004132 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004122:	4b38      	ldr	r3, [pc, #224]	; (8004204 <HAL_RCC_ClockConfig+0x188>)
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	2380      	movs	r3, #128	; 0x80
 8004128:	049b      	lsls	r3, r3, #18
 800412a:	4013      	ands	r3, r2
 800412c:	d108      	bne.n	8004140 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	e062      	b.n	80041f8 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004132:	4b34      	ldr	r3, [pc, #208]	; (8004204 <HAL_RCC_ClockConfig+0x188>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	2202      	movs	r2, #2
 8004138:	4013      	ands	r3, r2
 800413a:	d101      	bne.n	8004140 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e05b      	b.n	80041f8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004140:	4b30      	ldr	r3, [pc, #192]	; (8004204 <HAL_RCC_ClockConfig+0x188>)
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	2203      	movs	r2, #3
 8004146:	4393      	bics	r3, r2
 8004148:	0019      	movs	r1, r3
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	685a      	ldr	r2, [r3, #4]
 800414e:	4b2d      	ldr	r3, [pc, #180]	; (8004204 <HAL_RCC_ClockConfig+0x188>)
 8004150:	430a      	orrs	r2, r1
 8004152:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004154:	f7fe fbfe 	bl	8002954 <HAL_GetTick>
 8004158:	0003      	movs	r3, r0
 800415a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800415c:	e009      	b.n	8004172 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800415e:	f7fe fbf9 	bl	8002954 <HAL_GetTick>
 8004162:	0002      	movs	r2, r0
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	4a27      	ldr	r2, [pc, #156]	; (8004208 <HAL_RCC_ClockConfig+0x18c>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d901      	bls.n	8004172 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e042      	b.n	80041f8 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004172:	4b24      	ldr	r3, [pc, #144]	; (8004204 <HAL_RCC_ClockConfig+0x188>)
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	220c      	movs	r2, #12
 8004178:	401a      	ands	r2, r3
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	429a      	cmp	r2, r3
 8004182:	d1ec      	bne.n	800415e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004184:	4b1e      	ldr	r3, [pc, #120]	; (8004200 <HAL_RCC_ClockConfig+0x184>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	2201      	movs	r2, #1
 800418a:	4013      	ands	r3, r2
 800418c:	683a      	ldr	r2, [r7, #0]
 800418e:	429a      	cmp	r2, r3
 8004190:	d211      	bcs.n	80041b6 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004192:	4b1b      	ldr	r3, [pc, #108]	; (8004200 <HAL_RCC_ClockConfig+0x184>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	2201      	movs	r2, #1
 8004198:	4393      	bics	r3, r2
 800419a:	0019      	movs	r1, r3
 800419c:	4b18      	ldr	r3, [pc, #96]	; (8004200 <HAL_RCC_ClockConfig+0x184>)
 800419e:	683a      	ldr	r2, [r7, #0]
 80041a0:	430a      	orrs	r2, r1
 80041a2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041a4:	4b16      	ldr	r3, [pc, #88]	; (8004200 <HAL_RCC_ClockConfig+0x184>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	2201      	movs	r2, #1
 80041aa:	4013      	ands	r3, r2
 80041ac:	683a      	ldr	r2, [r7, #0]
 80041ae:	429a      	cmp	r2, r3
 80041b0:	d001      	beq.n	80041b6 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
 80041b4:	e020      	b.n	80041f8 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	2204      	movs	r2, #4
 80041bc:	4013      	ands	r3, r2
 80041be:	d009      	beq.n	80041d4 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80041c0:	4b10      	ldr	r3, [pc, #64]	; (8004204 <HAL_RCC_ClockConfig+0x188>)
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	4a11      	ldr	r2, [pc, #68]	; (800420c <HAL_RCC_ClockConfig+0x190>)
 80041c6:	4013      	ands	r3, r2
 80041c8:	0019      	movs	r1, r3
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	68da      	ldr	r2, [r3, #12]
 80041ce:	4b0d      	ldr	r3, [pc, #52]	; (8004204 <HAL_RCC_ClockConfig+0x188>)
 80041d0:	430a      	orrs	r2, r1
 80041d2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80041d4:	f000 f820 	bl	8004218 <HAL_RCC_GetSysClockFreq>
 80041d8:	0001      	movs	r1, r0
 80041da:	4b0a      	ldr	r3, [pc, #40]	; (8004204 <HAL_RCC_ClockConfig+0x188>)
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	091b      	lsrs	r3, r3, #4
 80041e0:	220f      	movs	r2, #15
 80041e2:	4013      	ands	r3, r2
 80041e4:	4a0a      	ldr	r2, [pc, #40]	; (8004210 <HAL_RCC_ClockConfig+0x194>)
 80041e6:	5cd3      	ldrb	r3, [r2, r3]
 80041e8:	000a      	movs	r2, r1
 80041ea:	40da      	lsrs	r2, r3
 80041ec:	4b09      	ldr	r3, [pc, #36]	; (8004214 <HAL_RCC_ClockConfig+0x198>)
 80041ee:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80041f0:	2000      	movs	r0, #0
 80041f2:	f7fe fb69 	bl	80028c8 <HAL_InitTick>
  
  return HAL_OK;
 80041f6:	2300      	movs	r3, #0
}
 80041f8:	0018      	movs	r0, r3
 80041fa:	46bd      	mov	sp, r7
 80041fc:	b004      	add	sp, #16
 80041fe:	bd80      	pop	{r7, pc}
 8004200:	40022000 	.word	0x40022000
 8004204:	40021000 	.word	0x40021000
 8004208:	00001388 	.word	0x00001388
 800420c:	fffff8ff 	.word	0xfffff8ff
 8004210:	080062f4 	.word	0x080062f4
 8004214:	20000004 	.word	0x20000004

08004218 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004218:	b590      	push	{r4, r7, lr}
 800421a:	b08f      	sub	sp, #60	; 0x3c
 800421c:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800421e:	2314      	movs	r3, #20
 8004220:	18fb      	adds	r3, r7, r3
 8004222:	4a2b      	ldr	r2, [pc, #172]	; (80042d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004224:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004226:	c313      	stmia	r3!, {r0, r1, r4}
 8004228:	6812      	ldr	r2, [r2, #0]
 800422a:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 800422c:	1d3b      	adds	r3, r7, #4
 800422e:	4a29      	ldr	r2, [pc, #164]	; (80042d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004230:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004232:	c313      	stmia	r3!, {r0, r1, r4}
 8004234:	6812      	ldr	r2, [r2, #0]
 8004236:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004238:	2300      	movs	r3, #0
 800423a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800423c:	2300      	movs	r3, #0
 800423e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004240:	2300      	movs	r3, #0
 8004242:	637b      	str	r3, [r7, #52]	; 0x34
 8004244:	2300      	movs	r3, #0
 8004246:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8004248:	2300      	movs	r3, #0
 800424a:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 800424c:	4b22      	ldr	r3, [pc, #136]	; (80042d8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004252:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004254:	220c      	movs	r2, #12
 8004256:	4013      	ands	r3, r2
 8004258:	2b04      	cmp	r3, #4
 800425a:	d002      	beq.n	8004262 <HAL_RCC_GetSysClockFreq+0x4a>
 800425c:	2b08      	cmp	r3, #8
 800425e:	d003      	beq.n	8004268 <HAL_RCC_GetSysClockFreq+0x50>
 8004260:	e02d      	b.n	80042be <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004262:	4b1e      	ldr	r3, [pc, #120]	; (80042dc <HAL_RCC_GetSysClockFreq+0xc4>)
 8004264:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004266:	e02d      	b.n	80042c4 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8004268:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800426a:	0c9b      	lsrs	r3, r3, #18
 800426c:	220f      	movs	r2, #15
 800426e:	4013      	ands	r3, r2
 8004270:	2214      	movs	r2, #20
 8004272:	18ba      	adds	r2, r7, r2
 8004274:	5cd3      	ldrb	r3, [r2, r3]
 8004276:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8004278:	4b17      	ldr	r3, [pc, #92]	; (80042d8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800427a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800427c:	220f      	movs	r2, #15
 800427e:	4013      	ands	r3, r2
 8004280:	1d3a      	adds	r2, r7, #4
 8004282:	5cd3      	ldrb	r3, [r2, r3]
 8004284:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004286:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004288:	2380      	movs	r3, #128	; 0x80
 800428a:	025b      	lsls	r3, r3, #9
 800428c:	4013      	ands	r3, r2
 800428e:	d009      	beq.n	80042a4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004290:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004292:	4812      	ldr	r0, [pc, #72]	; (80042dc <HAL_RCC_GetSysClockFreq+0xc4>)
 8004294:	f7fb ff42 	bl	800011c <__udivsi3>
 8004298:	0003      	movs	r3, r0
 800429a:	001a      	movs	r2, r3
 800429c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800429e:	4353      	muls	r3, r2
 80042a0:	637b      	str	r3, [r7, #52]	; 0x34
 80042a2:	e009      	b.n	80042b8 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80042a4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80042a6:	000a      	movs	r2, r1
 80042a8:	0152      	lsls	r2, r2, #5
 80042aa:	1a52      	subs	r2, r2, r1
 80042ac:	0193      	lsls	r3, r2, #6
 80042ae:	1a9b      	subs	r3, r3, r2
 80042b0:	00db      	lsls	r3, r3, #3
 80042b2:	185b      	adds	r3, r3, r1
 80042b4:	021b      	lsls	r3, r3, #8
 80042b6:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 80042b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042ba:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80042bc:	e002      	b.n	80042c4 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80042be:	4b07      	ldr	r3, [pc, #28]	; (80042dc <HAL_RCC_GetSysClockFreq+0xc4>)
 80042c0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80042c2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80042c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80042c6:	0018      	movs	r0, r3
 80042c8:	46bd      	mov	sp, r7
 80042ca:	b00f      	add	sp, #60	; 0x3c
 80042cc:	bd90      	pop	{r4, r7, pc}
 80042ce:	46c0      	nop			; (mov r8, r8)
 80042d0:	08006254 	.word	0x08006254
 80042d4:	08006264 	.word	0x08006264
 80042d8:	40021000 	.word	0x40021000
 80042dc:	007a1200 	.word	0x007a1200

080042e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042e4:	4b02      	ldr	r3, [pc, #8]	; (80042f0 <HAL_RCC_GetHCLKFreq+0x10>)
 80042e6:	681b      	ldr	r3, [r3, #0]
}
 80042e8:	0018      	movs	r0, r3
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	46c0      	nop			; (mov r8, r8)
 80042f0:	20000004 	.word	0x20000004

080042f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80042f8:	f7ff fff2 	bl	80042e0 <HAL_RCC_GetHCLKFreq>
 80042fc:	0001      	movs	r1, r0
 80042fe:	4b06      	ldr	r3, [pc, #24]	; (8004318 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	0a1b      	lsrs	r3, r3, #8
 8004304:	2207      	movs	r2, #7
 8004306:	4013      	ands	r3, r2
 8004308:	4a04      	ldr	r2, [pc, #16]	; (800431c <HAL_RCC_GetPCLK1Freq+0x28>)
 800430a:	5cd3      	ldrb	r3, [r2, r3]
 800430c:	40d9      	lsrs	r1, r3
 800430e:	000b      	movs	r3, r1
}    
 8004310:	0018      	movs	r0, r3
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}
 8004316:	46c0      	nop			; (mov r8, r8)
 8004318:	40021000 	.word	0x40021000
 800431c:	08006304 	.word	0x08006304

08004320 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b082      	sub	sp, #8
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d101      	bne.n	8004332 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e044      	b.n	80043bc <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004336:	2b00      	cmp	r3, #0
 8004338:	d107      	bne.n	800434a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2274      	movs	r2, #116	; 0x74
 800433e:	2100      	movs	r1, #0
 8004340:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	0018      	movs	r0, r3
 8004346:	f7fe f993 	bl	8002670 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2224      	movs	r2, #36	; 0x24
 800434e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	2101      	movs	r1, #1
 800435c:	438a      	bics	r2, r1
 800435e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	0018      	movs	r0, r3
 8004364:	f000 f8da 	bl	800451c <UART_SetConfig>
 8004368:	0003      	movs	r3, r0
 800436a:	2b01      	cmp	r3, #1
 800436c:	d101      	bne.n	8004372 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e024      	b.n	80043bc <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004376:	2b00      	cmp	r3, #0
 8004378:	d003      	beq.n	8004382 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	0018      	movs	r0, r3
 800437e:	f000 fa0d 	bl	800479c <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	685a      	ldr	r2, [r3, #4]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	490d      	ldr	r1, [pc, #52]	; (80043c4 <HAL_UART_Init+0xa4>)
 800438e:	400a      	ands	r2, r1
 8004390:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	689a      	ldr	r2, [r3, #8]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	212a      	movs	r1, #42	; 0x2a
 800439e:	438a      	bics	r2, r1
 80043a0:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	2101      	movs	r1, #1
 80043ae:	430a      	orrs	r2, r1
 80043b0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	0018      	movs	r0, r3
 80043b6:	f000 faa5 	bl	8004904 <UART_CheckIdleState>
 80043ba:	0003      	movs	r3, r0
}
 80043bc:	0018      	movs	r0, r3
 80043be:	46bd      	mov	sp, r7
 80043c0:	b002      	add	sp, #8
 80043c2:	bd80      	pop	{r7, pc}
 80043c4:	ffffb7ff 	.word	0xffffb7ff

080043c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b08a      	sub	sp, #40	; 0x28
 80043cc:	af02      	add	r7, sp, #8
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	60b9      	str	r1, [r7, #8]
 80043d2:	603b      	str	r3, [r7, #0]
 80043d4:	1dbb      	adds	r3, r7, #6
 80043d6:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80043dc:	2b20      	cmp	r3, #32
 80043de:	d000      	beq.n	80043e2 <HAL_UART_Transmit+0x1a>
 80043e0:	e096      	b.n	8004510 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d003      	beq.n	80043f0 <HAL_UART_Transmit+0x28>
 80043e8:	1dbb      	adds	r3, r7, #6
 80043ea:	881b      	ldrh	r3, [r3, #0]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d101      	bne.n	80043f4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e08e      	b.n	8004512 <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	689a      	ldr	r2, [r3, #8]
 80043f8:	2380      	movs	r3, #128	; 0x80
 80043fa:	015b      	lsls	r3, r3, #5
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d109      	bne.n	8004414 <HAL_UART_Transmit+0x4c>
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	691b      	ldr	r3, [r3, #16]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d105      	bne.n	8004414 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	2201      	movs	r2, #1
 800440c:	4013      	ands	r3, r2
 800440e:	d001      	beq.n	8004414 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8004410:	2301      	movs	r3, #1
 8004412:	e07e      	b.n	8004512 <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2274      	movs	r2, #116	; 0x74
 8004418:	5c9b      	ldrb	r3, [r3, r2]
 800441a:	2b01      	cmp	r3, #1
 800441c:	d101      	bne.n	8004422 <HAL_UART_Transmit+0x5a>
 800441e:	2302      	movs	r3, #2
 8004420:	e077      	b.n	8004512 <HAL_UART_Transmit+0x14a>
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2274      	movs	r2, #116	; 0x74
 8004426:	2101      	movs	r1, #1
 8004428:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2280      	movs	r2, #128	; 0x80
 800442e:	2100      	movs	r1, #0
 8004430:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2221      	movs	r2, #33	; 0x21
 8004436:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004438:	f7fe fa8c 	bl	8002954 <HAL_GetTick>
 800443c:	0003      	movs	r3, r0
 800443e:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	1dba      	adds	r2, r7, #6
 8004444:	2150      	movs	r1, #80	; 0x50
 8004446:	8812      	ldrh	r2, [r2, #0]
 8004448:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	1dba      	adds	r2, r7, #6
 800444e:	2152      	movs	r1, #82	; 0x52
 8004450:	8812      	ldrh	r2, [r2, #0]
 8004452:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	689a      	ldr	r2, [r3, #8]
 8004458:	2380      	movs	r3, #128	; 0x80
 800445a:	015b      	lsls	r3, r3, #5
 800445c:	429a      	cmp	r2, r3
 800445e:	d108      	bne.n	8004472 <HAL_UART_Transmit+0xaa>
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	691b      	ldr	r3, [r3, #16]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d104      	bne.n	8004472 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8004468:	2300      	movs	r3, #0
 800446a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	61bb      	str	r3, [r7, #24]
 8004470:	e003      	b.n	800447a <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004476:	2300      	movs	r3, #0
 8004478:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	2274      	movs	r2, #116	; 0x74
 800447e:	2100      	movs	r1, #0
 8004480:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8004482:	e02d      	b.n	80044e0 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004484:	697a      	ldr	r2, [r7, #20]
 8004486:	68f8      	ldr	r0, [r7, #12]
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	9300      	str	r3, [sp, #0]
 800448c:	0013      	movs	r3, r2
 800448e:	2200      	movs	r2, #0
 8004490:	2180      	movs	r1, #128	; 0x80
 8004492:	f000 fa7f 	bl	8004994 <UART_WaitOnFlagUntilTimeout>
 8004496:	1e03      	subs	r3, r0, #0
 8004498:	d001      	beq.n	800449e <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 800449a:	2303      	movs	r3, #3
 800449c:	e039      	b.n	8004512 <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 800449e:	69fb      	ldr	r3, [r7, #28]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d10b      	bne.n	80044bc <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80044a4:	69bb      	ldr	r3, [r7, #24]
 80044a6:	881a      	ldrh	r2, [r3, #0]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	05d2      	lsls	r2, r2, #23
 80044ae:	0dd2      	lsrs	r2, r2, #23
 80044b0:	b292      	uxth	r2, r2
 80044b2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80044b4:	69bb      	ldr	r3, [r7, #24]
 80044b6:	3302      	adds	r3, #2
 80044b8:	61bb      	str	r3, [r7, #24]
 80044ba:	e008      	b.n	80044ce <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	781a      	ldrb	r2, [r3, #0]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	b292      	uxth	r2, r2
 80044c6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80044c8:	69fb      	ldr	r3, [r7, #28]
 80044ca:	3301      	adds	r3, #1
 80044cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2252      	movs	r2, #82	; 0x52
 80044d2:	5a9b      	ldrh	r3, [r3, r2]
 80044d4:	b29b      	uxth	r3, r3
 80044d6:	3b01      	subs	r3, #1
 80044d8:	b299      	uxth	r1, r3
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2252      	movs	r2, #82	; 0x52
 80044de:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2252      	movs	r2, #82	; 0x52
 80044e4:	5a9b      	ldrh	r3, [r3, r2]
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d1cb      	bne.n	8004484 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80044ec:	697a      	ldr	r2, [r7, #20]
 80044ee:	68f8      	ldr	r0, [r7, #12]
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	9300      	str	r3, [sp, #0]
 80044f4:	0013      	movs	r3, r2
 80044f6:	2200      	movs	r2, #0
 80044f8:	2140      	movs	r1, #64	; 0x40
 80044fa:	f000 fa4b 	bl	8004994 <UART_WaitOnFlagUntilTimeout>
 80044fe:	1e03      	subs	r3, r0, #0
 8004500:	d001      	beq.n	8004506 <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8004502:	2303      	movs	r3, #3
 8004504:	e005      	b.n	8004512 <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2220      	movs	r2, #32
 800450a:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800450c:	2300      	movs	r3, #0
 800450e:	e000      	b.n	8004512 <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8004510:	2302      	movs	r3, #2
  }
}
 8004512:	0018      	movs	r0, r3
 8004514:	46bd      	mov	sp, r7
 8004516:	b008      	add	sp, #32
 8004518:	bd80      	pop	{r7, pc}
	...

0800451c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b088      	sub	sp, #32
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004524:	231e      	movs	r3, #30
 8004526:	18fb      	adds	r3, r7, r3
 8004528:	2200      	movs	r2, #0
 800452a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	689a      	ldr	r2, [r3, #8]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	691b      	ldr	r3, [r3, #16]
 8004534:	431a      	orrs	r2, r3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	695b      	ldr	r3, [r3, #20]
 800453a:	431a      	orrs	r2, r3
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	69db      	ldr	r3, [r3, #28]
 8004540:	4313      	orrs	r3, r2
 8004542:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a8d      	ldr	r2, [pc, #564]	; (8004780 <UART_SetConfig+0x264>)
 800454c:	4013      	ands	r3, r2
 800454e:	0019      	movs	r1, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	697a      	ldr	r2, [r7, #20]
 8004556:	430a      	orrs	r2, r1
 8004558:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	4a88      	ldr	r2, [pc, #544]	; (8004784 <UART_SetConfig+0x268>)
 8004562:	4013      	ands	r3, r2
 8004564:	0019      	movs	r1, r3
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	68da      	ldr	r2, [r3, #12]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	430a      	orrs	r2, r1
 8004570:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6a1b      	ldr	r3, [r3, #32]
 800457c:	697a      	ldr	r2, [r7, #20]
 800457e:	4313      	orrs	r3, r2
 8004580:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	4a7f      	ldr	r2, [pc, #508]	; (8004788 <UART_SetConfig+0x26c>)
 800458a:	4013      	ands	r3, r2
 800458c:	0019      	movs	r1, r3
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	697a      	ldr	r2, [r7, #20]
 8004594:	430a      	orrs	r2, r1
 8004596:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a7b      	ldr	r2, [pc, #492]	; (800478c <UART_SetConfig+0x270>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d127      	bne.n	80045f2 <UART_SetConfig+0xd6>
 80045a2:	4b7b      	ldr	r3, [pc, #492]	; (8004790 <UART_SetConfig+0x274>)
 80045a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045a6:	2203      	movs	r2, #3
 80045a8:	4013      	ands	r3, r2
 80045aa:	2b03      	cmp	r3, #3
 80045ac:	d00d      	beq.n	80045ca <UART_SetConfig+0xae>
 80045ae:	d81b      	bhi.n	80045e8 <UART_SetConfig+0xcc>
 80045b0:	2b02      	cmp	r3, #2
 80045b2:	d014      	beq.n	80045de <UART_SetConfig+0xc2>
 80045b4:	d818      	bhi.n	80045e8 <UART_SetConfig+0xcc>
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d002      	beq.n	80045c0 <UART_SetConfig+0xa4>
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d00a      	beq.n	80045d4 <UART_SetConfig+0xb8>
 80045be:	e013      	b.n	80045e8 <UART_SetConfig+0xcc>
 80045c0:	231f      	movs	r3, #31
 80045c2:	18fb      	adds	r3, r7, r3
 80045c4:	2200      	movs	r2, #0
 80045c6:	701a      	strb	r2, [r3, #0]
 80045c8:	e021      	b.n	800460e <UART_SetConfig+0xf2>
 80045ca:	231f      	movs	r3, #31
 80045cc:	18fb      	adds	r3, r7, r3
 80045ce:	2202      	movs	r2, #2
 80045d0:	701a      	strb	r2, [r3, #0]
 80045d2:	e01c      	b.n	800460e <UART_SetConfig+0xf2>
 80045d4:	231f      	movs	r3, #31
 80045d6:	18fb      	adds	r3, r7, r3
 80045d8:	2204      	movs	r2, #4
 80045da:	701a      	strb	r2, [r3, #0]
 80045dc:	e017      	b.n	800460e <UART_SetConfig+0xf2>
 80045de:	231f      	movs	r3, #31
 80045e0:	18fb      	adds	r3, r7, r3
 80045e2:	2208      	movs	r2, #8
 80045e4:	701a      	strb	r2, [r3, #0]
 80045e6:	e012      	b.n	800460e <UART_SetConfig+0xf2>
 80045e8:	231f      	movs	r3, #31
 80045ea:	18fb      	adds	r3, r7, r3
 80045ec:	2210      	movs	r2, #16
 80045ee:	701a      	strb	r2, [r3, #0]
 80045f0:	e00d      	b.n	800460e <UART_SetConfig+0xf2>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a67      	ldr	r2, [pc, #412]	; (8004794 <UART_SetConfig+0x278>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d104      	bne.n	8004606 <UART_SetConfig+0xea>
 80045fc:	231f      	movs	r3, #31
 80045fe:	18fb      	adds	r3, r7, r3
 8004600:	2200      	movs	r2, #0
 8004602:	701a      	strb	r2, [r3, #0]
 8004604:	e003      	b.n	800460e <UART_SetConfig+0xf2>
 8004606:	231f      	movs	r3, #31
 8004608:	18fb      	adds	r3, r7, r3
 800460a:	2210      	movs	r2, #16
 800460c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	69da      	ldr	r2, [r3, #28]
 8004612:	2380      	movs	r3, #128	; 0x80
 8004614:	021b      	lsls	r3, r3, #8
 8004616:	429a      	cmp	r2, r3
 8004618:	d15d      	bne.n	80046d6 <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 800461a:	231f      	movs	r3, #31
 800461c:	18fb      	adds	r3, r7, r3
 800461e:	781b      	ldrb	r3, [r3, #0]
 8004620:	2b08      	cmp	r3, #8
 8004622:	d015      	beq.n	8004650 <UART_SetConfig+0x134>
 8004624:	dc18      	bgt.n	8004658 <UART_SetConfig+0x13c>
 8004626:	2b04      	cmp	r3, #4
 8004628:	d00d      	beq.n	8004646 <UART_SetConfig+0x12a>
 800462a:	dc15      	bgt.n	8004658 <UART_SetConfig+0x13c>
 800462c:	2b00      	cmp	r3, #0
 800462e:	d002      	beq.n	8004636 <UART_SetConfig+0x11a>
 8004630:	2b02      	cmp	r3, #2
 8004632:	d005      	beq.n	8004640 <UART_SetConfig+0x124>
 8004634:	e010      	b.n	8004658 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004636:	f7ff fe5d 	bl	80042f4 <HAL_RCC_GetPCLK1Freq>
 800463a:	0003      	movs	r3, r0
 800463c:	61bb      	str	r3, [r7, #24]
        break;
 800463e:	e012      	b.n	8004666 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004640:	4b55      	ldr	r3, [pc, #340]	; (8004798 <UART_SetConfig+0x27c>)
 8004642:	61bb      	str	r3, [r7, #24]
        break;
 8004644:	e00f      	b.n	8004666 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004646:	f7ff fde7 	bl	8004218 <HAL_RCC_GetSysClockFreq>
 800464a:	0003      	movs	r3, r0
 800464c:	61bb      	str	r3, [r7, #24]
        break;
 800464e:	e00a      	b.n	8004666 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004650:	2380      	movs	r3, #128	; 0x80
 8004652:	021b      	lsls	r3, r3, #8
 8004654:	61bb      	str	r3, [r7, #24]
        break;
 8004656:	e006      	b.n	8004666 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8004658:	2300      	movs	r3, #0
 800465a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800465c:	231e      	movs	r3, #30
 800465e:	18fb      	adds	r3, r7, r3
 8004660:	2201      	movs	r2, #1
 8004662:	701a      	strb	r2, [r3, #0]
        break;
 8004664:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004666:	69bb      	ldr	r3, [r7, #24]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d100      	bne.n	800466e <UART_SetConfig+0x152>
 800466c:	e07b      	b.n	8004766 <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800466e:	69bb      	ldr	r3, [r7, #24]
 8004670:	005a      	lsls	r2, r3, #1
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	085b      	lsrs	r3, r3, #1
 8004678:	18d2      	adds	r2, r2, r3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	0019      	movs	r1, r3
 8004680:	0010      	movs	r0, r2
 8004682:	f7fb fd4b 	bl	800011c <__udivsi3>
 8004686:	0003      	movs	r3, r0
 8004688:	b29b      	uxth	r3, r3
 800468a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	2b0f      	cmp	r3, #15
 8004690:	d91c      	bls.n	80046cc <UART_SetConfig+0x1b0>
 8004692:	693a      	ldr	r2, [r7, #16]
 8004694:	2380      	movs	r3, #128	; 0x80
 8004696:	025b      	lsls	r3, r3, #9
 8004698:	429a      	cmp	r2, r3
 800469a:	d217      	bcs.n	80046cc <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	b29a      	uxth	r2, r3
 80046a0:	200e      	movs	r0, #14
 80046a2:	183b      	adds	r3, r7, r0
 80046a4:	210f      	movs	r1, #15
 80046a6:	438a      	bics	r2, r1
 80046a8:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	085b      	lsrs	r3, r3, #1
 80046ae:	b29b      	uxth	r3, r3
 80046b0:	2207      	movs	r2, #7
 80046b2:	4013      	ands	r3, r2
 80046b4:	b299      	uxth	r1, r3
 80046b6:	183b      	adds	r3, r7, r0
 80046b8:	183a      	adds	r2, r7, r0
 80046ba:	8812      	ldrh	r2, [r2, #0]
 80046bc:	430a      	orrs	r2, r1
 80046be:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	183a      	adds	r2, r7, r0
 80046c6:	8812      	ldrh	r2, [r2, #0]
 80046c8:	60da      	str	r2, [r3, #12]
 80046ca:	e04c      	b.n	8004766 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 80046cc:	231e      	movs	r3, #30
 80046ce:	18fb      	adds	r3, r7, r3
 80046d0:	2201      	movs	r2, #1
 80046d2:	701a      	strb	r2, [r3, #0]
 80046d4:	e047      	b.n	8004766 <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 80046d6:	231f      	movs	r3, #31
 80046d8:	18fb      	adds	r3, r7, r3
 80046da:	781b      	ldrb	r3, [r3, #0]
 80046dc:	2b08      	cmp	r3, #8
 80046de:	d015      	beq.n	800470c <UART_SetConfig+0x1f0>
 80046e0:	dc18      	bgt.n	8004714 <UART_SetConfig+0x1f8>
 80046e2:	2b04      	cmp	r3, #4
 80046e4:	d00d      	beq.n	8004702 <UART_SetConfig+0x1e6>
 80046e6:	dc15      	bgt.n	8004714 <UART_SetConfig+0x1f8>
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d002      	beq.n	80046f2 <UART_SetConfig+0x1d6>
 80046ec:	2b02      	cmp	r3, #2
 80046ee:	d005      	beq.n	80046fc <UART_SetConfig+0x1e0>
 80046f0:	e010      	b.n	8004714 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046f2:	f7ff fdff 	bl	80042f4 <HAL_RCC_GetPCLK1Freq>
 80046f6:	0003      	movs	r3, r0
 80046f8:	61bb      	str	r3, [r7, #24]
        break;
 80046fa:	e012      	b.n	8004722 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046fc:	4b26      	ldr	r3, [pc, #152]	; (8004798 <UART_SetConfig+0x27c>)
 80046fe:	61bb      	str	r3, [r7, #24]
        break;
 8004700:	e00f      	b.n	8004722 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004702:	f7ff fd89 	bl	8004218 <HAL_RCC_GetSysClockFreq>
 8004706:	0003      	movs	r3, r0
 8004708:	61bb      	str	r3, [r7, #24]
        break;
 800470a:	e00a      	b.n	8004722 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800470c:	2380      	movs	r3, #128	; 0x80
 800470e:	021b      	lsls	r3, r3, #8
 8004710:	61bb      	str	r3, [r7, #24]
        break;
 8004712:	e006      	b.n	8004722 <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8004714:	2300      	movs	r3, #0
 8004716:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004718:	231e      	movs	r3, #30
 800471a:	18fb      	adds	r3, r7, r3
 800471c:	2201      	movs	r2, #1
 800471e:	701a      	strb	r2, [r3, #0]
        break;
 8004720:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004722:	69bb      	ldr	r3, [r7, #24]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d01e      	beq.n	8004766 <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	085a      	lsrs	r2, r3, #1
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	18d2      	adds	r2, r2, r3
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	0019      	movs	r1, r3
 8004738:	0010      	movs	r0, r2
 800473a:	f7fb fcef 	bl	800011c <__udivsi3>
 800473e:	0003      	movs	r3, r0
 8004740:	b29b      	uxth	r3, r3
 8004742:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	2b0f      	cmp	r3, #15
 8004748:	d909      	bls.n	800475e <UART_SetConfig+0x242>
 800474a:	693a      	ldr	r2, [r7, #16]
 800474c:	2380      	movs	r3, #128	; 0x80
 800474e:	025b      	lsls	r3, r3, #9
 8004750:	429a      	cmp	r2, r3
 8004752:	d204      	bcs.n	800475e <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	693a      	ldr	r2, [r7, #16]
 800475a:	60da      	str	r2, [r3, #12]
 800475c:	e003      	b.n	8004766 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 800475e:	231e      	movs	r3, #30
 8004760:	18fb      	adds	r3, r7, r3
 8004762:	2201      	movs	r2, #1
 8004764:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2200      	movs	r2, #0
 800476a:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2200      	movs	r2, #0
 8004770:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004772:	231e      	movs	r3, #30
 8004774:	18fb      	adds	r3, r7, r3
 8004776:	781b      	ldrb	r3, [r3, #0]
}
 8004778:	0018      	movs	r0, r3
 800477a:	46bd      	mov	sp, r7
 800477c:	b008      	add	sp, #32
 800477e:	bd80      	pop	{r7, pc}
 8004780:	ffff69f3 	.word	0xffff69f3
 8004784:	ffffcfff 	.word	0xffffcfff
 8004788:	fffff4ff 	.word	0xfffff4ff
 800478c:	40013800 	.word	0x40013800
 8004790:	40021000 	.word	0x40021000
 8004794:	40004400 	.word	0x40004400
 8004798:	007a1200 	.word	0x007a1200

0800479c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b082      	sub	sp, #8
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047a8:	2201      	movs	r2, #1
 80047aa:	4013      	ands	r3, r2
 80047ac:	d00b      	beq.n	80047c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	4a4a      	ldr	r2, [pc, #296]	; (80048e0 <UART_AdvFeatureConfig+0x144>)
 80047b6:	4013      	ands	r3, r2
 80047b8:	0019      	movs	r1, r3
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	430a      	orrs	r2, r1
 80047c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ca:	2202      	movs	r2, #2
 80047cc:	4013      	ands	r3, r2
 80047ce:	d00b      	beq.n	80047e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	4a43      	ldr	r2, [pc, #268]	; (80048e4 <UART_AdvFeatureConfig+0x148>)
 80047d8:	4013      	ands	r3, r2
 80047da:	0019      	movs	r1, r3
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	430a      	orrs	r2, r1
 80047e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ec:	2204      	movs	r2, #4
 80047ee:	4013      	ands	r3, r2
 80047f0:	d00b      	beq.n	800480a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	4a3b      	ldr	r2, [pc, #236]	; (80048e8 <UART_AdvFeatureConfig+0x14c>)
 80047fa:	4013      	ands	r3, r2
 80047fc:	0019      	movs	r1, r3
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	430a      	orrs	r2, r1
 8004808:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800480e:	2208      	movs	r2, #8
 8004810:	4013      	ands	r3, r2
 8004812:	d00b      	beq.n	800482c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	4a34      	ldr	r2, [pc, #208]	; (80048ec <UART_AdvFeatureConfig+0x150>)
 800481c:	4013      	ands	r3, r2
 800481e:	0019      	movs	r1, r3
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	430a      	orrs	r2, r1
 800482a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004830:	2210      	movs	r2, #16
 8004832:	4013      	ands	r3, r2
 8004834:	d00b      	beq.n	800484e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	689b      	ldr	r3, [r3, #8]
 800483c:	4a2c      	ldr	r2, [pc, #176]	; (80048f0 <UART_AdvFeatureConfig+0x154>)
 800483e:	4013      	ands	r3, r2
 8004840:	0019      	movs	r1, r3
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	430a      	orrs	r2, r1
 800484c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004852:	2220      	movs	r2, #32
 8004854:	4013      	ands	r3, r2
 8004856:	d00b      	beq.n	8004870 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	4a25      	ldr	r2, [pc, #148]	; (80048f4 <UART_AdvFeatureConfig+0x158>)
 8004860:	4013      	ands	r3, r2
 8004862:	0019      	movs	r1, r3
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	430a      	orrs	r2, r1
 800486e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004874:	2240      	movs	r2, #64	; 0x40
 8004876:	4013      	ands	r3, r2
 8004878:	d01d      	beq.n	80048b6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	4a1d      	ldr	r2, [pc, #116]	; (80048f8 <UART_AdvFeatureConfig+0x15c>)
 8004882:	4013      	ands	r3, r2
 8004884:	0019      	movs	r1, r3
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	430a      	orrs	r2, r1
 8004890:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004896:	2380      	movs	r3, #128	; 0x80
 8004898:	035b      	lsls	r3, r3, #13
 800489a:	429a      	cmp	r2, r3
 800489c:	d10b      	bne.n	80048b6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	4a15      	ldr	r2, [pc, #84]	; (80048fc <UART_AdvFeatureConfig+0x160>)
 80048a6:	4013      	ands	r3, r2
 80048a8:	0019      	movs	r1, r3
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	430a      	orrs	r2, r1
 80048b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ba:	2280      	movs	r2, #128	; 0x80
 80048bc:	4013      	ands	r3, r2
 80048be:	d00b      	beq.n	80048d8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	4a0e      	ldr	r2, [pc, #56]	; (8004900 <UART_AdvFeatureConfig+0x164>)
 80048c8:	4013      	ands	r3, r2
 80048ca:	0019      	movs	r1, r3
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	430a      	orrs	r2, r1
 80048d6:	605a      	str	r2, [r3, #4]
  }
}
 80048d8:	46c0      	nop			; (mov r8, r8)
 80048da:	46bd      	mov	sp, r7
 80048dc:	b002      	add	sp, #8
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	fffdffff 	.word	0xfffdffff
 80048e4:	fffeffff 	.word	0xfffeffff
 80048e8:	fffbffff 	.word	0xfffbffff
 80048ec:	ffff7fff 	.word	0xffff7fff
 80048f0:	ffffefff 	.word	0xffffefff
 80048f4:	ffffdfff 	.word	0xffffdfff
 80048f8:	ffefffff 	.word	0xffefffff
 80048fc:	ff9fffff 	.word	0xff9fffff
 8004900:	fff7ffff 	.word	0xfff7ffff

08004904 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b086      	sub	sp, #24
 8004908:	af02      	add	r7, sp, #8
 800490a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2280      	movs	r2, #128	; 0x80
 8004910:	2100      	movs	r1, #0
 8004912:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004914:	f7fe f81e 	bl	8002954 <HAL_GetTick>
 8004918:	0003      	movs	r3, r0
 800491a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	2208      	movs	r2, #8
 8004924:	4013      	ands	r3, r2
 8004926:	2b08      	cmp	r3, #8
 8004928:	d10c      	bne.n	8004944 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2280      	movs	r2, #128	; 0x80
 800492e:	0391      	lsls	r1, r2, #14
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	4a17      	ldr	r2, [pc, #92]	; (8004990 <UART_CheckIdleState+0x8c>)
 8004934:	9200      	str	r2, [sp, #0]
 8004936:	2200      	movs	r2, #0
 8004938:	f000 f82c 	bl	8004994 <UART_WaitOnFlagUntilTimeout>
 800493c:	1e03      	subs	r3, r0, #0
 800493e:	d001      	beq.n	8004944 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004940:	2303      	movs	r3, #3
 8004942:	e021      	b.n	8004988 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	2204      	movs	r2, #4
 800494c:	4013      	ands	r3, r2
 800494e:	2b04      	cmp	r3, #4
 8004950:	d10c      	bne.n	800496c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2280      	movs	r2, #128	; 0x80
 8004956:	03d1      	lsls	r1, r2, #15
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	4a0d      	ldr	r2, [pc, #52]	; (8004990 <UART_CheckIdleState+0x8c>)
 800495c:	9200      	str	r2, [sp, #0]
 800495e:	2200      	movs	r2, #0
 8004960:	f000 f818 	bl	8004994 <UART_WaitOnFlagUntilTimeout>
 8004964:	1e03      	subs	r3, r0, #0
 8004966:	d001      	beq.n	800496c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004968:	2303      	movs	r3, #3
 800496a:	e00d      	b.n	8004988 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2220      	movs	r2, #32
 8004970:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2220      	movs	r2, #32
 8004976:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2200      	movs	r2, #0
 800497c:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2274      	movs	r2, #116	; 0x74
 8004982:	2100      	movs	r1, #0
 8004984:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004986:	2300      	movs	r3, #0
}
 8004988:	0018      	movs	r0, r3
 800498a:	46bd      	mov	sp, r7
 800498c:	b004      	add	sp, #16
 800498e:	bd80      	pop	{r7, pc}
 8004990:	01ffffff 	.word	0x01ffffff

08004994 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b094      	sub	sp, #80	; 0x50
 8004998:	af00      	add	r7, sp, #0
 800499a:	60f8      	str	r0, [r7, #12]
 800499c:	60b9      	str	r1, [r7, #8]
 800499e:	603b      	str	r3, [r7, #0]
 80049a0:	1dfb      	adds	r3, r7, #7
 80049a2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049a4:	e0a3      	b.n	8004aee <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049a6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80049a8:	3301      	adds	r3, #1
 80049aa:	d100      	bne.n	80049ae <UART_WaitOnFlagUntilTimeout+0x1a>
 80049ac:	e09f      	b.n	8004aee <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049ae:	f7fd ffd1 	bl	8002954 <HAL_GetTick>
 80049b2:	0002      	movs	r2, r0
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	1ad3      	subs	r3, r2, r3
 80049b8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80049ba:	429a      	cmp	r2, r3
 80049bc:	d302      	bcc.n	80049c4 <UART_WaitOnFlagUntilTimeout+0x30>
 80049be:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d13d      	bne.n	8004a40 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049c4:	f3ef 8310 	mrs	r3, PRIMASK
 80049c8:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80049ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80049cc:	647b      	str	r3, [r7, #68]	; 0x44
 80049ce:	2301      	movs	r3, #1
 80049d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049d4:	f383 8810 	msr	PRIMASK, r3
}
 80049d8:	46c0      	nop			; (mov r8, r8)
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	494c      	ldr	r1, [pc, #304]	; (8004b18 <UART_WaitOnFlagUntilTimeout+0x184>)
 80049e6:	400a      	ands	r2, r1
 80049e8:	601a      	str	r2, [r3, #0]
 80049ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80049ec:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049f0:	f383 8810 	msr	PRIMASK, r3
}
 80049f4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049f6:	f3ef 8310 	mrs	r3, PRIMASK
 80049fa:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80049fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049fe:	643b      	str	r3, [r7, #64]	; 0x40
 8004a00:	2301      	movs	r3, #1
 8004a02:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a06:	f383 8810 	msr	PRIMASK, r3
}
 8004a0a:	46c0      	nop			; (mov r8, r8)
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	689a      	ldr	r2, [r3, #8]
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	2101      	movs	r1, #1
 8004a18:	438a      	bics	r2, r1
 8004a1a:	609a      	str	r2, [r3, #8]
 8004a1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a1e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a22:	f383 8810 	msr	PRIMASK, r3
}
 8004a26:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2220      	movs	r2, #32
 8004a2c:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2220      	movs	r2, #32
 8004a32:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2274      	movs	r2, #116	; 0x74
 8004a38:	2100      	movs	r1, #0
 8004a3a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004a3c:	2303      	movs	r3, #3
 8004a3e:	e067      	b.n	8004b10 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	2204      	movs	r2, #4
 8004a48:	4013      	ands	r3, r2
 8004a4a:	d050      	beq.n	8004aee <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	69da      	ldr	r2, [r3, #28]
 8004a52:	2380      	movs	r3, #128	; 0x80
 8004a54:	011b      	lsls	r3, r3, #4
 8004a56:	401a      	ands	r2, r3
 8004a58:	2380      	movs	r3, #128	; 0x80
 8004a5a:	011b      	lsls	r3, r3, #4
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d146      	bne.n	8004aee <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	2280      	movs	r2, #128	; 0x80
 8004a66:	0112      	lsls	r2, r2, #4
 8004a68:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a6a:	f3ef 8310 	mrs	r3, PRIMASK
 8004a6e:	613b      	str	r3, [r7, #16]
  return(result);
 8004a70:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004a72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a74:	2301      	movs	r3, #1
 8004a76:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	f383 8810 	msr	PRIMASK, r3
}
 8004a7e:	46c0      	nop			; (mov r8, r8)
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681a      	ldr	r2, [r3, #0]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4923      	ldr	r1, [pc, #140]	; (8004b18 <UART_WaitOnFlagUntilTimeout+0x184>)
 8004a8c:	400a      	ands	r2, r1
 8004a8e:	601a      	str	r2, [r3, #0]
 8004a90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a92:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a94:	69bb      	ldr	r3, [r7, #24]
 8004a96:	f383 8810 	msr	PRIMASK, r3
}
 8004a9a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a9c:	f3ef 8310 	mrs	r3, PRIMASK
 8004aa0:	61fb      	str	r3, [r7, #28]
  return(result);
 8004aa2:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004aa4:	64bb      	str	r3, [r7, #72]	; 0x48
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004aaa:	6a3b      	ldr	r3, [r7, #32]
 8004aac:	f383 8810 	msr	PRIMASK, r3
}
 8004ab0:	46c0      	nop			; (mov r8, r8)
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	689a      	ldr	r2, [r3, #8]
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	2101      	movs	r1, #1
 8004abe:	438a      	bics	r2, r1
 8004ac0:	609a      	str	r2, [r3, #8]
 8004ac2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ac4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ac8:	f383 8810 	msr	PRIMASK, r3
}
 8004acc:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2220      	movs	r2, #32
 8004ad2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2220      	movs	r2, #32
 8004ad8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2280      	movs	r2, #128	; 0x80
 8004ade:	2120      	movs	r1, #32
 8004ae0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	2274      	movs	r2, #116	; 0x74
 8004ae6:	2100      	movs	r1, #0
 8004ae8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004aea:	2303      	movs	r3, #3
 8004aec:	e010      	b.n	8004b10 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	69db      	ldr	r3, [r3, #28]
 8004af4:	68ba      	ldr	r2, [r7, #8]
 8004af6:	4013      	ands	r3, r2
 8004af8:	68ba      	ldr	r2, [r7, #8]
 8004afa:	1ad3      	subs	r3, r2, r3
 8004afc:	425a      	negs	r2, r3
 8004afe:	4153      	adcs	r3, r2
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	001a      	movs	r2, r3
 8004b04:	1dfb      	adds	r3, r7, #7
 8004b06:	781b      	ldrb	r3, [r3, #0]
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	d100      	bne.n	8004b0e <UART_WaitOnFlagUntilTimeout+0x17a>
 8004b0c:	e74b      	b.n	80049a6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b0e:	2300      	movs	r3, #0
}
 8004b10:	0018      	movs	r0, r3
 8004b12:	46bd      	mov	sp, r7
 8004b14:	b014      	add	sp, #80	; 0x50
 8004b16:	bd80      	pop	{r7, pc}
 8004b18:	fffffe5f 	.word	0xfffffe5f

08004b1c <__errno>:
 8004b1c:	4b01      	ldr	r3, [pc, #4]	; (8004b24 <__errno+0x8>)
 8004b1e:	6818      	ldr	r0, [r3, #0]
 8004b20:	4770      	bx	lr
 8004b22:	46c0      	nop			; (mov r8, r8)
 8004b24:	20000010 	.word	0x20000010

08004b28 <__libc_init_array>:
 8004b28:	b570      	push	{r4, r5, r6, lr}
 8004b2a:	2600      	movs	r6, #0
 8004b2c:	4d0c      	ldr	r5, [pc, #48]	; (8004b60 <__libc_init_array+0x38>)
 8004b2e:	4c0d      	ldr	r4, [pc, #52]	; (8004b64 <__libc_init_array+0x3c>)
 8004b30:	1b64      	subs	r4, r4, r5
 8004b32:	10a4      	asrs	r4, r4, #2
 8004b34:	42a6      	cmp	r6, r4
 8004b36:	d109      	bne.n	8004b4c <__libc_init_array+0x24>
 8004b38:	2600      	movs	r6, #0
 8004b3a:	f001 fb69 	bl	8006210 <_init>
 8004b3e:	4d0a      	ldr	r5, [pc, #40]	; (8004b68 <__libc_init_array+0x40>)
 8004b40:	4c0a      	ldr	r4, [pc, #40]	; (8004b6c <__libc_init_array+0x44>)
 8004b42:	1b64      	subs	r4, r4, r5
 8004b44:	10a4      	asrs	r4, r4, #2
 8004b46:	42a6      	cmp	r6, r4
 8004b48:	d105      	bne.n	8004b56 <__libc_init_array+0x2e>
 8004b4a:	bd70      	pop	{r4, r5, r6, pc}
 8004b4c:	00b3      	lsls	r3, r6, #2
 8004b4e:	58eb      	ldr	r3, [r5, r3]
 8004b50:	4798      	blx	r3
 8004b52:	3601      	adds	r6, #1
 8004b54:	e7ee      	b.n	8004b34 <__libc_init_array+0xc>
 8004b56:	00b3      	lsls	r3, r6, #2
 8004b58:	58eb      	ldr	r3, [r5, r3]
 8004b5a:	4798      	blx	r3
 8004b5c:	3601      	adds	r6, #1
 8004b5e:	e7f2      	b.n	8004b46 <__libc_init_array+0x1e>
 8004b60:	08006370 	.word	0x08006370
 8004b64:	08006370 	.word	0x08006370
 8004b68:	08006370 	.word	0x08006370
 8004b6c:	08006374 	.word	0x08006374

08004b70 <memset>:
 8004b70:	0003      	movs	r3, r0
 8004b72:	1882      	adds	r2, r0, r2
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d100      	bne.n	8004b7a <memset+0xa>
 8004b78:	4770      	bx	lr
 8004b7a:	7019      	strb	r1, [r3, #0]
 8004b7c:	3301      	adds	r3, #1
 8004b7e:	e7f9      	b.n	8004b74 <memset+0x4>

08004b80 <siprintf>:
 8004b80:	b40e      	push	{r1, r2, r3}
 8004b82:	b500      	push	{lr}
 8004b84:	490b      	ldr	r1, [pc, #44]	; (8004bb4 <siprintf+0x34>)
 8004b86:	b09c      	sub	sp, #112	; 0x70
 8004b88:	ab1d      	add	r3, sp, #116	; 0x74
 8004b8a:	9002      	str	r0, [sp, #8]
 8004b8c:	9006      	str	r0, [sp, #24]
 8004b8e:	9107      	str	r1, [sp, #28]
 8004b90:	9104      	str	r1, [sp, #16]
 8004b92:	4809      	ldr	r0, [pc, #36]	; (8004bb8 <siprintf+0x38>)
 8004b94:	4909      	ldr	r1, [pc, #36]	; (8004bbc <siprintf+0x3c>)
 8004b96:	cb04      	ldmia	r3!, {r2}
 8004b98:	9105      	str	r1, [sp, #20]
 8004b9a:	6800      	ldr	r0, [r0, #0]
 8004b9c:	a902      	add	r1, sp, #8
 8004b9e:	9301      	str	r3, [sp, #4]
 8004ba0:	f000 f870 	bl	8004c84 <_svfiprintf_r>
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	9a02      	ldr	r2, [sp, #8]
 8004ba8:	7013      	strb	r3, [r2, #0]
 8004baa:	b01c      	add	sp, #112	; 0x70
 8004bac:	bc08      	pop	{r3}
 8004bae:	b003      	add	sp, #12
 8004bb0:	4718      	bx	r3
 8004bb2:	46c0      	nop			; (mov r8, r8)
 8004bb4:	7fffffff 	.word	0x7fffffff
 8004bb8:	20000010 	.word	0x20000010
 8004bbc:	ffff0208 	.word	0xffff0208

08004bc0 <__ssputs_r>:
 8004bc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004bc2:	688e      	ldr	r6, [r1, #8]
 8004bc4:	b085      	sub	sp, #20
 8004bc6:	0007      	movs	r7, r0
 8004bc8:	000c      	movs	r4, r1
 8004bca:	9203      	str	r2, [sp, #12]
 8004bcc:	9301      	str	r3, [sp, #4]
 8004bce:	429e      	cmp	r6, r3
 8004bd0:	d83c      	bhi.n	8004c4c <__ssputs_r+0x8c>
 8004bd2:	2390      	movs	r3, #144	; 0x90
 8004bd4:	898a      	ldrh	r2, [r1, #12]
 8004bd6:	00db      	lsls	r3, r3, #3
 8004bd8:	421a      	tst	r2, r3
 8004bda:	d034      	beq.n	8004c46 <__ssputs_r+0x86>
 8004bdc:	6909      	ldr	r1, [r1, #16]
 8004bde:	6823      	ldr	r3, [r4, #0]
 8004be0:	6960      	ldr	r0, [r4, #20]
 8004be2:	1a5b      	subs	r3, r3, r1
 8004be4:	9302      	str	r3, [sp, #8]
 8004be6:	2303      	movs	r3, #3
 8004be8:	4343      	muls	r3, r0
 8004bea:	0fdd      	lsrs	r5, r3, #31
 8004bec:	18ed      	adds	r5, r5, r3
 8004bee:	9b01      	ldr	r3, [sp, #4]
 8004bf0:	9802      	ldr	r0, [sp, #8]
 8004bf2:	3301      	adds	r3, #1
 8004bf4:	181b      	adds	r3, r3, r0
 8004bf6:	106d      	asrs	r5, r5, #1
 8004bf8:	42ab      	cmp	r3, r5
 8004bfa:	d900      	bls.n	8004bfe <__ssputs_r+0x3e>
 8004bfc:	001d      	movs	r5, r3
 8004bfe:	0553      	lsls	r3, r2, #21
 8004c00:	d532      	bpl.n	8004c68 <__ssputs_r+0xa8>
 8004c02:	0029      	movs	r1, r5
 8004c04:	0038      	movs	r0, r7
 8004c06:	f000 fb53 	bl	80052b0 <_malloc_r>
 8004c0a:	1e06      	subs	r6, r0, #0
 8004c0c:	d109      	bne.n	8004c22 <__ssputs_r+0x62>
 8004c0e:	230c      	movs	r3, #12
 8004c10:	603b      	str	r3, [r7, #0]
 8004c12:	2340      	movs	r3, #64	; 0x40
 8004c14:	2001      	movs	r0, #1
 8004c16:	89a2      	ldrh	r2, [r4, #12]
 8004c18:	4240      	negs	r0, r0
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	81a3      	strh	r3, [r4, #12]
 8004c1e:	b005      	add	sp, #20
 8004c20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c22:	9a02      	ldr	r2, [sp, #8]
 8004c24:	6921      	ldr	r1, [r4, #16]
 8004c26:	f000 faba 	bl	800519e <memcpy>
 8004c2a:	89a3      	ldrh	r3, [r4, #12]
 8004c2c:	4a14      	ldr	r2, [pc, #80]	; (8004c80 <__ssputs_r+0xc0>)
 8004c2e:	401a      	ands	r2, r3
 8004c30:	2380      	movs	r3, #128	; 0x80
 8004c32:	4313      	orrs	r3, r2
 8004c34:	81a3      	strh	r3, [r4, #12]
 8004c36:	9b02      	ldr	r3, [sp, #8]
 8004c38:	6126      	str	r6, [r4, #16]
 8004c3a:	18f6      	adds	r6, r6, r3
 8004c3c:	6026      	str	r6, [r4, #0]
 8004c3e:	6165      	str	r5, [r4, #20]
 8004c40:	9e01      	ldr	r6, [sp, #4]
 8004c42:	1aed      	subs	r5, r5, r3
 8004c44:	60a5      	str	r5, [r4, #8]
 8004c46:	9b01      	ldr	r3, [sp, #4]
 8004c48:	429e      	cmp	r6, r3
 8004c4a:	d900      	bls.n	8004c4e <__ssputs_r+0x8e>
 8004c4c:	9e01      	ldr	r6, [sp, #4]
 8004c4e:	0032      	movs	r2, r6
 8004c50:	9903      	ldr	r1, [sp, #12]
 8004c52:	6820      	ldr	r0, [r4, #0]
 8004c54:	f000 faac 	bl	80051b0 <memmove>
 8004c58:	68a3      	ldr	r3, [r4, #8]
 8004c5a:	2000      	movs	r0, #0
 8004c5c:	1b9b      	subs	r3, r3, r6
 8004c5e:	60a3      	str	r3, [r4, #8]
 8004c60:	6823      	ldr	r3, [r4, #0]
 8004c62:	199e      	adds	r6, r3, r6
 8004c64:	6026      	str	r6, [r4, #0]
 8004c66:	e7da      	b.n	8004c1e <__ssputs_r+0x5e>
 8004c68:	002a      	movs	r2, r5
 8004c6a:	0038      	movs	r0, r7
 8004c6c:	f000 fb96 	bl	800539c <_realloc_r>
 8004c70:	1e06      	subs	r6, r0, #0
 8004c72:	d1e0      	bne.n	8004c36 <__ssputs_r+0x76>
 8004c74:	0038      	movs	r0, r7
 8004c76:	6921      	ldr	r1, [r4, #16]
 8004c78:	f000 faae 	bl	80051d8 <_free_r>
 8004c7c:	e7c7      	b.n	8004c0e <__ssputs_r+0x4e>
 8004c7e:	46c0      	nop			; (mov r8, r8)
 8004c80:	fffffb7f 	.word	0xfffffb7f

08004c84 <_svfiprintf_r>:
 8004c84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c86:	b0a1      	sub	sp, #132	; 0x84
 8004c88:	9003      	str	r0, [sp, #12]
 8004c8a:	001d      	movs	r5, r3
 8004c8c:	898b      	ldrh	r3, [r1, #12]
 8004c8e:	000f      	movs	r7, r1
 8004c90:	0016      	movs	r6, r2
 8004c92:	061b      	lsls	r3, r3, #24
 8004c94:	d511      	bpl.n	8004cba <_svfiprintf_r+0x36>
 8004c96:	690b      	ldr	r3, [r1, #16]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d10e      	bne.n	8004cba <_svfiprintf_r+0x36>
 8004c9c:	2140      	movs	r1, #64	; 0x40
 8004c9e:	f000 fb07 	bl	80052b0 <_malloc_r>
 8004ca2:	6038      	str	r0, [r7, #0]
 8004ca4:	6138      	str	r0, [r7, #16]
 8004ca6:	2800      	cmp	r0, #0
 8004ca8:	d105      	bne.n	8004cb6 <_svfiprintf_r+0x32>
 8004caa:	230c      	movs	r3, #12
 8004cac:	9a03      	ldr	r2, [sp, #12]
 8004cae:	3801      	subs	r0, #1
 8004cb0:	6013      	str	r3, [r2, #0]
 8004cb2:	b021      	add	sp, #132	; 0x84
 8004cb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cb6:	2340      	movs	r3, #64	; 0x40
 8004cb8:	617b      	str	r3, [r7, #20]
 8004cba:	2300      	movs	r3, #0
 8004cbc:	ac08      	add	r4, sp, #32
 8004cbe:	6163      	str	r3, [r4, #20]
 8004cc0:	3320      	adds	r3, #32
 8004cc2:	7663      	strb	r3, [r4, #25]
 8004cc4:	3310      	adds	r3, #16
 8004cc6:	76a3      	strb	r3, [r4, #26]
 8004cc8:	9507      	str	r5, [sp, #28]
 8004cca:	0035      	movs	r5, r6
 8004ccc:	782b      	ldrb	r3, [r5, #0]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d001      	beq.n	8004cd6 <_svfiprintf_r+0x52>
 8004cd2:	2b25      	cmp	r3, #37	; 0x25
 8004cd4:	d147      	bne.n	8004d66 <_svfiprintf_r+0xe2>
 8004cd6:	1bab      	subs	r3, r5, r6
 8004cd8:	9305      	str	r3, [sp, #20]
 8004cda:	42b5      	cmp	r5, r6
 8004cdc:	d00c      	beq.n	8004cf8 <_svfiprintf_r+0x74>
 8004cde:	0032      	movs	r2, r6
 8004ce0:	0039      	movs	r1, r7
 8004ce2:	9803      	ldr	r0, [sp, #12]
 8004ce4:	f7ff ff6c 	bl	8004bc0 <__ssputs_r>
 8004ce8:	1c43      	adds	r3, r0, #1
 8004cea:	d100      	bne.n	8004cee <_svfiprintf_r+0x6a>
 8004cec:	e0ae      	b.n	8004e4c <_svfiprintf_r+0x1c8>
 8004cee:	6962      	ldr	r2, [r4, #20]
 8004cf0:	9b05      	ldr	r3, [sp, #20]
 8004cf2:	4694      	mov	ip, r2
 8004cf4:	4463      	add	r3, ip
 8004cf6:	6163      	str	r3, [r4, #20]
 8004cf8:	782b      	ldrb	r3, [r5, #0]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d100      	bne.n	8004d00 <_svfiprintf_r+0x7c>
 8004cfe:	e0a5      	b.n	8004e4c <_svfiprintf_r+0x1c8>
 8004d00:	2201      	movs	r2, #1
 8004d02:	2300      	movs	r3, #0
 8004d04:	4252      	negs	r2, r2
 8004d06:	6062      	str	r2, [r4, #4]
 8004d08:	a904      	add	r1, sp, #16
 8004d0a:	3254      	adds	r2, #84	; 0x54
 8004d0c:	1852      	adds	r2, r2, r1
 8004d0e:	1c6e      	adds	r6, r5, #1
 8004d10:	6023      	str	r3, [r4, #0]
 8004d12:	60e3      	str	r3, [r4, #12]
 8004d14:	60a3      	str	r3, [r4, #8]
 8004d16:	7013      	strb	r3, [r2, #0]
 8004d18:	65a3      	str	r3, [r4, #88]	; 0x58
 8004d1a:	2205      	movs	r2, #5
 8004d1c:	7831      	ldrb	r1, [r6, #0]
 8004d1e:	4854      	ldr	r0, [pc, #336]	; (8004e70 <_svfiprintf_r+0x1ec>)
 8004d20:	f000 fa32 	bl	8005188 <memchr>
 8004d24:	1c75      	adds	r5, r6, #1
 8004d26:	2800      	cmp	r0, #0
 8004d28:	d11f      	bne.n	8004d6a <_svfiprintf_r+0xe6>
 8004d2a:	6822      	ldr	r2, [r4, #0]
 8004d2c:	06d3      	lsls	r3, r2, #27
 8004d2e:	d504      	bpl.n	8004d3a <_svfiprintf_r+0xb6>
 8004d30:	2353      	movs	r3, #83	; 0x53
 8004d32:	a904      	add	r1, sp, #16
 8004d34:	185b      	adds	r3, r3, r1
 8004d36:	2120      	movs	r1, #32
 8004d38:	7019      	strb	r1, [r3, #0]
 8004d3a:	0713      	lsls	r3, r2, #28
 8004d3c:	d504      	bpl.n	8004d48 <_svfiprintf_r+0xc4>
 8004d3e:	2353      	movs	r3, #83	; 0x53
 8004d40:	a904      	add	r1, sp, #16
 8004d42:	185b      	adds	r3, r3, r1
 8004d44:	212b      	movs	r1, #43	; 0x2b
 8004d46:	7019      	strb	r1, [r3, #0]
 8004d48:	7833      	ldrb	r3, [r6, #0]
 8004d4a:	2b2a      	cmp	r3, #42	; 0x2a
 8004d4c:	d016      	beq.n	8004d7c <_svfiprintf_r+0xf8>
 8004d4e:	0035      	movs	r5, r6
 8004d50:	2100      	movs	r1, #0
 8004d52:	200a      	movs	r0, #10
 8004d54:	68e3      	ldr	r3, [r4, #12]
 8004d56:	782a      	ldrb	r2, [r5, #0]
 8004d58:	1c6e      	adds	r6, r5, #1
 8004d5a:	3a30      	subs	r2, #48	; 0x30
 8004d5c:	2a09      	cmp	r2, #9
 8004d5e:	d94e      	bls.n	8004dfe <_svfiprintf_r+0x17a>
 8004d60:	2900      	cmp	r1, #0
 8004d62:	d111      	bne.n	8004d88 <_svfiprintf_r+0x104>
 8004d64:	e017      	b.n	8004d96 <_svfiprintf_r+0x112>
 8004d66:	3501      	adds	r5, #1
 8004d68:	e7b0      	b.n	8004ccc <_svfiprintf_r+0x48>
 8004d6a:	4b41      	ldr	r3, [pc, #260]	; (8004e70 <_svfiprintf_r+0x1ec>)
 8004d6c:	6822      	ldr	r2, [r4, #0]
 8004d6e:	1ac0      	subs	r0, r0, r3
 8004d70:	2301      	movs	r3, #1
 8004d72:	4083      	lsls	r3, r0
 8004d74:	4313      	orrs	r3, r2
 8004d76:	002e      	movs	r6, r5
 8004d78:	6023      	str	r3, [r4, #0]
 8004d7a:	e7ce      	b.n	8004d1a <_svfiprintf_r+0x96>
 8004d7c:	9b07      	ldr	r3, [sp, #28]
 8004d7e:	1d19      	adds	r1, r3, #4
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	9107      	str	r1, [sp, #28]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	db01      	blt.n	8004d8c <_svfiprintf_r+0x108>
 8004d88:	930b      	str	r3, [sp, #44]	; 0x2c
 8004d8a:	e004      	b.n	8004d96 <_svfiprintf_r+0x112>
 8004d8c:	425b      	negs	r3, r3
 8004d8e:	60e3      	str	r3, [r4, #12]
 8004d90:	2302      	movs	r3, #2
 8004d92:	4313      	orrs	r3, r2
 8004d94:	6023      	str	r3, [r4, #0]
 8004d96:	782b      	ldrb	r3, [r5, #0]
 8004d98:	2b2e      	cmp	r3, #46	; 0x2e
 8004d9a:	d10a      	bne.n	8004db2 <_svfiprintf_r+0x12e>
 8004d9c:	786b      	ldrb	r3, [r5, #1]
 8004d9e:	2b2a      	cmp	r3, #42	; 0x2a
 8004da0:	d135      	bne.n	8004e0e <_svfiprintf_r+0x18a>
 8004da2:	9b07      	ldr	r3, [sp, #28]
 8004da4:	3502      	adds	r5, #2
 8004da6:	1d1a      	adds	r2, r3, #4
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	9207      	str	r2, [sp, #28]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	db2b      	blt.n	8004e08 <_svfiprintf_r+0x184>
 8004db0:	9309      	str	r3, [sp, #36]	; 0x24
 8004db2:	4e30      	ldr	r6, [pc, #192]	; (8004e74 <_svfiprintf_r+0x1f0>)
 8004db4:	2203      	movs	r2, #3
 8004db6:	0030      	movs	r0, r6
 8004db8:	7829      	ldrb	r1, [r5, #0]
 8004dba:	f000 f9e5 	bl	8005188 <memchr>
 8004dbe:	2800      	cmp	r0, #0
 8004dc0:	d006      	beq.n	8004dd0 <_svfiprintf_r+0x14c>
 8004dc2:	2340      	movs	r3, #64	; 0x40
 8004dc4:	1b80      	subs	r0, r0, r6
 8004dc6:	4083      	lsls	r3, r0
 8004dc8:	6822      	ldr	r2, [r4, #0]
 8004dca:	3501      	adds	r5, #1
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	6023      	str	r3, [r4, #0]
 8004dd0:	7829      	ldrb	r1, [r5, #0]
 8004dd2:	2206      	movs	r2, #6
 8004dd4:	4828      	ldr	r0, [pc, #160]	; (8004e78 <_svfiprintf_r+0x1f4>)
 8004dd6:	1c6e      	adds	r6, r5, #1
 8004dd8:	7621      	strb	r1, [r4, #24]
 8004dda:	f000 f9d5 	bl	8005188 <memchr>
 8004dde:	2800      	cmp	r0, #0
 8004de0:	d03c      	beq.n	8004e5c <_svfiprintf_r+0x1d8>
 8004de2:	4b26      	ldr	r3, [pc, #152]	; (8004e7c <_svfiprintf_r+0x1f8>)
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d125      	bne.n	8004e34 <_svfiprintf_r+0x1b0>
 8004de8:	2207      	movs	r2, #7
 8004dea:	9b07      	ldr	r3, [sp, #28]
 8004dec:	3307      	adds	r3, #7
 8004dee:	4393      	bics	r3, r2
 8004df0:	3308      	adds	r3, #8
 8004df2:	9307      	str	r3, [sp, #28]
 8004df4:	6963      	ldr	r3, [r4, #20]
 8004df6:	9a04      	ldr	r2, [sp, #16]
 8004df8:	189b      	adds	r3, r3, r2
 8004dfa:	6163      	str	r3, [r4, #20]
 8004dfc:	e765      	b.n	8004cca <_svfiprintf_r+0x46>
 8004dfe:	4343      	muls	r3, r0
 8004e00:	0035      	movs	r5, r6
 8004e02:	2101      	movs	r1, #1
 8004e04:	189b      	adds	r3, r3, r2
 8004e06:	e7a6      	b.n	8004d56 <_svfiprintf_r+0xd2>
 8004e08:	2301      	movs	r3, #1
 8004e0a:	425b      	negs	r3, r3
 8004e0c:	e7d0      	b.n	8004db0 <_svfiprintf_r+0x12c>
 8004e0e:	2300      	movs	r3, #0
 8004e10:	200a      	movs	r0, #10
 8004e12:	001a      	movs	r2, r3
 8004e14:	3501      	adds	r5, #1
 8004e16:	6063      	str	r3, [r4, #4]
 8004e18:	7829      	ldrb	r1, [r5, #0]
 8004e1a:	1c6e      	adds	r6, r5, #1
 8004e1c:	3930      	subs	r1, #48	; 0x30
 8004e1e:	2909      	cmp	r1, #9
 8004e20:	d903      	bls.n	8004e2a <_svfiprintf_r+0x1a6>
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d0c5      	beq.n	8004db2 <_svfiprintf_r+0x12e>
 8004e26:	9209      	str	r2, [sp, #36]	; 0x24
 8004e28:	e7c3      	b.n	8004db2 <_svfiprintf_r+0x12e>
 8004e2a:	4342      	muls	r2, r0
 8004e2c:	0035      	movs	r5, r6
 8004e2e:	2301      	movs	r3, #1
 8004e30:	1852      	adds	r2, r2, r1
 8004e32:	e7f1      	b.n	8004e18 <_svfiprintf_r+0x194>
 8004e34:	ab07      	add	r3, sp, #28
 8004e36:	9300      	str	r3, [sp, #0]
 8004e38:	003a      	movs	r2, r7
 8004e3a:	0021      	movs	r1, r4
 8004e3c:	4b10      	ldr	r3, [pc, #64]	; (8004e80 <_svfiprintf_r+0x1fc>)
 8004e3e:	9803      	ldr	r0, [sp, #12]
 8004e40:	e000      	b.n	8004e44 <_svfiprintf_r+0x1c0>
 8004e42:	bf00      	nop
 8004e44:	9004      	str	r0, [sp, #16]
 8004e46:	9b04      	ldr	r3, [sp, #16]
 8004e48:	3301      	adds	r3, #1
 8004e4a:	d1d3      	bne.n	8004df4 <_svfiprintf_r+0x170>
 8004e4c:	89bb      	ldrh	r3, [r7, #12]
 8004e4e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004e50:	065b      	lsls	r3, r3, #25
 8004e52:	d400      	bmi.n	8004e56 <_svfiprintf_r+0x1d2>
 8004e54:	e72d      	b.n	8004cb2 <_svfiprintf_r+0x2e>
 8004e56:	2001      	movs	r0, #1
 8004e58:	4240      	negs	r0, r0
 8004e5a:	e72a      	b.n	8004cb2 <_svfiprintf_r+0x2e>
 8004e5c:	ab07      	add	r3, sp, #28
 8004e5e:	9300      	str	r3, [sp, #0]
 8004e60:	003a      	movs	r2, r7
 8004e62:	0021      	movs	r1, r4
 8004e64:	4b06      	ldr	r3, [pc, #24]	; (8004e80 <_svfiprintf_r+0x1fc>)
 8004e66:	9803      	ldr	r0, [sp, #12]
 8004e68:	f000 f87c 	bl	8004f64 <_printf_i>
 8004e6c:	e7ea      	b.n	8004e44 <_svfiprintf_r+0x1c0>
 8004e6e:	46c0      	nop			; (mov r8, r8)
 8004e70:	0800630c 	.word	0x0800630c
 8004e74:	08006312 	.word	0x08006312
 8004e78:	08006316 	.word	0x08006316
 8004e7c:	00000000 	.word	0x00000000
 8004e80:	08004bc1 	.word	0x08004bc1

08004e84 <_printf_common>:
 8004e84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e86:	0015      	movs	r5, r2
 8004e88:	9301      	str	r3, [sp, #4]
 8004e8a:	688a      	ldr	r2, [r1, #8]
 8004e8c:	690b      	ldr	r3, [r1, #16]
 8004e8e:	000c      	movs	r4, r1
 8004e90:	9000      	str	r0, [sp, #0]
 8004e92:	4293      	cmp	r3, r2
 8004e94:	da00      	bge.n	8004e98 <_printf_common+0x14>
 8004e96:	0013      	movs	r3, r2
 8004e98:	0022      	movs	r2, r4
 8004e9a:	602b      	str	r3, [r5, #0]
 8004e9c:	3243      	adds	r2, #67	; 0x43
 8004e9e:	7812      	ldrb	r2, [r2, #0]
 8004ea0:	2a00      	cmp	r2, #0
 8004ea2:	d001      	beq.n	8004ea8 <_printf_common+0x24>
 8004ea4:	3301      	adds	r3, #1
 8004ea6:	602b      	str	r3, [r5, #0]
 8004ea8:	6823      	ldr	r3, [r4, #0]
 8004eaa:	069b      	lsls	r3, r3, #26
 8004eac:	d502      	bpl.n	8004eb4 <_printf_common+0x30>
 8004eae:	682b      	ldr	r3, [r5, #0]
 8004eb0:	3302      	adds	r3, #2
 8004eb2:	602b      	str	r3, [r5, #0]
 8004eb4:	6822      	ldr	r2, [r4, #0]
 8004eb6:	2306      	movs	r3, #6
 8004eb8:	0017      	movs	r7, r2
 8004eba:	401f      	ands	r7, r3
 8004ebc:	421a      	tst	r2, r3
 8004ebe:	d027      	beq.n	8004f10 <_printf_common+0x8c>
 8004ec0:	0023      	movs	r3, r4
 8004ec2:	3343      	adds	r3, #67	; 0x43
 8004ec4:	781b      	ldrb	r3, [r3, #0]
 8004ec6:	1e5a      	subs	r2, r3, #1
 8004ec8:	4193      	sbcs	r3, r2
 8004eca:	6822      	ldr	r2, [r4, #0]
 8004ecc:	0692      	lsls	r2, r2, #26
 8004ece:	d430      	bmi.n	8004f32 <_printf_common+0xae>
 8004ed0:	0022      	movs	r2, r4
 8004ed2:	9901      	ldr	r1, [sp, #4]
 8004ed4:	9800      	ldr	r0, [sp, #0]
 8004ed6:	9e08      	ldr	r6, [sp, #32]
 8004ed8:	3243      	adds	r2, #67	; 0x43
 8004eda:	47b0      	blx	r6
 8004edc:	1c43      	adds	r3, r0, #1
 8004ede:	d025      	beq.n	8004f2c <_printf_common+0xa8>
 8004ee0:	2306      	movs	r3, #6
 8004ee2:	6820      	ldr	r0, [r4, #0]
 8004ee4:	682a      	ldr	r2, [r5, #0]
 8004ee6:	68e1      	ldr	r1, [r4, #12]
 8004ee8:	2500      	movs	r5, #0
 8004eea:	4003      	ands	r3, r0
 8004eec:	2b04      	cmp	r3, #4
 8004eee:	d103      	bne.n	8004ef8 <_printf_common+0x74>
 8004ef0:	1a8d      	subs	r5, r1, r2
 8004ef2:	43eb      	mvns	r3, r5
 8004ef4:	17db      	asrs	r3, r3, #31
 8004ef6:	401d      	ands	r5, r3
 8004ef8:	68a3      	ldr	r3, [r4, #8]
 8004efa:	6922      	ldr	r2, [r4, #16]
 8004efc:	4293      	cmp	r3, r2
 8004efe:	dd01      	ble.n	8004f04 <_printf_common+0x80>
 8004f00:	1a9b      	subs	r3, r3, r2
 8004f02:	18ed      	adds	r5, r5, r3
 8004f04:	2700      	movs	r7, #0
 8004f06:	42bd      	cmp	r5, r7
 8004f08:	d120      	bne.n	8004f4c <_printf_common+0xc8>
 8004f0a:	2000      	movs	r0, #0
 8004f0c:	e010      	b.n	8004f30 <_printf_common+0xac>
 8004f0e:	3701      	adds	r7, #1
 8004f10:	68e3      	ldr	r3, [r4, #12]
 8004f12:	682a      	ldr	r2, [r5, #0]
 8004f14:	1a9b      	subs	r3, r3, r2
 8004f16:	42bb      	cmp	r3, r7
 8004f18:	ddd2      	ble.n	8004ec0 <_printf_common+0x3c>
 8004f1a:	0022      	movs	r2, r4
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	9901      	ldr	r1, [sp, #4]
 8004f20:	9800      	ldr	r0, [sp, #0]
 8004f22:	9e08      	ldr	r6, [sp, #32]
 8004f24:	3219      	adds	r2, #25
 8004f26:	47b0      	blx	r6
 8004f28:	1c43      	adds	r3, r0, #1
 8004f2a:	d1f0      	bne.n	8004f0e <_printf_common+0x8a>
 8004f2c:	2001      	movs	r0, #1
 8004f2e:	4240      	negs	r0, r0
 8004f30:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004f32:	2030      	movs	r0, #48	; 0x30
 8004f34:	18e1      	adds	r1, r4, r3
 8004f36:	3143      	adds	r1, #67	; 0x43
 8004f38:	7008      	strb	r0, [r1, #0]
 8004f3a:	0021      	movs	r1, r4
 8004f3c:	1c5a      	adds	r2, r3, #1
 8004f3e:	3145      	adds	r1, #69	; 0x45
 8004f40:	7809      	ldrb	r1, [r1, #0]
 8004f42:	18a2      	adds	r2, r4, r2
 8004f44:	3243      	adds	r2, #67	; 0x43
 8004f46:	3302      	adds	r3, #2
 8004f48:	7011      	strb	r1, [r2, #0]
 8004f4a:	e7c1      	b.n	8004ed0 <_printf_common+0x4c>
 8004f4c:	0022      	movs	r2, r4
 8004f4e:	2301      	movs	r3, #1
 8004f50:	9901      	ldr	r1, [sp, #4]
 8004f52:	9800      	ldr	r0, [sp, #0]
 8004f54:	9e08      	ldr	r6, [sp, #32]
 8004f56:	321a      	adds	r2, #26
 8004f58:	47b0      	blx	r6
 8004f5a:	1c43      	adds	r3, r0, #1
 8004f5c:	d0e6      	beq.n	8004f2c <_printf_common+0xa8>
 8004f5e:	3701      	adds	r7, #1
 8004f60:	e7d1      	b.n	8004f06 <_printf_common+0x82>
	...

08004f64 <_printf_i>:
 8004f64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f66:	b08b      	sub	sp, #44	; 0x2c
 8004f68:	9206      	str	r2, [sp, #24]
 8004f6a:	000a      	movs	r2, r1
 8004f6c:	3243      	adds	r2, #67	; 0x43
 8004f6e:	9307      	str	r3, [sp, #28]
 8004f70:	9005      	str	r0, [sp, #20]
 8004f72:	9204      	str	r2, [sp, #16]
 8004f74:	7e0a      	ldrb	r2, [r1, #24]
 8004f76:	000c      	movs	r4, r1
 8004f78:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004f7a:	2a78      	cmp	r2, #120	; 0x78
 8004f7c:	d807      	bhi.n	8004f8e <_printf_i+0x2a>
 8004f7e:	2a62      	cmp	r2, #98	; 0x62
 8004f80:	d809      	bhi.n	8004f96 <_printf_i+0x32>
 8004f82:	2a00      	cmp	r2, #0
 8004f84:	d100      	bne.n	8004f88 <_printf_i+0x24>
 8004f86:	e0c1      	b.n	800510c <_printf_i+0x1a8>
 8004f88:	2a58      	cmp	r2, #88	; 0x58
 8004f8a:	d100      	bne.n	8004f8e <_printf_i+0x2a>
 8004f8c:	e08c      	b.n	80050a8 <_printf_i+0x144>
 8004f8e:	0026      	movs	r6, r4
 8004f90:	3642      	adds	r6, #66	; 0x42
 8004f92:	7032      	strb	r2, [r6, #0]
 8004f94:	e022      	b.n	8004fdc <_printf_i+0x78>
 8004f96:	0010      	movs	r0, r2
 8004f98:	3863      	subs	r0, #99	; 0x63
 8004f9a:	2815      	cmp	r0, #21
 8004f9c:	d8f7      	bhi.n	8004f8e <_printf_i+0x2a>
 8004f9e:	f7fb f8b3 	bl	8000108 <__gnu_thumb1_case_shi>
 8004fa2:	0016      	.short	0x0016
 8004fa4:	fff6001f 	.word	0xfff6001f
 8004fa8:	fff6fff6 	.word	0xfff6fff6
 8004fac:	001ffff6 	.word	0x001ffff6
 8004fb0:	fff6fff6 	.word	0xfff6fff6
 8004fb4:	fff6fff6 	.word	0xfff6fff6
 8004fb8:	003600a8 	.word	0x003600a8
 8004fbc:	fff6009a 	.word	0xfff6009a
 8004fc0:	00b9fff6 	.word	0x00b9fff6
 8004fc4:	0036fff6 	.word	0x0036fff6
 8004fc8:	fff6fff6 	.word	0xfff6fff6
 8004fcc:	009e      	.short	0x009e
 8004fce:	0026      	movs	r6, r4
 8004fd0:	681a      	ldr	r2, [r3, #0]
 8004fd2:	3642      	adds	r6, #66	; 0x42
 8004fd4:	1d11      	adds	r1, r2, #4
 8004fd6:	6019      	str	r1, [r3, #0]
 8004fd8:	6813      	ldr	r3, [r2, #0]
 8004fda:	7033      	strb	r3, [r6, #0]
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e0a7      	b.n	8005130 <_printf_i+0x1cc>
 8004fe0:	6808      	ldr	r0, [r1, #0]
 8004fe2:	6819      	ldr	r1, [r3, #0]
 8004fe4:	1d0a      	adds	r2, r1, #4
 8004fe6:	0605      	lsls	r5, r0, #24
 8004fe8:	d50b      	bpl.n	8005002 <_printf_i+0x9e>
 8004fea:	680d      	ldr	r5, [r1, #0]
 8004fec:	601a      	str	r2, [r3, #0]
 8004fee:	2d00      	cmp	r5, #0
 8004ff0:	da03      	bge.n	8004ffa <_printf_i+0x96>
 8004ff2:	232d      	movs	r3, #45	; 0x2d
 8004ff4:	9a04      	ldr	r2, [sp, #16]
 8004ff6:	426d      	negs	r5, r5
 8004ff8:	7013      	strb	r3, [r2, #0]
 8004ffa:	4b61      	ldr	r3, [pc, #388]	; (8005180 <_printf_i+0x21c>)
 8004ffc:	270a      	movs	r7, #10
 8004ffe:	9303      	str	r3, [sp, #12]
 8005000:	e01b      	b.n	800503a <_printf_i+0xd6>
 8005002:	680d      	ldr	r5, [r1, #0]
 8005004:	601a      	str	r2, [r3, #0]
 8005006:	0641      	lsls	r1, r0, #25
 8005008:	d5f1      	bpl.n	8004fee <_printf_i+0x8a>
 800500a:	b22d      	sxth	r5, r5
 800500c:	e7ef      	b.n	8004fee <_printf_i+0x8a>
 800500e:	680d      	ldr	r5, [r1, #0]
 8005010:	6819      	ldr	r1, [r3, #0]
 8005012:	1d08      	adds	r0, r1, #4
 8005014:	6018      	str	r0, [r3, #0]
 8005016:	062e      	lsls	r6, r5, #24
 8005018:	d501      	bpl.n	800501e <_printf_i+0xba>
 800501a:	680d      	ldr	r5, [r1, #0]
 800501c:	e003      	b.n	8005026 <_printf_i+0xc2>
 800501e:	066d      	lsls	r5, r5, #25
 8005020:	d5fb      	bpl.n	800501a <_printf_i+0xb6>
 8005022:	680d      	ldr	r5, [r1, #0]
 8005024:	b2ad      	uxth	r5, r5
 8005026:	4b56      	ldr	r3, [pc, #344]	; (8005180 <_printf_i+0x21c>)
 8005028:	2708      	movs	r7, #8
 800502a:	9303      	str	r3, [sp, #12]
 800502c:	2a6f      	cmp	r2, #111	; 0x6f
 800502e:	d000      	beq.n	8005032 <_printf_i+0xce>
 8005030:	3702      	adds	r7, #2
 8005032:	0023      	movs	r3, r4
 8005034:	2200      	movs	r2, #0
 8005036:	3343      	adds	r3, #67	; 0x43
 8005038:	701a      	strb	r2, [r3, #0]
 800503a:	6863      	ldr	r3, [r4, #4]
 800503c:	60a3      	str	r3, [r4, #8]
 800503e:	2b00      	cmp	r3, #0
 8005040:	db03      	blt.n	800504a <_printf_i+0xe6>
 8005042:	2204      	movs	r2, #4
 8005044:	6821      	ldr	r1, [r4, #0]
 8005046:	4391      	bics	r1, r2
 8005048:	6021      	str	r1, [r4, #0]
 800504a:	2d00      	cmp	r5, #0
 800504c:	d102      	bne.n	8005054 <_printf_i+0xf0>
 800504e:	9e04      	ldr	r6, [sp, #16]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d00c      	beq.n	800506e <_printf_i+0x10a>
 8005054:	9e04      	ldr	r6, [sp, #16]
 8005056:	0028      	movs	r0, r5
 8005058:	0039      	movs	r1, r7
 800505a:	f7fb f8e5 	bl	8000228 <__aeabi_uidivmod>
 800505e:	9b03      	ldr	r3, [sp, #12]
 8005060:	3e01      	subs	r6, #1
 8005062:	5c5b      	ldrb	r3, [r3, r1]
 8005064:	7033      	strb	r3, [r6, #0]
 8005066:	002b      	movs	r3, r5
 8005068:	0005      	movs	r5, r0
 800506a:	429f      	cmp	r7, r3
 800506c:	d9f3      	bls.n	8005056 <_printf_i+0xf2>
 800506e:	2f08      	cmp	r7, #8
 8005070:	d109      	bne.n	8005086 <_printf_i+0x122>
 8005072:	6823      	ldr	r3, [r4, #0]
 8005074:	07db      	lsls	r3, r3, #31
 8005076:	d506      	bpl.n	8005086 <_printf_i+0x122>
 8005078:	6863      	ldr	r3, [r4, #4]
 800507a:	6922      	ldr	r2, [r4, #16]
 800507c:	4293      	cmp	r3, r2
 800507e:	dc02      	bgt.n	8005086 <_printf_i+0x122>
 8005080:	2330      	movs	r3, #48	; 0x30
 8005082:	3e01      	subs	r6, #1
 8005084:	7033      	strb	r3, [r6, #0]
 8005086:	9b04      	ldr	r3, [sp, #16]
 8005088:	1b9b      	subs	r3, r3, r6
 800508a:	6123      	str	r3, [r4, #16]
 800508c:	9b07      	ldr	r3, [sp, #28]
 800508e:	0021      	movs	r1, r4
 8005090:	9300      	str	r3, [sp, #0]
 8005092:	9805      	ldr	r0, [sp, #20]
 8005094:	9b06      	ldr	r3, [sp, #24]
 8005096:	aa09      	add	r2, sp, #36	; 0x24
 8005098:	f7ff fef4 	bl	8004e84 <_printf_common>
 800509c:	1c43      	adds	r3, r0, #1
 800509e:	d14c      	bne.n	800513a <_printf_i+0x1d6>
 80050a0:	2001      	movs	r0, #1
 80050a2:	4240      	negs	r0, r0
 80050a4:	b00b      	add	sp, #44	; 0x2c
 80050a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050a8:	3145      	adds	r1, #69	; 0x45
 80050aa:	700a      	strb	r2, [r1, #0]
 80050ac:	4a34      	ldr	r2, [pc, #208]	; (8005180 <_printf_i+0x21c>)
 80050ae:	9203      	str	r2, [sp, #12]
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	6821      	ldr	r1, [r4, #0]
 80050b4:	ca20      	ldmia	r2!, {r5}
 80050b6:	601a      	str	r2, [r3, #0]
 80050b8:	0608      	lsls	r0, r1, #24
 80050ba:	d516      	bpl.n	80050ea <_printf_i+0x186>
 80050bc:	07cb      	lsls	r3, r1, #31
 80050be:	d502      	bpl.n	80050c6 <_printf_i+0x162>
 80050c0:	2320      	movs	r3, #32
 80050c2:	4319      	orrs	r1, r3
 80050c4:	6021      	str	r1, [r4, #0]
 80050c6:	2710      	movs	r7, #16
 80050c8:	2d00      	cmp	r5, #0
 80050ca:	d1b2      	bne.n	8005032 <_printf_i+0xce>
 80050cc:	2320      	movs	r3, #32
 80050ce:	6822      	ldr	r2, [r4, #0]
 80050d0:	439a      	bics	r2, r3
 80050d2:	6022      	str	r2, [r4, #0]
 80050d4:	e7ad      	b.n	8005032 <_printf_i+0xce>
 80050d6:	2220      	movs	r2, #32
 80050d8:	6809      	ldr	r1, [r1, #0]
 80050da:	430a      	orrs	r2, r1
 80050dc:	6022      	str	r2, [r4, #0]
 80050de:	0022      	movs	r2, r4
 80050e0:	2178      	movs	r1, #120	; 0x78
 80050e2:	3245      	adds	r2, #69	; 0x45
 80050e4:	7011      	strb	r1, [r2, #0]
 80050e6:	4a27      	ldr	r2, [pc, #156]	; (8005184 <_printf_i+0x220>)
 80050e8:	e7e1      	b.n	80050ae <_printf_i+0x14a>
 80050ea:	0648      	lsls	r0, r1, #25
 80050ec:	d5e6      	bpl.n	80050bc <_printf_i+0x158>
 80050ee:	b2ad      	uxth	r5, r5
 80050f0:	e7e4      	b.n	80050bc <_printf_i+0x158>
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	680d      	ldr	r5, [r1, #0]
 80050f6:	1d10      	adds	r0, r2, #4
 80050f8:	6949      	ldr	r1, [r1, #20]
 80050fa:	6018      	str	r0, [r3, #0]
 80050fc:	6813      	ldr	r3, [r2, #0]
 80050fe:	062e      	lsls	r6, r5, #24
 8005100:	d501      	bpl.n	8005106 <_printf_i+0x1a2>
 8005102:	6019      	str	r1, [r3, #0]
 8005104:	e002      	b.n	800510c <_printf_i+0x1a8>
 8005106:	066d      	lsls	r5, r5, #25
 8005108:	d5fb      	bpl.n	8005102 <_printf_i+0x19e>
 800510a:	8019      	strh	r1, [r3, #0]
 800510c:	2300      	movs	r3, #0
 800510e:	9e04      	ldr	r6, [sp, #16]
 8005110:	6123      	str	r3, [r4, #16]
 8005112:	e7bb      	b.n	800508c <_printf_i+0x128>
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	1d11      	adds	r1, r2, #4
 8005118:	6019      	str	r1, [r3, #0]
 800511a:	6816      	ldr	r6, [r2, #0]
 800511c:	2100      	movs	r1, #0
 800511e:	0030      	movs	r0, r6
 8005120:	6862      	ldr	r2, [r4, #4]
 8005122:	f000 f831 	bl	8005188 <memchr>
 8005126:	2800      	cmp	r0, #0
 8005128:	d001      	beq.n	800512e <_printf_i+0x1ca>
 800512a:	1b80      	subs	r0, r0, r6
 800512c:	6060      	str	r0, [r4, #4]
 800512e:	6863      	ldr	r3, [r4, #4]
 8005130:	6123      	str	r3, [r4, #16]
 8005132:	2300      	movs	r3, #0
 8005134:	9a04      	ldr	r2, [sp, #16]
 8005136:	7013      	strb	r3, [r2, #0]
 8005138:	e7a8      	b.n	800508c <_printf_i+0x128>
 800513a:	6923      	ldr	r3, [r4, #16]
 800513c:	0032      	movs	r2, r6
 800513e:	9906      	ldr	r1, [sp, #24]
 8005140:	9805      	ldr	r0, [sp, #20]
 8005142:	9d07      	ldr	r5, [sp, #28]
 8005144:	47a8      	blx	r5
 8005146:	1c43      	adds	r3, r0, #1
 8005148:	d0aa      	beq.n	80050a0 <_printf_i+0x13c>
 800514a:	6823      	ldr	r3, [r4, #0]
 800514c:	079b      	lsls	r3, r3, #30
 800514e:	d415      	bmi.n	800517c <_printf_i+0x218>
 8005150:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005152:	68e0      	ldr	r0, [r4, #12]
 8005154:	4298      	cmp	r0, r3
 8005156:	daa5      	bge.n	80050a4 <_printf_i+0x140>
 8005158:	0018      	movs	r0, r3
 800515a:	e7a3      	b.n	80050a4 <_printf_i+0x140>
 800515c:	0022      	movs	r2, r4
 800515e:	2301      	movs	r3, #1
 8005160:	9906      	ldr	r1, [sp, #24]
 8005162:	9805      	ldr	r0, [sp, #20]
 8005164:	9e07      	ldr	r6, [sp, #28]
 8005166:	3219      	adds	r2, #25
 8005168:	47b0      	blx	r6
 800516a:	1c43      	adds	r3, r0, #1
 800516c:	d098      	beq.n	80050a0 <_printf_i+0x13c>
 800516e:	3501      	adds	r5, #1
 8005170:	68e3      	ldr	r3, [r4, #12]
 8005172:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005174:	1a9b      	subs	r3, r3, r2
 8005176:	42ab      	cmp	r3, r5
 8005178:	dcf0      	bgt.n	800515c <_printf_i+0x1f8>
 800517a:	e7e9      	b.n	8005150 <_printf_i+0x1ec>
 800517c:	2500      	movs	r5, #0
 800517e:	e7f7      	b.n	8005170 <_printf_i+0x20c>
 8005180:	0800631d 	.word	0x0800631d
 8005184:	0800632e 	.word	0x0800632e

08005188 <memchr>:
 8005188:	b2c9      	uxtb	r1, r1
 800518a:	1882      	adds	r2, r0, r2
 800518c:	4290      	cmp	r0, r2
 800518e:	d101      	bne.n	8005194 <memchr+0xc>
 8005190:	2000      	movs	r0, #0
 8005192:	4770      	bx	lr
 8005194:	7803      	ldrb	r3, [r0, #0]
 8005196:	428b      	cmp	r3, r1
 8005198:	d0fb      	beq.n	8005192 <memchr+0xa>
 800519a:	3001      	adds	r0, #1
 800519c:	e7f6      	b.n	800518c <memchr+0x4>

0800519e <memcpy>:
 800519e:	2300      	movs	r3, #0
 80051a0:	b510      	push	{r4, lr}
 80051a2:	429a      	cmp	r2, r3
 80051a4:	d100      	bne.n	80051a8 <memcpy+0xa>
 80051a6:	bd10      	pop	{r4, pc}
 80051a8:	5ccc      	ldrb	r4, [r1, r3]
 80051aa:	54c4      	strb	r4, [r0, r3]
 80051ac:	3301      	adds	r3, #1
 80051ae:	e7f8      	b.n	80051a2 <memcpy+0x4>

080051b0 <memmove>:
 80051b0:	b510      	push	{r4, lr}
 80051b2:	4288      	cmp	r0, r1
 80051b4:	d902      	bls.n	80051bc <memmove+0xc>
 80051b6:	188b      	adds	r3, r1, r2
 80051b8:	4298      	cmp	r0, r3
 80051ba:	d303      	bcc.n	80051c4 <memmove+0x14>
 80051bc:	2300      	movs	r3, #0
 80051be:	e007      	b.n	80051d0 <memmove+0x20>
 80051c0:	5c8b      	ldrb	r3, [r1, r2]
 80051c2:	5483      	strb	r3, [r0, r2]
 80051c4:	3a01      	subs	r2, #1
 80051c6:	d2fb      	bcs.n	80051c0 <memmove+0x10>
 80051c8:	bd10      	pop	{r4, pc}
 80051ca:	5ccc      	ldrb	r4, [r1, r3]
 80051cc:	54c4      	strb	r4, [r0, r3]
 80051ce:	3301      	adds	r3, #1
 80051d0:	429a      	cmp	r2, r3
 80051d2:	d1fa      	bne.n	80051ca <memmove+0x1a>
 80051d4:	e7f8      	b.n	80051c8 <memmove+0x18>
	...

080051d8 <_free_r>:
 80051d8:	b570      	push	{r4, r5, r6, lr}
 80051da:	0005      	movs	r5, r0
 80051dc:	2900      	cmp	r1, #0
 80051de:	d010      	beq.n	8005202 <_free_r+0x2a>
 80051e0:	1f0c      	subs	r4, r1, #4
 80051e2:	6823      	ldr	r3, [r4, #0]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	da00      	bge.n	80051ea <_free_r+0x12>
 80051e8:	18e4      	adds	r4, r4, r3
 80051ea:	0028      	movs	r0, r5
 80051ec:	f000 f918 	bl	8005420 <__malloc_lock>
 80051f0:	4a1d      	ldr	r2, [pc, #116]	; (8005268 <_free_r+0x90>)
 80051f2:	6813      	ldr	r3, [r2, #0]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d105      	bne.n	8005204 <_free_r+0x2c>
 80051f8:	6063      	str	r3, [r4, #4]
 80051fa:	6014      	str	r4, [r2, #0]
 80051fc:	0028      	movs	r0, r5
 80051fe:	f000 f917 	bl	8005430 <__malloc_unlock>
 8005202:	bd70      	pop	{r4, r5, r6, pc}
 8005204:	42a3      	cmp	r3, r4
 8005206:	d908      	bls.n	800521a <_free_r+0x42>
 8005208:	6821      	ldr	r1, [r4, #0]
 800520a:	1860      	adds	r0, r4, r1
 800520c:	4283      	cmp	r3, r0
 800520e:	d1f3      	bne.n	80051f8 <_free_r+0x20>
 8005210:	6818      	ldr	r0, [r3, #0]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	1841      	adds	r1, r0, r1
 8005216:	6021      	str	r1, [r4, #0]
 8005218:	e7ee      	b.n	80051f8 <_free_r+0x20>
 800521a:	001a      	movs	r2, r3
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d001      	beq.n	8005226 <_free_r+0x4e>
 8005222:	42a3      	cmp	r3, r4
 8005224:	d9f9      	bls.n	800521a <_free_r+0x42>
 8005226:	6811      	ldr	r1, [r2, #0]
 8005228:	1850      	adds	r0, r2, r1
 800522a:	42a0      	cmp	r0, r4
 800522c:	d10b      	bne.n	8005246 <_free_r+0x6e>
 800522e:	6820      	ldr	r0, [r4, #0]
 8005230:	1809      	adds	r1, r1, r0
 8005232:	1850      	adds	r0, r2, r1
 8005234:	6011      	str	r1, [r2, #0]
 8005236:	4283      	cmp	r3, r0
 8005238:	d1e0      	bne.n	80051fc <_free_r+0x24>
 800523a:	6818      	ldr	r0, [r3, #0]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	1841      	adds	r1, r0, r1
 8005240:	6011      	str	r1, [r2, #0]
 8005242:	6053      	str	r3, [r2, #4]
 8005244:	e7da      	b.n	80051fc <_free_r+0x24>
 8005246:	42a0      	cmp	r0, r4
 8005248:	d902      	bls.n	8005250 <_free_r+0x78>
 800524a:	230c      	movs	r3, #12
 800524c:	602b      	str	r3, [r5, #0]
 800524e:	e7d5      	b.n	80051fc <_free_r+0x24>
 8005250:	6821      	ldr	r1, [r4, #0]
 8005252:	1860      	adds	r0, r4, r1
 8005254:	4283      	cmp	r3, r0
 8005256:	d103      	bne.n	8005260 <_free_r+0x88>
 8005258:	6818      	ldr	r0, [r3, #0]
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	1841      	adds	r1, r0, r1
 800525e:	6021      	str	r1, [r4, #0]
 8005260:	6063      	str	r3, [r4, #4]
 8005262:	6054      	str	r4, [r2, #4]
 8005264:	e7ca      	b.n	80051fc <_free_r+0x24>
 8005266:	46c0      	nop			; (mov r8, r8)
 8005268:	2000024c 	.word	0x2000024c

0800526c <sbrk_aligned>:
 800526c:	b570      	push	{r4, r5, r6, lr}
 800526e:	4e0f      	ldr	r6, [pc, #60]	; (80052ac <sbrk_aligned+0x40>)
 8005270:	000d      	movs	r5, r1
 8005272:	6831      	ldr	r1, [r6, #0]
 8005274:	0004      	movs	r4, r0
 8005276:	2900      	cmp	r1, #0
 8005278:	d102      	bne.n	8005280 <sbrk_aligned+0x14>
 800527a:	f000 f8bf 	bl	80053fc <_sbrk_r>
 800527e:	6030      	str	r0, [r6, #0]
 8005280:	0029      	movs	r1, r5
 8005282:	0020      	movs	r0, r4
 8005284:	f000 f8ba 	bl	80053fc <_sbrk_r>
 8005288:	1c43      	adds	r3, r0, #1
 800528a:	d00a      	beq.n	80052a2 <sbrk_aligned+0x36>
 800528c:	2303      	movs	r3, #3
 800528e:	1cc5      	adds	r5, r0, #3
 8005290:	439d      	bics	r5, r3
 8005292:	42a8      	cmp	r0, r5
 8005294:	d007      	beq.n	80052a6 <sbrk_aligned+0x3a>
 8005296:	1a29      	subs	r1, r5, r0
 8005298:	0020      	movs	r0, r4
 800529a:	f000 f8af 	bl	80053fc <_sbrk_r>
 800529e:	1c43      	adds	r3, r0, #1
 80052a0:	d101      	bne.n	80052a6 <sbrk_aligned+0x3a>
 80052a2:	2501      	movs	r5, #1
 80052a4:	426d      	negs	r5, r5
 80052a6:	0028      	movs	r0, r5
 80052a8:	bd70      	pop	{r4, r5, r6, pc}
 80052aa:	46c0      	nop			; (mov r8, r8)
 80052ac:	20000250 	.word	0x20000250

080052b0 <_malloc_r>:
 80052b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80052b2:	2203      	movs	r2, #3
 80052b4:	1ccb      	adds	r3, r1, #3
 80052b6:	4393      	bics	r3, r2
 80052b8:	3308      	adds	r3, #8
 80052ba:	0006      	movs	r6, r0
 80052bc:	001f      	movs	r7, r3
 80052be:	2b0c      	cmp	r3, #12
 80052c0:	d232      	bcs.n	8005328 <_malloc_r+0x78>
 80052c2:	270c      	movs	r7, #12
 80052c4:	42b9      	cmp	r1, r7
 80052c6:	d831      	bhi.n	800532c <_malloc_r+0x7c>
 80052c8:	0030      	movs	r0, r6
 80052ca:	f000 f8a9 	bl	8005420 <__malloc_lock>
 80052ce:	4d32      	ldr	r5, [pc, #200]	; (8005398 <_malloc_r+0xe8>)
 80052d0:	682b      	ldr	r3, [r5, #0]
 80052d2:	001c      	movs	r4, r3
 80052d4:	2c00      	cmp	r4, #0
 80052d6:	d12e      	bne.n	8005336 <_malloc_r+0x86>
 80052d8:	0039      	movs	r1, r7
 80052da:	0030      	movs	r0, r6
 80052dc:	f7ff ffc6 	bl	800526c <sbrk_aligned>
 80052e0:	0004      	movs	r4, r0
 80052e2:	1c43      	adds	r3, r0, #1
 80052e4:	d11e      	bne.n	8005324 <_malloc_r+0x74>
 80052e6:	682c      	ldr	r4, [r5, #0]
 80052e8:	0025      	movs	r5, r4
 80052ea:	2d00      	cmp	r5, #0
 80052ec:	d14a      	bne.n	8005384 <_malloc_r+0xd4>
 80052ee:	6823      	ldr	r3, [r4, #0]
 80052f0:	0029      	movs	r1, r5
 80052f2:	18e3      	adds	r3, r4, r3
 80052f4:	0030      	movs	r0, r6
 80052f6:	9301      	str	r3, [sp, #4]
 80052f8:	f000 f880 	bl	80053fc <_sbrk_r>
 80052fc:	9b01      	ldr	r3, [sp, #4]
 80052fe:	4283      	cmp	r3, r0
 8005300:	d143      	bne.n	800538a <_malloc_r+0xda>
 8005302:	6823      	ldr	r3, [r4, #0]
 8005304:	3703      	adds	r7, #3
 8005306:	1aff      	subs	r7, r7, r3
 8005308:	2303      	movs	r3, #3
 800530a:	439f      	bics	r7, r3
 800530c:	3708      	adds	r7, #8
 800530e:	2f0c      	cmp	r7, #12
 8005310:	d200      	bcs.n	8005314 <_malloc_r+0x64>
 8005312:	270c      	movs	r7, #12
 8005314:	0039      	movs	r1, r7
 8005316:	0030      	movs	r0, r6
 8005318:	f7ff ffa8 	bl	800526c <sbrk_aligned>
 800531c:	1c43      	adds	r3, r0, #1
 800531e:	d034      	beq.n	800538a <_malloc_r+0xda>
 8005320:	6823      	ldr	r3, [r4, #0]
 8005322:	19df      	adds	r7, r3, r7
 8005324:	6027      	str	r7, [r4, #0]
 8005326:	e013      	b.n	8005350 <_malloc_r+0xa0>
 8005328:	2b00      	cmp	r3, #0
 800532a:	dacb      	bge.n	80052c4 <_malloc_r+0x14>
 800532c:	230c      	movs	r3, #12
 800532e:	2500      	movs	r5, #0
 8005330:	6033      	str	r3, [r6, #0]
 8005332:	0028      	movs	r0, r5
 8005334:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005336:	6822      	ldr	r2, [r4, #0]
 8005338:	1bd1      	subs	r1, r2, r7
 800533a:	d420      	bmi.n	800537e <_malloc_r+0xce>
 800533c:	290b      	cmp	r1, #11
 800533e:	d917      	bls.n	8005370 <_malloc_r+0xc0>
 8005340:	19e2      	adds	r2, r4, r7
 8005342:	6027      	str	r7, [r4, #0]
 8005344:	42a3      	cmp	r3, r4
 8005346:	d111      	bne.n	800536c <_malloc_r+0xbc>
 8005348:	602a      	str	r2, [r5, #0]
 800534a:	6863      	ldr	r3, [r4, #4]
 800534c:	6011      	str	r1, [r2, #0]
 800534e:	6053      	str	r3, [r2, #4]
 8005350:	0030      	movs	r0, r6
 8005352:	0025      	movs	r5, r4
 8005354:	f000 f86c 	bl	8005430 <__malloc_unlock>
 8005358:	2207      	movs	r2, #7
 800535a:	350b      	adds	r5, #11
 800535c:	1d23      	adds	r3, r4, #4
 800535e:	4395      	bics	r5, r2
 8005360:	1aea      	subs	r2, r5, r3
 8005362:	429d      	cmp	r5, r3
 8005364:	d0e5      	beq.n	8005332 <_malloc_r+0x82>
 8005366:	1b5b      	subs	r3, r3, r5
 8005368:	50a3      	str	r3, [r4, r2]
 800536a:	e7e2      	b.n	8005332 <_malloc_r+0x82>
 800536c:	605a      	str	r2, [r3, #4]
 800536e:	e7ec      	b.n	800534a <_malloc_r+0x9a>
 8005370:	6862      	ldr	r2, [r4, #4]
 8005372:	42a3      	cmp	r3, r4
 8005374:	d101      	bne.n	800537a <_malloc_r+0xca>
 8005376:	602a      	str	r2, [r5, #0]
 8005378:	e7ea      	b.n	8005350 <_malloc_r+0xa0>
 800537a:	605a      	str	r2, [r3, #4]
 800537c:	e7e8      	b.n	8005350 <_malloc_r+0xa0>
 800537e:	0023      	movs	r3, r4
 8005380:	6864      	ldr	r4, [r4, #4]
 8005382:	e7a7      	b.n	80052d4 <_malloc_r+0x24>
 8005384:	002c      	movs	r4, r5
 8005386:	686d      	ldr	r5, [r5, #4]
 8005388:	e7af      	b.n	80052ea <_malloc_r+0x3a>
 800538a:	230c      	movs	r3, #12
 800538c:	0030      	movs	r0, r6
 800538e:	6033      	str	r3, [r6, #0]
 8005390:	f000 f84e 	bl	8005430 <__malloc_unlock>
 8005394:	e7cd      	b.n	8005332 <_malloc_r+0x82>
 8005396:	46c0      	nop			; (mov r8, r8)
 8005398:	2000024c 	.word	0x2000024c

0800539c <_realloc_r>:
 800539c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800539e:	0007      	movs	r7, r0
 80053a0:	000e      	movs	r6, r1
 80053a2:	0014      	movs	r4, r2
 80053a4:	2900      	cmp	r1, #0
 80053a6:	d105      	bne.n	80053b4 <_realloc_r+0x18>
 80053a8:	0011      	movs	r1, r2
 80053aa:	f7ff ff81 	bl	80052b0 <_malloc_r>
 80053ae:	0005      	movs	r5, r0
 80053b0:	0028      	movs	r0, r5
 80053b2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80053b4:	2a00      	cmp	r2, #0
 80053b6:	d103      	bne.n	80053c0 <_realloc_r+0x24>
 80053b8:	f7ff ff0e 	bl	80051d8 <_free_r>
 80053bc:	0025      	movs	r5, r4
 80053be:	e7f7      	b.n	80053b0 <_realloc_r+0x14>
 80053c0:	f000 f83e 	bl	8005440 <_malloc_usable_size_r>
 80053c4:	9001      	str	r0, [sp, #4]
 80053c6:	4284      	cmp	r4, r0
 80053c8:	d803      	bhi.n	80053d2 <_realloc_r+0x36>
 80053ca:	0035      	movs	r5, r6
 80053cc:	0843      	lsrs	r3, r0, #1
 80053ce:	42a3      	cmp	r3, r4
 80053d0:	d3ee      	bcc.n	80053b0 <_realloc_r+0x14>
 80053d2:	0021      	movs	r1, r4
 80053d4:	0038      	movs	r0, r7
 80053d6:	f7ff ff6b 	bl	80052b0 <_malloc_r>
 80053da:	1e05      	subs	r5, r0, #0
 80053dc:	d0e8      	beq.n	80053b0 <_realloc_r+0x14>
 80053de:	9b01      	ldr	r3, [sp, #4]
 80053e0:	0022      	movs	r2, r4
 80053e2:	429c      	cmp	r4, r3
 80053e4:	d900      	bls.n	80053e8 <_realloc_r+0x4c>
 80053e6:	001a      	movs	r2, r3
 80053e8:	0031      	movs	r1, r6
 80053ea:	0028      	movs	r0, r5
 80053ec:	f7ff fed7 	bl	800519e <memcpy>
 80053f0:	0031      	movs	r1, r6
 80053f2:	0038      	movs	r0, r7
 80053f4:	f7ff fef0 	bl	80051d8 <_free_r>
 80053f8:	e7da      	b.n	80053b0 <_realloc_r+0x14>
	...

080053fc <_sbrk_r>:
 80053fc:	2300      	movs	r3, #0
 80053fe:	b570      	push	{r4, r5, r6, lr}
 8005400:	4d06      	ldr	r5, [pc, #24]	; (800541c <_sbrk_r+0x20>)
 8005402:	0004      	movs	r4, r0
 8005404:	0008      	movs	r0, r1
 8005406:	602b      	str	r3, [r5, #0]
 8005408:	f7fd f9e4 	bl	80027d4 <_sbrk>
 800540c:	1c43      	adds	r3, r0, #1
 800540e:	d103      	bne.n	8005418 <_sbrk_r+0x1c>
 8005410:	682b      	ldr	r3, [r5, #0]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d000      	beq.n	8005418 <_sbrk_r+0x1c>
 8005416:	6023      	str	r3, [r4, #0]
 8005418:	bd70      	pop	{r4, r5, r6, pc}
 800541a:	46c0      	nop			; (mov r8, r8)
 800541c:	20000254 	.word	0x20000254

08005420 <__malloc_lock>:
 8005420:	b510      	push	{r4, lr}
 8005422:	4802      	ldr	r0, [pc, #8]	; (800542c <__malloc_lock+0xc>)
 8005424:	f000 f814 	bl	8005450 <__retarget_lock_acquire_recursive>
 8005428:	bd10      	pop	{r4, pc}
 800542a:	46c0      	nop			; (mov r8, r8)
 800542c:	20000258 	.word	0x20000258

08005430 <__malloc_unlock>:
 8005430:	b510      	push	{r4, lr}
 8005432:	4802      	ldr	r0, [pc, #8]	; (800543c <__malloc_unlock+0xc>)
 8005434:	f000 f80d 	bl	8005452 <__retarget_lock_release_recursive>
 8005438:	bd10      	pop	{r4, pc}
 800543a:	46c0      	nop			; (mov r8, r8)
 800543c:	20000258 	.word	0x20000258

08005440 <_malloc_usable_size_r>:
 8005440:	1f0b      	subs	r3, r1, #4
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	1f18      	subs	r0, r3, #4
 8005446:	2b00      	cmp	r3, #0
 8005448:	da01      	bge.n	800544e <_malloc_usable_size_r+0xe>
 800544a:	580b      	ldr	r3, [r1, r0]
 800544c:	18c0      	adds	r0, r0, r3
 800544e:	4770      	bx	lr

08005450 <__retarget_lock_acquire_recursive>:
 8005450:	4770      	bx	lr

08005452 <__retarget_lock_release_recursive>:
 8005452:	4770      	bx	lr

08005454 <pow>:
 8005454:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005456:	0014      	movs	r4, r2
 8005458:	001d      	movs	r5, r3
 800545a:	9000      	str	r0, [sp, #0]
 800545c:	9101      	str	r1, [sp, #4]
 800545e:	f000 f867 	bl	8005530 <__ieee754_pow>
 8005462:	0022      	movs	r2, r4
 8005464:	0006      	movs	r6, r0
 8005466:	000f      	movs	r7, r1
 8005468:	002b      	movs	r3, r5
 800546a:	0020      	movs	r0, r4
 800546c:	0029      	movs	r1, r5
 800546e:	f7fc fc5b 	bl	8001d28 <__aeabi_dcmpun>
 8005472:	2800      	cmp	r0, #0
 8005474:	d13f      	bne.n	80054f6 <pow+0xa2>
 8005476:	9800      	ldr	r0, [sp, #0]
 8005478:	9901      	ldr	r1, [sp, #4]
 800547a:	2200      	movs	r2, #0
 800547c:	2300      	movs	r3, #0
 800547e:	f7fa fee9 	bl	8000254 <__aeabi_dcmpeq>
 8005482:	2800      	cmp	r0, #0
 8005484:	d019      	beq.n	80054ba <pow+0x66>
 8005486:	2200      	movs	r2, #0
 8005488:	2300      	movs	r3, #0
 800548a:	0020      	movs	r0, r4
 800548c:	0029      	movs	r1, r5
 800548e:	f7fa fee1 	bl	8000254 <__aeabi_dcmpeq>
 8005492:	2800      	cmp	r0, #0
 8005494:	d146      	bne.n	8005524 <pow+0xd0>
 8005496:	0020      	movs	r0, r4
 8005498:	0029      	movs	r1, r5
 800549a:	f000 fe3d 	bl	8006118 <finite>
 800549e:	2800      	cmp	r0, #0
 80054a0:	d029      	beq.n	80054f6 <pow+0xa2>
 80054a2:	2200      	movs	r2, #0
 80054a4:	2300      	movs	r3, #0
 80054a6:	0020      	movs	r0, r4
 80054a8:	0029      	movs	r1, r5
 80054aa:	f7fa fed9 	bl	8000260 <__aeabi_dcmplt>
 80054ae:	2800      	cmp	r0, #0
 80054b0:	d021      	beq.n	80054f6 <pow+0xa2>
 80054b2:	f7ff fb33 	bl	8004b1c <__errno>
 80054b6:	2322      	movs	r3, #34	; 0x22
 80054b8:	e01c      	b.n	80054f4 <pow+0xa0>
 80054ba:	0030      	movs	r0, r6
 80054bc:	0039      	movs	r1, r7
 80054be:	f000 fe2b 	bl	8006118 <finite>
 80054c2:	2800      	cmp	r0, #0
 80054c4:	d11b      	bne.n	80054fe <pow+0xaa>
 80054c6:	9800      	ldr	r0, [sp, #0]
 80054c8:	9901      	ldr	r1, [sp, #4]
 80054ca:	f000 fe25 	bl	8006118 <finite>
 80054ce:	2800      	cmp	r0, #0
 80054d0:	d015      	beq.n	80054fe <pow+0xaa>
 80054d2:	0020      	movs	r0, r4
 80054d4:	0029      	movs	r1, r5
 80054d6:	f000 fe1f 	bl	8006118 <finite>
 80054da:	2800      	cmp	r0, #0
 80054dc:	d00f      	beq.n	80054fe <pow+0xaa>
 80054de:	0032      	movs	r2, r6
 80054e0:	003b      	movs	r3, r7
 80054e2:	0030      	movs	r0, r6
 80054e4:	0039      	movs	r1, r7
 80054e6:	f7fc fc1f 	bl	8001d28 <__aeabi_dcmpun>
 80054ea:	2800      	cmp	r0, #0
 80054ec:	d0e1      	beq.n	80054b2 <pow+0x5e>
 80054ee:	f7ff fb15 	bl	8004b1c <__errno>
 80054f2:	2321      	movs	r3, #33	; 0x21
 80054f4:	6003      	str	r3, [r0, #0]
 80054f6:	0030      	movs	r0, r6
 80054f8:	0039      	movs	r1, r7
 80054fa:	b003      	add	sp, #12
 80054fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054fe:	2200      	movs	r2, #0
 8005500:	2300      	movs	r3, #0
 8005502:	0030      	movs	r0, r6
 8005504:	0039      	movs	r1, r7
 8005506:	f7fa fea5 	bl	8000254 <__aeabi_dcmpeq>
 800550a:	2800      	cmp	r0, #0
 800550c:	d0f3      	beq.n	80054f6 <pow+0xa2>
 800550e:	9800      	ldr	r0, [sp, #0]
 8005510:	9901      	ldr	r1, [sp, #4]
 8005512:	f000 fe01 	bl	8006118 <finite>
 8005516:	2800      	cmp	r0, #0
 8005518:	d0ed      	beq.n	80054f6 <pow+0xa2>
 800551a:	0020      	movs	r0, r4
 800551c:	0029      	movs	r1, r5
 800551e:	f000 fdfb 	bl	8006118 <finite>
 8005522:	e7c4      	b.n	80054ae <pow+0x5a>
 8005524:	2600      	movs	r6, #0
 8005526:	4f01      	ldr	r7, [pc, #4]	; (800552c <pow+0xd8>)
 8005528:	e7e5      	b.n	80054f6 <pow+0xa2>
 800552a:	46c0      	nop			; (mov r8, r8)
 800552c:	3ff00000 	.word	0x3ff00000

08005530 <__ieee754_pow>:
 8005530:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005532:	b095      	sub	sp, #84	; 0x54
 8005534:	9202      	str	r2, [sp, #8]
 8005536:	9303      	str	r3, [sp, #12]
 8005538:	9b03      	ldr	r3, [sp, #12]
 800553a:	9a03      	ldr	r2, [sp, #12]
 800553c:	9304      	str	r3, [sp, #16]
 800553e:	9b02      	ldr	r3, [sp, #8]
 8005540:	0056      	lsls	r6, r2, #1
 8005542:	001a      	movs	r2, r3
 8005544:	0876      	lsrs	r6, r6, #1
 8005546:	0007      	movs	r7, r0
 8005548:	000d      	movs	r5, r1
 800554a:	4332      	orrs	r2, r6
 800554c:	d119      	bne.n	8005582 <__ieee754_pow+0x52>
 800554e:	2180      	movs	r1, #128	; 0x80
 8005550:	0309      	lsls	r1, r1, #12
 8005552:	4069      	eors	r1, r5
 8005554:	0002      	movs	r2, r0
 8005556:	000b      	movs	r3, r1
 8005558:	1892      	adds	r2, r2, r2
 800555a:	415b      	adcs	r3, r3
 800555c:	4989      	ldr	r1, [pc, #548]	; (8005784 <__ieee754_pow+0x254>)
 800555e:	428b      	cmp	r3, r1
 8005560:	d806      	bhi.n	8005570 <__ieee754_pow+0x40>
 8005562:	d001      	beq.n	8005568 <__ieee754_pow+0x38>
 8005564:	f000 fcb6 	bl	8005ed4 <__ieee754_pow+0x9a4>
 8005568:	2a00      	cmp	r2, #0
 800556a:	d101      	bne.n	8005570 <__ieee754_pow+0x40>
 800556c:	f000 fcb2 	bl	8005ed4 <__ieee754_pow+0x9a4>
 8005570:	9a02      	ldr	r2, [sp, #8]
 8005572:	9b03      	ldr	r3, [sp, #12]
 8005574:	0038      	movs	r0, r7
 8005576:	0029      	movs	r1, r5
 8005578:	f7fa fe9a 	bl	80002b0 <__aeabi_dadd>
 800557c:	9000      	str	r0, [sp, #0]
 800557e:	9101      	str	r1, [sp, #4]
 8005580:	e0ad      	b.n	80056de <__ieee754_pow+0x1ae>
 8005582:	4a81      	ldr	r2, [pc, #516]	; (8005788 <__ieee754_pow+0x258>)
 8005584:	004c      	lsls	r4, r1, #1
 8005586:	9108      	str	r1, [sp, #32]
 8005588:	9000      	str	r0, [sp, #0]
 800558a:	0864      	lsrs	r4, r4, #1
 800558c:	4294      	cmp	r4, r2
 800558e:	dc08      	bgt.n	80055a2 <__ieee754_pow+0x72>
 8005590:	d101      	bne.n	8005596 <__ieee754_pow+0x66>
 8005592:	2800      	cmp	r0, #0
 8005594:	d1ec      	bne.n	8005570 <__ieee754_pow+0x40>
 8005596:	4a7c      	ldr	r2, [pc, #496]	; (8005788 <__ieee754_pow+0x258>)
 8005598:	4296      	cmp	r6, r2
 800559a:	dc02      	bgt.n	80055a2 <__ieee754_pow+0x72>
 800559c:	d10c      	bne.n	80055b8 <__ieee754_pow+0x88>
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d00a      	beq.n	80055b8 <__ieee754_pow+0x88>
 80055a2:	4b7a      	ldr	r3, [pc, #488]	; (800578c <__ieee754_pow+0x25c>)
 80055a4:	18eb      	adds	r3, r5, r3
 80055a6:	433b      	orrs	r3, r7
 80055a8:	d1e2      	bne.n	8005570 <__ieee754_pow+0x40>
 80055aa:	2180      	movs	r1, #128	; 0x80
 80055ac:	9803      	ldr	r0, [sp, #12]
 80055ae:	0309      	lsls	r1, r1, #12
 80055b0:	4048      	eors	r0, r1
 80055b2:	0003      	movs	r3, r0
 80055b4:	9a02      	ldr	r2, [sp, #8]
 80055b6:	e7cf      	b.n	8005558 <__ieee754_pow+0x28>
 80055b8:	2200      	movs	r2, #0
 80055ba:	9206      	str	r2, [sp, #24]
 80055bc:	2d00      	cmp	r5, #0
 80055be:	da69      	bge.n	8005694 <__ieee754_pow+0x164>
 80055c0:	4a73      	ldr	r2, [pc, #460]	; (8005790 <__ieee754_pow+0x260>)
 80055c2:	4296      	cmp	r6, r2
 80055c4:	dc64      	bgt.n	8005690 <__ieee754_pow+0x160>
 80055c6:	4a73      	ldr	r2, [pc, #460]	; (8005794 <__ieee754_pow+0x264>)
 80055c8:	4296      	cmp	r6, r2
 80055ca:	dd11      	ble.n	80055f0 <__ieee754_pow+0xc0>
 80055cc:	4972      	ldr	r1, [pc, #456]	; (8005798 <__ieee754_pow+0x268>)
 80055ce:	1532      	asrs	r2, r6, #20
 80055d0:	1852      	adds	r2, r2, r1
 80055d2:	2a14      	cmp	r2, #20
 80055d4:	dd3c      	ble.n	8005650 <__ieee754_pow+0x120>
 80055d6:	2134      	movs	r1, #52	; 0x34
 80055d8:	1a8a      	subs	r2, r1, r2
 80055da:	9902      	ldr	r1, [sp, #8]
 80055dc:	40d1      	lsrs	r1, r2
 80055de:	0008      	movs	r0, r1
 80055e0:	4090      	lsls	r0, r2
 80055e2:	4298      	cmp	r0, r3
 80055e4:	d104      	bne.n	80055f0 <__ieee754_pow+0xc0>
 80055e6:	2201      	movs	r2, #1
 80055e8:	4011      	ands	r1, r2
 80055ea:	1892      	adds	r2, r2, r2
 80055ec:	1a52      	subs	r2, r2, r1
 80055ee:	9206      	str	r2, [sp, #24]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d03c      	beq.n	800566e <__ieee754_pow+0x13e>
 80055f4:	0038      	movs	r0, r7
 80055f6:	0029      	movs	r1, r5
 80055f8:	f000 fd8b 	bl	8006112 <fabs>
 80055fc:	9000      	str	r0, [sp, #0]
 80055fe:	9101      	str	r1, [sp, #4]
 8005600:	2f00      	cmp	r7, #0
 8005602:	d000      	beq.n	8005606 <__ieee754_pow+0xd6>
 8005604:	e094      	b.n	8005730 <__ieee754_pow+0x200>
 8005606:	2c00      	cmp	r4, #0
 8005608:	d005      	beq.n	8005616 <__ieee754_pow+0xe6>
 800560a:	4a64      	ldr	r2, [pc, #400]	; (800579c <__ieee754_pow+0x26c>)
 800560c:	00ab      	lsls	r3, r5, #2
 800560e:	089b      	lsrs	r3, r3, #2
 8005610:	4293      	cmp	r3, r2
 8005612:	d000      	beq.n	8005616 <__ieee754_pow+0xe6>
 8005614:	e08c      	b.n	8005730 <__ieee754_pow+0x200>
 8005616:	9b04      	ldr	r3, [sp, #16]
 8005618:	2b00      	cmp	r3, #0
 800561a:	da07      	bge.n	800562c <__ieee754_pow+0xfc>
 800561c:	9a00      	ldr	r2, [sp, #0]
 800561e:	9b01      	ldr	r3, [sp, #4]
 8005620:	2000      	movs	r0, #0
 8005622:	495e      	ldr	r1, [pc, #376]	; (800579c <__ieee754_pow+0x26c>)
 8005624:	f7fb f980 	bl	8000928 <__aeabi_ddiv>
 8005628:	9000      	str	r0, [sp, #0]
 800562a:	9101      	str	r1, [sp, #4]
 800562c:	9b08      	ldr	r3, [sp, #32]
 800562e:	2b00      	cmp	r3, #0
 8005630:	da55      	bge.n	80056de <__ieee754_pow+0x1ae>
 8005632:	4b56      	ldr	r3, [pc, #344]	; (800578c <__ieee754_pow+0x25c>)
 8005634:	18e4      	adds	r4, r4, r3
 8005636:	9b06      	ldr	r3, [sp, #24]
 8005638:	431c      	orrs	r4, r3
 800563a:	d000      	beq.n	800563e <__ieee754_pow+0x10e>
 800563c:	e06c      	b.n	8005718 <__ieee754_pow+0x1e8>
 800563e:	9a00      	ldr	r2, [sp, #0]
 8005640:	9b01      	ldr	r3, [sp, #4]
 8005642:	0010      	movs	r0, r2
 8005644:	0019      	movs	r1, r3
 8005646:	f7fb ffdd 	bl	8001604 <__aeabi_dsub>
 800564a:	0002      	movs	r2, r0
 800564c:	000b      	movs	r3, r1
 800564e:	e01c      	b.n	800568a <__ieee754_pow+0x15a>
 8005650:	2b00      	cmp	r3, #0
 8005652:	d1cf      	bne.n	80055f4 <__ieee754_pow+0xc4>
 8005654:	3314      	adds	r3, #20
 8005656:	1a9a      	subs	r2, r3, r2
 8005658:	0033      	movs	r3, r6
 800565a:	4113      	asrs	r3, r2
 800565c:	0019      	movs	r1, r3
 800565e:	4091      	lsls	r1, r2
 8005660:	42b1      	cmp	r1, r6
 8005662:	d104      	bne.n	800566e <__ieee754_pow+0x13e>
 8005664:	2201      	movs	r2, #1
 8005666:	4013      	ands	r3, r2
 8005668:	1892      	adds	r2, r2, r2
 800566a:	1ad3      	subs	r3, r2, r3
 800566c:	9306      	str	r3, [sp, #24]
 800566e:	4b4b      	ldr	r3, [pc, #300]	; (800579c <__ieee754_pow+0x26c>)
 8005670:	429e      	cmp	r6, r3
 8005672:	d138      	bne.n	80056e6 <__ieee754_pow+0x1b6>
 8005674:	0038      	movs	r0, r7
 8005676:	0029      	movs	r1, r5
 8005678:	9b04      	ldr	r3, [sp, #16]
 800567a:	9000      	str	r0, [sp, #0]
 800567c:	9101      	str	r1, [sp, #4]
 800567e:	2b00      	cmp	r3, #0
 8005680:	da2d      	bge.n	80056de <__ieee754_pow+0x1ae>
 8005682:	003a      	movs	r2, r7
 8005684:	002b      	movs	r3, r5
 8005686:	2000      	movs	r0, #0
 8005688:	4944      	ldr	r1, [pc, #272]	; (800579c <__ieee754_pow+0x26c>)
 800568a:	f7fb f94d 	bl	8000928 <__aeabi_ddiv>
 800568e:	e775      	b.n	800557c <__ieee754_pow+0x4c>
 8005690:	2202      	movs	r2, #2
 8005692:	9206      	str	r2, [sp, #24]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d1ad      	bne.n	80055f4 <__ieee754_pow+0xc4>
 8005698:	4b3b      	ldr	r3, [pc, #236]	; (8005788 <__ieee754_pow+0x258>)
 800569a:	429e      	cmp	r6, r3
 800569c:	d1e7      	bne.n	800566e <__ieee754_pow+0x13e>
 800569e:	4b3b      	ldr	r3, [pc, #236]	; (800578c <__ieee754_pow+0x25c>)
 80056a0:	18e3      	adds	r3, r4, r3
 80056a2:	431f      	orrs	r7, r3
 80056a4:	d101      	bne.n	80056aa <__ieee754_pow+0x17a>
 80056a6:	f000 fc15 	bl	8005ed4 <__ieee754_pow+0x9a4>
 80056aa:	4b3a      	ldr	r3, [pc, #232]	; (8005794 <__ieee754_pow+0x264>)
 80056ac:	429c      	cmp	r4, r3
 80056ae:	dd09      	ble.n	80056c4 <__ieee754_pow+0x194>
 80056b0:	9b04      	ldr	r3, [sp, #16]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	da01      	bge.n	80056ba <__ieee754_pow+0x18a>
 80056b6:	f000 fc11 	bl	8005edc <__ieee754_pow+0x9ac>
 80056ba:	9b02      	ldr	r3, [sp, #8]
 80056bc:	9c03      	ldr	r4, [sp, #12]
 80056be:	9300      	str	r3, [sp, #0]
 80056c0:	9401      	str	r4, [sp, #4]
 80056c2:	e00c      	b.n	80056de <__ieee754_pow+0x1ae>
 80056c4:	9b04      	ldr	r3, [sp, #16]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	db01      	blt.n	80056ce <__ieee754_pow+0x19e>
 80056ca:	f000 fc07 	bl	8005edc <__ieee754_pow+0x9ac>
 80056ce:	2280      	movs	r2, #128	; 0x80
 80056d0:	0612      	lsls	r2, r2, #24
 80056d2:	4694      	mov	ip, r2
 80056d4:	9b02      	ldr	r3, [sp, #8]
 80056d6:	9300      	str	r3, [sp, #0]
 80056d8:	9b03      	ldr	r3, [sp, #12]
 80056da:	4463      	add	r3, ip
 80056dc:	9301      	str	r3, [sp, #4]
 80056de:	9800      	ldr	r0, [sp, #0]
 80056e0:	9901      	ldr	r1, [sp, #4]
 80056e2:	b015      	add	sp, #84	; 0x54
 80056e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056e6:	2380      	movs	r3, #128	; 0x80
 80056e8:	9a04      	ldr	r2, [sp, #16]
 80056ea:	05db      	lsls	r3, r3, #23
 80056ec:	429a      	cmp	r2, r3
 80056ee:	d106      	bne.n	80056fe <__ieee754_pow+0x1ce>
 80056f0:	003a      	movs	r2, r7
 80056f2:	002b      	movs	r3, r5
 80056f4:	0038      	movs	r0, r7
 80056f6:	0029      	movs	r1, r5
 80056f8:	f7fb fd18 	bl	800112c <__aeabi_dmul>
 80056fc:	e73e      	b.n	800557c <__ieee754_pow+0x4c>
 80056fe:	4b28      	ldr	r3, [pc, #160]	; (80057a0 <__ieee754_pow+0x270>)
 8005700:	9a04      	ldr	r2, [sp, #16]
 8005702:	429a      	cmp	r2, r3
 8005704:	d000      	beq.n	8005708 <__ieee754_pow+0x1d8>
 8005706:	e775      	b.n	80055f4 <__ieee754_pow+0xc4>
 8005708:	2d00      	cmp	r5, #0
 800570a:	da00      	bge.n	800570e <__ieee754_pow+0x1de>
 800570c:	e772      	b.n	80055f4 <__ieee754_pow+0xc4>
 800570e:	0038      	movs	r0, r7
 8005710:	0029      	movs	r1, r5
 8005712:	f000 fc17 	bl	8005f44 <__ieee754_sqrt>
 8005716:	e731      	b.n	800557c <__ieee754_pow+0x4c>
 8005718:	9b06      	ldr	r3, [sp, #24]
 800571a:	2b01      	cmp	r3, #1
 800571c:	d1df      	bne.n	80056de <__ieee754_pow+0x1ae>
 800571e:	9800      	ldr	r0, [sp, #0]
 8005720:	2180      	movs	r1, #128	; 0x80
 8005722:	0002      	movs	r2, r0
 8005724:	9801      	ldr	r0, [sp, #4]
 8005726:	0609      	lsls	r1, r1, #24
 8005728:	1843      	adds	r3, r0, r1
 800572a:	9200      	str	r2, [sp, #0]
 800572c:	9301      	str	r3, [sp, #4]
 800572e:	e7d6      	b.n	80056de <__ieee754_pow+0x1ae>
 8005730:	0feb      	lsrs	r3, r5, #31
 8005732:	3b01      	subs	r3, #1
 8005734:	930e      	str	r3, [sp, #56]	; 0x38
 8005736:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005738:	9b06      	ldr	r3, [sp, #24]
 800573a:	4313      	orrs	r3, r2
 800573c:	d104      	bne.n	8005748 <__ieee754_pow+0x218>
 800573e:	003a      	movs	r2, r7
 8005740:	002b      	movs	r3, r5
 8005742:	0038      	movs	r0, r7
 8005744:	0029      	movs	r1, r5
 8005746:	e77e      	b.n	8005646 <__ieee754_pow+0x116>
 8005748:	4b16      	ldr	r3, [pc, #88]	; (80057a4 <__ieee754_pow+0x274>)
 800574a:	429e      	cmp	r6, r3
 800574c:	dc00      	bgt.n	8005750 <__ieee754_pow+0x220>
 800574e:	e0ef      	b.n	8005930 <__ieee754_pow+0x400>
 8005750:	4b15      	ldr	r3, [pc, #84]	; (80057a8 <__ieee754_pow+0x278>)
 8005752:	429e      	cmp	r6, r3
 8005754:	dd09      	ble.n	800576a <__ieee754_pow+0x23a>
 8005756:	4b0f      	ldr	r3, [pc, #60]	; (8005794 <__ieee754_pow+0x264>)
 8005758:	429c      	cmp	r4, r3
 800575a:	dc0c      	bgt.n	8005776 <__ieee754_pow+0x246>
 800575c:	9b04      	ldr	r3, [sp, #16]
 800575e:	2b00      	cmp	r3, #0
 8005760:	da0c      	bge.n	800577c <__ieee754_pow+0x24c>
 8005762:	2000      	movs	r0, #0
 8005764:	f000 fcce 	bl	8006104 <__math_oflow>
 8005768:	e708      	b.n	800557c <__ieee754_pow+0x4c>
 800576a:	4b10      	ldr	r3, [pc, #64]	; (80057ac <__ieee754_pow+0x27c>)
 800576c:	429c      	cmp	r4, r3
 800576e:	ddf5      	ble.n	800575c <__ieee754_pow+0x22c>
 8005770:	4b0a      	ldr	r3, [pc, #40]	; (800579c <__ieee754_pow+0x26c>)
 8005772:	429c      	cmp	r4, r3
 8005774:	dd1c      	ble.n	80057b0 <__ieee754_pow+0x280>
 8005776:	9b04      	ldr	r3, [sp, #16]
 8005778:	2b00      	cmp	r3, #0
 800577a:	dcf2      	bgt.n	8005762 <__ieee754_pow+0x232>
 800577c:	2000      	movs	r0, #0
 800577e:	f000 fcba 	bl	80060f6 <__math_uflow>
 8005782:	e6fb      	b.n	800557c <__ieee754_pow+0x4c>
 8005784:	fff00000 	.word	0xfff00000
 8005788:	7ff00000 	.word	0x7ff00000
 800578c:	c0100000 	.word	0xc0100000
 8005790:	433fffff 	.word	0x433fffff
 8005794:	3fefffff 	.word	0x3fefffff
 8005798:	fffffc01 	.word	0xfffffc01
 800579c:	3ff00000 	.word	0x3ff00000
 80057a0:	3fe00000 	.word	0x3fe00000
 80057a4:	41e00000 	.word	0x41e00000
 80057a8:	43f00000 	.word	0x43f00000
 80057ac:	3feffffe 	.word	0x3feffffe
 80057b0:	2200      	movs	r2, #0
 80057b2:	9800      	ldr	r0, [sp, #0]
 80057b4:	9901      	ldr	r1, [sp, #4]
 80057b6:	4b52      	ldr	r3, [pc, #328]	; (8005900 <__ieee754_pow+0x3d0>)
 80057b8:	f7fb ff24 	bl	8001604 <__aeabi_dsub>
 80057bc:	22c0      	movs	r2, #192	; 0xc0
 80057be:	4b51      	ldr	r3, [pc, #324]	; (8005904 <__ieee754_pow+0x3d4>)
 80057c0:	05d2      	lsls	r2, r2, #23
 80057c2:	0004      	movs	r4, r0
 80057c4:	000d      	movs	r5, r1
 80057c6:	f7fb fcb1 	bl	800112c <__aeabi_dmul>
 80057ca:	4a4f      	ldr	r2, [pc, #316]	; (8005908 <__ieee754_pow+0x3d8>)
 80057cc:	9000      	str	r0, [sp, #0]
 80057ce:	9101      	str	r1, [sp, #4]
 80057d0:	4b4e      	ldr	r3, [pc, #312]	; (800590c <__ieee754_pow+0x3dc>)
 80057d2:	0020      	movs	r0, r4
 80057d4:	0029      	movs	r1, r5
 80057d6:	f7fb fca9 	bl	800112c <__aeabi_dmul>
 80057da:	2200      	movs	r2, #0
 80057dc:	9004      	str	r0, [sp, #16]
 80057de:	9105      	str	r1, [sp, #20]
 80057e0:	4b4b      	ldr	r3, [pc, #300]	; (8005910 <__ieee754_pow+0x3e0>)
 80057e2:	0020      	movs	r0, r4
 80057e4:	0029      	movs	r1, r5
 80057e6:	f7fb fca1 	bl	800112c <__aeabi_dmul>
 80057ea:	0002      	movs	r2, r0
 80057ec:	000b      	movs	r3, r1
 80057ee:	4849      	ldr	r0, [pc, #292]	; (8005914 <__ieee754_pow+0x3e4>)
 80057f0:	4949      	ldr	r1, [pc, #292]	; (8005918 <__ieee754_pow+0x3e8>)
 80057f2:	f7fb ff07 	bl	8001604 <__aeabi_dsub>
 80057f6:	0022      	movs	r2, r4
 80057f8:	002b      	movs	r3, r5
 80057fa:	f7fb fc97 	bl	800112c <__aeabi_dmul>
 80057fe:	0002      	movs	r2, r0
 8005800:	000b      	movs	r3, r1
 8005802:	2000      	movs	r0, #0
 8005804:	4945      	ldr	r1, [pc, #276]	; (800591c <__ieee754_pow+0x3ec>)
 8005806:	f7fb fefd 	bl	8001604 <__aeabi_dsub>
 800580a:	0022      	movs	r2, r4
 800580c:	0006      	movs	r6, r0
 800580e:	000f      	movs	r7, r1
 8005810:	002b      	movs	r3, r5
 8005812:	0020      	movs	r0, r4
 8005814:	0029      	movs	r1, r5
 8005816:	f7fb fc89 	bl	800112c <__aeabi_dmul>
 800581a:	0002      	movs	r2, r0
 800581c:	000b      	movs	r3, r1
 800581e:	0030      	movs	r0, r6
 8005820:	0039      	movs	r1, r7
 8005822:	f7fb fc83 	bl	800112c <__aeabi_dmul>
 8005826:	4a3e      	ldr	r2, [pc, #248]	; (8005920 <__ieee754_pow+0x3f0>)
 8005828:	4b36      	ldr	r3, [pc, #216]	; (8005904 <__ieee754_pow+0x3d4>)
 800582a:	f7fb fc7f 	bl	800112c <__aeabi_dmul>
 800582e:	0002      	movs	r2, r0
 8005830:	000b      	movs	r3, r1
 8005832:	9804      	ldr	r0, [sp, #16]
 8005834:	9905      	ldr	r1, [sp, #20]
 8005836:	f7fb fee5 	bl	8001604 <__aeabi_dsub>
 800583a:	0002      	movs	r2, r0
 800583c:	000b      	movs	r3, r1
 800583e:	0004      	movs	r4, r0
 8005840:	000d      	movs	r5, r1
 8005842:	9800      	ldr	r0, [sp, #0]
 8005844:	9901      	ldr	r1, [sp, #4]
 8005846:	f7fa fd33 	bl	80002b0 <__aeabi_dadd>
 800584a:	9a00      	ldr	r2, [sp, #0]
 800584c:	9b01      	ldr	r3, [sp, #4]
 800584e:	2000      	movs	r0, #0
 8005850:	000f      	movs	r7, r1
 8005852:	0006      	movs	r6, r0
 8005854:	f7fb fed6 	bl	8001604 <__aeabi_dsub>
 8005858:	0002      	movs	r2, r0
 800585a:	000b      	movs	r3, r1
 800585c:	0020      	movs	r0, r4
 800585e:	0029      	movs	r1, r5
 8005860:	f7fb fed0 	bl	8001604 <__aeabi_dsub>
 8005864:	9b06      	ldr	r3, [sp, #24]
 8005866:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005868:	3b01      	subs	r3, #1
 800586a:	9004      	str	r0, [sp, #16]
 800586c:	9105      	str	r1, [sp, #20]
 800586e:	4313      	orrs	r3, r2
 8005870:	d000      	beq.n	8005874 <__ieee754_pow+0x344>
 8005872:	e1db      	b.n	8005c2c <__ieee754_pow+0x6fc>
 8005874:	2300      	movs	r3, #0
 8005876:	4c2b      	ldr	r4, [pc, #172]	; (8005924 <__ieee754_pow+0x3f4>)
 8005878:	9300      	str	r3, [sp, #0]
 800587a:	9401      	str	r4, [sp, #4]
 800587c:	9c02      	ldr	r4, [sp, #8]
 800587e:	9d03      	ldr	r5, [sp, #12]
 8005880:	9802      	ldr	r0, [sp, #8]
 8005882:	9903      	ldr	r1, [sp, #12]
 8005884:	2400      	movs	r4, #0
 8005886:	002b      	movs	r3, r5
 8005888:	0022      	movs	r2, r4
 800588a:	f7fb febb 	bl	8001604 <__aeabi_dsub>
 800588e:	0032      	movs	r2, r6
 8005890:	003b      	movs	r3, r7
 8005892:	f7fb fc4b 	bl	800112c <__aeabi_dmul>
 8005896:	9a02      	ldr	r2, [sp, #8]
 8005898:	9b03      	ldr	r3, [sp, #12]
 800589a:	9006      	str	r0, [sp, #24]
 800589c:	9107      	str	r1, [sp, #28]
 800589e:	9804      	ldr	r0, [sp, #16]
 80058a0:	9905      	ldr	r1, [sp, #20]
 80058a2:	f7fb fc43 	bl	800112c <__aeabi_dmul>
 80058a6:	0002      	movs	r2, r0
 80058a8:	000b      	movs	r3, r1
 80058aa:	9806      	ldr	r0, [sp, #24]
 80058ac:	9907      	ldr	r1, [sp, #28]
 80058ae:	f7fa fcff 	bl	80002b0 <__aeabi_dadd>
 80058b2:	0022      	movs	r2, r4
 80058b4:	002b      	movs	r3, r5
 80058b6:	9004      	str	r0, [sp, #16]
 80058b8:	9105      	str	r1, [sp, #20]
 80058ba:	0030      	movs	r0, r6
 80058bc:	0039      	movs	r1, r7
 80058be:	f7fb fc35 	bl	800112c <__aeabi_dmul>
 80058c2:	0006      	movs	r6, r0
 80058c4:	000f      	movs	r7, r1
 80058c6:	000b      	movs	r3, r1
 80058c8:	0002      	movs	r2, r0
 80058ca:	9804      	ldr	r0, [sp, #16]
 80058cc:	9905      	ldr	r1, [sp, #20]
 80058ce:	9606      	str	r6, [sp, #24]
 80058d0:	9707      	str	r7, [sp, #28]
 80058d2:	f7fa fced 	bl	80002b0 <__aeabi_dadd>
 80058d6:	4b14      	ldr	r3, [pc, #80]	; (8005928 <__ieee754_pow+0x3f8>)
 80058d8:	0005      	movs	r5, r0
 80058da:	000c      	movs	r4, r1
 80058dc:	9108      	str	r1, [sp, #32]
 80058de:	4299      	cmp	r1, r3
 80058e0:	dc00      	bgt.n	80058e4 <__ieee754_pow+0x3b4>
 80058e2:	e2d6      	b.n	8005e92 <__ieee754_pow+0x962>
 80058e4:	4b11      	ldr	r3, [pc, #68]	; (800592c <__ieee754_pow+0x3fc>)
 80058e6:	18cb      	adds	r3, r1, r3
 80058e8:	4303      	orrs	r3, r0
 80058ea:	d100      	bne.n	80058ee <__ieee754_pow+0x3be>
 80058ec:	e1d8      	b.n	8005ca0 <__ieee754_pow+0x770>
 80058ee:	9800      	ldr	r0, [sp, #0]
 80058f0:	9901      	ldr	r1, [sp, #4]
 80058f2:	2300      	movs	r3, #0
 80058f4:	2200      	movs	r2, #0
 80058f6:	f7fa fcb3 	bl	8000260 <__aeabi_dcmplt>
 80058fa:	1e43      	subs	r3, r0, #1
 80058fc:	4198      	sbcs	r0, r3
 80058fe:	e731      	b.n	8005764 <__ieee754_pow+0x234>
 8005900:	3ff00000 	.word	0x3ff00000
 8005904:	3ff71547 	.word	0x3ff71547
 8005908:	f85ddf44 	.word	0xf85ddf44
 800590c:	3e54ae0b 	.word	0x3e54ae0b
 8005910:	3fd00000 	.word	0x3fd00000
 8005914:	55555555 	.word	0x55555555
 8005918:	3fd55555 	.word	0x3fd55555
 800591c:	3fe00000 	.word	0x3fe00000
 8005920:	652b82fe 	.word	0x652b82fe
 8005924:	bff00000 	.word	0xbff00000
 8005928:	408fffff 	.word	0x408fffff
 800592c:	bf700000 	.word	0xbf700000
 8005930:	4bc0      	ldr	r3, [pc, #768]	; (8005c34 <__ieee754_pow+0x704>)
 8005932:	2200      	movs	r2, #0
 8005934:	422b      	tst	r3, r5
 8005936:	d10a      	bne.n	800594e <__ieee754_pow+0x41e>
 8005938:	9800      	ldr	r0, [sp, #0]
 800593a:	9901      	ldr	r1, [sp, #4]
 800593c:	2200      	movs	r2, #0
 800593e:	4bbe      	ldr	r3, [pc, #760]	; (8005c38 <__ieee754_pow+0x708>)
 8005940:	f7fb fbf4 	bl	800112c <__aeabi_dmul>
 8005944:	2235      	movs	r2, #53	; 0x35
 8005946:	9000      	str	r0, [sp, #0]
 8005948:	9101      	str	r1, [sp, #4]
 800594a:	9c01      	ldr	r4, [sp, #4]
 800594c:	4252      	negs	r2, r2
 800594e:	49bb      	ldr	r1, [pc, #748]	; (8005c3c <__ieee754_pow+0x70c>)
 8005950:	1523      	asrs	r3, r4, #20
 8005952:	185b      	adds	r3, r3, r1
 8005954:	189b      	adds	r3, r3, r2
 8005956:	0324      	lsls	r4, r4, #12
 8005958:	4db9      	ldr	r5, [pc, #740]	; (8005c40 <__ieee754_pow+0x710>)
 800595a:	930d      	str	r3, [sp, #52]	; 0x34
 800595c:	4bb9      	ldr	r3, [pc, #740]	; (8005c44 <__ieee754_pow+0x714>)
 800595e:	0b22      	lsrs	r2, r4, #12
 8005960:	4315      	orrs	r5, r2
 8005962:	2400      	movs	r4, #0
 8005964:	429a      	cmp	r2, r3
 8005966:	dd09      	ble.n	800597c <__ieee754_pow+0x44c>
 8005968:	4bb7      	ldr	r3, [pc, #732]	; (8005c48 <__ieee754_pow+0x718>)
 800596a:	3401      	adds	r4, #1
 800596c:	429a      	cmp	r2, r3
 800596e:	dd05      	ble.n	800597c <__ieee754_pow+0x44c>
 8005970:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005972:	191b      	adds	r3, r3, r4
 8005974:	2400      	movs	r4, #0
 8005976:	930d      	str	r3, [sp, #52]	; 0x34
 8005978:	4bb4      	ldr	r3, [pc, #720]	; (8005c4c <__ieee754_pow+0x71c>)
 800597a:	18ed      	adds	r5, r5, r3
 800597c:	00e3      	lsls	r3, r4, #3
 800597e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005980:	4bb3      	ldr	r3, [pc, #716]	; (8005c50 <__ieee754_pow+0x720>)
 8005982:	00e2      	lsls	r2, r4, #3
 8005984:	189b      	adds	r3, r3, r2
 8005986:	9800      	ldr	r0, [sp, #0]
 8005988:	9901      	ldr	r1, [sp, #4]
 800598a:	681a      	ldr	r2, [r3, #0]
 800598c:	685b      	ldr	r3, [r3, #4]
 800598e:	0029      	movs	r1, r5
 8005990:	0006      	movs	r6, r0
 8005992:	920a      	str	r2, [sp, #40]	; 0x28
 8005994:	930b      	str	r3, [sp, #44]	; 0x2c
 8005996:	f7fb fe35 	bl	8001604 <__aeabi_dsub>
 800599a:	0032      	movs	r2, r6
 800599c:	002b      	movs	r3, r5
 800599e:	9010      	str	r0, [sp, #64]	; 0x40
 80059a0:	9111      	str	r1, [sp, #68]	; 0x44
 80059a2:	980a      	ldr	r0, [sp, #40]	; 0x28
 80059a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80059a6:	f7fa fc83 	bl	80002b0 <__aeabi_dadd>
 80059aa:	0002      	movs	r2, r0
 80059ac:	000b      	movs	r3, r1
 80059ae:	2000      	movs	r0, #0
 80059b0:	49a3      	ldr	r1, [pc, #652]	; (8005c40 <__ieee754_pow+0x710>)
 80059b2:	f7fa ffb9 	bl	8000928 <__aeabi_ddiv>
 80059b6:	0002      	movs	r2, r0
 80059b8:	000b      	movs	r3, r1
 80059ba:	9012      	str	r0, [sp, #72]	; 0x48
 80059bc:	9113      	str	r1, [sp, #76]	; 0x4c
 80059be:	9810      	ldr	r0, [sp, #64]	; 0x40
 80059c0:	9911      	ldr	r1, [sp, #68]	; 0x44
 80059c2:	f7fb fbb3 	bl	800112c <__aeabi_dmul>
 80059c6:	9008      	str	r0, [sp, #32]
 80059c8:	9109      	str	r1, [sp, #36]	; 0x24
 80059ca:	9a08      	ldr	r2, [sp, #32]
 80059cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059ce:	2180      	movs	r1, #128	; 0x80
 80059d0:	9204      	str	r2, [sp, #16]
 80059d2:	9305      	str	r3, [sp, #20]
 80059d4:	2300      	movs	r3, #0
 80059d6:	002f      	movs	r7, r5
 80059d8:	0589      	lsls	r1, r1, #22
 80059da:	106d      	asrs	r5, r5, #1
 80059dc:	430d      	orrs	r5, r1
 80059de:	2180      	movs	r1, #128	; 0x80
 80059e0:	9304      	str	r3, [sp, #16]
 80059e2:	9a04      	ldr	r2, [sp, #16]
 80059e4:	9b05      	ldr	r3, [sp, #20]
 80059e6:	9200      	str	r2, [sp, #0]
 80059e8:	9301      	str	r3, [sp, #4]
 80059ea:	2200      	movs	r2, #0
 80059ec:	0309      	lsls	r1, r1, #12
 80059ee:	186d      	adds	r5, r5, r1
 80059f0:	04a1      	lsls	r1, r4, #18
 80059f2:	186b      	adds	r3, r5, r1
 80059f4:	9800      	ldr	r0, [sp, #0]
 80059f6:	9901      	ldr	r1, [sp, #4]
 80059f8:	0014      	movs	r4, r2
 80059fa:	001d      	movs	r5, r3
 80059fc:	f7fb fb96 	bl	800112c <__aeabi_dmul>
 8005a00:	0002      	movs	r2, r0
 8005a02:	000b      	movs	r3, r1
 8005a04:	9810      	ldr	r0, [sp, #64]	; 0x40
 8005a06:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005a08:	f7fb fdfc 	bl	8001604 <__aeabi_dsub>
 8005a0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005a0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a10:	9010      	str	r0, [sp, #64]	; 0x40
 8005a12:	9111      	str	r1, [sp, #68]	; 0x44
 8005a14:	0020      	movs	r0, r4
 8005a16:	0029      	movs	r1, r5
 8005a18:	f7fb fdf4 	bl	8001604 <__aeabi_dsub>
 8005a1c:	0002      	movs	r2, r0
 8005a1e:	000b      	movs	r3, r1
 8005a20:	0030      	movs	r0, r6
 8005a22:	0039      	movs	r1, r7
 8005a24:	f7fb fdee 	bl	8001604 <__aeabi_dsub>
 8005a28:	9a00      	ldr	r2, [sp, #0]
 8005a2a:	9b01      	ldr	r3, [sp, #4]
 8005a2c:	f7fb fb7e 	bl	800112c <__aeabi_dmul>
 8005a30:	0002      	movs	r2, r0
 8005a32:	000b      	movs	r3, r1
 8005a34:	9810      	ldr	r0, [sp, #64]	; 0x40
 8005a36:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005a38:	f7fb fde4 	bl	8001604 <__aeabi_dsub>
 8005a3c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005a3e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005a40:	f7fb fb74 	bl	800112c <__aeabi_dmul>
 8005a44:	9a08      	ldr	r2, [sp, #32]
 8005a46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a48:	900a      	str	r0, [sp, #40]	; 0x28
 8005a4a:	910b      	str	r1, [sp, #44]	; 0x2c
 8005a4c:	0010      	movs	r0, r2
 8005a4e:	0019      	movs	r1, r3
 8005a50:	f7fb fb6c 	bl	800112c <__aeabi_dmul>
 8005a54:	0006      	movs	r6, r0
 8005a56:	000f      	movs	r7, r1
 8005a58:	4a7e      	ldr	r2, [pc, #504]	; (8005c54 <__ieee754_pow+0x724>)
 8005a5a:	4b7f      	ldr	r3, [pc, #508]	; (8005c58 <__ieee754_pow+0x728>)
 8005a5c:	f7fb fb66 	bl	800112c <__aeabi_dmul>
 8005a60:	4a7e      	ldr	r2, [pc, #504]	; (8005c5c <__ieee754_pow+0x72c>)
 8005a62:	4b7f      	ldr	r3, [pc, #508]	; (8005c60 <__ieee754_pow+0x730>)
 8005a64:	f7fa fc24 	bl	80002b0 <__aeabi_dadd>
 8005a68:	0032      	movs	r2, r6
 8005a6a:	003b      	movs	r3, r7
 8005a6c:	f7fb fb5e 	bl	800112c <__aeabi_dmul>
 8005a70:	4a7c      	ldr	r2, [pc, #496]	; (8005c64 <__ieee754_pow+0x734>)
 8005a72:	4b7d      	ldr	r3, [pc, #500]	; (8005c68 <__ieee754_pow+0x738>)
 8005a74:	f7fa fc1c 	bl	80002b0 <__aeabi_dadd>
 8005a78:	0032      	movs	r2, r6
 8005a7a:	003b      	movs	r3, r7
 8005a7c:	f7fb fb56 	bl	800112c <__aeabi_dmul>
 8005a80:	4a7a      	ldr	r2, [pc, #488]	; (8005c6c <__ieee754_pow+0x73c>)
 8005a82:	4b7b      	ldr	r3, [pc, #492]	; (8005c70 <__ieee754_pow+0x740>)
 8005a84:	f7fa fc14 	bl	80002b0 <__aeabi_dadd>
 8005a88:	0032      	movs	r2, r6
 8005a8a:	003b      	movs	r3, r7
 8005a8c:	f7fb fb4e 	bl	800112c <__aeabi_dmul>
 8005a90:	4a78      	ldr	r2, [pc, #480]	; (8005c74 <__ieee754_pow+0x744>)
 8005a92:	4b79      	ldr	r3, [pc, #484]	; (8005c78 <__ieee754_pow+0x748>)
 8005a94:	f7fa fc0c 	bl	80002b0 <__aeabi_dadd>
 8005a98:	0032      	movs	r2, r6
 8005a9a:	003b      	movs	r3, r7
 8005a9c:	f7fb fb46 	bl	800112c <__aeabi_dmul>
 8005aa0:	4a76      	ldr	r2, [pc, #472]	; (8005c7c <__ieee754_pow+0x74c>)
 8005aa2:	4b77      	ldr	r3, [pc, #476]	; (8005c80 <__ieee754_pow+0x750>)
 8005aa4:	f7fa fc04 	bl	80002b0 <__aeabi_dadd>
 8005aa8:	0032      	movs	r2, r6
 8005aaa:	0004      	movs	r4, r0
 8005aac:	000d      	movs	r5, r1
 8005aae:	003b      	movs	r3, r7
 8005ab0:	0030      	movs	r0, r6
 8005ab2:	0039      	movs	r1, r7
 8005ab4:	f7fb fb3a 	bl	800112c <__aeabi_dmul>
 8005ab8:	0002      	movs	r2, r0
 8005aba:	000b      	movs	r3, r1
 8005abc:	0020      	movs	r0, r4
 8005abe:	0029      	movs	r1, r5
 8005ac0:	f7fb fb34 	bl	800112c <__aeabi_dmul>
 8005ac4:	9a00      	ldr	r2, [sp, #0]
 8005ac6:	9b01      	ldr	r3, [sp, #4]
 8005ac8:	0004      	movs	r4, r0
 8005aca:	000d      	movs	r5, r1
 8005acc:	9808      	ldr	r0, [sp, #32]
 8005ace:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005ad0:	f7fa fbee 	bl	80002b0 <__aeabi_dadd>
 8005ad4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ad6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ad8:	f7fb fb28 	bl	800112c <__aeabi_dmul>
 8005adc:	0022      	movs	r2, r4
 8005ade:	002b      	movs	r3, r5
 8005ae0:	f7fa fbe6 	bl	80002b0 <__aeabi_dadd>
 8005ae4:	9a00      	ldr	r2, [sp, #0]
 8005ae6:	9b01      	ldr	r3, [sp, #4]
 8005ae8:	9010      	str	r0, [sp, #64]	; 0x40
 8005aea:	9111      	str	r1, [sp, #68]	; 0x44
 8005aec:	0010      	movs	r0, r2
 8005aee:	0019      	movs	r1, r3
 8005af0:	f7fb fb1c 	bl	800112c <__aeabi_dmul>
 8005af4:	2200      	movs	r2, #0
 8005af6:	4b63      	ldr	r3, [pc, #396]	; (8005c84 <__ieee754_pow+0x754>)
 8005af8:	0004      	movs	r4, r0
 8005afa:	000d      	movs	r5, r1
 8005afc:	f7fa fbd8 	bl	80002b0 <__aeabi_dadd>
 8005b00:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005b02:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005b04:	f7fa fbd4 	bl	80002b0 <__aeabi_dadd>
 8005b08:	2600      	movs	r6, #0
 8005b0a:	000f      	movs	r7, r1
 8005b0c:	0032      	movs	r2, r6
 8005b0e:	000b      	movs	r3, r1
 8005b10:	9800      	ldr	r0, [sp, #0]
 8005b12:	9901      	ldr	r1, [sp, #4]
 8005b14:	f7fb fb0a 	bl	800112c <__aeabi_dmul>
 8005b18:	2200      	movs	r2, #0
 8005b1a:	9000      	str	r0, [sp, #0]
 8005b1c:	9101      	str	r1, [sp, #4]
 8005b1e:	4b59      	ldr	r3, [pc, #356]	; (8005c84 <__ieee754_pow+0x754>)
 8005b20:	0030      	movs	r0, r6
 8005b22:	0039      	movs	r1, r7
 8005b24:	f7fb fd6e 	bl	8001604 <__aeabi_dsub>
 8005b28:	0022      	movs	r2, r4
 8005b2a:	002b      	movs	r3, r5
 8005b2c:	f7fb fd6a 	bl	8001604 <__aeabi_dsub>
 8005b30:	0002      	movs	r2, r0
 8005b32:	000b      	movs	r3, r1
 8005b34:	9810      	ldr	r0, [sp, #64]	; 0x40
 8005b36:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005b38:	f7fb fd64 	bl	8001604 <__aeabi_dsub>
 8005b3c:	9a08      	ldr	r2, [sp, #32]
 8005b3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b40:	f7fb faf4 	bl	800112c <__aeabi_dmul>
 8005b44:	0032      	movs	r2, r6
 8005b46:	0004      	movs	r4, r0
 8005b48:	000d      	movs	r5, r1
 8005b4a:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005b4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005b4e:	003b      	movs	r3, r7
 8005b50:	f7fb faec 	bl	800112c <__aeabi_dmul>
 8005b54:	0002      	movs	r2, r0
 8005b56:	000b      	movs	r3, r1
 8005b58:	0020      	movs	r0, r4
 8005b5a:	0029      	movs	r1, r5
 8005b5c:	f7fa fba8 	bl	80002b0 <__aeabi_dadd>
 8005b60:	0004      	movs	r4, r0
 8005b62:	000d      	movs	r5, r1
 8005b64:	0002      	movs	r2, r0
 8005b66:	000b      	movs	r3, r1
 8005b68:	9800      	ldr	r0, [sp, #0]
 8005b6a:	9901      	ldr	r1, [sp, #4]
 8005b6c:	f7fa fba0 	bl	80002b0 <__aeabi_dadd>
 8005b70:	2600      	movs	r6, #0
 8005b72:	22e0      	movs	r2, #224	; 0xe0
 8005b74:	4b44      	ldr	r3, [pc, #272]	; (8005c88 <__ieee754_pow+0x758>)
 8005b76:	0612      	lsls	r2, r2, #24
 8005b78:	0030      	movs	r0, r6
 8005b7a:	000f      	movs	r7, r1
 8005b7c:	f7fb fad6 	bl	800112c <__aeabi_dmul>
 8005b80:	9008      	str	r0, [sp, #32]
 8005b82:	9109      	str	r1, [sp, #36]	; 0x24
 8005b84:	9a00      	ldr	r2, [sp, #0]
 8005b86:	9b01      	ldr	r3, [sp, #4]
 8005b88:	0039      	movs	r1, r7
 8005b8a:	0030      	movs	r0, r6
 8005b8c:	f7fb fd3a 	bl	8001604 <__aeabi_dsub>
 8005b90:	0002      	movs	r2, r0
 8005b92:	000b      	movs	r3, r1
 8005b94:	0020      	movs	r0, r4
 8005b96:	0029      	movs	r1, r5
 8005b98:	f7fb fd34 	bl	8001604 <__aeabi_dsub>
 8005b9c:	4a3b      	ldr	r2, [pc, #236]	; (8005c8c <__ieee754_pow+0x75c>)
 8005b9e:	4b3a      	ldr	r3, [pc, #232]	; (8005c88 <__ieee754_pow+0x758>)
 8005ba0:	f7fb fac4 	bl	800112c <__aeabi_dmul>
 8005ba4:	4a3a      	ldr	r2, [pc, #232]	; (8005c90 <__ieee754_pow+0x760>)
 8005ba6:	0004      	movs	r4, r0
 8005ba8:	000d      	movs	r5, r1
 8005baa:	4b3a      	ldr	r3, [pc, #232]	; (8005c94 <__ieee754_pow+0x764>)
 8005bac:	0039      	movs	r1, r7
 8005bae:	0030      	movs	r0, r6
 8005bb0:	f7fb fabc 	bl	800112c <__aeabi_dmul>
 8005bb4:	0002      	movs	r2, r0
 8005bb6:	000b      	movs	r3, r1
 8005bb8:	0020      	movs	r0, r4
 8005bba:	0029      	movs	r1, r5
 8005bbc:	f7fa fb78 	bl	80002b0 <__aeabi_dadd>
 8005bc0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005bc2:	4b35      	ldr	r3, [pc, #212]	; (8005c98 <__ieee754_pow+0x768>)
 8005bc4:	189b      	adds	r3, r3, r2
 8005bc6:	681a      	ldr	r2, [r3, #0]
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	f7fa fb71 	bl	80002b0 <__aeabi_dadd>
 8005bce:	900a      	str	r0, [sp, #40]	; 0x28
 8005bd0:	910b      	str	r1, [sp, #44]	; 0x2c
 8005bd2:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005bd4:	f7fc f8fc 	bl	8001dd0 <__aeabi_i2d>
 8005bd8:	0004      	movs	r4, r0
 8005bda:	000d      	movs	r5, r1
 8005bdc:	9808      	ldr	r0, [sp, #32]
 8005bde:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005be0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005be2:	4b2e      	ldr	r3, [pc, #184]	; (8005c9c <__ieee754_pow+0x76c>)
 8005be4:	189b      	adds	r3, r3, r2
 8005be6:	681a      	ldr	r2, [r3, #0]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	9200      	str	r2, [sp, #0]
 8005bec:	9301      	str	r3, [sp, #4]
 8005bee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005bf0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005bf2:	f7fa fb5d 	bl	80002b0 <__aeabi_dadd>
 8005bf6:	9a00      	ldr	r2, [sp, #0]
 8005bf8:	9b01      	ldr	r3, [sp, #4]
 8005bfa:	f7fa fb59 	bl	80002b0 <__aeabi_dadd>
 8005bfe:	0022      	movs	r2, r4
 8005c00:	002b      	movs	r3, r5
 8005c02:	f7fa fb55 	bl	80002b0 <__aeabi_dadd>
 8005c06:	0022      	movs	r2, r4
 8005c08:	002b      	movs	r3, r5
 8005c0a:	0030      	movs	r0, r6
 8005c0c:	000f      	movs	r7, r1
 8005c0e:	f7fb fcf9 	bl	8001604 <__aeabi_dsub>
 8005c12:	9a00      	ldr	r2, [sp, #0]
 8005c14:	9b01      	ldr	r3, [sp, #4]
 8005c16:	f7fb fcf5 	bl	8001604 <__aeabi_dsub>
 8005c1a:	9a08      	ldr	r2, [sp, #32]
 8005c1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c1e:	f7fb fcf1 	bl	8001604 <__aeabi_dsub>
 8005c22:	0002      	movs	r2, r0
 8005c24:	000b      	movs	r3, r1
 8005c26:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005c28:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005c2a:	e619      	b.n	8005860 <__ieee754_pow+0x330>
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	4c04      	ldr	r4, [pc, #16]	; (8005c40 <__ieee754_pow+0x710>)
 8005c30:	e622      	b.n	8005878 <__ieee754_pow+0x348>
 8005c32:	46c0      	nop			; (mov r8, r8)
 8005c34:	7ff00000 	.word	0x7ff00000
 8005c38:	43400000 	.word	0x43400000
 8005c3c:	fffffc01 	.word	0xfffffc01
 8005c40:	3ff00000 	.word	0x3ff00000
 8005c44:	0003988e 	.word	0x0003988e
 8005c48:	000bb679 	.word	0x000bb679
 8005c4c:	fff00000 	.word	0xfff00000
 8005c50:	08006340 	.word	0x08006340
 8005c54:	4a454eef 	.word	0x4a454eef
 8005c58:	3fca7e28 	.word	0x3fca7e28
 8005c5c:	93c9db65 	.word	0x93c9db65
 8005c60:	3fcd864a 	.word	0x3fcd864a
 8005c64:	a91d4101 	.word	0xa91d4101
 8005c68:	3fd17460 	.word	0x3fd17460
 8005c6c:	518f264d 	.word	0x518f264d
 8005c70:	3fd55555 	.word	0x3fd55555
 8005c74:	db6fabff 	.word	0xdb6fabff
 8005c78:	3fdb6db6 	.word	0x3fdb6db6
 8005c7c:	33333303 	.word	0x33333303
 8005c80:	3fe33333 	.word	0x3fe33333
 8005c84:	40080000 	.word	0x40080000
 8005c88:	3feec709 	.word	0x3feec709
 8005c8c:	dc3a03fd 	.word	0xdc3a03fd
 8005c90:	145b01f5 	.word	0x145b01f5
 8005c94:	be3e2fe0 	.word	0xbe3e2fe0
 8005c98:	08006360 	.word	0x08006360
 8005c9c:	08006350 	.word	0x08006350
 8005ca0:	4a90      	ldr	r2, [pc, #576]	; (8005ee4 <__ieee754_pow+0x9b4>)
 8005ca2:	4b91      	ldr	r3, [pc, #580]	; (8005ee8 <__ieee754_pow+0x9b8>)
 8005ca4:	9804      	ldr	r0, [sp, #16]
 8005ca6:	9905      	ldr	r1, [sp, #20]
 8005ca8:	f7fa fb02 	bl	80002b0 <__aeabi_dadd>
 8005cac:	0032      	movs	r2, r6
 8005cae:	9002      	str	r0, [sp, #8]
 8005cb0:	9103      	str	r1, [sp, #12]
 8005cb2:	003b      	movs	r3, r7
 8005cb4:	0028      	movs	r0, r5
 8005cb6:	0021      	movs	r1, r4
 8005cb8:	f7fb fca4 	bl	8001604 <__aeabi_dsub>
 8005cbc:	0002      	movs	r2, r0
 8005cbe:	000b      	movs	r3, r1
 8005cc0:	9802      	ldr	r0, [sp, #8]
 8005cc2:	9903      	ldr	r1, [sp, #12]
 8005cc4:	f7fa fae0 	bl	8000288 <__aeabi_dcmpgt>
 8005cc8:	2800      	cmp	r0, #0
 8005cca:	d000      	beq.n	8005cce <__ieee754_pow+0x79e>
 8005ccc:	e60f      	b.n	80058ee <__ieee754_pow+0x3be>
 8005cce:	2100      	movs	r1, #0
 8005cd0:	4a86      	ldr	r2, [pc, #536]	; (8005eec <__ieee754_pow+0x9bc>)
 8005cd2:	0063      	lsls	r3, r4, #1
 8005cd4:	085b      	lsrs	r3, r3, #1
 8005cd6:	9102      	str	r1, [sp, #8]
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	dd25      	ble.n	8005d28 <__ieee754_pow+0x7f8>
 8005cdc:	4a84      	ldr	r2, [pc, #528]	; (8005ef0 <__ieee754_pow+0x9c0>)
 8005cde:	151b      	asrs	r3, r3, #20
 8005ce0:	189b      	adds	r3, r3, r2
 8005ce2:	2280      	movs	r2, #128	; 0x80
 8005ce4:	0352      	lsls	r2, r2, #13
 8005ce6:	4694      	mov	ip, r2
 8005ce8:	411a      	asrs	r2, r3
 8005cea:	1914      	adds	r4, r2, r4
 8005cec:	4b81      	ldr	r3, [pc, #516]	; (8005ef4 <__ieee754_pow+0x9c4>)
 8005cee:	0060      	lsls	r0, r4, #1
 8005cf0:	4d81      	ldr	r5, [pc, #516]	; (8005ef8 <__ieee754_pow+0x9c8>)
 8005cf2:	0d40      	lsrs	r0, r0, #21
 8005cf4:	18c0      	adds	r0, r0, r3
 8005cf6:	4105      	asrs	r5, r0
 8005cf8:	0021      	movs	r1, r4
 8005cfa:	43a9      	bics	r1, r5
 8005cfc:	000b      	movs	r3, r1
 8005cfe:	4661      	mov	r1, ip
 8005d00:	0324      	lsls	r4, r4, #12
 8005d02:	0b24      	lsrs	r4, r4, #12
 8005d04:	4321      	orrs	r1, r4
 8005d06:	2414      	movs	r4, #20
 8005d08:	1a20      	subs	r0, r4, r0
 8005d0a:	4101      	asrs	r1, r0
 8005d0c:	9102      	str	r1, [sp, #8]
 8005d0e:	9908      	ldr	r1, [sp, #32]
 8005d10:	2200      	movs	r2, #0
 8005d12:	2900      	cmp	r1, #0
 8005d14:	da02      	bge.n	8005d1c <__ieee754_pow+0x7ec>
 8005d16:	9902      	ldr	r1, [sp, #8]
 8005d18:	4249      	negs	r1, r1
 8005d1a:	9102      	str	r1, [sp, #8]
 8005d1c:	0030      	movs	r0, r6
 8005d1e:	0039      	movs	r1, r7
 8005d20:	f7fb fc70 	bl	8001604 <__aeabi_dsub>
 8005d24:	9006      	str	r0, [sp, #24]
 8005d26:	9107      	str	r1, [sp, #28]
 8005d28:	9a04      	ldr	r2, [sp, #16]
 8005d2a:	9b05      	ldr	r3, [sp, #20]
 8005d2c:	9806      	ldr	r0, [sp, #24]
 8005d2e:	9907      	ldr	r1, [sp, #28]
 8005d30:	2600      	movs	r6, #0
 8005d32:	f7fa fabd 	bl	80002b0 <__aeabi_dadd>
 8005d36:	2200      	movs	r2, #0
 8005d38:	0030      	movs	r0, r6
 8005d3a:	4b70      	ldr	r3, [pc, #448]	; (8005efc <__ieee754_pow+0x9cc>)
 8005d3c:	000f      	movs	r7, r1
 8005d3e:	f7fb f9f5 	bl	800112c <__aeabi_dmul>
 8005d42:	9a06      	ldr	r2, [sp, #24]
 8005d44:	9b07      	ldr	r3, [sp, #28]
 8005d46:	9008      	str	r0, [sp, #32]
 8005d48:	9109      	str	r1, [sp, #36]	; 0x24
 8005d4a:	0030      	movs	r0, r6
 8005d4c:	0039      	movs	r1, r7
 8005d4e:	f7fb fc59 	bl	8001604 <__aeabi_dsub>
 8005d52:	0002      	movs	r2, r0
 8005d54:	000b      	movs	r3, r1
 8005d56:	9804      	ldr	r0, [sp, #16]
 8005d58:	9905      	ldr	r1, [sp, #20]
 8005d5a:	f7fb fc53 	bl	8001604 <__aeabi_dsub>
 8005d5e:	4a68      	ldr	r2, [pc, #416]	; (8005f00 <__ieee754_pow+0x9d0>)
 8005d60:	4b68      	ldr	r3, [pc, #416]	; (8005f04 <__ieee754_pow+0x9d4>)
 8005d62:	f7fb f9e3 	bl	800112c <__aeabi_dmul>
 8005d66:	4a68      	ldr	r2, [pc, #416]	; (8005f08 <__ieee754_pow+0x9d8>)
 8005d68:	0004      	movs	r4, r0
 8005d6a:	000d      	movs	r5, r1
 8005d6c:	0030      	movs	r0, r6
 8005d6e:	0039      	movs	r1, r7
 8005d70:	4b66      	ldr	r3, [pc, #408]	; (8005f0c <__ieee754_pow+0x9dc>)
 8005d72:	f7fb f9db 	bl	800112c <__aeabi_dmul>
 8005d76:	0002      	movs	r2, r0
 8005d78:	000b      	movs	r3, r1
 8005d7a:	0020      	movs	r0, r4
 8005d7c:	0029      	movs	r1, r5
 8005d7e:	f7fa fa97 	bl	80002b0 <__aeabi_dadd>
 8005d82:	0004      	movs	r4, r0
 8005d84:	000d      	movs	r5, r1
 8005d86:	0002      	movs	r2, r0
 8005d88:	000b      	movs	r3, r1
 8005d8a:	9808      	ldr	r0, [sp, #32]
 8005d8c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005d8e:	f7fa fa8f 	bl	80002b0 <__aeabi_dadd>
 8005d92:	9a08      	ldr	r2, [sp, #32]
 8005d94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d96:	0006      	movs	r6, r0
 8005d98:	000f      	movs	r7, r1
 8005d9a:	f7fb fc33 	bl	8001604 <__aeabi_dsub>
 8005d9e:	0002      	movs	r2, r0
 8005da0:	000b      	movs	r3, r1
 8005da2:	0020      	movs	r0, r4
 8005da4:	0029      	movs	r1, r5
 8005da6:	f7fb fc2d 	bl	8001604 <__aeabi_dsub>
 8005daa:	0032      	movs	r2, r6
 8005dac:	9004      	str	r0, [sp, #16]
 8005dae:	9105      	str	r1, [sp, #20]
 8005db0:	003b      	movs	r3, r7
 8005db2:	0030      	movs	r0, r6
 8005db4:	0039      	movs	r1, r7
 8005db6:	f7fb f9b9 	bl	800112c <__aeabi_dmul>
 8005dba:	0004      	movs	r4, r0
 8005dbc:	000d      	movs	r5, r1
 8005dbe:	4a54      	ldr	r2, [pc, #336]	; (8005f10 <__ieee754_pow+0x9e0>)
 8005dc0:	4b54      	ldr	r3, [pc, #336]	; (8005f14 <__ieee754_pow+0x9e4>)
 8005dc2:	f7fb f9b3 	bl	800112c <__aeabi_dmul>
 8005dc6:	4a54      	ldr	r2, [pc, #336]	; (8005f18 <__ieee754_pow+0x9e8>)
 8005dc8:	4b54      	ldr	r3, [pc, #336]	; (8005f1c <__ieee754_pow+0x9ec>)
 8005dca:	f7fb fc1b 	bl	8001604 <__aeabi_dsub>
 8005dce:	0022      	movs	r2, r4
 8005dd0:	002b      	movs	r3, r5
 8005dd2:	f7fb f9ab 	bl	800112c <__aeabi_dmul>
 8005dd6:	4a52      	ldr	r2, [pc, #328]	; (8005f20 <__ieee754_pow+0x9f0>)
 8005dd8:	4b52      	ldr	r3, [pc, #328]	; (8005f24 <__ieee754_pow+0x9f4>)
 8005dda:	f7fa fa69 	bl	80002b0 <__aeabi_dadd>
 8005dde:	0022      	movs	r2, r4
 8005de0:	002b      	movs	r3, r5
 8005de2:	f7fb f9a3 	bl	800112c <__aeabi_dmul>
 8005de6:	4a50      	ldr	r2, [pc, #320]	; (8005f28 <__ieee754_pow+0x9f8>)
 8005de8:	4b50      	ldr	r3, [pc, #320]	; (8005f2c <__ieee754_pow+0x9fc>)
 8005dea:	f7fb fc0b 	bl	8001604 <__aeabi_dsub>
 8005dee:	0022      	movs	r2, r4
 8005df0:	002b      	movs	r3, r5
 8005df2:	f7fb f99b 	bl	800112c <__aeabi_dmul>
 8005df6:	4a4e      	ldr	r2, [pc, #312]	; (8005f30 <__ieee754_pow+0xa00>)
 8005df8:	4b4e      	ldr	r3, [pc, #312]	; (8005f34 <__ieee754_pow+0xa04>)
 8005dfa:	f7fa fa59 	bl	80002b0 <__aeabi_dadd>
 8005dfe:	0022      	movs	r2, r4
 8005e00:	002b      	movs	r3, r5
 8005e02:	f7fb f993 	bl	800112c <__aeabi_dmul>
 8005e06:	0002      	movs	r2, r0
 8005e08:	000b      	movs	r3, r1
 8005e0a:	0030      	movs	r0, r6
 8005e0c:	0039      	movs	r1, r7
 8005e0e:	f7fb fbf9 	bl	8001604 <__aeabi_dsub>
 8005e12:	0004      	movs	r4, r0
 8005e14:	000d      	movs	r5, r1
 8005e16:	0002      	movs	r2, r0
 8005e18:	000b      	movs	r3, r1
 8005e1a:	0030      	movs	r0, r6
 8005e1c:	0039      	movs	r1, r7
 8005e1e:	f7fb f985 	bl	800112c <__aeabi_dmul>
 8005e22:	2380      	movs	r3, #128	; 0x80
 8005e24:	9006      	str	r0, [sp, #24]
 8005e26:	9107      	str	r1, [sp, #28]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	0020      	movs	r0, r4
 8005e2c:	0029      	movs	r1, r5
 8005e2e:	05db      	lsls	r3, r3, #23
 8005e30:	f7fb fbe8 	bl	8001604 <__aeabi_dsub>
 8005e34:	0002      	movs	r2, r0
 8005e36:	000b      	movs	r3, r1
 8005e38:	9806      	ldr	r0, [sp, #24]
 8005e3a:	9907      	ldr	r1, [sp, #28]
 8005e3c:	f7fa fd74 	bl	8000928 <__aeabi_ddiv>
 8005e40:	9a04      	ldr	r2, [sp, #16]
 8005e42:	9b05      	ldr	r3, [sp, #20]
 8005e44:	0004      	movs	r4, r0
 8005e46:	000d      	movs	r5, r1
 8005e48:	0030      	movs	r0, r6
 8005e4a:	0039      	movs	r1, r7
 8005e4c:	f7fb f96e 	bl	800112c <__aeabi_dmul>
 8005e50:	9a04      	ldr	r2, [sp, #16]
 8005e52:	9b05      	ldr	r3, [sp, #20]
 8005e54:	f7fa fa2c 	bl	80002b0 <__aeabi_dadd>
 8005e58:	0002      	movs	r2, r0
 8005e5a:	000b      	movs	r3, r1
 8005e5c:	0020      	movs	r0, r4
 8005e5e:	0029      	movs	r1, r5
 8005e60:	f7fb fbd0 	bl	8001604 <__aeabi_dsub>
 8005e64:	0032      	movs	r2, r6
 8005e66:	003b      	movs	r3, r7
 8005e68:	f7fb fbcc 	bl	8001604 <__aeabi_dsub>
 8005e6c:	0002      	movs	r2, r0
 8005e6e:	000b      	movs	r3, r1
 8005e70:	2000      	movs	r0, #0
 8005e72:	4931      	ldr	r1, [pc, #196]	; (8005f38 <__ieee754_pow+0xa08>)
 8005e74:	f7fb fbc6 	bl	8001604 <__aeabi_dsub>
 8005e78:	9b02      	ldr	r3, [sp, #8]
 8005e7a:	051b      	lsls	r3, r3, #20
 8005e7c:	185b      	adds	r3, r3, r1
 8005e7e:	151a      	asrs	r2, r3, #20
 8005e80:	2a00      	cmp	r2, #0
 8005e82:	dc25      	bgt.n	8005ed0 <__ieee754_pow+0x9a0>
 8005e84:	9a02      	ldr	r2, [sp, #8]
 8005e86:	f000 f94f 	bl	8006128 <scalbn>
 8005e8a:	9a00      	ldr	r2, [sp, #0]
 8005e8c:	9b01      	ldr	r3, [sp, #4]
 8005e8e:	f7ff fc33 	bl	80056f8 <__ieee754_pow+0x1c8>
 8005e92:	4a2a      	ldr	r2, [pc, #168]	; (8005f3c <__ieee754_pow+0xa0c>)
 8005e94:	004b      	lsls	r3, r1, #1
 8005e96:	085b      	lsrs	r3, r3, #1
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	dc00      	bgt.n	8005e9e <__ieee754_pow+0x96e>
 8005e9c:	e717      	b.n	8005cce <__ieee754_pow+0x79e>
 8005e9e:	4b28      	ldr	r3, [pc, #160]	; (8005f40 <__ieee754_pow+0xa10>)
 8005ea0:	18cb      	adds	r3, r1, r3
 8005ea2:	4303      	orrs	r3, r0
 8005ea4:	d008      	beq.n	8005eb8 <__ieee754_pow+0x988>
 8005ea6:	9800      	ldr	r0, [sp, #0]
 8005ea8:	9901      	ldr	r1, [sp, #4]
 8005eaa:	2300      	movs	r3, #0
 8005eac:	2200      	movs	r2, #0
 8005eae:	f7fa f9d7 	bl	8000260 <__aeabi_dcmplt>
 8005eb2:	1e43      	subs	r3, r0, #1
 8005eb4:	4198      	sbcs	r0, r3
 8005eb6:	e462      	b.n	800577e <__ieee754_pow+0x24e>
 8005eb8:	0032      	movs	r2, r6
 8005eba:	003b      	movs	r3, r7
 8005ebc:	f7fb fba2 	bl	8001604 <__aeabi_dsub>
 8005ec0:	9a04      	ldr	r2, [sp, #16]
 8005ec2:	9b05      	ldr	r3, [sp, #20]
 8005ec4:	f7fa f9ea 	bl	800029c <__aeabi_dcmpge>
 8005ec8:	2800      	cmp	r0, #0
 8005eca:	d100      	bne.n	8005ece <__ieee754_pow+0x99e>
 8005ecc:	e6ff      	b.n	8005cce <__ieee754_pow+0x79e>
 8005ece:	e7ea      	b.n	8005ea6 <__ieee754_pow+0x976>
 8005ed0:	0019      	movs	r1, r3
 8005ed2:	e7da      	b.n	8005e8a <__ieee754_pow+0x95a>
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	4c18      	ldr	r4, [pc, #96]	; (8005f38 <__ieee754_pow+0xa08>)
 8005ed8:	f7ff fbf1 	bl	80056be <__ieee754_pow+0x18e>
 8005edc:	2300      	movs	r3, #0
 8005ede:	2400      	movs	r4, #0
 8005ee0:	f7ff fbed 	bl	80056be <__ieee754_pow+0x18e>
 8005ee4:	652b82fe 	.word	0x652b82fe
 8005ee8:	3c971547 	.word	0x3c971547
 8005eec:	3fe00000 	.word	0x3fe00000
 8005ef0:	fffffc02 	.word	0xfffffc02
 8005ef4:	fffffc01 	.word	0xfffffc01
 8005ef8:	000fffff 	.word	0x000fffff
 8005efc:	3fe62e43 	.word	0x3fe62e43
 8005f00:	fefa39ef 	.word	0xfefa39ef
 8005f04:	3fe62e42 	.word	0x3fe62e42
 8005f08:	0ca86c39 	.word	0x0ca86c39
 8005f0c:	be205c61 	.word	0xbe205c61
 8005f10:	72bea4d0 	.word	0x72bea4d0
 8005f14:	3e663769 	.word	0x3e663769
 8005f18:	c5d26bf1 	.word	0xc5d26bf1
 8005f1c:	3ebbbd41 	.word	0x3ebbbd41
 8005f20:	af25de2c 	.word	0xaf25de2c
 8005f24:	3f11566a 	.word	0x3f11566a
 8005f28:	16bebd93 	.word	0x16bebd93
 8005f2c:	3f66c16c 	.word	0x3f66c16c
 8005f30:	5555553e 	.word	0x5555553e
 8005f34:	3fc55555 	.word	0x3fc55555
 8005f38:	3ff00000 	.word	0x3ff00000
 8005f3c:	4090cbff 	.word	0x4090cbff
 8005f40:	3f6f3400 	.word	0x3f6f3400

08005f44 <__ieee754_sqrt>:
 8005f44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f46:	000b      	movs	r3, r1
 8005f48:	000c      	movs	r4, r1
 8005f4a:	4956      	ldr	r1, [pc, #344]	; (80060a4 <__ieee754_sqrt+0x160>)
 8005f4c:	0005      	movs	r5, r0
 8005f4e:	0002      	movs	r2, r0
 8005f50:	0008      	movs	r0, r1
 8005f52:	b085      	sub	sp, #20
 8005f54:	4020      	ands	r0, r4
 8005f56:	4288      	cmp	r0, r1
 8005f58:	d10f      	bne.n	8005f7a <__ieee754_sqrt+0x36>
 8005f5a:	0028      	movs	r0, r5
 8005f5c:	0021      	movs	r1, r4
 8005f5e:	f7fb f8e5 	bl	800112c <__aeabi_dmul>
 8005f62:	0002      	movs	r2, r0
 8005f64:	000b      	movs	r3, r1
 8005f66:	0028      	movs	r0, r5
 8005f68:	0021      	movs	r1, r4
 8005f6a:	f7fa f9a1 	bl	80002b0 <__aeabi_dadd>
 8005f6e:	0005      	movs	r5, r0
 8005f70:	000c      	movs	r4, r1
 8005f72:	0028      	movs	r0, r5
 8005f74:	0021      	movs	r1, r4
 8005f76:	b005      	add	sp, #20
 8005f78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f7a:	2c00      	cmp	r4, #0
 8005f7c:	dc10      	bgt.n	8005fa0 <__ieee754_sqrt+0x5c>
 8005f7e:	0061      	lsls	r1, r4, #1
 8005f80:	0849      	lsrs	r1, r1, #1
 8005f82:	4329      	orrs	r1, r5
 8005f84:	d0f5      	beq.n	8005f72 <__ieee754_sqrt+0x2e>
 8005f86:	2100      	movs	r1, #0
 8005f88:	428c      	cmp	r4, r1
 8005f8a:	d100      	bne.n	8005f8e <__ieee754_sqrt+0x4a>
 8005f8c:	e080      	b.n	8006090 <__ieee754_sqrt+0x14c>
 8005f8e:	0028      	movs	r0, r5
 8005f90:	0021      	movs	r1, r4
 8005f92:	f7fb fb37 	bl	8001604 <__aeabi_dsub>
 8005f96:	0002      	movs	r2, r0
 8005f98:	000b      	movs	r3, r1
 8005f9a:	f7fa fcc5 	bl	8000928 <__aeabi_ddiv>
 8005f9e:	e7e6      	b.n	8005f6e <__ieee754_sqrt+0x2a>
 8005fa0:	1521      	asrs	r1, r4, #20
 8005fa2:	d075      	beq.n	8006090 <__ieee754_sqrt+0x14c>
 8005fa4:	4840      	ldr	r0, [pc, #256]	; (80060a8 <__ieee754_sqrt+0x164>)
 8005fa6:	031b      	lsls	r3, r3, #12
 8005fa8:	180c      	adds	r4, r1, r0
 8005faa:	2080      	movs	r0, #128	; 0x80
 8005fac:	0b1b      	lsrs	r3, r3, #12
 8005fae:	0340      	lsls	r0, r0, #13
 8005fb0:	4303      	orrs	r3, r0
 8005fb2:	07c9      	lsls	r1, r1, #31
 8005fb4:	d403      	bmi.n	8005fbe <__ieee754_sqrt+0x7a>
 8005fb6:	0fd1      	lsrs	r1, r2, #31
 8005fb8:	005b      	lsls	r3, r3, #1
 8005fba:	185b      	adds	r3, r3, r1
 8005fbc:	0052      	lsls	r2, r2, #1
 8005fbe:	1061      	asrs	r1, r4, #1
 8005fc0:	2400      	movs	r4, #0
 8005fc2:	9103      	str	r1, [sp, #12]
 8005fc4:	005b      	lsls	r3, r3, #1
 8005fc6:	0fd1      	lsrs	r1, r2, #31
 8005fc8:	185b      	adds	r3, r3, r1
 8005fca:	2180      	movs	r1, #128	; 0x80
 8005fcc:	2516      	movs	r5, #22
 8005fce:	0020      	movs	r0, r4
 8005fd0:	0052      	lsls	r2, r2, #1
 8005fd2:	0389      	lsls	r1, r1, #14
 8005fd4:	1846      	adds	r6, r0, r1
 8005fd6:	429e      	cmp	r6, r3
 8005fd8:	dc02      	bgt.n	8005fe0 <__ieee754_sqrt+0x9c>
 8005fda:	1870      	adds	r0, r6, r1
 8005fdc:	1b9b      	subs	r3, r3, r6
 8005fde:	1864      	adds	r4, r4, r1
 8005fe0:	0fd6      	lsrs	r6, r2, #31
 8005fe2:	005b      	lsls	r3, r3, #1
 8005fe4:	3d01      	subs	r5, #1
 8005fe6:	18f3      	adds	r3, r6, r3
 8005fe8:	0052      	lsls	r2, r2, #1
 8005fea:	0849      	lsrs	r1, r1, #1
 8005fec:	2d00      	cmp	r5, #0
 8005fee:	d1f1      	bne.n	8005fd4 <__ieee754_sqrt+0x90>
 8005ff0:	2620      	movs	r6, #32
 8005ff2:	2780      	movs	r7, #128	; 0x80
 8005ff4:	0029      	movs	r1, r5
 8005ff6:	9601      	str	r6, [sp, #4]
 8005ff8:	063f      	lsls	r7, r7, #24
 8005ffa:	197e      	adds	r6, r7, r5
 8005ffc:	46b4      	mov	ip, r6
 8005ffe:	4283      	cmp	r3, r0
 8006000:	dc02      	bgt.n	8006008 <__ieee754_sqrt+0xc4>
 8006002:	d114      	bne.n	800602e <__ieee754_sqrt+0xea>
 8006004:	4296      	cmp	r6, r2
 8006006:	d812      	bhi.n	800602e <__ieee754_sqrt+0xea>
 8006008:	4665      	mov	r5, ip
 800600a:	4666      	mov	r6, ip
 800600c:	19ed      	adds	r5, r5, r7
 800600e:	9002      	str	r0, [sp, #8]
 8006010:	2e00      	cmp	r6, #0
 8006012:	da03      	bge.n	800601c <__ieee754_sqrt+0xd8>
 8006014:	43ee      	mvns	r6, r5
 8006016:	0ff6      	lsrs	r6, r6, #31
 8006018:	1986      	adds	r6, r0, r6
 800601a:	9602      	str	r6, [sp, #8]
 800601c:	1a1b      	subs	r3, r3, r0
 800601e:	4562      	cmp	r2, ip
 8006020:	4180      	sbcs	r0, r0
 8006022:	4240      	negs	r0, r0
 8006024:	1a1b      	subs	r3, r3, r0
 8006026:	4660      	mov	r0, ip
 8006028:	1a12      	subs	r2, r2, r0
 800602a:	9802      	ldr	r0, [sp, #8]
 800602c:	19c9      	adds	r1, r1, r7
 800602e:	0fd6      	lsrs	r6, r2, #31
 8006030:	005b      	lsls	r3, r3, #1
 8006032:	199b      	adds	r3, r3, r6
 8006034:	9e01      	ldr	r6, [sp, #4]
 8006036:	0052      	lsls	r2, r2, #1
 8006038:	3e01      	subs	r6, #1
 800603a:	087f      	lsrs	r7, r7, #1
 800603c:	9601      	str	r6, [sp, #4]
 800603e:	2e00      	cmp	r6, #0
 8006040:	d1db      	bne.n	8005ffa <__ieee754_sqrt+0xb6>
 8006042:	4313      	orrs	r3, r2
 8006044:	d003      	beq.n	800604e <__ieee754_sqrt+0x10a>
 8006046:	1c4b      	adds	r3, r1, #1
 8006048:	d127      	bne.n	800609a <__ieee754_sqrt+0x156>
 800604a:	0031      	movs	r1, r6
 800604c:	3401      	adds	r4, #1
 800604e:	4b17      	ldr	r3, [pc, #92]	; (80060ac <__ieee754_sqrt+0x168>)
 8006050:	1060      	asrs	r0, r4, #1
 8006052:	18c0      	adds	r0, r0, r3
 8006054:	0849      	lsrs	r1, r1, #1
 8006056:	07e3      	lsls	r3, r4, #31
 8006058:	d502      	bpl.n	8006060 <__ieee754_sqrt+0x11c>
 800605a:	2380      	movs	r3, #128	; 0x80
 800605c:	061b      	lsls	r3, r3, #24
 800605e:	4319      	orrs	r1, r3
 8006060:	9b03      	ldr	r3, [sp, #12]
 8006062:	000d      	movs	r5, r1
 8006064:	051c      	lsls	r4, r3, #20
 8006066:	1823      	adds	r3, r4, r0
 8006068:	001c      	movs	r4, r3
 800606a:	e782      	b.n	8005f72 <__ieee754_sqrt+0x2e>
 800606c:	0ad3      	lsrs	r3, r2, #11
 800606e:	3815      	subs	r0, #21
 8006070:	0552      	lsls	r2, r2, #21
 8006072:	2b00      	cmp	r3, #0
 8006074:	d0fa      	beq.n	800606c <__ieee754_sqrt+0x128>
 8006076:	2480      	movs	r4, #128	; 0x80
 8006078:	0364      	lsls	r4, r4, #13
 800607a:	4223      	tst	r3, r4
 800607c:	d00a      	beq.n	8006094 <__ieee754_sqrt+0x150>
 800607e:	2420      	movs	r4, #32
 8006080:	0016      	movs	r6, r2
 8006082:	1a64      	subs	r4, r4, r1
 8006084:	40e6      	lsrs	r6, r4
 8006086:	1e4d      	subs	r5, r1, #1
 8006088:	408a      	lsls	r2, r1
 800608a:	4333      	orrs	r3, r6
 800608c:	1b41      	subs	r1, r0, r5
 800608e:	e789      	b.n	8005fa4 <__ieee754_sqrt+0x60>
 8006090:	2000      	movs	r0, #0
 8006092:	e7ee      	b.n	8006072 <__ieee754_sqrt+0x12e>
 8006094:	005b      	lsls	r3, r3, #1
 8006096:	3101      	adds	r1, #1
 8006098:	e7ef      	b.n	800607a <__ieee754_sqrt+0x136>
 800609a:	2301      	movs	r3, #1
 800609c:	3101      	adds	r1, #1
 800609e:	4399      	bics	r1, r3
 80060a0:	e7d5      	b.n	800604e <__ieee754_sqrt+0x10a>
 80060a2:	46c0      	nop			; (mov r8, r8)
 80060a4:	7ff00000 	.word	0x7ff00000
 80060a8:	fffffc01 	.word	0xfffffc01
 80060ac:	3fe00000 	.word	0x3fe00000

080060b0 <with_errno>:
 80060b0:	b570      	push	{r4, r5, r6, lr}
 80060b2:	000d      	movs	r5, r1
 80060b4:	0016      	movs	r6, r2
 80060b6:	0004      	movs	r4, r0
 80060b8:	f7fe fd30 	bl	8004b1c <__errno>
 80060bc:	0029      	movs	r1, r5
 80060be:	6006      	str	r6, [r0, #0]
 80060c0:	0020      	movs	r0, r4
 80060c2:	bd70      	pop	{r4, r5, r6, pc}

080060c4 <xflow>:
 80060c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80060c6:	0015      	movs	r5, r2
 80060c8:	001c      	movs	r4, r3
 80060ca:	2800      	cmp	r0, #0
 80060cc:	d010      	beq.n	80060f0 <xflow+0x2c>
 80060ce:	2380      	movs	r3, #128	; 0x80
 80060d0:	0010      	movs	r0, r2
 80060d2:	061b      	lsls	r3, r3, #24
 80060d4:	18e1      	adds	r1, r4, r3
 80060d6:	9000      	str	r0, [sp, #0]
 80060d8:	9101      	str	r1, [sp, #4]
 80060da:	9a00      	ldr	r2, [sp, #0]
 80060dc:	9b01      	ldr	r3, [sp, #4]
 80060de:	0028      	movs	r0, r5
 80060e0:	0021      	movs	r1, r4
 80060e2:	f7fb f823 	bl	800112c <__aeabi_dmul>
 80060e6:	2222      	movs	r2, #34	; 0x22
 80060e8:	f7ff ffe2 	bl	80060b0 <with_errno>
 80060ec:	b003      	add	sp, #12
 80060ee:	bd30      	pop	{r4, r5, pc}
 80060f0:	0010      	movs	r0, r2
 80060f2:	0019      	movs	r1, r3
 80060f4:	e7ef      	b.n	80060d6 <xflow+0x12>

080060f6 <__math_uflow>:
 80060f6:	2380      	movs	r3, #128	; 0x80
 80060f8:	b510      	push	{r4, lr}
 80060fa:	2200      	movs	r2, #0
 80060fc:	055b      	lsls	r3, r3, #21
 80060fe:	f7ff ffe1 	bl	80060c4 <xflow>
 8006102:	bd10      	pop	{r4, pc}

08006104 <__math_oflow>:
 8006104:	23e0      	movs	r3, #224	; 0xe0
 8006106:	b510      	push	{r4, lr}
 8006108:	2200      	movs	r2, #0
 800610a:	05db      	lsls	r3, r3, #23
 800610c:	f7ff ffda 	bl	80060c4 <xflow>
 8006110:	bd10      	pop	{r4, pc}

08006112 <fabs>:
 8006112:	004b      	lsls	r3, r1, #1
 8006114:	0859      	lsrs	r1, r3, #1
 8006116:	4770      	bx	lr

08006118 <finite>:
 8006118:	4b02      	ldr	r3, [pc, #8]	; (8006124 <finite+0xc>)
 800611a:	0048      	lsls	r0, r1, #1
 800611c:	0840      	lsrs	r0, r0, #1
 800611e:	18c0      	adds	r0, r0, r3
 8006120:	0fc0      	lsrs	r0, r0, #31
 8006122:	4770      	bx	lr
 8006124:	80100000 	.word	0x80100000

08006128 <scalbn>:
 8006128:	004b      	lsls	r3, r1, #1
 800612a:	b570      	push	{r4, r5, r6, lr}
 800612c:	0d5b      	lsrs	r3, r3, #21
 800612e:	0014      	movs	r4, r2
 8006130:	000a      	movs	r2, r1
 8006132:	2b00      	cmp	r3, #0
 8006134:	d10d      	bne.n	8006152 <scalbn+0x2a>
 8006136:	004b      	lsls	r3, r1, #1
 8006138:	085b      	lsrs	r3, r3, #1
 800613a:	4303      	orrs	r3, r0
 800613c:	d010      	beq.n	8006160 <scalbn+0x38>
 800613e:	4b27      	ldr	r3, [pc, #156]	; (80061dc <scalbn+0xb4>)
 8006140:	2200      	movs	r2, #0
 8006142:	f7fa fff3 	bl	800112c <__aeabi_dmul>
 8006146:	4b26      	ldr	r3, [pc, #152]	; (80061e0 <scalbn+0xb8>)
 8006148:	429c      	cmp	r4, r3
 800614a:	da0a      	bge.n	8006162 <scalbn+0x3a>
 800614c:	4a25      	ldr	r2, [pc, #148]	; (80061e4 <scalbn+0xbc>)
 800614e:	4b26      	ldr	r3, [pc, #152]	; (80061e8 <scalbn+0xc0>)
 8006150:	e019      	b.n	8006186 <scalbn+0x5e>
 8006152:	4d26      	ldr	r5, [pc, #152]	; (80061ec <scalbn+0xc4>)
 8006154:	42ab      	cmp	r3, r5
 8006156:	d108      	bne.n	800616a <scalbn+0x42>
 8006158:	0002      	movs	r2, r0
 800615a:	000b      	movs	r3, r1
 800615c:	f7fa f8a8 	bl	80002b0 <__aeabi_dadd>
 8006160:	bd70      	pop	{r4, r5, r6, pc}
 8006162:	000a      	movs	r2, r1
 8006164:	004b      	lsls	r3, r1, #1
 8006166:	0d5b      	lsrs	r3, r3, #21
 8006168:	3b36      	subs	r3, #54	; 0x36
 800616a:	4d21      	ldr	r5, [pc, #132]	; (80061f0 <scalbn+0xc8>)
 800616c:	18e3      	adds	r3, r4, r3
 800616e:	42ab      	cmp	r3, r5
 8006170:	dd0c      	ble.n	800618c <scalbn+0x64>
 8006172:	4c20      	ldr	r4, [pc, #128]	; (80061f4 <scalbn+0xcc>)
 8006174:	4d20      	ldr	r5, [pc, #128]	; (80061f8 <scalbn+0xd0>)
 8006176:	2900      	cmp	r1, #0
 8006178:	da01      	bge.n	800617e <scalbn+0x56>
 800617a:	4c1e      	ldr	r4, [pc, #120]	; (80061f4 <scalbn+0xcc>)
 800617c:	4d1f      	ldr	r5, [pc, #124]	; (80061fc <scalbn+0xd4>)
 800617e:	0020      	movs	r0, r4
 8006180:	0029      	movs	r1, r5
 8006182:	4a1c      	ldr	r2, [pc, #112]	; (80061f4 <scalbn+0xcc>)
 8006184:	4b1c      	ldr	r3, [pc, #112]	; (80061f8 <scalbn+0xd0>)
 8006186:	f7fa ffd1 	bl	800112c <__aeabi_dmul>
 800618a:	e7e9      	b.n	8006160 <scalbn+0x38>
 800618c:	2b00      	cmp	r3, #0
 800618e:	dd05      	ble.n	800619c <scalbn+0x74>
 8006190:	4c1b      	ldr	r4, [pc, #108]	; (8006200 <scalbn+0xd8>)
 8006192:	051b      	lsls	r3, r3, #20
 8006194:	4022      	ands	r2, r4
 8006196:	431a      	orrs	r2, r3
 8006198:	0011      	movs	r1, r2
 800619a:	e7e1      	b.n	8006160 <scalbn+0x38>
 800619c:	001d      	movs	r5, r3
 800619e:	3535      	adds	r5, #53	; 0x35
 80061a0:	da13      	bge.n	80061ca <scalbn+0xa2>
 80061a2:	4a18      	ldr	r2, [pc, #96]	; (8006204 <scalbn+0xdc>)
 80061a4:	0fcb      	lsrs	r3, r1, #31
 80061a6:	4294      	cmp	r4, r2
 80061a8:	dd08      	ble.n	80061bc <scalbn+0x94>
 80061aa:	4812      	ldr	r0, [pc, #72]	; (80061f4 <scalbn+0xcc>)
 80061ac:	4912      	ldr	r1, [pc, #72]	; (80061f8 <scalbn+0xd0>)
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d001      	beq.n	80061b6 <scalbn+0x8e>
 80061b2:	4810      	ldr	r0, [pc, #64]	; (80061f4 <scalbn+0xcc>)
 80061b4:	4911      	ldr	r1, [pc, #68]	; (80061fc <scalbn+0xd4>)
 80061b6:	4a0f      	ldr	r2, [pc, #60]	; (80061f4 <scalbn+0xcc>)
 80061b8:	4b0f      	ldr	r3, [pc, #60]	; (80061f8 <scalbn+0xd0>)
 80061ba:	e7e4      	b.n	8006186 <scalbn+0x5e>
 80061bc:	4809      	ldr	r0, [pc, #36]	; (80061e4 <scalbn+0xbc>)
 80061be:	490a      	ldr	r1, [pc, #40]	; (80061e8 <scalbn+0xc0>)
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d0c3      	beq.n	800614c <scalbn+0x24>
 80061c4:	4807      	ldr	r0, [pc, #28]	; (80061e4 <scalbn+0xbc>)
 80061c6:	4910      	ldr	r1, [pc, #64]	; (8006208 <scalbn+0xe0>)
 80061c8:	e7c0      	b.n	800614c <scalbn+0x24>
 80061ca:	4c0d      	ldr	r4, [pc, #52]	; (8006200 <scalbn+0xd8>)
 80061cc:	3336      	adds	r3, #54	; 0x36
 80061ce:	4022      	ands	r2, r4
 80061d0:	051b      	lsls	r3, r3, #20
 80061d2:	4313      	orrs	r3, r2
 80061d4:	0019      	movs	r1, r3
 80061d6:	2200      	movs	r2, #0
 80061d8:	4b0c      	ldr	r3, [pc, #48]	; (800620c <scalbn+0xe4>)
 80061da:	e7d4      	b.n	8006186 <scalbn+0x5e>
 80061dc:	43500000 	.word	0x43500000
 80061e0:	ffff3cb0 	.word	0xffff3cb0
 80061e4:	c2f8f359 	.word	0xc2f8f359
 80061e8:	01a56e1f 	.word	0x01a56e1f
 80061ec:	000007ff 	.word	0x000007ff
 80061f0:	000007fe 	.word	0x000007fe
 80061f4:	8800759c 	.word	0x8800759c
 80061f8:	7e37e43c 	.word	0x7e37e43c
 80061fc:	fe37e43c 	.word	0xfe37e43c
 8006200:	800fffff 	.word	0x800fffff
 8006204:	0000c350 	.word	0x0000c350
 8006208:	81a56e1f 	.word	0x81a56e1f
 800620c:	3c900000 	.word	0x3c900000

08006210 <_init>:
 8006210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006212:	46c0      	nop			; (mov r8, r8)
 8006214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006216:	bc08      	pop	{r3}
 8006218:	469e      	mov	lr, r3
 800621a:	4770      	bx	lr

0800621c <_fini>:
 800621c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800621e:	46c0      	nop			; (mov r8, r8)
 8006220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006222:	bc08      	pop	{r3}
 8006224:	469e      	mov	lr, r3
 8006226:	4770      	bx	lr
