#[doc = "Register `MCLKCTRLB` reader"]
pub struct R(crate::attiny412pac::R<MCLKCTRLB_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::attiny412pac::R<MCLKCTRLB_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::attiny412pac::R<MCLKCTRLB_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::attiny412pac::R<MCLKCTRLB_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `MCLKCTRLB` writer"]
pub struct W(crate::attiny412pac::W<MCLKCTRLB_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::attiny412pac::W<MCLKCTRLB_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::attiny412pac::W<MCLKCTRLB_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::attiny412pac::W<MCLKCTRLB_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `PEN` reader - Prescaler enable"]
pub type PEN_R = crate::attiny412pac::BitReader<bool>;
#[doc = "Field `PEN` writer - Prescaler enable"]
pub type PEN_W<'a, const O: u8> = crate::attiny412pac::BitWriter<'a, u8, MCLKCTRLB_SPEC, bool, O>;
#[doc = "Prescaler division\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u8)]
pub enum PDIV_A {
    #[doc = "0: 2X"]
    _2X = 0,
    #[doc = "1: 4X"]
    _4X = 1,
    #[doc = "2: 8X"]
    _8X = 2,
    #[doc = "3: 16X"]
    _16X = 3,
    #[doc = "4: 32X"]
    _32X = 4,
    #[doc = "5: 64X"]
    _64X = 5,
    #[doc = "8: 6X"]
    _6X = 8,
    #[doc = "9: 10X"]
    _10X = 9,
    #[doc = "10: 12X"]
    _12X = 10,
    #[doc = "11: 24X"]
    _24X = 11,
    #[doc = "12: 48X"]
    _48X = 12,
}
impl From<PDIV_A> for u8 {
    #[inline(always)]
    fn from(variant: PDIV_A) -> Self {
        variant as _
    }
}
#[doc = "Field `PDIV` reader - Prescaler division"]
pub type PDIV_R = crate::attiny412pac::FieldReader<u8, PDIV_A>;
impl PDIV_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> Option<PDIV_A> {
        match self.bits {
            0 => Some(PDIV_A::_2X),
            1 => Some(PDIV_A::_4X),
            2 => Some(PDIV_A::_8X),
            3 => Some(PDIV_A::_16X),
            4 => Some(PDIV_A::_32X),
            5 => Some(PDIV_A::_64X),
            8 => Some(PDIV_A::_6X),
            9 => Some(PDIV_A::_10X),
            10 => Some(PDIV_A::_12X),
            11 => Some(PDIV_A::_24X),
            12 => Some(PDIV_A::_48X),
            _ => None,
        }
    }
    #[doc = "Checks if the value of the field is `_2X`"]
    #[inline(always)]
    pub fn is_2x(&self) -> bool {
        *self == PDIV_A::_2X
    }
    #[doc = "Checks if the value of the field is `_4X`"]
    #[inline(always)]
    pub fn is_4x(&self) -> bool {
        *self == PDIV_A::_4X
    }
    #[doc = "Checks if the value of the field is `_8X`"]
    #[inline(always)]
    pub fn is_8x(&self) -> bool {
        *self == PDIV_A::_8X
    }
    #[doc = "Checks if the value of the field is `_16X`"]
    #[inline(always)]
    pub fn is_16x(&self) -> bool {
        *self == PDIV_A::_16X
    }
    #[doc = "Checks if the value of the field is `_32X`"]
    #[inline(always)]
    pub fn is_32x(&self) -> bool {
        *self == PDIV_A::_32X
    }
    #[doc = "Checks if the value of the field is `_64X`"]
    #[inline(always)]
    pub fn is_64x(&self) -> bool {
        *self == PDIV_A::_64X
    }
    #[doc = "Checks if the value of the field is `_6X`"]
    #[inline(always)]
    pub fn is_6x(&self) -> bool {
        *self == PDIV_A::_6X
    }
    #[doc = "Checks if the value of the field is `_10X`"]
    #[inline(always)]
    pub fn is_10x(&self) -> bool {
        *self == PDIV_A::_10X
    }
    #[doc = "Checks if the value of the field is `_12X`"]
    #[inline(always)]
    pub fn is_12x(&self) -> bool {
        *self == PDIV_A::_12X
    }
    #[doc = "Checks if the value of the field is `_24X`"]
    #[inline(always)]
    pub fn is_24x(&self) -> bool {
        *self == PDIV_A::_24X
    }
    #[doc = "Checks if the value of the field is `_48X`"]
    #[inline(always)]
    pub fn is_48x(&self) -> bool {
        *self == PDIV_A::_48X
    }
}
#[doc = "Field `PDIV` writer - Prescaler division"]
pub type PDIV_W<'a, const O: u8> = crate::attiny412pac::FieldWriter<'a, u8, MCLKCTRLB_SPEC, u8, PDIV_A, 4, O>;
impl<'a, const O: u8> PDIV_W<'a, O> {
    #[doc = "2X"]
    #[inline(always)]
    pub fn _2x(self) -> &'a mut W {
        self.variant(PDIV_A::_2X)
    }
    #[doc = "4X"]
    #[inline(always)]
    pub fn _4x(self) -> &'a mut W {
        self.variant(PDIV_A::_4X)
    }
    #[doc = "8X"]
    #[inline(always)]
    pub fn _8x(self) -> &'a mut W {
        self.variant(PDIV_A::_8X)
    }
    #[doc = "16X"]
    #[inline(always)]
    pub fn _16x(self) -> &'a mut W {
        self.variant(PDIV_A::_16X)
    }
    #[doc = "32X"]
    #[inline(always)]
    pub fn _32x(self) -> &'a mut W {
        self.variant(PDIV_A::_32X)
    }
    #[doc = "64X"]
    #[inline(always)]
    pub fn _64x(self) -> &'a mut W {
        self.variant(PDIV_A::_64X)
    }
    #[doc = "6X"]
    #[inline(always)]
    pub fn _6x(self) -> &'a mut W {
        self.variant(PDIV_A::_6X)
    }
    #[doc = "10X"]
    #[inline(always)]
    pub fn _10x(self) -> &'a mut W {
        self.variant(PDIV_A::_10X)
    }
    #[doc = "12X"]
    #[inline(always)]
    pub fn _12x(self) -> &'a mut W {
        self.variant(PDIV_A::_12X)
    }
    #[doc = "24X"]
    #[inline(always)]
    pub fn _24x(self) -> &'a mut W {
        self.variant(PDIV_A::_24X)
    }
    #[doc = "48X"]
    #[inline(always)]
    pub fn _48x(self) -> &'a mut W {
        self.variant(PDIV_A::_48X)
    }
}
impl R {
    #[doc = "Bit 0 - Prescaler enable"]
    #[inline(always)]
    pub fn pen(&self) -> PEN_R {
        PEN_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bits 1:4 - Prescaler division"]
    #[inline(always)]
    pub fn pdiv(&self) -> PDIV_R {
        PDIV_R::new(((self.bits >> 1) & 0x0f) as u8)
    }
}
impl W {
    #[doc = "Bit 0 - Prescaler enable"]
    #[inline(always)]
    pub fn pen(&mut self) -> PEN_W<0> {
        PEN_W::new(self)
    }
    #[doc = "Bits 1:4 - Prescaler division"]
    #[inline(always)]
    pub fn pdiv(&mut self) -> PDIV_W<1> {
        PDIV_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "MCLK Control B\n\nThis register you can [`read`](crate::attiny412pac::generic::Reg::read), [`write_with_zero`](crate::attiny412pac::generic::Reg::write_with_zero), [`reset`](crate::attiny412pac::generic::Reg::reset), [`write`](crate::attiny412pac::generic::Reg::write), [`modify`](crate::attiny412pac::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [mclkctrlb](index.html) module"]
pub struct MCLKCTRLB_SPEC;
impl crate::attiny412pac::RegisterSpec for MCLKCTRLB_SPEC {
    type Ux = u8;
}
#[doc = "`read()` method returns [mclkctrlb::R](R) reader structure"]
impl crate::attiny412pac::Readable for MCLKCTRLB_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [mclkctrlb::W](W) writer structure"]
impl crate::attiny412pac::Writable for MCLKCTRLB_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets MCLKCTRLB to value 0"]
impl crate::attiny412pac::Resettable for MCLKCTRLB_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}
