digraph "CFG for '_Z12KtexFillRectPvPdiimP15HIP_vector_typeIfLj2EEif' function" {
	label="CFG for '_Z12KtexFillRectPvPdiimP15HIP_vector_typeIfLj2EEif' function";

	Node0x4753d00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%8:\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %11 = getelementptr i8, i8 addrspace(4)* %10, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !4, !invariant.load !5\l  %14 = zext i16 %13 to i32\l  %15 = mul i32 %9, %14\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %17 = add i32 %15, %16\l  %18 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %19 = getelementptr i8, i8 addrspace(4)* %10, i64 6\l  %20 = bitcast i8 addrspace(4)* %19 to i16 addrspace(4)*\l  %21 = load i16, i16 addrspace(4)* %20, align 2, !range !4, !invariant.load !5\l  %22 = zext i16 %21 to i32\l  %23 = mul i32 %18, %22\l  %24 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %25 = add i32 %23, %24\l  %26 = icmp slt i32 %17, %2\l  %27 = icmp slt i32 %25, %3\l  %28 = select i1 %26, i1 %27, i1 false\l  br i1 %28, label %29, label %100\l|{<s0>T|<s1>F}}"];
	Node0x4753d00:s0 -> Node0x4757700;
	Node0x4753d00:s1 -> Node0x4757790;
	Node0x4757700 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dc5d4a70",label="{%29:\l29:                                               \l  %30 = sext i32 %25 to i64\l  %31 = mul i64 %30, %4\l  %32 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %31\l  %33 = shl nsw i32 %17, 2\l  %34 = sext i32 %33 to i64\l  %35 = getelementptr inbounds i8, i8 addrspace(1)* %32, i64 %34\l  %36 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %5, i64 1, i32 0, i32 0, i32 0, i64 1\l  %37 = load float, float addrspace(1)* %36, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %38 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %5, i64 0, i32 0, i32 0, i32 0, i64 1\l  %39 = load float, float addrspace(1)* %38, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %40 = fsub contract float %37, %39\l  %41 = sitofp i32 %17 to float\l  %42 = getelementptr %struct.HIP_vector_type, %struct.HIP_vector_type\l... addrspace(1)* %5, i64 0, i32 0, i32 0, i32 0, i64 0\l  %43 = load float, float addrspace(1)* %42, align 8, !tbaa !7\l  %44 = fsub contract float %41, %43\l  %45 = fmul contract float %40, %44\l  %46 = sitofp i32 %25 to float\l  %47 = fsub contract float %46, %39\l  %48 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %5, i64 1, i32 0, i32 0, i32 0, i64 0\l  %49 = load float, float addrspace(1)* %48, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %50 = fsub contract float %49, %43\l  %51 = fmul contract float %47, %50\l  %52 = fsub contract float %45, %51\l  %53 = fcmp contract ult float %52, 0.000000e+00\l  br i1 %53, label %100, label %54\l|{<s0>T|<s1>F}}"];
	Node0x4757700:s0 -> Node0x4757790;
	Node0x4757700:s1 -> Node0x4759c20;
	Node0x4759c20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2907270",label="{%54:\l54:                                               \l  %55 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %5, i64 2, i32 0, i32 0, i32 0, i64 1\l  %56 = load float, float addrspace(1)* %55, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %57 = fsub contract float %56, %37\l  %58 = fsub contract float %41, %49\l  %59 = fmul contract float %58, %57\l  %60 = fsub contract float %46, %37\l  %61 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %5, i64 2, i32 0, i32 0, i32 0, i64 0\l  %62 = load float, float addrspace(1)* %61, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %63 = fsub contract float %62, %49\l  %64 = fmul contract float %60, %63\l  %65 = fsub contract float %59, %64\l  %66 = fcmp contract ult float %65, 0.000000e+00\l  br i1 %66, label %100, label %67\l|{<s0>T|<s1>F}}"];
	Node0x4759c20:s0 -> Node0x4757790;
	Node0x4759c20:s1 -> Node0x4757b90;
	Node0x4757b90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%67:\l67:                                               \l  %68 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %5, i64 3, i32 0, i32 0, i32 0, i64 1\l  %69 = load float, float addrspace(1)* %68, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %70 = fsub contract float %69, %56\l  %71 = fsub contract float %41, %62\l  %72 = fmul contract float %71, %70\l  %73 = fsub contract float %46, %56\l  %74 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %5, i64 3, i32 0, i32 0, i32 0, i64 0\l  %75 = load float, float addrspace(1)* %74, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %76 = fsub contract float %75, %62\l  %77 = fmul contract float %73, %76\l  %78 = fsub contract float %72, %77\l  %79 = fcmp contract ult float %78, 0.000000e+00\l  br i1 %79, label %100, label %80\l|{<s0>T|<s1>F}}"];
	Node0x4757b90:s0 -> Node0x4757790;
	Node0x4757b90:s1 -> Node0x475b0f0;
	Node0x475b0f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%80:\l80:                                               \l  %81 = fsub contract float %39, %69\l  %82 = fsub contract float %41, %75\l  %83 = fmul contract float %81, %82\l  %84 = fsub contract float %46, %69\l  %85 = fsub contract float %43, %75\l  %86 = fmul contract float %84, %85\l  %87 = fsub contract float %83, %86\l  %88 = fcmp contract ult float %87, 0.000000e+00\l  br i1 %88, label %100, label %89\l|{<s0>T|<s1>F}}"];
	Node0x475b0f0:s0 -> Node0x4757790;
	Node0x475b0f0:s1 -> Node0x475b6b0;
	Node0x475b6b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%89:\l89:                                               \l  %90 = sext i32 %6 to i64\l  %91 = getelementptr inbounds i8, i8 addrspace(1)* %35, i64 %90\l  %92 = load i8, i8 addrspace(1)* %91, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %93 = uitofp i8 %92 to float\l  %94 = fcmp contract ult float %93, %7\l  br i1 %94, label %100, label %95\l|{<s0>T|<s1>F}}"];
	Node0x475b6b0:s0 -> Node0x4757790;
	Node0x475b6b0:s1 -> Node0x475ba30;
	Node0x475ba30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%95:\l95:                                               \l  %96 = mul nsw i32 %25, %2\l  %97 = add nsw i32 %96, %17\l  %98 = sext i32 %97 to i64\l  %99 = getelementptr inbounds double, double addrspace(1)* %1, i64 %98\l  store double 1.000000e+00, double addrspace(1)* %99, align 8, !tbaa !10\l  br label %100\l}"];
	Node0x475ba30 -> Node0x4757790;
	Node0x4757790 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%100:\l100:                                              \l  ret void\l}"];
}
