strict digraph "" {
	node [label="\N"];
	"879:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f83b37b6b50>",
		fillcolor=springgreen,
		label="879:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"880:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83b37b6b90>",
		fillcolor=firebrick,
		label="880:NS
DlyCrcCnt <= DlyCrcCnt + 4'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83b37b6b90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"879:IF" -> "880:NS"	 [cond="['IncrementDlyCrcCnt']",
		label=IncrementDlyCrcCnt,
		lineno=879];
	"876:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f83b37b6dd0>",
		fillcolor=springgreen,
		label="876:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"876:IF" -> "879:IF"	 [cond="['ResetByteCnt']",
		label="!(ResetByteCnt)",
		lineno=876];
	"877:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83b37b6e10>",
		fillcolor=firebrick,
		label="877:NS
DlyCrcCnt <= 4'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83b37b6e10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"876:IF" -> "877:NS"	 [cond="['ResetByteCnt']",
		label=ResetByteCnt,
		lineno=876];
	"873:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f83b37b6fd0>",
		fillcolor=springgreen,
		label="873:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"873:IF" -> "876:IF"	 [cond="['TxReset']",
		label="!(TxReset)",
		lineno=873];
	"874:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83b37bc050>",
		fillcolor=firebrick,
		label="874:NS
DlyCrcCnt <= 4'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83b37bc050>]",
		style=filled,
		typ=NonblockingSubstitution];
	"873:IF" -> "874:NS"	 [cond="['TxReset']",
		label=TxReset,
		lineno=873];
	"Leaf_871:AL"	 [def_var="['DlyCrcCnt']",
		label="Leaf_871:AL"];
	"874:NS" -> "Leaf_871:AL"	 [cond="[]",
		lineno=None];
	"877:NS" -> "Leaf_871:AL"	 [cond="[]",
		lineno=None];
	"880:NS" -> "Leaf_871:AL"	 [cond="[]",
		lineno=None];
	"871:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f83b37bc190>",
		clk_sens=True,
		fillcolor=gold,
		label="871:AL",
		sens="['MTxClk', 'TxReset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['IncrementDlyCrcCnt', 'DlyCrcCnt', 'ResetByteCnt', 'TxReset']"];
	"872:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f83b37bc390>",
		fillcolor=turquoise,
		label="872:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"871:AL" -> "872:BL"	 [cond="[]",
		lineno=None];
	"872:BL" -> "873:IF"	 [cond="[]",
		lineno=None];
}
