module opr_3x3(
    input                               din_vld                    ,
    input                               clk                        ,
    input              [   7:0]         din                        ,
    output reg         [   7:0]         a1, a2, a3, a4, a5, a6, a7, a8, a9 
);

//矩阵数据选取
//---------------------------------------------------
wire                   [   7:0]         row_1,row_2,row_3          ;
wire                   [   7:0]         taps0x,taps1x              ;

assign row_1 = taps1x;
assign row_2 = taps0x;
assign row_3 = din;

//打拍形成矩阵，矩阵顺序归正
//---------------------------------------------------
always @(posedge clk) begin
    {a1, a2, a3} <= {a2, a3, row_1};
    {a4, a5, a6} <= {a5, a6, row_2};
    {a7, a8, a9} <= {a8, a9, row_3};
end

shift3x1 shift3x1_m0 (
    .clken                             (din_vld                   ),
    .clock                             (clk                       ),
    .shiftin                           (din                       ),
    .shiftout                          (                          ),
    .taps0x                            (taps0x                    ),
    .taps1x                            (taps1x                    ) 
);

endmodule