load ../lang_verilog.so 
     ^ ? "../lang_verilog.so": already loaded, replacing
#           v(in)      i(V1)      i(r1)      i(r2)     
 0.         0.89998   -1.8        0.44999    0.18      
#Time       v(in)      i(V1)      i(r1)      i(r2)     
 0.         0.         0.         0.         0.        
 0.01       0.062789  -0.12558    0.031395   0.012558  
 0.02       0.12533   -0.25066    0.062665   0.025066  
 0.036333   0.22631   -0.45261    0.11315    0.045261  
 0.12394    0.70236   -1.4047     0.35118    0.14047   
 0.21155    0.97093   -1.9419     0.48547    0.19419   
 0.34295    0.83422   -1.6684     0.41711    0.16684   
 0.47436    0.16038   -0.32076    0.08019    0.032076  
 0.60577   -0.61672    1.2334    -0.30836   -0.12334   
 0.73718   -0.99674    1.9935    -0.49837   -0.19935   
 0.86859   -0.73499    1.47      -0.36749   -0.147     
 1.         0.         0.         0.         0.        
#Freq       vm(in)     vp(in)    
 1.         0.99998    0.        
 2.         0.99998    0.        
 4.         0.99998    0.        
 8.         0.99998    0.        
 16.        0.99998    0.        
Gnucap   System status
iterations: op=0, dc=3, tran=35, fourier=0, total=55
transient timesteps: accepted=12, rejected=0, total=12
nodes: user=1, subckt=0, model=0, total=1
dctran density=100.0%, ac density=100.0%
