Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Thu Jun 02 19:43:06 2016
| Host         : radar-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -file example_top_timing_summary_routed.rpt -pb example_top_timing_summary_routed.pb
| Design       : example_top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 34599 register/latch pins with no clock driven by root clock pin: sys_clk_i (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_mig_7series_1/u_mig_7series_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_mig_7series_1/u_mig_7series_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_mig_7series_1/u_mig_7series_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_mig_7series_1/u_mig_7series_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_mig_7series_1/u_mig_7series_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_mig_7series_1/u_mig_7series_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_mig_7series_1/u_mig_7series_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_mig_7series_1/u_mig_7series_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_mig_7series_1/u_mig_7series_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_mig_7series_1/u_mig_7series_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_mig_7series_1/u_mig_7series_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_mig_7series_1/u_mig_7series_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_mig_7series_1/u_mig_7series_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_mig_7series_1/u_mig_7series_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_mig_7series_1/u_mig_7series_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_mig_7series_1/u_mig_7series_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 391 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 76127 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 107 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.365        0.000                      0                 1050        0.044        0.000                      0                 1034       14.232        0.000                       0                   461  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                    ------------       ----------      --------------
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK    {0.000 15.000}     30.000          33.333          
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}     60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         25.915        0.000                      0                  917        0.044        0.000                      0                  917       14.232        0.000                       0                   460  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       59.475        0.000                      0                    1        0.209        0.000                      0                    1       29.650        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         60.579        0.000                      0                   18       27.238        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       25.761        0.000                      0                   98        0.285        0.000                      0                   98  
**default**                                                                                                                                                                2.365        0.000                      0                   16                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       25.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.915ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.407ns (11.097%)  route 3.261ns (88.903%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 33.910 - 30.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.849     2.849    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.942 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.616     4.558    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X45Y70                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDCE (Prop_fdce_C_Q)         0.223     4.781 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.456     5.237    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X45Y70         LUT6 (Prop_lut6_I5_O)        0.043     5.280 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.791     6.071    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X50Y68         LUT6 (Prop_lut6_I0_O)        0.043     6.114 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.740     6.854    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I3[0]
    SLICE_X57Y71         LUT3 (Prop_lut3_I1_O)        0.043     6.897 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          0.943     7.840    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X59Y75         LUT4 (Prop_lut4_I0_O)        0.055     7.895 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.331     8.226    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X58Y75         FDCE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.411    32.411    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    32.494 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.416    33.910    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X58Y75                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.538    34.448    
                         clock uncertainty           -0.035    34.413    
    SLICE_X58Y75         FDCE (Setup_fdce_C_CE)      -0.272    34.141    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         34.141    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                 25.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.394%)  route 0.060ns (39.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513     1.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.539 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.642     2.181    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X63Y64                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDCE (Prop_fdce_C_Q)         0.091     2.272 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.060     2.332    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X62Y64         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.777     1.777    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.807 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.880     2.687    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y64                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.495     2.192    
    SLICE_X62Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.288    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I      n/a            1.408     30.000  28.591  BUFGCTRL_X0Y3  dbg_hub/inst/u_bufg_icon/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768     15.000  14.232  SLICE_X62Y63   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768     15.000  14.232  SLICE_X62Y63   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       59.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.475ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.208ns (43.503%)  route 0.270ns (56.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.080ns = ( 61.080 - 60.000 ) 
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.303     1.303    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X43Y70                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.165     1.468 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.270     1.738    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X43Y70         LUT1 (Prop_lut1_I0_O)        0.043     1.781 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     1.781    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X43Y70         FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.080    61.080    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X43Y70                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.223    61.303    
                         clock uncertainty           -0.035    61.268    
    SLICE_X43Y70         FDCE (Setup_fdce_C_D)       -0.012    61.256    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         61.256    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                 59.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.107ns (44.009%)  route 0.136ns (55.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.674ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.674     0.674    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X43Y70                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.079     0.753 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.136     0.889    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X43Y70         LUT1 (Prop_lut1_I0_O)        0.028     0.917 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     0.917    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X43Y70         FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.809     0.809    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X43Y70                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.135     0.674    
    SLICE_X43Y70         FDCE (Hold_fdce_C_D)         0.034     0.708    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location      Pin
Min Period        n/a     FDCE/C   n/a            0.700     60.000  59.300  SLICE_X43Y70  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X43Y70  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X43Y70  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       60.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       27.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.579ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.133ns (19.698%)  route 0.542ns (80.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 32.217 - 30.000 ) 
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.809     0.809    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X43Y70                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.098     0.907 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.164     1.071    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X43Y70         LUT1 (Prop_lut1_I0_O)        0.035     1.106 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.378     1.484    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X45Y65         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513    61.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    61.539 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.678    62.217    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X45Y65                                                      r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000    62.217    
                         clock uncertainty           -0.035    62.182    
    SLICE_X45Y65         FDRE (Setup_fdre_C_R)       -0.118    62.064    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         62.064    
                         arrival time                          -1.484    
  -------------------------------------------------------------------
                         slack                                 60.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.238ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.780ns  (logic 0.168ns (21.533%)  route 0.612ns (78.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.559ns
    Source Clock Delay      (SCD):    1.080ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.080    61.080    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X43Y70                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.132    61.212 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.451    61.664    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X44Y70         LUT2 (Prop_lut2_I1_O)        0.036    61.700 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.161    61.860    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X45Y69         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.849    32.849    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    32.942 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.617    34.559    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X45Y69                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    34.559    
                         clock uncertainty            0.035    34.594    
    SLICE_X45Y69         FDCE (Hold_fdce_C_CE)        0.028    34.622    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                        -34.622    
                         arrival time                          61.860    
  -------------------------------------------------------------------
                         slack                                 27.238    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       25.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.761ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.363ns (9.562%)  route 3.433ns (90.438%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 33.919 - 30.000 ) 
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.849     2.849    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.942 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.616     4.558    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X45Y70                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDCE (Prop_fdce_C_Q)         0.223     4.781 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.456     5.237    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X45Y70         LUT6 (Prop_lut6_I5_O)        0.043     5.280 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.826     6.106    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X50Y68         LUT6 (Prop_lut6_I0_O)        0.043     6.149 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.804     6.953    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X48Y65         LUT2 (Prop_lut2_I0_O)        0.054     7.007 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.347     8.354    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X64Y64         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.411    32.411    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    32.494 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.425    33.919    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X64Y64                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism              0.538    34.457    
                         clock uncertainty           -0.035    34.422    
    SLICE_X64Y64         FDCE (Recov_fdce_C_CLR)     -0.306    34.116    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         34.116    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                 25.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.724%)  route 0.146ns (59.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.513     1.513    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.539 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.644     2.183    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X57Y62                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDPE (Prop_fdpe_C_Q)         0.100     2.283 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.146     2.429    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X61Y62         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.777     1.777    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.807 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.882     2.689    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X61Y62                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.476     2.213    
    SLICE_X61Y62         FDCE (Remov_fdce_C_CLR)     -0.069     2.144    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.285    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        2.365ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 u_mig_7series_1/u_mig_7series_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_mig_7series_1/u_mig_7series_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.635ns  (logic 0.223ns (8.463%)  route 2.412ns (91.537%))
  Logic Levels:           1  (FDPE=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y76        FDPE                         0.000     0.000 r  u_mig_7series_1/u_mig_7series_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg/C
    SLICE_X149Y76        FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  u_mig_7series_1/u_mig_7series_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg/Q
                         net (fo=1750, routed)        2.412     2.635    u_mig_7series_1/u_mig_7series_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  u_mig_7series_1/u_mig_7series_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y2     PHY_CONTROL                  0.000     5.000    u_mig_7series_1/u_mig_7series_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -2.635    
  -------------------------------------------------------------------
                         slack                                  2.365    





