cpu_monitor_controller_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/96b9/src/cpu_monitor_controller_AXI.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
cpu_monitor_controller_auto_generated.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/96b9/src/cpu_monitor_controller_auto_generated.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
cpu_monitor_controller.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/96b9/src/cpu_monitor_controller.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1_cpu_monitor_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_cpu_monitor_0_0/sim/design_1_cpu_monitor_0_0.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
seg7.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/1a72/src/seg7.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1_seg7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_seg7_0_0/sim/design_1_seg7_0_0.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
cache.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6c7b/src/mem/axi/cache.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
check.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6c7b/src/core/components/pipeline/check.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
clint.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6c7b/src/peripherals/clint.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
core.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6c7b/src/core/core.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
decode.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6c7b/src/core/components/pipeline/decode.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
exec.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6c7b/src/core/components/pipeline/exec.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
fetch.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6c7b/src/core/components/pipeline/fetch.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
interconnect.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6c7b/src/mem/axi/interconnect.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
main.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6c7b/src/core/components/main.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
mem.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6c7b/src/mem/axi/mem.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
mmu.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6c7b/src/core/components/mmu.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
mread.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6c7b/src/core/components/pipeline/mread.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
plic.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6c7b/src/peripherals/plic.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
ram_dualport.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6c7b/src/mem/utils/ram/ram_dualport.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
rom_dualport.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6c7b/src/mem/utils/rom/rom_dualport.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
std_csr.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6c7b/src/core/components/pipeline/register/std_csr.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
std_rv32i.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6c7b/src/core/components/pipeline/register/std_rv32i.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
translate.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6c7b/src/mem/axi/translate.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
trap.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6c7b/src/core/components/pipeline/trap.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
cpu.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/6c7b/src/cpu.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1_cpu_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_cpu_0_0/sim/design_1_cpu_0_0.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1_auto_pc_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1_auto_pc_3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../hardware.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
