
---------- Begin Simulation Statistics ----------
simSeconds                                   0.003276                       # Number of seconds simulated (Second)
simTicks                                   3276183125                       # Number of ticks simulated (Tick)
finalTick                                  3276183125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     12.76                       # Real time elapsed on the host (Second)
hostTickRate                                256710969                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8627140                       # Number of bytes of host memory used (Byte)
simInsts                                      6981262                       # Number of instructions simulated (Count)
simOps                                       11192971                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   547027                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     877041                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          5241894                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.750852                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.331821                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        12121248                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    17360                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       11840979                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   3618                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               945631                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1646354                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                1034                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             5018756                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.359345                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.186319                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1599893     31.88%     31.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    500558      9.97%     41.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    697022     13.89%     55.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    674586     13.44%     69.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    588796     11.73%     80.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    439705      8.76%     89.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    319306      6.36%     96.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    138046      2.75%     98.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     60844      1.21%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               5018756                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   57230     48.85%     48.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     48.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     48.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     48.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     48.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     48.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     48.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     48.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     48.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     48.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     48.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     48.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     48.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    109      0.09%     48.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      1      0.00%     48.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     54      0.05%     48.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     9      0.01%     49.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     49.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     49.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     49.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   36      0.03%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     49.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  32135     27.43%     76.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 24252     20.70%     97.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              3015      2.57%     99.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              303      0.26%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       256064      2.16%      2.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7598267     64.17%     66.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          181      0.00%     66.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         39147      0.33%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       126280      1.07%     67.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1232      0.01%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         6176      0.05%     67.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        21412      0.18%     67.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            5      0.00%     67.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        13412      0.11%     68.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        22417      0.19%     68.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     68.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1525      0.01%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        32768      0.28%     68.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt         2560      0.02%     68.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv         2560      0.02%     68.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult        35332      0.30%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2177746     18.39%     87.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1175363      9.93%     97.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       200268      1.69%     98.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       128264      1.08%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       11840979                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.258912                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              117144                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.009893                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 27604338                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                12413570                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        11164188                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1217138                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   676313                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           599767                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    11091799                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       610260                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                     44748                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            2693                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          223138                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        2411446                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1331813                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       746521                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       225239                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch          911      0.09%      0.09% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        248702     24.36%     24.45% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       259344     25.40%     49.85% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1268      0.12%     49.98% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       470452     46.08%     96.06% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        25309      2.48%     98.54% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.54% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        14896      1.46%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        1020882                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          837      0.59%      0.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        14014      9.92%     10.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        25224     17.86%     28.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          695      0.49%     28.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        88397     62.58%     91.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         5414      3.83%     95.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     95.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         6669      4.72%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        141250                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          173      0.98%      0.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           22      0.13%      1.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          905      5.14%      6.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          250      1.42%      7.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        14838     84.35%     92.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          601      3.42%     95.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     95.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          802      4.56%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        17591                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           74      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       234688     26.68%     26.69% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       234120     26.62%     53.30% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          573      0.07%     53.37% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       382052     43.43%     96.80% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        19895      2.26%     99.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         8227      0.94%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       879629                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           74      0.50%      0.50% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            2      0.01%      0.51% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          657      4.40%      4.91% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          219      1.47%      6.38% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        12796     85.74%     92.11% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          411      2.75%     94.87% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     94.87% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          766      5.13%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        14925                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       224678     22.01%     22.01% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       536545     52.56%     74.57% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       248702     24.36%     98.93% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        10957      1.07%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      1020882                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         7445     46.79%     46.79% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         8383     52.68%     99.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           22      0.14%     99.60% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           63      0.40%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        15913                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            471363                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       255666                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             17591                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           1607                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         8787                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          8804                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              1020882                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 7540                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  616318                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.603711                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            2356                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           16164                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              10957                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5207                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          911      0.09%      0.09% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       248702     24.36%     24.45% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       259344     25.40%     49.85% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1268      0.12%     49.98% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       470452     46.08%     96.06% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        25309      2.48%     98.54% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.54% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        14896      1.46%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      1020882                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          230      0.06%      0.06% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       248702     61.47%     61.53% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1225      0.30%     61.83% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1268      0.31%     62.15% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       137551     34.00%     96.15% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          692      0.17%     96.32% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     96.32% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        14896      3.68%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        404564                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          905     12.00%     12.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     12.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         6034     80.03%     92.03% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          601      7.97%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         7540                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          905     12.00%     12.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     12.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         6034     80.03%     92.03% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          601      7.97%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         7540                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   3276183125                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        16164                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        10957                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         5207                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1052                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        17216                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               274626                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 274621                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              39933                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 234688                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              234686                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 2                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          940784                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           16326                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             16568                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      4883752                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.291879                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.031399                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         2294158     46.98%     46.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          705980     14.46%     61.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          265571      5.44%     66.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          395862      8.11%     74.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          122348      2.51%     77.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           99624      2.04%     79.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           26419      0.54%     80.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          168083      3.44%     83.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          805707     16.50%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      4883752                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       10422                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                234693                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       240540      2.15%      2.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7160535     63.97%     66.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          173      0.00%     66.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        36069      0.32%     66.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       121380      1.08%     67.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     67.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1232      0.01%     67.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     67.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     67.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     67.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     67.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         5658      0.05%     67.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        16858      0.15%     67.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     67.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        11724      0.10%     67.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        21076      0.19%     68.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     68.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     68.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          806      0.01%     68.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     68.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     68.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        32768      0.29%     68.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt         2560      0.02%     68.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv         2560      0.02%     68.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult        35328      0.32%     68.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2065415     18.45%     87.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1121319     10.02%     97.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       190057      1.70%     98.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       126913      1.13%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     11192971                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        805707                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              6981262                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               11192971                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        6981262                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         11192971                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.750852                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.331821                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            3503704                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             580829                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          10685813                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          2255472                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         1248232                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       240540      2.15%      2.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      7160535     63.97%     66.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          173      0.00%     66.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        36069      0.32%     66.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       121380      1.08%     67.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     67.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1232      0.01%     67.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     67.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     67.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     67.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         5658      0.05%     67.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        16858      0.15%     67.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     67.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        11724      0.10%     67.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        21076      0.19%     68.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     68.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     68.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     68.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          806      0.01%     68.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     68.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     68.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     68.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd        32768      0.29%     68.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     68.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt         2560      0.02%     68.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv         2560      0.02%     68.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult        35328      0.32%     68.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     68.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     68.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     68.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     68.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     68.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     68.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     68.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     68.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     68.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     68.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     68.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     68.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     68.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     68.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     68.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     68.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     68.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     68.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     68.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     68.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      2065415     18.45%     87.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      1121319     10.02%     97.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       190057      1.70%     98.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       126913      1.13%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     11192971                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       879629                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       636067                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       243488                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       382052                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       497503                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       234693                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       234688                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data        2419459                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           2419459                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       2419459                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          2419459                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        49027                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           49027                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        49027                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          49027                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   4142728000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   4142728000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   4142728000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   4142728000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      2468486                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       2468486                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      2468486                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      2468486                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.019861                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.019861                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.019861                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.019861                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 84498.908765                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 84498.908765                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 84498.908765                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 84498.908765                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        55284                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          190                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          963                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      57.408100                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    47.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         3127                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              3127                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        32562                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         32562                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        32562                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        32562                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        16465                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        16465                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        16465                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        16465                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1334305000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1334305000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1334305000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1334305000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.006670                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.006670                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.006670                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.006670                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 81038.870331                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 81038.870331                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 81038.870331                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 81038.870331                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  15441                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data         5200                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total         5200                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data           11                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total           11                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       788750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       788750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data         5211                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total         5211                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.002111                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.002111                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 71704.545455                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 71704.545455                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data           11                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total           11                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data     25976250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total     25976250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.002111                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.002111                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data 2361477.272727                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total 2361477.272727                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data         5211                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total         5211                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data         5211                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total         5211                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1179286                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1179286                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        46169                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         46169                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   3895697000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   3895697000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1225455                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1225455                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.037675                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.037675                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 84379.063874                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 84379.063874                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        32558                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        32558                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        13611                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        13611                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1091930750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1091930750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.011107                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.011107                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 80224.138564                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 80224.138564                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1240173                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1240173                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         2858                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         2858                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    247031000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    247031000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1243031                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1243031                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002299                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002299                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 86434.919524                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 86434.919524                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            4                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            4                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2854                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2854                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    242374250                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    242374250                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002296                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002296                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 84924.404345                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 84924.404345                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3276183125                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           998.558208                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               550455                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              15441                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              35.648922                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              226000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   998.558208                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.975154                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.975154                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           71                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          173                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          769                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            4974281                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           4974281                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3276183125                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   707440                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               2577829                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1082492                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                631011                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  19984                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               519247                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1627                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               12382568                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  8142                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            11796231                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           920451                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         2362947                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        1299151                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.250376                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        2663552                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       3475085                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         498159                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        464528                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      13927250                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      8522847                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           3662098                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      5304727                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          693                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             796204                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       3842673                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   43176                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  620                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4431                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1014874                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  4602                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            5018756                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.550152                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.300221                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  2777787     55.35%     55.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   160170      3.19%     58.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   235841      4.70%     63.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   121761      2.43%     65.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   251348      5.01%     70.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   228499      4.55%     75.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    95273      1.90%     77.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   102685      2.05%     79.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1045392     20.83%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              5018756                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               7885658                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.504353                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            1020882                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.194754                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      1149419                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        1009874                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1009874                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1009874                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1009874                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         5000                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            5000                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         5000                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           5000                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    361207999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    361207999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    361207999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    361207999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1014874                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1014874                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1014874                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1014874                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.004927                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.004927                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.004927                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.004927                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 72241.599800                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 72241.599800                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 72241.599800                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 72241.599800                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          465                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           10                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      46.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          883                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           883                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          883                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          883                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         4117                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         4117                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         4117                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         4117                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    292696999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    292696999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    292696999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    292696999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.004057                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.004057                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.004057                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.004057                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 71094.728929                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 71094.728929                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 71094.728929                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 71094.728929                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   3849                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1009874                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1009874                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         5000                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          5000                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    361207999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    361207999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1014874                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1014874                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.004927                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.004927                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 72241.599800                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 72241.599800                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          883                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          883                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         4117                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         4117                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    292696999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    292696999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.004057                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.004057                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 71094.728929                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 71094.728929                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3276183125                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           253.913236                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               539244                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               3860                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             139.700518                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              108000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   253.913236                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.991849                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.991849                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           99                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           90                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           67                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            2033864                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           2033864                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3276183125                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     19984                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     829000                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    27378                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               12138608                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  815                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2411446                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1331813                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  6254                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      8598                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    14922                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           8215                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           9133                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         9161                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                18294                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 11776961                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                11763955                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   8266347                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  12704475                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.244218                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.650664                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          10000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     1128144                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  155974                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  151                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                8215                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  83581                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   25                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    779                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2255472                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.994618                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            20.161298                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2216313     98.26%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  383      0.02%     98.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  545      0.02%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  602      0.03%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 5849      0.26%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  279      0.01%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  252      0.01%     98.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  124      0.01%     98.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  132      0.01%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  160      0.01%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                788      0.03%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1104      0.05%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1000      0.04%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               1120      0.05%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               3913      0.17%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              11911      0.53%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                906      0.04%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3731      0.17%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                816      0.04%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               3210      0.14%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1301      0.06%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                115      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 25      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 26      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 16      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 36      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 49      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 64      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 11      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 24      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              667      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              626                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2255472                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 2360968                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1299170                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      3410                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       374                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3276183125                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1015521                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       975                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3276183125                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   3276183125                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  19984                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   958405                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1154730                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          11617                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1446492                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1427528                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               12283492                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 20216                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 283173                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  71643                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 848588                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             536                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            19132842                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    39454992                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 14648256                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    551846                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              17311413                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1821420                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     770                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 758                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   3398059                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         16205950                       # The number of ROB reads (Count)
system.cpu.rob.writes                        24402734                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  6981262                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   11192971                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    69                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       625                       # Clock period in ticks (Tick)
system.cpu_clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.l2bus.transDist::ReadResp                17726                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty           4595                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict              24426                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                 11                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                11                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                2855                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               2855                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           17727                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        12068                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port        48393                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    60461                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       262528                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      1253888                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   1516416                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              9745                       # Total snoops (Count)
system.l2bus.snoopTraffic                       94848                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               30324                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.017643                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.131902                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     29790     98.24%     98.24% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       533      1.76%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         1      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 2                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 30324                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3276183125                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             63553875                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy            12365493                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            49417988                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           39883                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        19296                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests           61                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               467                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          466                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst              1628                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data              5165                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                 6793                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst             1628                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data             5165                       # number of overall hits (Count)
system.l2cache.overallHits::total                6793                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            2475                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data           11300                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              13775                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           2475                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data          11300                       # number of overall misses (Count)
system.l2cache.overallMisses::total             13775                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    246955625                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data   1179897500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    1426853125                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    246955625                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data   1179897500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   1426853125                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          4103                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         16465                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            20568                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         4103                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        16465                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           20568                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.603217                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.686304                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.669730                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.603217                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.686304                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.669730                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 99780.050505                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 104415.707965                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 103582.803993                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 99780.050505                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 104415.707965                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 103582.803993                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            1468                       # number of writebacks (Count)
system.l2cache.writebacks::total                 1468                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         2475                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data        11300                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          13775                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         2475                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data        11300                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         13775                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst    197475625                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    953897500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   1151373125                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst    197475625                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    953897500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total   1151373125                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.603217                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.686304                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.669730                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.603217                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.686304                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.669730                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 79788.131313                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 84415.707965                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 83584.255898                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 79788.131313                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 84415.707965                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 83584.255898                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                      9731                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          367                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          367                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data           669                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total              669                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         2186                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           2186                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    220924000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    220924000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         2855                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         2855                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.765674                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.765674                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 101063.129003                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 101063.129003                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         2186                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         2186                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    177204000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    177204000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.765674                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.765674                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 81063.129003                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 81063.129003                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst         1628                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data         4496                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total         6124                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         2475                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         9114                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total        11589                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst    246955625                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data    958973500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total   1205929125                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         4103                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data        13610                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        17713                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.603217                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.669655                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.654265                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 99780.050505                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 105219.826640                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 104058.083096                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         2475                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         9114                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total        11589                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst    197475625                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    776693500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    974169125                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.603217                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.669655                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.654265                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 79788.131313                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 85219.826640                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 84059.808870                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data            7                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               7                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.misses::cpu.data            4                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.misses::total             4                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.accesses::cpu.data           11                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total           11                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.missRate::cpu.data     0.363636                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.missRate::total     0.363636                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMisses::cpu.data            4                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMisses::total            4                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMissLatency::cpu.data       127000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissLatency::total       127000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissRate::cpu.data     0.363636                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMissRate::total     0.363636                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data        31750                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMshrMissLatency::total        31750                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks         3127                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total         3127                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks         3127                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total         3127                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   3276183125                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             3894.364436                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   26488                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  9731                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.722022                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  87000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    20.626050                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   759.237681                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  3114.500704                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.005036                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.185361                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.760376                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.950773                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             109                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             196                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3            3791                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                332627                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               332627                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3276183125                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples      1468.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      2474.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     11287.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.002764462750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            85                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            85                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                29400                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                1357                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        13774                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        1468                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      13774                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      1468                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      13                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.53                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       22.09                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  13774                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  1468                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    10397                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     2537                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      700                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      119                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        8                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      40                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      41                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      85                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      87                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      85                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      86                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      85                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      85                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      85                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      85                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           85                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean             161                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     107.900904                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     391.183035                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127             53     62.35%     62.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255           26     30.59%     92.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383            5      5.88%     98.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-3711            1      1.18%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             85                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           85                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.964706                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.933403                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.040227                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                45     52.94%     52.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                38     44.71%     97.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 2      2.35%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             85                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      832                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   881536                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 93952                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               269074092.12664205                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               28677273.64904243                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     3276141250                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      214941.69                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       158336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       722368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        92288                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 48329410.768209114671                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 220490727.300232946873                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 28169365.532642498612                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         2474                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        11300                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         1468                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     67366625                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    359430000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  68401338250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27229.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     31807.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  46594917.06                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       158336                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       723200                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          881536                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       158336                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       158336                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        93952                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        93952                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          2474                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         11300                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            13774                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         1468                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            1468                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        48329411                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       220744681                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          269074092                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     48329411                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       48329411                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     28677274                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          28677274                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     28677274                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       48329411                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      220744681                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         297751366                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 13761                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 1442                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           929                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1071                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           960                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           979                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           959                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           968                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           916                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           793                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           880                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           992                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          832                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          791                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          774                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          689                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          564                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          664                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            48                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           161                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           201                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           125                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           129                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           105                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           135                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           115                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            44                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            36                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          133                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           76                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           61                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           57                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                168777875                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               68805000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           426796625                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12264.94                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            31014.94                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 9236                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                1076                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             67.12                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            74.62                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         4878                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   199.124231                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   128.883096                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   237.233057                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         2321     47.58%     47.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         1459     29.91%     77.49% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          384      7.87%     85.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          206      4.22%     89.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          117      2.40%     91.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           85      1.74%     93.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           57      1.17%     94.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           51      1.05%     95.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          198      4.06%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         4878                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             880704                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten           92288                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               268.820138                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                28.169366                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.32                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.10                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.22                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                67.83                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3276183125                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         17828580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          9445755                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        54085500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        5319180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 258148800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    782800380                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    598854240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     1726482435                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    526.979833                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1550038375                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    109200000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   1616944750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         17093160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          9066255                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        44168040                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        2208060                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 258148800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    720646440                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    651194400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     1702525155                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    519.667274                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   1686316000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    109200000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   1480667125                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   3276183125                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               11588                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1468                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              8163                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 4                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2186                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2186                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          11588                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port        37183                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total        37183                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   37183                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       975488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       975488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   975488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              13778                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    13778    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                13778                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3276183125                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            34766875                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           73738875                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          23409                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         9635                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
