Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,114
design__instance__area,1493.25
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.000025909117539413273
power__switching__total,0.000007379680027952418
power__leakage__total,0.0000017145994206657633
power__total,0.00003500339516904205
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2534225401259593
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2507445710925228
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09773526709024637
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.343493576637975
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.097735
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.521559
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2569630414516211
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25068825502800596
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6156291206622614
timing__setup__ws__corner:nom_slow_1p08V_125C,10.773505059675044
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.615629
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.829742
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2547935268222674
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2507142897586697
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2892470789198729
timing__setup__ws__corner:nom_typ_1p20V_25C,11.138461135365167
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.289247
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.920578
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2534225401259593
clock__skew__worst_setup,0.25068825502800596
timing__hold__ws,0.09773526709024637
timing__setup__ws,10.773505059675044
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.097735
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.829742
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,114
design__instance__area__stdcell,1493.25
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0515955
design__instance__utilization__stdcell,0.0515955
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,7
design__instance__area__class:buffer,63.504
design__instance__count__class:inverter,9
design__instance__area__class:inverter,54.432
design__instance__count__class:sequential_cell,9
design__instance__area__class:sequential_cell,424.57
design__instance__count__class:multi_input_combinational_cell,47
design__instance__area__class:multi_input_combinational_cell,471.744
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,38
design__instance__area__class:timing_repair_buffer,446.342
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,5045.17
design__violations,0
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,27.216
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,17
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,141
route__net__special,2
route__drc_errors__iter:0,51
route__wirelength__iter:0,5173
route__drc_errors__iter:1,12
route__wirelength__iter:1,5151
route__drc_errors__iter:2,9
route__wirelength__iter:2,5155
route__drc_errors__iter:3,0
route__wirelength__iter:3,5128
route__drc_errors,0
route__wirelength,5128
route__vias,670
route__vias__singlecut,670
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,171.595
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,10
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,10
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,10
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,10
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000210313
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000239348
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,4.36535E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000239348
design_powergrid__voltage__worst,0.00000239348
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,0.00000239348
design_powergrid__drop__worst__net:VPWR,0.00000210313
design_powergrid__voltage__worst__net:VGND,0.00000239348
design_powergrid__drop__worst__net:VGND,0.00000239348
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,4.3900000000000000025145358885370061585717849084176123142242431640625E-7
ir__drop__worst,0.00000209999999999999979909191642757360085624895873479545116424560546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
