sv xpm  \
"E:/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog blk_mem_gen_v8_4_10  \
"../../ipstatic/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib  \
"../../../Vivado_Project_JPEG_Compression.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" \
"../../../Vivado_Project_JPEG_Compression.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/dct_top_2.v" \
"../../../../jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/do_dct.v" \
"../../../../jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/imrx.v" \
"../../../../jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/imtx.v" \
"../../../../jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/matmul.v" \
"../../../../jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/slow_clock.v" \
"../../../../jaskirat/combined_everyhting/project_1/project_1.srcs/sources_1/new/topmodule.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
