;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 31, #124
	JMP @12, #200
	SLT 210, 30
	SPL 26, #101
	JMP 26, #101
	JMZ <404, 20
	ADD 126, 103
	JMP <1, 6
	JMZ 31, #124
	DJN -1, @-20
	DJN -1, @-20
	SLT -696, <200
	SUB 12, @10
	MOV -696, <200
	JMZ 401, 20
	JMN -6, @-0
	SUB #-20, -4
	MOV 0, 200
	SLT -696, <200
	JMN @962, 0
	SUB 0, 1
	SUB #72, @200
	SUB 26, 101
	SUB 0, 1
	SUB @1, 6
	JMP -696, @200
	SUB @121, 106
	SLT -696, <200
	SLT 0, 200
	SUB 0, 1
	SUB @1, 6
	SUB <0, @102
	SUB <0, @102
	ADD 210, 60
	JMZ 31, #124
	MOV 401, 20
	SUB @121, 103
	CMP -207, <-120
	SPL <3, #-12
	SUB #72, @200
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	ADD #113, 29
	MOV -1, <-20
	MOV -1, <-20
