{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543501397845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543501397845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 22:23:17 2018 " "Processing started: Thu Nov 29 22:23:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543501397845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543501397845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab11 -c lab11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab11 -c lab11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543501397845 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543501398265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543501398265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "C:/Users/User/Desktop/lab11/clkgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543501406485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543501406485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codechange.v 1 1 " "Found 1 design units, including 1 entities, in source file codechange.v" { { "Info" "ISGN_ENTITY_NAME" "1 codeChange " "Found entity 1: codeChange" {  } { { "codeChange.v" "" { Text "C:/Users/User/Desktop/lab11/codeChange.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543501406485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543501406485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab11.v 1 1 " "Found 1 design units, including 1 entities, in source file lab11.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab11 " "Found entity 1: lab11" {  } { { "lab11.v" "" { Text "C:/Users/User/Desktop/lab11/lab11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543501406485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543501406485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numtoled.v 1 1 " "Found 1 design units, including 1 entities, in source file numtoled.v" { { "Info" "ISGN_ENTITY_NAME" "1 numToled " "Found entity 1: numToled" {  } { { "numToled.v" "" { Text "C:/Users/User/Desktop/lab11/numToled.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543501406485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543501406485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newkeyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file newkeyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 newkeyboard " "Found entity 1: newkeyboard" {  } { { "newkeyboard.v" "" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543501406485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543501406485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaram.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGARam " "Found entity 1: VGARam" {  } { { "VGARam.v" "" { Text "C:/Users/User/Desktop/lab11/VGARam.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543501406495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543501406495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newvga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file newvga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 newvga_ctrl " "Found entity 1: newvga_ctrl" {  } { { "newvga_ctrl.v" "" { Text "C:/Users/User/Desktop/lab11/newvga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543501406495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543501406495 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vag_sync lab11.v(39) " "Verilog HDL Implicit Net warning at lab11.v(39): created implicit net for \"vag_sync\"" {  } { { "lab11.v" "" { Text "C:/Users/User/Desktop/lab11/lab11.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543501406495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab11 " "Elaborating entity \"lab11\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543501406555 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vag_sync lab11.v(39) " "Verilog HDL or VHDL warning at lab11.v(39): object \"vag_sync\" assigned a value but never read" {  } { { "lab11.v" "" { Text "C:/Users/User/Desktop/lab11/lab11.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543501406565 "|lab11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab11.v(41) " "Verilog HDL assignment warning at lab11.v(41): truncated value with size 32 to match size of target (10)" {  } { { "lab11.v" "" { Text "C:/Users/User/Desktop/lab11/lab11.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543501406565 "|lab11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab11.v(42) " "Verilog HDL assignment warning at lab11.v(42): truncated value with size 32 to match size of target (10)" {  } { { "lab11.v" "" { Text "C:/Users/User/Desktop/lab11/lab11.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543501406565 "|lab11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab11.v(43) " "Verilog HDL assignment warning at lab11.v(43): truncated value with size 32 to match size of target (10)" {  } { { "lab11.v" "" { Text "C:/Users/User/Desktop/lab11/lab11.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543501406565 "|lab11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab11.v(44) " "Verilog HDL assignment warning at lab11.v(44): truncated value with size 32 to match size of target (10)" {  } { { "lab11.v" "" { Text "C:/Users/User/Desktop/lab11/lab11.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543501406565 "|lab11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab11.v(47) " "Verilog HDL assignment warning at lab11.v(47): truncated value with size 32 to match size of target (10)" {  } { { "lab11.v" "" { Text "C:/Users/User/Desktop/lab11/lab11.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543501406565 "|lab11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab11.v(48) " "Verilog HDL assignment warning at lab11.v(48): truncated value with size 32 to match size of target (10)" {  } { { "lab11.v" "" { Text "C:/Users/User/Desktop/lab11/lab11.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543501406565 "|lab11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 lab11.v(119) " "Verilog HDL assignment warning at lab11.v(119): truncated value with size 32 to match size of target (26)" {  } { { "lab11.v" "" { Text "C:/Users/User/Desktop/lab11/lab11.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543501406565 "|lab11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text.data_a 0 lab11.v(25) " "Net \"text.data_a\" at lab11.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "lab11.v" "" { Text "C:/Users/User/Desktop/lab11/lab11.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543501406565 "|lab11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text.waddr_a 0 lab11.v(25) " "Net \"text.waddr_a\" at lab11.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "lab11.v" "" { Text "C:/Users/User/Desktop/lab11/lab11.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543501406565 "|lab11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text.we_a 0 lab11.v(25) " "Net \"text.we_a\" at lab11.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "lab11.v" "" { Text "C:/Users/User/Desktop/lab11/lab11.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543501406565 "|lab11"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_sync lab11.v(36) " "Output port \"vga_sync\" at lab11.v(36) has no driver" {  } { { "lab11.v" "" { Text "C:/Users/User/Desktop/lab11/lab11.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543501406565 "|lab11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:my_vgaclk " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:my_vgaclk\"" {  } { { "lab11.v" "my_vgaclk" { Text "C:/Users/User/Desktop/lab11/lab11.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543501406565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numToled numToled:func3 " "Elaborating entity \"numToled\" for hierarchy \"numToled:func3\"" {  } { { "lab11.v" "func3" { Text "C:/Users/User/Desktop/lab11/lab11.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543501406565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newvga_ctrl newvga_ctrl:func1 " "Elaborating entity \"newvga_ctrl\" for hierarchy \"newvga_ctrl:func1\"" {  } { { "lab11.v" "func1" { Text "C:/Users/User/Desktop/lab11/lab11.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543501406565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGARam newvga_ctrl:func1\|VGARam:vgaram " "Elaborating entity \"VGARam\" for hierarchy \"newvga_ctrl:func1\|VGARam:vgaram\"" {  } { { "newvga_ctrl.v" "vgaram" { Text "C:/Users/User/Desktop/lab11/newvga_ctrl.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543501406575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram newvga_ctrl:func1\|VGARam:vgaram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"newvga_ctrl:func1\|VGARam:vgaram\|altsyncram:altsyncram_component\"" {  } { { "VGARam.v" "altsyncram_component" { Text "C:/Users/User/Desktop/lab11/VGARam.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543501406645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "newvga_ctrl:func1\|VGARam:vgaram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"newvga_ctrl:func1\|VGARam:vgaram\|altsyncram:altsyncram_component\"" {  } { { "VGARam.v" "" { Text "C:/Users/User/Desktop/lab11/VGARam.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543501406645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "newvga_ctrl:func1\|VGARam:vgaram\|altsyncram:altsyncram_component " "Instantiated megafunction \"newvga_ctrl:func1\|VGARam:vgaram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501406645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501406645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501406645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501406645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501406645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../initial.mif " "Parameter \"init_file\" = \"../initial.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501406645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501406645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501406645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2100 " "Parameter \"numwords_a\" = \"2100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501406645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2100 " "Parameter \"numwords_b\" = \"2100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501406645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501406645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501406645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501406645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501406645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501406645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501406645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501406645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501406645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501406645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501406645 ""}  } { { "VGARam.v" "" { Text "C:/Users/User/Desktop/lab11/VGARam.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543501406645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g1v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g1v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g1v1 " "Found entity 1: altsyncram_g1v1" {  } { { "db/altsyncram_g1v1.tdf" "" { Text "C:/Users/User/Desktop/lab11/db/altsyncram_g1v1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543501406685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543501406685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g1v1 newvga_ctrl:func1\|VGARam:vgaram\|altsyncram:altsyncram_component\|altsyncram_g1v1:auto_generated " "Elaborating entity \"altsyncram_g1v1\" for hierarchy \"newvga_ctrl:func1\|VGARam:vgaram\|altsyncram:altsyncram_component\|altsyncram_g1v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543501406685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newkeyboard newkeyboard:func2 " "Elaborating entity \"newkeyboard\" for hierarchy \"newkeyboard:func2\"" {  } { { "lab11.v" "func2" { Text "C:/Users/User/Desktop/lab11/lab11.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543501406695 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "waddr3 newkeyboard.v(16) " "Verilog HDL or VHDL warning at newkeyboard.v(16): object \"waddr3\" assigned a value but never read" {  } { { "newkeyboard.v" "" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543501406695 "|lab11|newkeyboard:func2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ptr5 newkeyboard.v(21) " "Verilog HDL or VHDL warning at newkeyboard.v(21): object \"ptr5\" assigned a value but never read" {  } { { "newkeyboard.v" "" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543501406695 "|lab11|newkeyboard:func2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 newkeyboard.v(30) " "Verilog HDL assignment warning at newkeyboard.v(30): truncated value with size 32 to match size of target (8)" {  } { { "newkeyboard.v" "" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543501406695 "|lab11|newkeyboard:func2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 newkeyboard.v(31) " "Verilog HDL assignment warning at newkeyboard.v(31): truncated value with size 32 to match size of target (8)" {  } { { "newkeyboard.v" "" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543501406695 "|lab11|newkeyboard:func2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 newkeyboard.v(32) " "Verilog HDL assignment warning at newkeyboard.v(32): truncated value with size 32 to match size of target (12)" {  } { { "newkeyboard.v" "" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543501406695 "|lab11|newkeyboard:func2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 newkeyboard.v(33) " "Verilog HDL assignment warning at newkeyboard.v(33): truncated value with size 32 to match size of target (5)" {  } { { "newkeyboard.v" "" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543501406695 "|lab11|newkeyboard:func2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 newkeyboard.v(34) " "Verilog HDL assignment warning at newkeyboard.v(34): truncated value with size 32 to match size of target (12)" {  } { { "newkeyboard.v" "" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543501406695 "|lab11|newkeyboard:func2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 newkeyboard.v(35) " "Verilog HDL assignment warning at newkeyboard.v(35): truncated value with size 32 to match size of target (12)" {  } { { "newkeyboard.v" "" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543501406695 "|lab11|newkeyboard:func2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 newkeyboard.v(36) " "Verilog HDL assignment warning at newkeyboard.v(36): truncated value with size 32 to match size of target (12)" {  } { { "newkeyboard.v" "" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543501406695 "|lab11|newkeyboard:func2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 newkeyboard.v(37) " "Verilog HDL assignment warning at newkeyboard.v(37): truncated value with size 32 to match size of target (12)" {  } { { "newkeyboard.v" "" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543501406695 "|lab11|newkeyboard:func2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 newkeyboard.v(114) " "Verilog HDL assignment warning at newkeyboard.v(114): truncated value with size 32 to match size of target (8)" {  } { { "newkeyboard.v" "" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543501406695 "|lab11|newkeyboard:func2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 newkeyboard.v(115) " "Verilog HDL assignment warning at newkeyboard.v(115): truncated value with size 32 to match size of target (12)" {  } { { "newkeyboard.v" "" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543501406695 "|lab11|newkeyboard:func2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 newkeyboard.v(117) " "Verilog HDL assignment warning at newkeyboard.v(117): truncated value with size 32 to match size of target (12)" {  } { { "newkeyboard.v" "" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543501406695 "|lab11|newkeyboard:func2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 newkeyboard.v(129) " "Verilog HDL assignment warning at newkeyboard.v(129): truncated value with size 32 to match size of target (8)" {  } { { "newkeyboard.v" "" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543501406695 "|lab11|newkeyboard:func2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 newkeyboard.v(160) " "Verilog HDL assignment warning at newkeyboard.v(160): truncated value with size 32 to match size of target (12)" {  } { { "newkeyboard.v" "" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543501406695 "|lab11|newkeyboard:func2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 newkeyboard.v(171) " "Verilog HDL assignment warning at newkeyboard.v(171): truncated value with size 32 to match size of target (12)" {  } { { "newkeyboard.v" "" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543501406695 "|lab11|newkeyboard:func2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 newkeyboard.v(182) " "Verilog HDL assignment warning at newkeyboard.v(182): truncated value with size 32 to match size of target (12)" {  } { { "newkeyboard.v" "" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543501406695 "|lab11|newkeyboard:func2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 newkeyboard.v(191) " "Verilog HDL assignment warning at newkeyboard.v(191): truncated value with size 32 to match size of target (12)" {  } { { "newkeyboard.v" "" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543501406695 "|lab11|newkeyboard:func2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 newkeyboard.v(200) " "Verilog HDL assignment warning at newkeyboard.v(200): truncated value with size 32 to match size of target (8)" {  } { { "newkeyboard.v" "" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543501406695 "|lab11|newkeyboard:func2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 newkeyboard.v(203) " "Verilog HDL assignment warning at newkeyboard.v(203): truncated value with size 32 to match size of target (12)" {  } { { "newkeyboard.v" "" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543501406695 "|lab11|newkeyboard:func2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 newkeyboard.v(208) " "Verilog HDL assignment warning at newkeyboard.v(208): truncated value with size 32 to match size of target (12)" {  } { { "newkeyboard.v" "" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543501406695 "|lab11|newkeyboard:func2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeChange newkeyboard:func2\|codeChange:func " "Elaborating entity \"codeChange\" for hierarchy \"newkeyboard:func2\|codeChange:func\"" {  } { { "newkeyboard.v" "func" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543501406735 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "text_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"text_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543501407285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543501407285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543501407285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543501407285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543501407285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543501407285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543501407285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543501407285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543501407285 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab11.ram0_lab11_6d31bd5.hdl.mif " "Parameter INIT_FILE set to db/lab11.ram0_lab11_6d31bd5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543501407285 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1543501407285 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543501407285 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "newkeyboard:func2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"newkeyboard:func2\|Div0\"" {  } { { "newkeyboard.v" "Div0" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543501407285 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "lab11.v" "Div0" { Text "C:/Users/User/Desktop/lab11/lab11.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543501407285 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "lab11.v" "Mod0" { Text "C:/Users/User/Desktop/lab11/lab11.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543501407285 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "lab11.v" "Mod1" { Text "C:/Users/User/Desktop/lab11/lab11.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543501407285 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "newkeyboard:func2\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"newkeyboard:func2\|Mod3\"" {  } { { "newkeyboard.v" "Mod3" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 208 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543501407285 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "newkeyboard:func2\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"newkeyboard:func2\|Mod2\"" {  } { { "newkeyboard.v" "Mod2" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 203 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543501407285 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "newkeyboard:func2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"newkeyboard:func2\|Mod0\"" {  } { { "newkeyboard.v" "Mod0" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543501407285 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "lab11.v" "Mod2" { Text "C:/Users/User/Desktop/lab11/lab11.v" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543501407285 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543501407285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:text_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:text_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543501407305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:text_rtl_0 " "Instantiated megafunction \"altsyncram:text_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab11.ram0_lab11_6d31bd5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab11.ram0_lab11_6d31bd5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407305 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543501407305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_thc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_thc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_thc1 " "Found entity 1: altsyncram_thc1" {  } { { "db/altsyncram_thc1.tdf" "" { Text "C:/Users/User/Desktop/lab11/db/altsyncram_thc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543501407345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543501407345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "newkeyboard:func2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"newkeyboard:func2\|lpm_divide:Div0\"" {  } { { "newkeyboard.v" "" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543501407375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "newkeyboard:func2\|lpm_divide:Div0 " "Instantiated megafunction \"newkeyboard:func2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407375 ""}  } { { "newkeyboard.v" "" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543501407375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jbm " "Found entity 1: lpm_divide_jbm" {  } { { "db/lpm_divide_jbm.tdf" "" { Text "C:/Users/User/Desktop/lab11/db/lpm_divide_jbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543501407415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543501407415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/User/Desktop/lab11/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543501407425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543501407425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/User/Desktop/lab11/db/alt_u_div_ove.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543501407435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543501407435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "lab11.v" "" { Text "C:/Users/User/Desktop/lab11/lab11.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543501407445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407445 ""}  } { { "lab11.v" "" { Text "C:/Users/User/Desktop/lab11/lab11.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543501407445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "C:/Users/User/Desktop/lab11/db/lpm_divide_ebm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543501407485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543501407485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/User/Desktop/lab11/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543501407495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543501407495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "C:/Users/User/Desktop/lab11/db/alt_u_div_eve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543501407515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543501407515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "lab11.v" "" { Text "C:/Users/User/Desktop/lab11/lab11.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543501407515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407515 ""}  } { { "lab11.v" "" { Text "C:/Users/User/Desktop/lab11/lab11.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543501407515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "C:/Users/User/Desktop/lab11/db/lpm_divide_h3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543501407555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543501407555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "lab11.v" "" { Text "C:/Users/User/Desktop/lab11/lab11.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543501407565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407565 ""}  } { { "lab11.v" "" { Text "C:/Users/User/Desktop/lab11/lab11.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543501407565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m3m " "Found entity 1: lpm_divide_m3m" {  } { { "db/lpm_divide_m3m.tdf" "" { Text "C:/Users/User/Desktop/lab11/db/lpm_divide_m3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543501407605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543501407605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "newkeyboard:func2\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"newkeyboard:func2\|lpm_divide:Mod3\"" {  } { { "newkeyboard.v" "" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 208 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543501407615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "newkeyboard:func2\|lpm_divide:Mod3 " "Instantiated megafunction \"newkeyboard:func2\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407615 ""}  } { { "newkeyboard.v" "" { Text "C:/Users/User/Desktop/lab11/newkeyboard.v" 208 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543501407615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_35m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_35m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_35m " "Found entity 1: lpm_divide_35m" {  } { { "db/lpm_divide_35m.tdf" "" { Text "C:/Users/User/Desktop/lab11/db/lpm_divide_35m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543501407655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543501407655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "C:/Users/User/Desktop/lab11/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543501407665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543501407665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/User/Desktop/lab11/db/alt_u_div_i2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543501407685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543501407685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "lab11.v" "" { Text "C:/Users/User/Desktop/lab11/lab11.v" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543501407715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 27 " "Parameter \"LPM_WIDTHN\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 26 " "Parameter \"LPM_WIDTHD\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543501407715 ""}  } { { "lab11.v" "" { Text "C:/Users/User/Desktop/lab11/lab11.v" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543501407715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d5m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_d5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d5m " "Found entity 1: lpm_divide_d5m" {  } { { "db/lpm_divide_d5m.tdf" "" { Text "C:/Users/User/Desktop/lab11/db/lpm_divide_d5m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543501407755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543501407755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_gnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_gnh " "Found entity 1: sign_div_unsign_gnh" {  } { { "db/sign_div_unsign_gnh.tdf" "" { Text "C:/Users/User/Desktop/lab11/db/sign_div_unsign_gnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543501407765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543501407765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_63f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_63f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_63f " "Found entity 1: alt_u_div_63f" {  } { { "db/alt_u_div_63f.tdf" "" { Text "C:/Users/User/Desktop/lab11/db/alt_u_div_63f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543501407805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543501407805 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543501408085 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync GND " "Pin \"vga_sync\" is stuck at GND" {  } { { "lab11.v" "" { Text "C:/Users/User/Desktop/lab11/lab11.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543501408735 "|lab11|vga_sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543501408735 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543501408835 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543501409555 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543501409555 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1386 " "Implemented 1386 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543501409695 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543501409695 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1319 " "Implemented 1319 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543501409695 ""} { "Info" "ICUT_CUT_TM_RAMS" "20 " "Implemented 20 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543501409695 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543501409695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "717 " "Peak virtual memory: 717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543501409715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 22:23:29 2018 " "Processing ended: Thu Nov 29 22:23:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543501409715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543501409715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543501409715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543501409715 ""}
