/*
 * akm4951.h  --  AKM4951 Soc Audio driver
 *
 * Copyright (C) 2016 Ingenic Semiconductor Co., Ltd.
 *  http://www.ingenic.com
 *
 * Author: tjin<tao.jin@ingenic.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __AKM4951_H__
#define __AKM4951_H__

extern void spk_unmute(void);
extern void spk_mute(void);

enum {
    /* Codec Register */
    POWER_MANAGE_1            = 0x00,
    POWER_MANAGE_2            = 0x01,
    SIGNAL_SELECT_1         = 0x02,
    SIGNAL_SELECT_2         = 0x03,
    MODE_CONTROL_3          = 0x07,
    ALC_MODE_CONTROL        = 0x0B,
    LCH_INPUT_VOLUME        = 0x0D,
    RCH_INPUT_VOLUME        = 0x0E,
    LCH_DIGITAL_VOLUME      = 0x13,
    RCH_DIGITAL_VOLUME      = 0x14,
    AUTO_HPF_CONTROL        = 0x1A,
    DIGITAL_FILTER_MODE     = 0x1D,
    DIGITAL_FILTER_SELECT       = 0x30,
    AKM4951_REGNUM,
};

/* akm4951 registers from 0x02 to 0x4F init */
unsigned char akm4951_registers[][2] = {
    { 0x00 ,0x83 },
    { 0x02 ,0x00 },//headphone out
//    { 0x02 ,0xa0 },//speaker out & lineout
//    { 0x02 ,0xa0 },//speaker & headphone out
    { 0x03 ,0x05 }, //lin2 default
    { 0x04 ,0x07 }, // enable DAC to Stereo Line Amplifier
    { 0x05 ,0x7b },
#ifdef CONFIG_SND_ASOC_AKM4951_AEC_MODE
    { 0x06 ,0x0b },  //48KHZ sample rate
#else
    { 0x06 ,0x0f },  //44.1KHZ sample rate
#endif
    { 0x07 ,0x20 },  //soft mute default
    { 0x08 ,0x00 },
    { 0x09 ,0x00 },
    { 0x0A ,0x60 },
    { 0x0B ,0x00 },
    { 0x0C ,0x91 },
    { 0x0D ,0x91 },
    { 0x0E ,0x91 },
    /* 0x0F is read only register */
    { 0x10 ,0x80 },
    { 0x11 ,0x80 },
    { 0x12 ,0x00 },
    { 0x13 ,0x2f },  //replay volume
    { 0x14 ,0x2f },  //replay volume
    { 0x15 ,0x00 },
    { 0x16 ,0x00 },
    { 0x17 ,0x00 },
    { 0x18 ,0x00 },
    { 0x19 ,0x00 },
    { 0x1A ,0x0c },  //disable wind filter
//    { 0x1B ,0x04 },  //HPF1
    { 0x1C ,0x21 },  //HPF LPF EQ0
    { 0x1D ,0x05 },  //enable i2s replay
    /* HPF LPF EQ registers */
    { 0x1E ,0xC0 },
    { 0x1F ,0x1F },
    { 0x20 ,0x80 },
    { 0x21 ,0x20 },
    { 0x22 ,0x2F },
    { 0x23 ,0x13 },
    { 0x24 ,0x5D },
    { 0x25 ,0x06 },
    { 0x26 ,0xA6 },
    { 0x27 ,0x0C },
    { 0x28 ,0x86 },
    { 0x29 ,0x2D },
    { 0x2A ,0xFF },
    { 0x2B ,0x11 },
    { 0x2C ,0xF0 },
    { 0x2D ,0xE3 },
    { 0x2E ,0x38 },
    { 0x2F ,0xF0 },
    { 0x30 ,0x0F },
    /* 0x31 is read only register */
    { 0x32 ,0x10 },
    { 0x33 ,0x00 },
    { 0x34 ,0x93 },
    { 0x35 ,0x3F },
    { 0x36 ,0x6B },
    { 0x37 ,0xE0 },
    { 0x38 ,0x1A },
    { 0x39 ,0x00 },
    { 0x3A ,0x29 },
    { 0x3B ,0x3F },
    { 0x3C ,0xD4 },
    { 0x3D ,0xE0 },
    { 0x3E ,0xD5 },
    { 0x3F ,0xFB },
    { 0x40 ,0x0C },
    { 0x41 ,0x16 },
    { 0x42 ,0xCA },
    { 0x43 ,0xFB },
    { 0x44 ,0x8F },
    { 0x45 ,0x05 },
    { 0x46 ,0x24 },
    { 0x47 ,0xF2 },
    { 0x48 ,0xCA },
    { 0x49 ,0xFB },
    { 0x4A ,0x00 },
    { 0x4B ,0x00 },
    { 0x4C ,0xD3 },
    { 0x4D ,0xE7 },
    { 0x4E ,0xD4 },
    { 0x4F ,0xE0 },
};

#endif
