<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ctl_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ctl_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ctl_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="simulation_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="simulation_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="simulation_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="single_cpu.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="single_cpu.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="single_cpu.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="single_cpu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="single_cpu.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="single_cpu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="single_cpu.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="single_cpu.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="single_cpu.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="single_cpu.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="single_cpu.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="single_cpu.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="single_cpu.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="single_cpu.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="single_cpu.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="single_cpu.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="single_cpu.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="single_cpu.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="single_cpu.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="single_cpu.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="single_cpu.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="single_cpu.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="single_cpu.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="single_cpu_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="single_cpu_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="single_cpu_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="single_cpu_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="single_cpu_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="single_cpu_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="single_cpu_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="single_cpu_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="single_cpu_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="single_cpu_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="single_cpu_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="single_cpu_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="single_cpu_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="single_cpu_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="single_cpu_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="single_ctl.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="single_ctl.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="single_ctl.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="single_ctl.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="single_ctl.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="single_ctl.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="single_ctl.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="single_ctl.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="single_ctl_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="single_ctl_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="single_ctl_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1427903117" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1427903117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427951434" xil_pn:in_ck="6298513707690009082" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1427951434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ctl_test.v"/>
      <outfile xil_pn:name="dff.v"/>
      <outfile xil_pn:name="macro.vh"/>
      <outfile xil_pn:name="sel.v"/>
      <outfile xil_pn:name="simulation.v"/>
      <outfile xil_pn:name="single_add.v"/>
      <outfile xil_pn:name="single_aluc.v"/>
      <outfile xil_pn:name="single_cpu.v"/>
      <outfile xil_pn:name="single_ctl.v"/>
      <outfile xil_pn:name="single_mux.v"/>
      <outfile xil_pn:name="single_pc.v"/>
      <outfile xil_pn:name="single_pc_plus4.v"/>
      <outfile xil_pn:name="single_signext.v"/>
      <outfile xil_pn:name="top.v"/>
    </transform>
    <transform xil_pn:end_ts="1427903117" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5587282922163987268" xil_pn:start_ts="1427903117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427903117" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1446132841879645306" xil_pn:start_ts="1427903117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427905127" xil_pn:in_ck="-8473195124569444009" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1621105780723940237" xil_pn:start_ts="1427905127">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/c_dat_mem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/c_dat_mem.v"/>
      <outfile xil_pn:name="ipcore_dir/c_instr_mem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/c_instr_mem.v"/>
    </transform>
    <transform xil_pn:end_ts="1427951434" xil_pn:in_ck="6298513707690009082" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1427951434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ctl_test.v"/>
      <outfile xil_pn:name="dff.v"/>
      <outfile xil_pn:name="macro.vh"/>
      <outfile xil_pn:name="sel.v"/>
      <outfile xil_pn:name="simulation.v"/>
      <outfile xil_pn:name="single_add.v"/>
      <outfile xil_pn:name="single_aluc.v"/>
      <outfile xil_pn:name="single_cpu.v"/>
      <outfile xil_pn:name="single_ctl.v"/>
      <outfile xil_pn:name="single_mux.v"/>
      <outfile xil_pn:name="single_pc.v"/>
      <outfile xil_pn:name="single_pc_plus4.v"/>
      <outfile xil_pn:name="single_signext.v"/>
      <outfile xil_pn:name="top.v"/>
    </transform>
    <transform xil_pn:end_ts="1427951437" xil_pn:in_ck="-5452596861704175927" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7672995131667848407" xil_pn:start_ts="1427951434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="simulation_beh.prj"/>
      <outfile xil_pn:name="simulation_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1427951437" xil_pn:in_ck="-3277504649224857928" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7836212475331157574" xil_pn:start_ts="1427951437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="simulation_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1427966292" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1427966292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427966292" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6778567683646760766" xil_pn:start_ts="1427966292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427966292" xil_pn:in_ck="-8473195124569444009" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1621105780723940237" xil_pn:start_ts="1427966292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/c_dat_mem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/c_dat_mem.v"/>
      <outfile xil_pn:name="ipcore_dir/c_instr_mem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/c_instr_mem.v"/>
    </transform>
    <transform xil_pn:end_ts="1427966292" xil_pn:in_ck="-8638339387470487627" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1427966292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427966292" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6313864606106161600" xil_pn:start_ts="1427966292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427966292" xil_pn:in_ck="-8638339387470487627" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1427966292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427966292" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8039672716579063337" xil_pn:start_ts="1427966292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428310531" xil_pn:in_ck="-3940014128530683142" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4426897817365184132" xil_pn:start_ts="1428310516">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="single_cpu.lso"/>
      <outfile xil_pn:name="single_cpu.ngc"/>
      <outfile xil_pn:name="single_cpu.ngr"/>
      <outfile xil_pn:name="single_cpu.prj"/>
      <outfile xil_pn:name="single_cpu.stx"/>
      <outfile xil_pn:name="single_cpu.syr"/>
      <outfile xil_pn:name="single_cpu.xst"/>
      <outfile xil_pn:name="single_cpu_xst.xrpt"/>
      <outfile xil_pn:name="single_ctl.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1427966306" xil_pn:in_ck="152967804069" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8767935331772224107" xil_pn:start_ts="1427966306">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428310536" xil_pn:in_ck="-3214201504766551951" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7216217761599681646" xil_pn:start_ts="1428310531">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="single_cpu.bld"/>
      <outfile xil_pn:name="single_cpu.ngd"/>
      <outfile xil_pn:name="single_cpu_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1428310560" xil_pn:in_ck="6142618082079825557" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1428310536">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="single_cpu.pcf"/>
      <outfile xil_pn:name="single_cpu_map.map"/>
      <outfile xil_pn:name="single_cpu_map.mrp"/>
      <outfile xil_pn:name="single_cpu_map.ncd"/>
      <outfile xil_pn:name="single_cpu_map.ngm"/>
      <outfile xil_pn:name="single_cpu_map.xrpt"/>
      <outfile xil_pn:name="single_cpu_summary.xml"/>
      <outfile xil_pn:name="single_cpu_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1428310589" xil_pn:in_ck="7602658201634967438" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1428310560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="single_cpu.ncd"/>
      <outfile xil_pn:name="single_cpu.pad"/>
      <outfile xil_pn:name="single_cpu.par"/>
      <outfile xil_pn:name="single_cpu.ptwx"/>
      <outfile xil_pn:name="single_cpu.unroutes"/>
      <outfile xil_pn:name="single_cpu.xpi"/>
      <outfile xil_pn:name="single_cpu_pad.csv"/>
      <outfile xil_pn:name="single_cpu_pad.txt"/>
      <outfile xil_pn:name="single_cpu_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1428310607" xil_pn:in_ck="-1209006682121226388" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1428310589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="single_cpu.bgn"/>
      <outfile xil_pn:name="single_cpu.bit"/>
      <outfile xil_pn:name="single_cpu.drc"/>
      <outfile xil_pn:name="single_cpu.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1428309990" xil_pn:in_ck="-1209006682121239242" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="2682241697568822907" xil_pn:start_ts="1428309990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1428310589" xil_pn:in_ck="6142612456445352593" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1428310582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="single_cpu.twr"/>
      <outfile xil_pn:name="single_cpu.twx"/>
    </transform>
  </transforms>

</generated_project>
