{"Source Block": ["hdl/projects/fmcadc4/zc706/system_top.v@212:222@HdlIdDef", "  // internal registers\n\n  reg     [ 1:0]  adc_dcnt = 'd0;\n  reg             adc_dsync = 'd0;\n  reg             adc_dwr = 'd0;\n  reg    [255:0]  adc_ddata = 'd0;\n  \n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n"], "Clone Blocks": [["hdl/projects/fmcadc4/zc706/system_top.v@211:221", "\n  // internal registers\n\n  reg     [ 1:0]  adc_dcnt = 'd0;\n  reg             adc_dsync = 'd0;\n  reg             adc_dwr = 'd0;\n  reg    [255:0]  adc_ddata = 'd0;\n  \n  // internal signals\n\n  wire    [63:0]  gpio_i;\n"], ["hdl/projects/daq1/zc706/system_top.v@183:193", "\n  reg             dac_drd = 'd0;\n  reg    [63:0]   dac_ddata_0 = 'd0;\n  reg    [63:0]   dac_ddata_1 = 'd0;\n  reg             adc_dwr    = 'd0;\n  reg    [63:0]   adc_ddata  = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n"], ["hdl/projects/daq3/zc706/system_top.v@233:243", "\n  reg             dac_drd = 'd0;\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             adc_dsync = 'd0;\n  reg             adc_dwr = 'd0;\n  reg    [127:0]  adc_ddata = 'd0;\n\n  // internal signals\n\n  wire            sysref;\n"]], "Diff Content": {"Delete": [[217, "  reg    [255:0]  adc_ddata = 'd0;\n"]], "Add": []}}