$date
	Thu Sep 13 14:14:17 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! Qc [3:0] $end
$var wire 4 " Q [3:0] $end
$var reg 1 # En $end
$var reg 4 $ R [3:0] $end
$var reg 4 % S [3:0] $end
$scope module DUT $end
$var wire 1 # En $end
$var wire 4 & R [3:0] $end
$var wire 4 ' S [3:0] $end
$var wire 4 ( Qc [3:0] $end
$var wire 4 ) Q [3:0] $end
$scope module DUT1 $end
$var wire 1 # En $end
$var wire 1 * R $end
$var wire 1 + S $end
$var reg 1 , Q $end
$var reg 1 - Qc $end
$upscope $end
$scope module DUT2 $end
$var wire 1 # En $end
$var wire 1 . R $end
$var wire 1 / S $end
$var reg 1 0 Q $end
$var reg 1 1 Qc $end
$upscope $end
$scope module DUT3 $end
$var wire 1 # En $end
$var wire 1 2 R $end
$var wire 1 3 S $end
$var reg 1 4 Q $end
$var reg 1 5 Qc $end
$upscope $end
$scope module DUT4 $end
$var wire 1 # En $end
$var wire 1 6 R $end
$var wire 1 7 S $end
$var reg 1 8 Q $end
$var reg 1 9 Qc $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
bx )
bx (
bx '
bx &
bx %
bx $
x#
bx "
bx !
$end
#5
0*
0.
02
06
1+
1/
03
07
0#
b0 $
b0 &
b11 %
b11 '
#15
11
00
z5
z4
bz1x !
bz1x (
z9
bz0x "
bz0x )
z8
1*
1#
b1 $
b1 &
#20
1-
0,
bz011 !
bz011 (
05
bz100 "
bz100 )
14
0*
1.
12
b110 $
b110 &
#25
0.
13
b100 $
b100 &
b111 %
b111 '
#30
bz001 !
bz001 (
01
bz110 "
bz110 )
10
1.
0/
b110 $
b110 &
b101 %
b101 '
#35
11
00
bz11 !
bz11 (
z5
bz00 "
bz00 )
z4
1*
0.
02
1/
03
b1 $
b1 &
b11 %
b11 '
#40
09
18
b0z01 !
b0z01 (
01
b1z10 "
b1z10 )
10
0*
1.
16
0/
b1010 $
b1010 &
b1 %
b1 '
#45
