v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 51500 46100 1 0 0 gnd-1.sym
C 51400 47400 1 270 0 voltage-3.sym
{
T 52100 47200 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 51900 47200 5 10 1 1 0 0 1
refdes=V1
T 52100 46800 5 10 1 1 180 0 1
value=3
}
C 51400 47500 1 0 0 vcc-1.sym
C 44100 47500 1 0 0 gnd-1.sym
C 44100 45600 1 0 0 gnd-1.sym
C 43900 44500 1 0 0 spice-model-1.sym
{
T 44000 45200 5 10 0 1 0 0 1
device=model
T 44000 45100 5 10 1 1 0 0 1
refdes=A2
T 45200 44800 5 10 1 1 0 0 1
model-name=NAND
T 44400 44600 5 10 1 1 0 0 1
file=nand.lib
}
N 50400 47900 50900 47900 4
{
T 50900 48000 5 10 1 1 0 0 1
netname=Q
}
N 50400 45900 50900 45900 4
{
T 50900 46000 5 10 1 1 0 0 1
netname=nQ
}
N 49000 48100 49100 48100 4
N 49000 45700 49100 45700 4
N 48700 47700 49100 47700 4
N 48900 46100 49100 46100 4
N 50500 47900 50500 47000 4
N 50500 47000 48900 47000 4
N 48900 47000 48900 46100 4
N 50500 45900 50500 46800 4
N 50500 46800 48700 46800 4
N 48700 46800 48700 47700 4
C 43900 47900 1 0 0 vpwl-1.sym
{
T 44400 47950 5 10 1 1 0 0 1
refdes=V2
T 44600 48750 5 10 0 0 0 0 1
device=vpwl
T 44600 48950 5 10 0 0 0 0 1
footprint=none
T 44600 48350 5 10 0 1 0 0 1
value=pwl 3 0 {3+1p} 3 6 3 {6+1p} 0 8 0 {8+1p} 3
}
C 43900 46000 1 0 0 vpwl-1.sym
{
T 44400 46050 5 10 1 1 0 0 1
refdes=V3
T 44600 46850 5 10 0 0 0 0 1
device=vpwl
T 44600 47050 5 10 0 0 0 0 1
footprint=none
T 44600 46050 5 10 0 1 0 0 1
value=pwl 1 0 {1+1p} 3 2 3 {2+1p} 0 4 0 {4+1p} 3 5 3 {5+1p} 0 7 0 {7+1p} 3
}
N 44200 49100 44200 49200 4
{
T 44400 49000 5 10 1 1 0 0 1
netname=Data
}
N 44200 47200 44200 47300 4
{
T 44400 47100 5 10 1 1 0 0 1
netname=Clock
}
N 44200 47900 44200 47800 4
N 44200 45900 44200 46000 4
N 51600 47500 51600 47400 4
N 51600 46400 51600 46500 4
C 49100 47400 1 0 0 nand42.sym
{
T 49400 48300 5 10 1 1 0 0 1
refdes=U2
T 49595 49100 5 10 0 1 0 0 1
device=nand
T 49400 47300 5 10 1 1 0 0 1
model-name=NAND
}
C 49100 45400 1 0 0 nand42.sym
{
T 49400 46300 5 10 1 1 0 0 1
refdes=U5
T 49595 47100 5 10 0 1 0 0 1
device=nand
T 49400 45300 5 10 1 1 0 0 1
model-name=NAND
}
C 47700 47600 1 0 0 nand42.sym
{
T 48000 48500 5 10 1 1 0 0 1
refdes=U1
T 48195 49300 5 10 0 1 0 0 1
device=nand
T 48000 47500 5 10 1 1 0 0 1
model-name=NAND
}
C 47700 45200 1 0 0 nand42.sym
{
T 48000 46100 5 10 1 1 0 0 1
refdes=U4
T 48195 46900 5 10 0 1 0 0 1
device=nand
T 48000 45100 5 10 1 1 0 0 1
model-name=NAND
}
C 46300 45000 1 0 0 nand42.sym
{
T 46600 45900 5 10 1 1 0 0 1
refdes=U3
T 46795 46700 5 10 0 1 0 0 1
device=nand
T 46600 44900 5 10 1 1 0 0 1
model-name=NAND
}
N 47600 45900 47600 47900 4
N 47700 47900 47600 47900 4
N 47700 45900 47600 45900 4
N 47600 45500 47700 45500 4
N 45500 48300 47700 48300 4
{
T 45300 48500 5 10 1 1 0 0 1
netname=Data
}
N 46200 45300 46200 48300 4
N 46300 45700 46200 45700 4
N 46300 45300 46200 45300 4
N 45500 46500 47600 46500 4
{
T 45300 46700 5 10 1 1 0 0 1
netname=Clock
}
