INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/holidays_lights/holidays_lights.srcs/sources_1/new/holiday_lights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module holiday_lights
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/VivadoProject/holidays_lights/holidays_lights.srcs/sources_1/new/holiday_lights.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/黄指斌/Desktop/实验2 计数器设计/holiday_lights/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
