git clone --depth 1 --no-tags https://github.com/SJSU-CMPE-264/group-awesome.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152350560
git clone --depth 1 --no-tags https://github.com/ghazanhaider/verilog_memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152186034
git clone --depth 1 --no-tags https://github.com/swallen000/Computer_Architecture_HW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152191538
git clone --depth 1 --no-tags https://github.com/NeilNie/AdderLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151894490
git clone --depth 1 --no-tags https://github.com/swallen000/Dlab_Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152093041
git clone --depth 1 --no-tags https://github.com/kevinalfa17/Arqui-2-Proyecto-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152388462
git clone --depth 1 --no-tags https://github.com/NegarMirgati/CALAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152410984
git clone --depth 1 --no-tags https://github.com/AryelPenido/TP1-ISL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152462368
git clone --depth 1 --no-tags https://github.com/zhangkunming0216/Job_Exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148737372
git clone --depth 1 --no-tags https://github.com/YingkeLi/Autonomous-Car-based-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148734652
git clone --depth 1 --no-tags https://github.com/moghayko/adder-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149833535
git clone --depth 1 --no-tags https://github.com/MarcusCorbin1/Project2EE395.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149771702
git clone --depth 1 --no-tags https://github.com/FCostaS/MIPSProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145035782
git clone --depth 1 --no-tags https://github.com/pikamonvvs/VerilogLearning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145087853
git clone --depth 1 --no-tags https://github.com/RitwikDiv/classes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149997820
git clone --depth 1 --no-tags https://github.com/thebcfactor/MAX7219_HexDisplayTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150055136
git clone --depth 1 --no-tags https://github.com/Darky777/Timequest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148896617
git clone --depth 1 --no-tags https://github.com/KrishnaGopalBajpai/Verilog-Practice-Codes-ols--rip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148758933
git clone --depth 1 --no-tags https://github.com/leandroxavier555/trabalho-inf-251.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150503006
git clone --depth 1 --no-tags https://github.com/KyleMattCC/T8COMPARCMP2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150528110
git clone --depth 1 --no-tags https://github.com/akuhlens/computer-structures.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148375564
git clone --depth 1 --no-tags https://github.com/GSI-CS-CO-Forks/general-cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148326866
git clone --depth 1 --no-tags https://github.com/ITBA-E3-2018/tp1-team-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144768894
git clone --depth 1 --no-tags https://github.com/tangleXu/daisho.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144549115
git clone --depth 1 --no-tags https://github.com/GongYuchuan/verilog-electronic_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146881366
git clone --depth 1 --no-tags https://github.com/tongbs/Digital_Circuit_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147101627
git clone --depth 1 --no-tags https://github.com/sahareslami/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143684479
git clone --depth 1 --no-tags https://github.com/hhebert1/CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145622759
git clone --depth 1 --no-tags https://github.com/MFRehan/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144071128
git clone --depth 1 --no-tags https://github.com/xuqingyao/fpga_on_nes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144228063
git clone --depth 1 --no-tags https://github.com/KuiLiangLin/verilog_frog_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146093159
git clone --depth 1 --no-tags https://github.com/Gshophl/SlowADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147794787
git clone --depth 1 --no-tags https://github.com/jubayer0175/SRAM-Data-Reading.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151453891
git clone --depth 1 --no-tags https://github.com/yasser26/ProyectoIE0523_II-2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151486893
git clone --depth 1 --no-tags https://github.com/enin11/CECS460Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149953704
git clone --depth 1 --no-tags https://github.com/bddidona/HDLStuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149912776
git clone --depth 1 --no-tags https://github.com/mathur15/elevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145944542
git clone --depth 1 --no-tags https://github.com/annieinaspire/Five-Stages-Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151522402
git clone --depth 1 --no-tags https://github.com/liuxy95/EE577b_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151043771
git clone --depth 1 --no-tags https://github.com/lionellloh/50.002-Mojo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148665797
git clone --depth 1 --no-tags https://github.com/wFairmanOlin/CompArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148719212
git clone --depth 1 --no-tags https://github.com/chaserlife/uart_fifo_control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148778587
git clone --depth 1 --no-tags https://github.com/jeremycryan/ComputerArchitectureLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150458281
git clone --depth 1 --no-tags https://github.com/ylianova0704/07_schoolMIPS_NoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150893098
git clone --depth 1 --no-tags https://github.com/monkeyboyfresh/UL_EECE371_F18_DLC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150659089
git clone --depth 1 --no-tags https://github.com/MrVain/Arqui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150028698
git clone --depth 1 --no-tags https://github.com/zohashazaib/Lab05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151386381
git clone --depth 1 --no-tags https://github.com/alb171/Audio-Digitizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152136824
git clone --depth 1 --no-tags https://github.com/jialou123/Piplined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149527222
git clone --depth 1 --no-tags https://github.com/david9705/Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146768943
git clone --depth 1 --no-tags https://github.com/FPGA-Bot-Yang/MD_Motion_Update_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146826304
git clone --depth 1 --no-tags https://github.com/Visual-e/image_processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147390064
git clone --depth 1 --no-tags https://github.com/SauceRelic/Digital-System-Design-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147680947
git clone --depth 1 --no-tags https://github.com/alwinm8/Single-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144086973
git clone --depth 1 --no-tags https://github.com/935963004/fpga_nes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144302178
git clone --depth 1 --no-tags https://github.com/ryo-morishima/verilog_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145195367
git clone --depth 1 --no-tags https://github.com/zyldgd/EDA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144537785
git clone --depth 1 --no-tags https://github.com/seanpd1020/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145546591
git clone --depth 1 --no-tags https://github.com/skylaryan/Pipeline-Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146494676
git clone --depth 1 --no-tags https://github.com/dolaram/Chakravyuh-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146399661
git clone --depth 1 --no-tags https://github.com/sirebellum/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146696251
git clone --depth 1 --no-tags https://github.com/zhangkai0121/TNN_ACC_0812.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144511104
git clone --depth 1 --no-tags https://github.com/mathball31/3710ComputerBad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146773962
git clone --depth 1 --no-tags https://github.com/mohammedshilleh96/Simple-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151000834
git clone --depth 1 --no-tags https://github.com/ColePBryan/FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150891716
git clone --depth 1 --no-tags https://github.com/Nandhini-Subramanian/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144881621
git clone --depth 1 --no-tags https://github.com/anotherAsad/C0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148679651
git clone --depth 1 --no-tags https://github.com/AmbitionXiang/MultiFuncClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148445015
git clone --depth 1 --no-tags https://github.com/CompArchFA18/Lab0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149761682
git clone --depth 1 --no-tags https://github.com/sbauersfeld/PiggyPoisonousFarts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149169051
git clone --depth 1 --no-tags https://github.com/imartinezf/Divisor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149122172
git clone --depth 1 --no-tags https://github.com/jasonpan666/ECE574AsteroidGameWithAccelerometer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147190505
git clone --depth 1 --no-tags https://github.com/repstosw/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146336891
git clone --depth 1 --no-tags https://github.com/aleksei-elyutin/axis_transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145720243
git clone --depth 1 --no-tags https://github.com/Enerccio/ECPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147928819
git clone --depth 1 --no-tags https://github.com/david9705/Digital_Circuit_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146100731
git clone --depth 1 --no-tags https://github.com/sharkiteuthis/Simple-RISC-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151855428
git clone --depth 1 --no-tags https://github.com/aru31/VerilogAssignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151923421
git clone --depth 1 --no-tags https://github.com/DeMokry/Kawiarka_edit3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150625569
git clone --depth 1 --no-tags https://github.com/Jaime-Cristobal/Verilog-Labs-for-401.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151810183
git clone --depth 1 --no-tags https://github.com/swallen000/Computer_Architecture_HW5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152192274
git clone --depth 1 --no-tags https://github.com/luk3Sky/CO224-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152013790
git clone --depth 1 --no-tags https://github.com/curliph/mriscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151207731
git clone --depth 1 --no-tags https://github.com/A0705776/Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143975364
git clone --depth 1 --no-tags https://github.com/raphacosta27/Embarcados-Avancados.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144139280
git clone --depth 1 --no-tags https://github.com/fh61188114/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143508994
git clone --depth 1 --no-tags https://github.com/kdhabalia/Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143569520
git clone --depth 1 --no-tags https://github.com/chintadinesh/digital_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143901623
git clone --depth 1 --no-tags https://github.com/tayloreisman16/MIPS-PROCESSOR-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144657825
git clone --depth 1 --no-tags https://github.com/A0705776/Advanced_Digital_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143978360
git clone --depth 1 --no-tags https://github.com/kameron138/MIPS-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145488959
git clone --depth 1 --no-tags https://github.com/hickeym2/FPGA-Space-Invaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143653413
git clone --depth 1 --no-tags https://github.com/vaseegoo/axi_vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143441758
git clone --depth 1 --no-tags https://github.com/bansheng/Wash_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146056403
git clone --depth 1 --no-tags https://github.com/huanchin/Cache-Unit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143846427
git clone --depth 1 --no-tags https://github.com/pkarkare/newmedfilt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144954527
git clone --depth 1 --no-tags https://github.com/karthikams/Display-Adapter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144796372
git clone --depth 1 --no-tags https://github.com/nikhilranjan7/verilog-snippets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144703095
git clone --depth 1 --no-tags https://github.com/ChrisBackhaus/32BitVedicMultiplierVivadoCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145055564
git clone --depth 1 --no-tags https://github.com/rflamino/MystiqueJamma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146372325
