
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002785    0.031147    0.258657    0.453312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031147    0.000106    0.453418 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008713    0.085406    0.619355    1.072773 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.085406    0.000366    1.073139 v fanout75/A (sg13g2_buf_8)
     5    0.033576    0.044320    0.146019    1.219158 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044476    0.002618    1.221776 v fanout74/A (sg13g2_buf_8)
     5    0.026598    0.039926    0.120823    1.342599 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.039948    0.001621    1.344221 v fanout73/A (sg13g2_buf_8)
     8    0.034498    0.044028    0.121674    1.465895 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.044957    0.005508    1.471403 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016542    0.290500    0.275933    1.747336 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.290501    0.000391    1.747727 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.009186    0.141384    0.230066    1.977793 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.141384    0.000616    1.978409 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004917    0.131369    0.188840    2.167249 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.131369    0.000312    2.167561 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003067    0.078532    0.121338    2.288898 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.078532    0.000121    2.289020 v _273_/A (sg13g2_nor2_1)
     1    0.004719    0.101307    0.119525    2.408544 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.101308    0.000334    2.408878 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004925    0.095544    0.121529    2.530408 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.095544    0.000338    2.530746 v output15/A (sg13g2_buf_2)
     1    0.053997    0.150145    0.243273    2.774018 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.150167    0.001826    2.775844 v sine_out[1] (out)
                                              2.775844   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.775844   data arrival time
---------------------------------------------------------------------------------------------
                                              1.024156   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
