

================================================================
== Vitis HLS Report for 'hls_object_green_classification_Pipeline_pass5_out_pass5_in'
================================================================
* Date:           Wed Nov 12 17:49:02 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Obj_detect_ver4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    76814|    76814|  0.768 ms|  0.768 ms|  76814|  76814|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- pass5_out_pass5_in  |    76812|    76812|        14|          1|          1|  76800|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    249|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|     433|    411|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     299|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     732|    819|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_8ns_10ns_17_1_1_U118  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   63|    0|
    |mul_9ns_11ns_19_1_1_U119  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mux_3_2_1_1_1_U120        |mux_3_2_1_1_1        |        0|   0|    0|   14|    0|
    |mux_3_2_1_1_1_U121        |mux_3_2_1_1_1        |        0|   0|    0|   14|    0|
    |mux_3_2_1_1_1_U122        |mux_3_2_1_1_1        |        0|   0|    0|   14|    0|
    |mux_3_2_1_1_1_U123        |mux_3_2_1_1_1        |        0|   0|    0|   14|    0|
    |urem_8ns_3ns_2_12_1_U117  |urem_8ns_3ns_2_12_1  |        0|   0|  195|  126|    0|
    |urem_9ns_3ns_2_13_1_U116  |urem_9ns_3ns_2_13_1  |        0|   0|  238|  160|    0|
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                     |                     |        0|   1|  433|  411|    0|
    +--------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_7ns_7ns_8ns_14_4_1_U124  |mac_muladd_7ns_7ns_8ns_14_4_1  |  i0 * i1 + i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln291_1_fu_396_p2      |         +|   0|  0|  24|          17|           1|
    |add_ln291_fu_408_p2        |         +|   0|  0|  15|           8|           1|
    |add_ln292_fu_474_p2        |         +|   0|  0|  14|           9|           1|
    |add_ln297_1_fu_576_p2      |         +|   0|  0|  17|          17|          17|
    |add_ln297_fu_567_p2        |         +|   0|  0|  17|          17|          17|
    |and_ln300_fu_666_p2        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |out_pix_last_fu_468_p2     |       and|   0|  0|   2|           1|           1|
    |cmp69560_fu_442_p2         |      icmp|   0|  0|  15|           8|           6|
    |cmp695_mid1_fu_436_p2      |      icmp|   0|  0|  15|           8|           6|
    |icmp_ln291_fu_390_p2       |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln292_fu_414_p2       |      icmp|   0|  0|  14|           9|           9|
    |icmp_ln300_fu_655_p2       |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln310_fu_462_p2       |      icmp|   0|  0|  14|           9|           9|
    |B_1_fu_708_p3              |    select|   0|  0|   8|           1|           1|
    |G_2_fu_700_p3              |    select|   0|  0|   8|           1|           8|
    |R_2_fu_692_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln291_1_fu_428_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln291_2_fu_448_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln291_fu_420_p3     |    select|   0|  0|   9|           1|           1|
    |select_ln301_1_fu_684_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln301_fu_676_p3     |    select|   0|  0|   2|           1|           2|
    |R_1_fu_670_p2              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 249|         148|         123|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten13_fu_156  |   9|          2|   17|         34|
    |out_stream_TDATA_blk_n   |   9|          2|    1|          2|
    |x_fu_148                 |   9|          2|    9|         18|
    |y_fu_152                 |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   38|         76|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |icmp_ln300_reg_873                 |   1|   0|    1|          0|
    |indvar_flatten13_fu_156            |  17|   0|   17|          0|
    |out_pix_last_reg_776               |   1|   0|    1|          0|
    |select_ln291_1_reg_768             |   8|   0|    8|          0|
    |select_ln291_reg_761               |   9|   0|    9|          0|
    |tmp_1_reg_786                      |   8|   0|    8|          0|
    |tmp_6_reg_868                      |   1|   0|    1|          0|
    |x_fu_148                           |   9|   0|    9|          0|
    |y_fu_152                           |   8|   0|    8|          0|
    |zext_ln297_3_reg_796               |  17|   0|   64|         47|
    |out_pix_last_reg_776               |  64|  32|    1|          0|
    |select_ln291_1_reg_768             |  64|  32|    8|          0|
    |select_ln291_reg_761               |  64|  32|    9|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 299|  96|  172|         47|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+
|                                           RTL Ports                                          | Dir | Bits|  Protocol  |                                    Source Object                                    |    C Type    |
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                        |   in|    1|  ap_ctrl_hs|                          hls_object_green_classification_Pipeline_pass5_out_pass5_in|  return value|
|ap_rst                                                                                        |   in|    1|  ap_ctrl_hs|                          hls_object_green_classification_Pipeline_pass5_out_pass5_in|  return value|
|ap_start                                                                                      |   in|    1|  ap_ctrl_hs|                          hls_object_green_classification_Pipeline_pass5_out_pass5_in|  return value|
|ap_done                                                                                       |  out|    1|  ap_ctrl_hs|                          hls_object_green_classification_Pipeline_pass5_out_pass5_in|  return value|
|ap_idle                                                                                       |  out|    1|  ap_ctrl_hs|                          hls_object_green_classification_Pipeline_pass5_out_pass5_in|  return value|
|ap_ready                                                                                      |  out|    1|  ap_ctrl_hs|                          hls_object_green_classification_Pipeline_pass5_out_pass5_in|  return value|
|out_stream_TREADY                                                                             |   in|    1|        axis|                                                                  out_stream_V_data_V|       pointer|
|out_stream_TDATA                                                                              |  out|   24|        axis|                                                                  out_stream_V_data_V|       pointer|
|out_stream_TVALID                                                                             |  out|    1|        axis|                                                                  out_stream_V_dest_V|       pointer|
|out_stream_TDEST                                                                              |  out|    1|        axis|                                                                  out_stream_V_dest_V|       pointer|
|out_stream_TKEEP                                                                              |  out|    3|        axis|                                                                  out_stream_V_keep_V|       pointer|
|out_stream_TSTRB                                                                              |  out|    3|        axis|                                                                  out_stream_V_strb_V|       pointer|
|out_stream_TUSER                                                                              |  out|    1|        axis|                                                                  out_stream_V_user_V|       pointer|
|out_stream_TLAST                                                                              |  out|    1|        axis|                                                                  out_stream_V_last_V|       pointer|
|out_stream_TID                                                                                |  out|    1|        axis|                                                                    out_stream_V_id_V|       pointer|
|imgR_address0                                                                                 |  out|   17|   ap_memory|                                                                                 imgR|         array|
|imgR_ce0                                                                                      |  out|    1|   ap_memory|                                                                                 imgR|         array|
|imgR_q0                                                                                       |   in|    8|   ap_memory|                                                                                 imgR|         array|
|imgG_address0                                                                                 |  out|   17|   ap_memory|                                                                                 imgG|         array|
|imgG_ce0                                                                                      |  out|    1|   ap_memory|                                                                                 imgG|         array|
|imgG_q0                                                                                       |   in|    8|   ap_memory|                                                                                 imgG|         array|
|imgB_address0                                                                                 |  out|   17|   ap_memory|                                                                                 imgB|         array|
|imgB_ce0                                                                                      |  out|    1|   ap_memory|                                                                                 imgB|         array|
|imgB_q0                                                                                       |   in|    8|   ap_memory|                                                                                 imgB|         array|
|label_map_address0                                                                            |  out|   17|   ap_memory|                                                                            label_map|         array|
|label_map_ce0                                                                                 |  out|    1|   ap_memory|                                                                            label_map|         array|
|label_map_q0                                                                                  |   in|   16|   ap_memory|                                                                            label_map|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0  |  out|   14|   ap_memory|  p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0       |  out|    1|   ap_memory|  p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0        |   in|    1|   ap_memory|  p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0  |  out|   14|   ap_memory|  p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0       |  out|    1|   ap_memory|  p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0        |   in|    1|   ap_memory|  p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0  |  out|   14|   ap_memory|  p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0       |  out|    1|   ap_memory|  p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0        |   in|    1|   ap_memory|  p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0  |  out|   14|   ap_memory|  p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0       |  out|    1|   ap_memory|  p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0        |   in|    1|   ap_memory|  p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0  |  out|   14|   ap_memory|  p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0       |  out|    1|   ap_memory|  p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0        |   in|    1|   ap_memory|  p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0  |  out|   14|   ap_memory|  p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0       |  out|    1|   ap_memory|  p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0        |   in|    1|   ap_memory|  p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0  |  out|   14|   ap_memory|  p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0       |  out|    1|   ap_memory|  p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0        |   in|    1|   ap_memory|  p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0  |  out|   14|   ap_memory|  p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0       |  out|    1|   ap_memory|  p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0        |   in|    1|   ap_memory|  p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0    |  out|   14|   ap_memory|    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0         |  out|    1|   ap_memory|    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm|         array|
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0          |   in|    1|   ap_memory|    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm|         array|
|center_is_green_address0                                                                      |  out|    9|   ap_memory|                                                                      center_is_green|         array|
|center_is_green_ce0                                                                           |  out|    1|   ap_memory|                                                                      center_is_green|         array|
|center_is_green_q0                                                                            |   in|    1|   ap_memory|                                                                      center_is_green|         array|
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 17 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 18 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, void @empty_12"   --->   Operation 20 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %center_is_green, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %label_map, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgB, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgG, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgR, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %out_stream_V_dest_V, i1 %out_stream_V_id_V, i1 %out_stream_V_last_V, i1 %out_stream_V_user_V, i3 %out_stream_V_strb_V, i3 %out_stream_V_keep_V, i24 %out_stream_V_data_V, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten13"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %y"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %x"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body640"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.53>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i17 %indvar_flatten13" [obj_detect.cpp:291]   --->   Operation 40 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.10ns)   --->   "%icmp_ln291 = icmp_eq  i17 %indvar_flatten13_load, i17 76800" [obj_detect.cpp:291]   --->   Operation 41 'icmp' 'icmp_ln291' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (2.10ns)   --->   "%add_ln291_1 = add i17 %indvar_flatten13_load, i17 1" [obj_detect.cpp:291]   --->   Operation 42 'add' 'add_ln291_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln291 = br i1 %icmp_ln291, void %for.inc702, void %for.end704.exitStub" [obj_detect.cpp:291]   --->   Operation 43 'br' 'br_ln291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%x_load = load i9 %x" [obj_detect.cpp:292]   --->   Operation 44 'load' 'x_load' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%y_load = load i8 %y" [obj_detect.cpp:291]   --->   Operation 45 'load' 'y_load' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.91ns)   --->   "%add_ln291 = add i8 %y_load, i8 1" [obj_detect.cpp:291]   --->   Operation 46 'add' 'add_ln291' <Predicate = (!icmp_ln291)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.82ns)   --->   "%icmp_ln292 = icmp_eq  i9 %x_load, i9 320" [obj_detect.cpp:292]   --->   Operation 47 'icmp' 'icmp_ln292' <Predicate = (!icmp_ln291)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.96ns)   --->   "%select_ln291 = select i1 %icmp_ln292, i9 0, i9 %x_load" [obj_detect.cpp:291]   --->   Operation 48 'select' 'select_ln291' <Predicate = (!icmp_ln291)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.24ns)   --->   "%select_ln291_1 = select i1 %icmp_ln292, i8 %add_ln291, i8 %y_load" [obj_detect.cpp:291]   --->   Operation 49 'select' 'select_ln291_1' <Predicate = (!icmp_ln291)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.91ns)   --->   "%cmp695_mid1 = icmp_eq  i8 %add_ln291, i8 239" [obj_detect.cpp:291]   --->   Operation 50 'icmp' 'cmp695_mid1' <Predicate = (!icmp_ln291)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.91ns)   --->   "%cmp69560 = icmp_eq  i8 %y_load, i8 239" [obj_detect.cpp:291]   --->   Operation 51 'icmp' 'cmp69560' <Predicate = (!icmp_ln291)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node out_pix_last)   --->   "%select_ln291_2 = select i1 %icmp_ln292, i1 %cmp695_mid1, i1 %cmp69560" [obj_detect.cpp:291]   --->   Operation 52 'select' 'select_ln291_2' <Predicate = (!icmp_ln291)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [13/13] (3.74ns)   --->   "%urem_ln292 = urem i9 %select_ln291, i9 3" [obj_detect.cpp:292]   --->   Operation 53 'urem' 'urem_ln292' <Predicate = (!icmp_ln291)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.82ns)   --->   "%icmp_ln310 = icmp_eq  i9 %select_ln291, i9 319" [obj_detect.cpp:310]   --->   Operation 54 'icmp' 'icmp_ln310' <Predicate = (!icmp_ln291)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.99ns) (out node of the LUT)   --->   "%out_pix_last = and i1 %select_ln291_2, i1 %icmp_ln310" [obj_detect.cpp:310]   --->   Operation 55 'and' 'out_pix_last' <Predicate = (!icmp_ln291)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.82ns)   --->   "%add_ln292 = add i9 %select_ln291, i9 1" [obj_detect.cpp:292]   --->   Operation 56 'add' 'add_ln292' <Predicate = (!icmp_ln291)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln292 = store i17 %add_ln291_1, i17 %indvar_flatten13" [obj_detect.cpp:292]   --->   Operation 57 'store' 'store_ln292' <Predicate = (!icmp_ln291)> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln292 = store i8 %select_ln291_1, i8 %y" [obj_detect.cpp:292]   --->   Operation 58 'store' 'store_ln292' <Predicate = (!icmp_ln291)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln292 = store i9 %add_ln292, i9 %x" [obj_detect.cpp:292]   --->   Operation 59 'store' 'store_ln292' <Predicate = (!icmp_ln291)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.38>
ST_3 : Operation 60 [12/12] (4.38ns)   --->   "%urem_ln291 = urem i8 %select_ln291_1, i8 3" [obj_detect.cpp:291]   --->   Operation 60 'urem' 'urem_ln291' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [12/13] (3.74ns)   --->   "%urem_ln292 = urem i9 %select_ln291, i9 3" [obj_detect.cpp:292]   --->   Operation 61 'urem' 'urem_ln292' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.38>
ST_4 : Operation 62 [11/12] (4.38ns)   --->   "%urem_ln291 = urem i8 %select_ln291_1, i8 3" [obj_detect.cpp:291]   --->   Operation 62 'urem' 'urem_ln291' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [11/13] (3.74ns)   --->   "%urem_ln292 = urem i9 %select_ln291, i9 3" [obj_detect.cpp:292]   --->   Operation 63 'urem' 'urem_ln292' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.38>
ST_5 : Operation 64 [10/12] (4.38ns)   --->   "%urem_ln291 = urem i8 %select_ln291_1, i8 3" [obj_detect.cpp:291]   --->   Operation 64 'urem' 'urem_ln291' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [10/13] (3.74ns)   --->   "%urem_ln292 = urem i9 %select_ln291, i9 3" [obj_detect.cpp:292]   --->   Operation 65 'urem' 'urem_ln292' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.38>
ST_6 : Operation 66 [9/12] (4.38ns)   --->   "%urem_ln291 = urem i8 %select_ln291_1, i8 3" [obj_detect.cpp:291]   --->   Operation 66 'urem' 'urem_ln291' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [9/13] (3.74ns)   --->   "%urem_ln292 = urem i9 %select_ln291, i9 3" [obj_detect.cpp:292]   --->   Operation 67 'urem' 'urem_ln292' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.38>
ST_7 : Operation 68 [8/12] (4.38ns)   --->   "%urem_ln291 = urem i8 %select_ln291_1, i8 3" [obj_detect.cpp:291]   --->   Operation 68 'urem' 'urem_ln291' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [8/13] (3.74ns)   --->   "%urem_ln292 = urem i9 %select_ln291, i9 3" [obj_detect.cpp:292]   --->   Operation 69 'urem' 'urem_ln292' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.38>
ST_8 : Operation 70 [7/12] (4.38ns)   --->   "%urem_ln291 = urem i8 %select_ln291_1, i8 3" [obj_detect.cpp:291]   --->   Operation 70 'urem' 'urem_ln291' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [7/13] (3.74ns)   --->   "%urem_ln292 = urem i9 %select_ln291, i9 3" [obj_detect.cpp:292]   --->   Operation 71 'urem' 'urem_ln292' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.38>
ST_9 : Operation 72 [6/12] (4.38ns)   --->   "%urem_ln291 = urem i8 %select_ln291_1, i8 3" [obj_detect.cpp:291]   --->   Operation 72 'urem' 'urem_ln291' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [6/13] (3.74ns)   --->   "%urem_ln292 = urem i9 %select_ln291, i9 3" [obj_detect.cpp:292]   --->   Operation 73 'urem' 'urem_ln292' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.57>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln291 = zext i8 %select_ln291_1" [obj_detect.cpp:291]   --->   Operation 74 'zext' 'zext_ln291' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (4.52ns)   --->   "%mul_ln291 = mul i17 %zext_ln291, i17 342" [obj_detect.cpp:291]   --->   Operation 75 'mul' 'mul_ln291' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln291, i32 10, i32 16" [obj_detect.cpp:291]   --->   Operation 76 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i7 %tmp" [obj_detect.cpp:300]   --->   Operation 77 'zext' 'zext_ln300' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [3/3] (1.05ns) (grouped into DSP with root node add_ln300)   --->   "%mul_ln300 = mul i14 %zext_ln300, i14 107" [obj_detect.cpp:300]   --->   Operation 78 'mul' 'mul_ln300' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 79 [5/12] (4.38ns)   --->   "%urem_ln291 = urem i8 %select_ln291_1, i8 3" [obj_detect.cpp:291]   --->   Operation 79 'urem' 'urem_ln291' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 80 [5/13] (3.74ns)   --->   "%urem_ln292 = urem i9 %select_ln291, i9 3" [obj_detect.cpp:292]   --->   Operation 80 'urem' 'urem_ln292' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.63>
ST_11 : Operation 81 [2/3] (1.05ns) (grouped into DSP with root node add_ln300)   --->   "%mul_ln300 = mul i14 %zext_ln300, i14 107" [obj_detect.cpp:300]   --->   Operation 81 'mul' 'mul_ln300' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 82 [4/12] (4.38ns)   --->   "%urem_ln291 = urem i8 %select_ln291_1, i8 3" [obj_detect.cpp:291]   --->   Operation 82 'urem' 'urem_ln291' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln292 = zext i9 %select_ln291" [obj_detect.cpp:292]   --->   Operation 83 'zext' 'zext_ln292' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (5.63ns)   --->   "%mul_ln292 = mul i19 %zext_ln292, i19 683" [obj_detect.cpp:292]   --->   Operation 84 'mul' 'mul_ln292' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln292, i32 11, i32 18" [obj_detect.cpp:292]   --->   Operation 85 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [4/13] (3.74ns)   --->   "%urem_ln292 = urem i9 %select_ln291, i9 3" [obj_detect.cpp:292]   --->   Operation 86 'urem' 'urem_ln292' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.38>
ST_12 : Operation 87 [1/3] (0.00ns) (grouped into DSP with root node add_ln300)   --->   "%mul_ln300 = mul i14 %zext_ln300, i14 107" [obj_detect.cpp:300]   --->   Operation 87 'mul' 'mul_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 88 [3/12] (4.38ns)   --->   "%urem_ln291 = urem i8 %select_ln291_1, i8 3" [obj_detect.cpp:291]   --->   Operation 88 'urem' 'urem_ln291' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln300_1 = zext i8 %tmp_1" [obj_detect.cpp:300]   --->   Operation 89 'zext' 'zext_ln300_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln300 = add i14 %mul_ln300, i14 %zext_ln300_1" [obj_detect.cpp:300]   --->   Operation 90 'add' 'add_ln300' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 91 [3/13] (3.74ns)   --->   "%urem_ln292 = urem i9 %select_ln291, i9 3" [obj_detect.cpp:292]   --->   Operation 91 'urem' 'urem_ln292' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.18>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln291_1, i8 0" [obj_detect.cpp:297]   --->   Operation 92 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln297 = zext i16 %tmp_s" [obj_detect.cpp:297]   --->   Operation 93 'zext' 'zext_ln297' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %select_ln291_1, i6 0" [obj_detect.cpp:297]   --->   Operation 94 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln297_1 = zext i14 %tmp_2" [obj_detect.cpp:297]   --->   Operation 95 'zext' 'zext_ln297_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln297 = add i17 %zext_ln297, i17 %zext_ln297_1" [obj_detect.cpp:297]   --->   Operation 96 'add' 'add_ln297' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 97 [2/12] (4.38ns)   --->   "%urem_ln291 = urem i8 %select_ln291_1, i8 3" [obj_detect.cpp:291]   --->   Operation 97 'urem' 'urem_ln291' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln297_2 = zext i9 %select_ln291" [obj_detect.cpp:297]   --->   Operation 98 'zext' 'zext_ln297_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln297_1 = add i17 %add_ln297, i17 %zext_ln297_2" [obj_detect.cpp:297]   --->   Operation 99 'add' 'add_ln297_1' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln297_3 = zext i17 %add_ln297_1" [obj_detect.cpp:297]   --->   Operation 100 'zext' 'zext_ln297_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%label_map_addr = getelementptr i16 %label_map, i64 0, i64 %zext_ln297_3" [obj_detect.cpp:299]   --->   Operation 101 'getelementptr' 'label_map_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln300 = add i14 %mul_ln300, i14 %zext_ln300_1" [obj_detect.cpp:300]   --->   Operation 102 'add' 'add_ln300' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln300_2 = zext i14 %add_ln300" [obj_detect.cpp:300]   --->   Operation 103 'zext' 'zext_ln300_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_9 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i64 0, i64 %zext_ln300_2" [obj_detect.cpp:300]   --->   Operation 104 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_10 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i64 0, i64 %zext_ln300_2" [obj_detect.cpp:300]   --->   Operation 105 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_11 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i64 0, i64 %zext_ln300_2" [obj_detect.cpp:300]   --->   Operation 106 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_12 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i64 0, i64 %zext_ln300_2" [obj_detect.cpp:300]   --->   Operation 107 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_13 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i64 0, i64 %zext_ln300_2" [obj_detect.cpp:300]   --->   Operation 108 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_14 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i64 0, i64 %zext_ln300_2" [obj_detect.cpp:300]   --->   Operation 109 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_15 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i64 0, i64 %zext_ln300_2" [obj_detect.cpp:300]   --->   Operation 110 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_16 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i64 0, i64 %zext_ln300_2" [obj_detect.cpp:300]   --->   Operation 111 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_17 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm, i64 0, i64 %zext_ln300_2" [obj_detect.cpp:300]   --->   Operation 112 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [2/13] (3.74ns)   --->   "%urem_ln292 = urem i9 %select_ln291, i9 3" [obj_detect.cpp:292]   --->   Operation 113 'urem' 'urem_ln292' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [2/2] (3.25ns)   --->   "%lbl = load i17 %label_map_addr" [obj_detect.cpp:299]   --->   Operation 114 'load' 'lbl' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>
ST_13 : Operation 115 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_18 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_9" [obj_detect.cpp:300]   --->   Operation 115 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_13 : Operation 116 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_19 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_10" [obj_detect.cpp:300]   --->   Operation 116 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_13 : Operation 117 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_20 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_11" [obj_detect.cpp:300]   --->   Operation 117 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_13 : Operation 118 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_21 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_12" [obj_detect.cpp:300]   --->   Operation 118 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_13 : Operation 119 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_22 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_13" [obj_detect.cpp:300]   --->   Operation 119 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_13 : Operation 120 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_23 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_14" [obj_detect.cpp:300]   --->   Operation 120 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_13 : Operation 121 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_24 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_15" [obj_detect.cpp:300]   --->   Operation 121 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_13 : Operation 122 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_25 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_16" [obj_detect.cpp:300]   --->   Operation 122 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_13 : Operation 123 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_26 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_17" [obj_detect.cpp:300]   --->   Operation 123 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>

State 14 <SV = 13> <Delay = 7.15>
ST_14 : Operation 124 [1/12] (4.38ns)   --->   "%urem_ln291 = urem i8 %select_ln291_1, i8 3" [obj_detect.cpp:291]   --->   Operation 124 'urem' 'urem_ln291' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln291 = trunc i2 %urem_ln291" [obj_detect.cpp:291]   --->   Operation 125 'trunc' 'trunc_ln291' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%imgB_addr = getelementptr i8 %imgB, i64 0, i64 %zext_ln297_3" [obj_detect.cpp:297]   --->   Operation 126 'getelementptr' 'imgB_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%imgG_addr = getelementptr i8 %imgG, i64 0, i64 %zext_ln297_3" [obj_detect.cpp:296]   --->   Operation 127 'getelementptr' 'imgG_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%imgR_addr = getelementptr i8 %imgR, i64 0, i64 %zext_ln297_3" [obj_detect.cpp:295]   --->   Operation 128 'getelementptr' 'imgR_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/13] (3.74ns)   --->   "%urem_ln292 = urem i9 %select_ln291, i9 3" [obj_detect.cpp:292]   --->   Operation 129 'urem' 'urem_ln292' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln292 = trunc i2 %urem_ln292" [obj_detect.cpp:292]   --->   Operation 130 'trunc' 'trunc_ln292' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [2/2] (3.25ns)   --->   "%R = load i17 %imgR_addr" [obj_detect.cpp:295]   --->   Operation 131 'load' 'R' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_14 : Operation 132 [2/2] (3.25ns)   --->   "%G = load i17 %imgG_addr" [obj_detect.cpp:296]   --->   Operation 132 'load' 'G' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_14 : Operation 133 [2/2] (3.25ns)   --->   "%B = load i17 %imgB_addr" [obj_detect.cpp:297]   --->   Operation 133 'load' 'B' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_14 : Operation 134 [1/2] (3.25ns)   --->   "%lbl = load i17 %label_map_addr" [obj_detect.cpp:299]   --->   Operation 134 'load' 'lbl' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>
ST_14 : Operation 135 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_18 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_9" [obj_detect.cpp:300]   --->   Operation 135 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_14 : Operation 136 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_19 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_10" [obj_detect.cpp:300]   --->   Operation 136 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_14 : Operation 137 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_20 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_11" [obj_detect.cpp:300]   --->   Operation 137 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_14 : Operation 138 [1/1] (1.70ns)   --->   "%tmp_3 = mux i1 @_ssdm_op_Mux.ap_auto.3i1.i2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_18, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_19, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_20, i2 %trunc_ln292" [obj_detect.cpp:300]   --->   Operation 138 'mux' 'tmp_3' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_21 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_12" [obj_detect.cpp:300]   --->   Operation 139 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_14 : Operation 140 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_22 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_13" [obj_detect.cpp:300]   --->   Operation 140 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_14 : Operation 141 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_23 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_14" [obj_detect.cpp:300]   --->   Operation 141 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_14 : Operation 142 [1/1] (1.70ns)   --->   "%tmp_4 = mux i1 @_ssdm_op_Mux.ap_auto.3i1.i2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_21, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_22, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_23, i2 %trunc_ln292" [obj_detect.cpp:300]   --->   Operation 142 'mux' 'tmp_4' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_24 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_15" [obj_detect.cpp:300]   --->   Operation 143 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_14 : Operation 144 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_25 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_16" [obj_detect.cpp:300]   --->   Operation 144 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_14 : Operation 145 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_26 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_17" [obj_detect.cpp:300]   --->   Operation 145 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_14 : Operation 146 [1/1] (1.70ns)   --->   "%tmp_5 = mux i1 @_ssdm_op_Mux.ap_auto.3i1.i2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_24, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_25, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_26, i2 %trunc_ln292" [obj_detect.cpp:300]   --->   Operation 146 'mux' 'tmp_5' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (1.70ns)   --->   "%tmp_6 = mux i1 @_ssdm_op_Mux.ap_auto.3i1.i2, i1 %tmp_3, i1 %tmp_4, i1 %tmp_5, i2 %trunc_ln291" [obj_detect.cpp:300]   --->   Operation 147 'mux' 'tmp_6' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (2.07ns)   --->   "%icmp_ln300 = icmp_ne  i16 %lbl, i16 0" [obj_detect.cpp:300]   --->   Operation 148 'icmp' 'icmp_ln300' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i16 %lbl" [obj_detect.cpp:301]   --->   Operation 149 'zext' 'zext_ln301' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%center_is_green_addr = getelementptr i1 %center_is_green, i64 0, i64 %zext_ln301" [obj_detect.cpp:301]   --->   Operation 150 'getelementptr' 'center_is_green_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [2/2] (3.25ns)   --->   "%G_1 = load i9 %center_is_green_addr" [obj_detect.cpp:301]   --->   Operation 151 'load' 'G_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 512> <RAM>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 170 'ret' 'ret_ln0' <Predicate = (icmp_ln291)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 4.50>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @pass5_out_pass5_in_str"   --->   Operation 152 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800"   --->   Operation 153 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%specpipeline_ln294 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [obj_detect.cpp:294]   --->   Operation 154 'specpipeline' 'specpipeline_ln294' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln292 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [obj_detect.cpp:292]   --->   Operation 155 'specloopname' 'specloopname_ln292' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 156 [1/2] (3.25ns)   --->   "%R = load i17 %imgR_addr" [obj_detect.cpp:295]   --->   Operation 156 'load' 'R' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_15 : Operation 157 [1/2] (3.25ns)   --->   "%G = load i17 %imgG_addr" [obj_detect.cpp:296]   --->   Operation 157 'load' 'G' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_15 : Operation 158 [1/2] (3.25ns)   --->   "%B = load i17 %imgB_addr" [obj_detect.cpp:297]   --->   Operation 158 'load' 'B' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_15 : Operation 159 [1/1] (0.97ns)   --->   "%and_ln300 = and i1 %tmp_6, i1 %icmp_ln300" [obj_detect.cpp:300]   --->   Operation 159 'and' 'and_ln300' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [1/2] (3.25ns)   --->   "%G_1 = load i9 %center_is_green_addr" [obj_detect.cpp:301]   --->   Operation 160 'load' 'G_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 512> <RAM>
ST_15 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node R_2)   --->   "%R_1 = xor i1 %G_1, i1 1" [obj_detect.cpp:301]   --->   Operation 161 'xor' 'R_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node R_2)   --->   "%select_ln301 = select i1 %R_1, i8 255, i8 0" [obj_detect.cpp:301]   --->   Operation 162 'select' 'select_ln301' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node G_2)   --->   "%select_ln301_1 = select i1 %G_1, i8 255, i8 0" [obj_detect.cpp:301]   --->   Operation 163 'select' 'select_ln301_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (1.24ns) (out node of the LUT)   --->   "%R_2 = select i1 %and_ln300, i8 %select_ln301, i8 %R" [obj_detect.cpp:300]   --->   Operation 164 'select' 'R_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 165 [1/1] (1.24ns) (out node of the LUT)   --->   "%G_2 = select i1 %and_ln300, i8 %select_ln301_1, i8 %G" [obj_detect.cpp:300]   --->   Operation 165 'select' 'G_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 166 [1/1] (1.24ns)   --->   "%B_1 = select i1 %and_ln300, i8 0, i8 %B" [obj_detect.cpp:300]   --->   Operation 166 'select' 'B_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%out_pix_data = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %B_1, i8 %G_2, i8 %R_2" [obj_detect.cpp:306]   --->   Operation 167 'bitconcatenate' 'out_pix_data' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%write_ln312 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, i24 %out_pix_data, i3 7, i3 7, i1 0, i1 %out_pix_last, i1 0, i1 0" [obj_detect.cpp:312]   --->   Operation 168 'write' 'write_ln312' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln292 = br void %for.body640" [obj_detect.cpp:292]   --->   Operation 169 'br' 'br_ln292' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ imgR]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ imgG]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ imgB]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ label_map]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ center_is_green]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                                                                                    (alloca             ) [ 0110000000000000]
y                                                                                    (alloca             ) [ 0110000000000000]
indvar_flatten13                                                                     (alloca             ) [ 0110000000000000]
specaxissidechannel_ln0                                                              (specaxissidechannel) [ 0000000000000000]
specmemcore_ln0                                                                      (specmemcore        ) [ 0000000000000000]
specmemcore_ln0                                                                      (specmemcore        ) [ 0000000000000000]
specmemcore_ln0                                                                      (specmemcore        ) [ 0000000000000000]
specmemcore_ln0                                                                      (specmemcore        ) [ 0000000000000000]
specmemcore_ln0                                                                      (specmemcore        ) [ 0000000000000000]
specmemcore_ln0                                                                      (specmemcore        ) [ 0000000000000000]
specmemcore_ln0                                                                      (specmemcore        ) [ 0000000000000000]
specmemcore_ln0                                                                      (specmemcore        ) [ 0000000000000000]
specmemcore_ln0                                                                      (specmemcore        ) [ 0000000000000000]
specmemcore_ln0                                                                      (specmemcore        ) [ 0000000000000000]
specmemcore_ln0                                                                      (specmemcore        ) [ 0000000000000000]
specmemcore_ln0                                                                      (specmemcore        ) [ 0000000000000000]
specmemcore_ln0                                                                      (specmemcore        ) [ 0000000000000000]
specmemcore_ln0                                                                      (specmemcore        ) [ 0000000000000000]
specinterface_ln0                                                                    (specinterface      ) [ 0000000000000000]
store_ln0                                                                            (store              ) [ 0000000000000000]
store_ln0                                                                            (store              ) [ 0000000000000000]
store_ln0                                                                            (store              ) [ 0000000000000000]
br_ln0                                                                               (br                 ) [ 0000000000000000]
indvar_flatten13_load                                                                (load               ) [ 0000000000000000]
icmp_ln291                                                                           (icmp               ) [ 0111111111111110]
add_ln291_1                                                                          (add                ) [ 0000000000000000]
br_ln291                                                                             (br                 ) [ 0000000000000000]
x_load                                                                               (load               ) [ 0000000000000000]
y_load                                                                               (load               ) [ 0000000000000000]
add_ln291                                                                            (add                ) [ 0000000000000000]
icmp_ln292                                                                           (icmp               ) [ 0000000000000000]
select_ln291                                                                         (select             ) [ 0101111111111110]
select_ln291_1                                                                       (select             ) [ 0101111111111110]
cmp695_mid1                                                                          (icmp               ) [ 0000000000000000]
cmp69560                                                                             (icmp               ) [ 0000000000000000]
select_ln291_2                                                                       (select             ) [ 0000000000000000]
icmp_ln310                                                                           (icmp               ) [ 0000000000000000]
out_pix_last                                                                         (and                ) [ 0101111111111111]
add_ln292                                                                            (add                ) [ 0000000000000000]
store_ln292                                                                          (store              ) [ 0000000000000000]
store_ln292                                                                          (store              ) [ 0000000000000000]
store_ln292                                                                          (store              ) [ 0000000000000000]
zext_ln291                                                                           (zext               ) [ 0000000000000000]
mul_ln291                                                                            (mul                ) [ 0000000000000000]
tmp                                                                                  (partselect         ) [ 0000000000000000]
zext_ln300                                                                           (zext               ) [ 0100000000011000]
zext_ln292                                                                           (zext               ) [ 0000000000000000]
mul_ln292                                                                            (mul                ) [ 0000000000000000]
tmp_1                                                                                (partselect         ) [ 0100000000001000]
mul_ln300                                                                            (mul                ) [ 0100000000000100]
zext_ln300_1                                                                         (zext               ) [ 0100000000000100]
tmp_s                                                                                (bitconcatenate     ) [ 0000000000000000]
zext_ln297                                                                           (zext               ) [ 0000000000000000]
tmp_2                                                                                (bitconcatenate     ) [ 0000000000000000]
zext_ln297_1                                                                         (zext               ) [ 0000000000000000]
add_ln297                                                                            (add                ) [ 0000000000000000]
zext_ln297_2                                                                         (zext               ) [ 0000000000000000]
add_ln297_1                                                                          (add                ) [ 0000000000000000]
zext_ln297_3                                                                         (zext               ) [ 0100000000000010]
label_map_addr                                                                       (getelementptr      ) [ 0100000000000010]
add_ln300                                                                            (add                ) [ 0000000000000000]
zext_ln300_2                                                                         (zext               ) [ 0000000000000000]
p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_9  (getelementptr      ) [ 0100000000000010]
p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_10 (getelementptr      ) [ 0100000000000010]
p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_11 (getelementptr      ) [ 0100000000000010]
p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_12 (getelementptr      ) [ 0100000000000010]
p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_13 (getelementptr      ) [ 0100000000000010]
p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_14 (getelementptr      ) [ 0100000000000010]
p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_15 (getelementptr      ) [ 0100000000000010]
p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_16 (getelementptr      ) [ 0100000000000010]
p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_17 (getelementptr      ) [ 0100000000000010]
urem_ln291                                                                           (urem               ) [ 0000000000000000]
trunc_ln291                                                                          (trunc              ) [ 0000000000000000]
imgB_addr                                                                            (getelementptr      ) [ 0100000000000001]
imgG_addr                                                                            (getelementptr      ) [ 0100000000000001]
imgR_addr                                                                            (getelementptr      ) [ 0100000000000001]
urem_ln292                                                                           (urem               ) [ 0000000000000000]
trunc_ln292                                                                          (trunc              ) [ 0000000000000000]
lbl                                                                                  (load               ) [ 0000000000000000]
p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_18 (load               ) [ 0000000000000000]
p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_19 (load               ) [ 0000000000000000]
p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_20 (load               ) [ 0000000000000000]
tmp_3                                                                                (mux                ) [ 0000000000000000]
p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_21 (load               ) [ 0000000000000000]
p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_22 (load               ) [ 0000000000000000]
p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_23 (load               ) [ 0000000000000000]
tmp_4                                                                                (mux                ) [ 0000000000000000]
p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_24 (load               ) [ 0000000000000000]
p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_25 (load               ) [ 0000000000000000]
p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_26 (load               ) [ 0000000000000000]
tmp_5                                                                                (mux                ) [ 0000000000000000]
tmp_6                                                                                (mux                ) [ 0100000000000001]
icmp_ln300                                                                           (icmp               ) [ 0100000000000001]
zext_ln301                                                                           (zext               ) [ 0000000000000000]
center_is_green_addr                                                                 (getelementptr      ) [ 0100000000000001]
specloopname_ln0                                                                     (specloopname       ) [ 0000000000000000]
speclooptripcount_ln0                                                                (speclooptripcount  ) [ 0000000000000000]
specpipeline_ln294                                                                   (specpipeline       ) [ 0000000000000000]
specloopname_ln292                                                                   (specloopname       ) [ 0000000000000000]
R                                                                                    (load               ) [ 0000000000000000]
G                                                                                    (load               ) [ 0000000000000000]
B                                                                                    (load               ) [ 0000000000000000]
and_ln300                                                                            (and                ) [ 0000000000000000]
G_1                                                                                  (load               ) [ 0000000000000000]
R_1                                                                                  (xor                ) [ 0000000000000000]
select_ln301                                                                         (select             ) [ 0000000000000000]
select_ln301_1                                                                       (select             ) [ 0000000000000000]
R_2                                                                                  (select             ) [ 0000000000000000]
G_2                                                                                  (select             ) [ 0000000000000000]
B_1                                                                                  (select             ) [ 0000000000000000]
out_pix_data                                                                         (bitconcatenate     ) [ 0000000000000000]
write_ln312                                                                          (write              ) [ 0000000000000000]
br_ln292                                                                             (br                 ) [ 0000000000000000]
ret_ln0                                                                              (ret                ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="imgR">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgR"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="imgG">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgG"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="imgB">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgB"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="label_map">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_map"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="center_is_green">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="center_is_green"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i1.i2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pass5_out_pass5_in_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="x_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="y_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="indvar_flatten13_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln312_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="24" slack="0"/>
<pin id="163" dir="0" index="2" bw="3" slack="0"/>
<pin id="164" dir="0" index="3" bw="3" slack="0"/>
<pin id="165" dir="0" index="4" bw="1" slack="0"/>
<pin id="166" dir="0" index="5" bw="1" slack="0"/>
<pin id="167" dir="0" index="6" bw="1" slack="0"/>
<pin id="168" dir="0" index="7" bw="1" slack="0"/>
<pin id="169" dir="0" index="8" bw="24" slack="0"/>
<pin id="170" dir="0" index="9" bw="1" slack="0"/>
<pin id="171" dir="0" index="10" bw="1" slack="0"/>
<pin id="172" dir="0" index="11" bw="1" slack="0"/>
<pin id="173" dir="0" index="12" bw="1" slack="13"/>
<pin id="174" dir="0" index="13" bw="1" slack="0"/>
<pin id="175" dir="0" index="14" bw="1" slack="0"/>
<pin id="176" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln312/15 "/>
</bind>
</comp>

<comp id="190" class="1004" name="label_map_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="17" slack="0"/>
<pin id="194" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="label_map_addr/13 "/>
</bind>
</comp>

<comp id="197" class="1004" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_9_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="14" slack="0"/>
<pin id="201" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_9/13 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_10_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="14" slack="0"/>
<pin id="208" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_10/13 "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_11_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="14" slack="0"/>
<pin id="215" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_11/13 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_12_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="14" slack="0"/>
<pin id="222" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_12/13 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_13_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="14" slack="0"/>
<pin id="229" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_13/13 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_14_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="14" slack="0"/>
<pin id="236" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_14/13 "/>
</bind>
</comp>

<comp id="239" class="1004" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_15_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="14" slack="0"/>
<pin id="243" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_15/13 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_16_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="14" slack="0"/>
<pin id="250" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_16/13 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_17_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="14" slack="0"/>
<pin id="257" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_17/13 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="17" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lbl/13 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="14" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_18/13 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="14" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_19/13 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="14" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_20/13 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="14" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_21/13 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="14" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_22/13 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="14" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_23/13 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="14" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_24/13 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="14" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_25/13 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="14" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_26/13 "/>
</bind>
</comp>

<comp id="320" class="1004" name="imgB_addr_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="17" slack="1"/>
<pin id="324" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imgB_addr/14 "/>
</bind>
</comp>

<comp id="327" class="1004" name="imgG_addr_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="17" slack="1"/>
<pin id="331" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imgG_addr/14 "/>
</bind>
</comp>

<comp id="334" class="1004" name="imgR_addr_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="17" slack="1"/>
<pin id="338" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imgR_addr/14 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_access_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="17" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R/14 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_access_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="17" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G/14 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_access_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="17" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B/14 "/>
</bind>
</comp>

<comp id="359" class="1004" name="center_is_green_addr_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="16" slack="0"/>
<pin id="363" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="center_is_green_addr/14 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="9" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G_1/14 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln0_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="17" slack="0"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln0_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="0"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln0_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="9" slack="0"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="indvar_flatten13_load_load_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="17" slack="1"/>
<pin id="389" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln291_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="17" slack="0"/>
<pin id="392" dir="0" index="1" bw="17" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln291/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln291_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="17" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln291_1/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="x_load_load_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="9" slack="1"/>
<pin id="404" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="y_load_load_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="1"/>
<pin id="407" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln291_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln291/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln292_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="9" slack="0"/>
<pin id="416" dir="0" index="1" bw="9" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln292/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="select_ln291_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="9" slack="0"/>
<pin id="423" dir="0" index="2" bw="9" slack="0"/>
<pin id="424" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln291/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="select_ln291_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="8" slack="0"/>
<pin id="431" dir="0" index="2" bw="8" slack="0"/>
<pin id="432" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln291_1/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="cmp695_mid1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="8" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp695_mid1/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="cmp69560_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="0" index="1" bw="8" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp69560/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="select_ln291_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln291_2/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="9" slack="0"/>
<pin id="458" dir="0" index="1" bw="3" slack="0"/>
<pin id="459" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln292/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln310_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="9" slack="0"/>
<pin id="464" dir="0" index="1" bw="9" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln310/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="out_pix_last_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="out_pix_last/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln292_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="9" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln292/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="store_ln292_store_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="17" slack="0"/>
<pin id="482" dir="0" index="1" bw="17" slack="1"/>
<pin id="483" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln292/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="store_ln292_store_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="0" index="1" bw="8" slack="1"/>
<pin id="488" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln292/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="store_ln292_store_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="0"/>
<pin id="492" dir="0" index="1" bw="9" slack="1"/>
<pin id="493" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln292/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="grp_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="1"/>
<pin id="497" dir="0" index="1" bw="3" slack="0"/>
<pin id="498" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln291/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln291_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="8"/>
<pin id="502" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291/10 "/>
</bind>
</comp>

<comp id="503" class="1004" name="mul_ln291_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="0"/>
<pin id="505" dir="0" index="1" bw="10" slack="0"/>
<pin id="506" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln291/10 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="7" slack="0"/>
<pin id="511" dir="0" index="1" bw="17" slack="0"/>
<pin id="512" dir="0" index="2" bw="5" slack="0"/>
<pin id="513" dir="0" index="3" bw="6" slack="0"/>
<pin id="514" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln300_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="7" slack="0"/>
<pin id="521" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln300/10 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln292_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="9" slack="9"/>
<pin id="525" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln292/11 "/>
</bind>
</comp>

<comp id="526" class="1004" name="mul_ln292_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="9" slack="0"/>
<pin id="528" dir="0" index="1" bw="11" slack="0"/>
<pin id="529" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln292/11 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="0"/>
<pin id="534" dir="0" index="1" bw="19" slack="0"/>
<pin id="535" dir="0" index="2" bw="5" slack="0"/>
<pin id="536" dir="0" index="3" bw="6" slack="0"/>
<pin id="537" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln300_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="1"/>
<pin id="544" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln300_1/12 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_s_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="0"/>
<pin id="547" dir="0" index="1" bw="8" slack="11"/>
<pin id="548" dir="0" index="2" bw="1" slack="0"/>
<pin id="549" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/13 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln297_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="0"/>
<pin id="554" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln297/13 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="14" slack="0"/>
<pin id="558" dir="0" index="1" bw="8" slack="11"/>
<pin id="559" dir="0" index="2" bw="1" slack="0"/>
<pin id="560" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/13 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln297_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="14" slack="0"/>
<pin id="565" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln297_1/13 "/>
</bind>
</comp>

<comp id="567" class="1004" name="add_ln297_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="16" slack="0"/>
<pin id="569" dir="0" index="1" bw="14" slack="0"/>
<pin id="570" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln297/13 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln297_2_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="9" slack="11"/>
<pin id="575" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln297_2/13 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln297_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="17" slack="0"/>
<pin id="578" dir="0" index="1" bw="9" slack="0"/>
<pin id="579" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln297_1/13 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln297_3_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="17" slack="0"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln297_3/13 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln300_2_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="14" slack="0"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln300_2/13 "/>
</bind>
</comp>

<comp id="599" class="1004" name="trunc_ln291_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="2" slack="0"/>
<pin id="601" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln291/14 "/>
</bind>
</comp>

<comp id="603" class="1004" name="trunc_ln292_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="2" slack="0"/>
<pin id="605" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln292/14 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_3_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="0" index="2" bw="1" slack="0"/>
<pin id="611" dir="0" index="3" bw="1" slack="0"/>
<pin id="612" dir="0" index="4" bw="2" slack="0"/>
<pin id="613" dir="1" index="5" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/14 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_4_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="0" index="2" bw="1" slack="0"/>
<pin id="623" dir="0" index="3" bw="1" slack="0"/>
<pin id="624" dir="0" index="4" bw="2" slack="0"/>
<pin id="625" dir="1" index="5" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/14 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_5_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="0" index="2" bw="1" slack="0"/>
<pin id="635" dir="0" index="3" bw="1" slack="0"/>
<pin id="636" dir="0" index="4" bw="2" slack="0"/>
<pin id="637" dir="1" index="5" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/14 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_6_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="0" index="2" bw="1" slack="0"/>
<pin id="647" dir="0" index="3" bw="1" slack="0"/>
<pin id="648" dir="0" index="4" bw="2" slack="0"/>
<pin id="649" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/14 "/>
</bind>
</comp>

<comp id="655" class="1004" name="icmp_ln300_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="16" slack="0"/>
<pin id="657" dir="0" index="1" bw="16" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln300/14 "/>
</bind>
</comp>

<comp id="661" class="1004" name="zext_ln301_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="16" slack="0"/>
<pin id="663" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln301/14 "/>
</bind>
</comp>

<comp id="666" class="1004" name="and_ln300_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="1"/>
<pin id="668" dir="0" index="1" bw="1" slack="1"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln300/15 "/>
</bind>
</comp>

<comp id="670" class="1004" name="R_1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="R_1/15 "/>
</bind>
</comp>

<comp id="676" class="1004" name="select_ln301_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="8" slack="0"/>
<pin id="679" dir="0" index="2" bw="8" slack="0"/>
<pin id="680" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln301/15 "/>
</bind>
</comp>

<comp id="684" class="1004" name="select_ln301_1_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="8" slack="0"/>
<pin id="687" dir="0" index="2" bw="8" slack="0"/>
<pin id="688" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln301_1/15 "/>
</bind>
</comp>

<comp id="692" class="1004" name="R_2_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="8" slack="0"/>
<pin id="695" dir="0" index="2" bw="8" slack="0"/>
<pin id="696" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="R_2/15 "/>
</bind>
</comp>

<comp id="700" class="1004" name="G_2_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="8" slack="0"/>
<pin id="703" dir="0" index="2" bw="8" slack="0"/>
<pin id="704" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="G_2/15 "/>
</bind>
</comp>

<comp id="708" class="1004" name="B_1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="8" slack="0"/>
<pin id="711" dir="0" index="2" bw="8" slack="0"/>
<pin id="712" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="B_1/15 "/>
</bind>
</comp>

<comp id="716" class="1004" name="out_pix_data_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="24" slack="0"/>
<pin id="718" dir="0" index="1" bw="8" slack="0"/>
<pin id="719" dir="0" index="2" bw="8" slack="0"/>
<pin id="720" dir="0" index="3" bw="8" slack="0"/>
<pin id="721" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_pix_data/15 "/>
</bind>
</comp>

<comp id="727" class="1007" name="grp_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="7" slack="0"/>
<pin id="729" dir="0" index="1" bw="7" slack="0"/>
<pin id="730" dir="0" index="2" bw="8" slack="0"/>
<pin id="731" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln300/10 add_ln300/12 "/>
</bind>
</comp>

<comp id="736" class="1005" name="x_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="9" slack="0"/>
<pin id="738" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="743" class="1005" name="y_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="0"/>
<pin id="745" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="750" class="1005" name="indvar_flatten13_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="17" slack="0"/>
<pin id="752" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="757" class="1005" name="icmp_ln291_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="12"/>
<pin id="759" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln291 "/>
</bind>
</comp>

<comp id="761" class="1005" name="select_ln291_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="9" slack="1"/>
<pin id="763" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln291 "/>
</bind>
</comp>

<comp id="768" class="1005" name="select_ln291_1_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="1"/>
<pin id="770" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln291_1 "/>
</bind>
</comp>

<comp id="776" class="1005" name="out_pix_last_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="13"/>
<pin id="778" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="out_pix_last "/>
</bind>
</comp>

<comp id="781" class="1005" name="zext_ln300_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="14" slack="1"/>
<pin id="783" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln300 "/>
</bind>
</comp>

<comp id="786" class="1005" name="tmp_1_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="1"/>
<pin id="788" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="791" class="1005" name="zext_ln300_1_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="14" slack="1"/>
<pin id="793" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln300_1 "/>
</bind>
</comp>

<comp id="796" class="1005" name="zext_ln297_3_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="64" slack="1"/>
<pin id="798" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln297_3 "/>
</bind>
</comp>

<comp id="803" class="1005" name="label_map_addr_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="17" slack="1"/>
<pin id="805" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="label_map_addr "/>
</bind>
</comp>

<comp id="808" class="1005" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_9_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="14" slack="1"/>
<pin id="810" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_9 "/>
</bind>
</comp>

<comp id="813" class="1005" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_10_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="14" slack="1"/>
<pin id="815" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_10 "/>
</bind>
</comp>

<comp id="818" class="1005" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_11_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="14" slack="1"/>
<pin id="820" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_11 "/>
</bind>
</comp>

<comp id="823" class="1005" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_12_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="14" slack="1"/>
<pin id="825" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_12 "/>
</bind>
</comp>

<comp id="828" class="1005" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_13_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="14" slack="1"/>
<pin id="830" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_13 "/>
</bind>
</comp>

<comp id="833" class="1005" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_14_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="14" slack="1"/>
<pin id="835" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_14 "/>
</bind>
</comp>

<comp id="838" class="1005" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_15_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="14" slack="1"/>
<pin id="840" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_15 "/>
</bind>
</comp>

<comp id="843" class="1005" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_16_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="14" slack="1"/>
<pin id="845" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_16 "/>
</bind>
</comp>

<comp id="848" class="1005" name="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_17_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="14" slack="1"/>
<pin id="850" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_17 "/>
</bind>
</comp>

<comp id="853" class="1005" name="imgB_addr_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="17" slack="1"/>
<pin id="855" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="imgB_addr "/>
</bind>
</comp>

<comp id="858" class="1005" name="imgG_addr_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="17" slack="1"/>
<pin id="860" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="imgG_addr "/>
</bind>
</comp>

<comp id="863" class="1005" name="imgR_addr_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="17" slack="1"/>
<pin id="865" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="imgR_addr "/>
</bind>
</comp>

<comp id="868" class="1005" name="tmp_6_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="1"/>
<pin id="870" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="873" class="1005" name="icmp_ln300_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="1"/>
<pin id="875" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln300 "/>
</bind>
</comp>

<comp id="878" class="1005" name="center_is_green_addr_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="9" slack="1"/>
<pin id="880" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="center_is_green_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="151"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="177"><net_src comp="140" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="178"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="160" pin=4"/></net>

<net id="182"><net_src comp="8" pin="0"/><net_sink comp="160" pin=5"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="160" pin=6"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="160" pin=7"/></net>

<net id="185"><net_src comp="142" pin="0"/><net_sink comp="160" pin=9"/></net>

<net id="186"><net_src comp="142" pin="0"/><net_sink comp="160" pin=10"/></net>

<net id="187"><net_src comp="144" pin="0"/><net_sink comp="160" pin=11"/></net>

<net id="188"><net_src comp="146" pin="0"/><net_sink comp="160" pin=13"/></net>

<net id="189"><net_src comp="146" pin="0"/><net_sink comp="160" pin=14"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="116" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="22" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="116" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="116" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="116" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="116" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="116" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="116" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="34" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="116" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="36" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="116" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="38" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="116" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="190" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="197" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="204" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="211" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="218" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="225" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="232" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="239" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="246" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="253" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="18" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="116" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="16" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="116" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="14" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="116" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="334" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="352"><net_src comp="327" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="358"><net_src comp="320" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="364"><net_src comp="40" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="116" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="371"><net_src comp="359" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="68" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="70" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="72" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="394"><net_src comp="387" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="74" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="387" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="76" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="412"><net_src comp="405" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="78" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="402" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="80" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="72" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="402" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="433"><net_src comp="414" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="408" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="405" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="440"><net_src comp="408" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="82" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="405" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="82" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="414" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="436" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="442" pin="2"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="420" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="84" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="420" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="86" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="448" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="462" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="420" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="88" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="396" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="489"><net_src comp="428" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="474" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="90" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="507"><net_src comp="500" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="92" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="515"><net_src comp="94" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="503" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="96" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="518"><net_src comp="98" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="522"><net_src comp="509" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="530"><net_src comp="523" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="102" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="538"><net_src comp="104" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="526" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="540"><net_src comp="106" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="541"><net_src comp="108" pin="0"/><net_sink comp="532" pin=3"/></net>

<net id="550"><net_src comp="110" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="70" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="555"><net_src comp="545" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="561"><net_src comp="112" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="114" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="566"><net_src comp="556" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="552" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="563" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="580"><net_src comp="567" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="573" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="576" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="590"><net_src comp="587" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="593"><net_src comp="587" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="594"><net_src comp="587" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="595"><net_src comp="587" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="596"><net_src comp="587" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="597"><net_src comp="587" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="598"><net_src comp="587" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="602"><net_src comp="495" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="456" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="614"><net_src comp="118" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="266" pin="3"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="272" pin="3"/><net_sink comp="607" pin=2"/></net>

<net id="617"><net_src comp="278" pin="3"/><net_sink comp="607" pin=3"/></net>

<net id="618"><net_src comp="603" pin="1"/><net_sink comp="607" pin=4"/></net>

<net id="626"><net_src comp="118" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="284" pin="3"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="290" pin="3"/><net_sink comp="619" pin=2"/></net>

<net id="629"><net_src comp="296" pin="3"/><net_sink comp="619" pin=3"/></net>

<net id="630"><net_src comp="603" pin="1"/><net_sink comp="619" pin=4"/></net>

<net id="638"><net_src comp="118" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="302" pin="3"/><net_sink comp="631" pin=1"/></net>

<net id="640"><net_src comp="308" pin="3"/><net_sink comp="631" pin=2"/></net>

<net id="641"><net_src comp="314" pin="3"/><net_sink comp="631" pin=3"/></net>

<net id="642"><net_src comp="603" pin="1"/><net_sink comp="631" pin=4"/></net>

<net id="650"><net_src comp="118" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="651"><net_src comp="607" pin="5"/><net_sink comp="643" pin=1"/></net>

<net id="652"><net_src comp="619" pin="5"/><net_sink comp="643" pin=2"/></net>

<net id="653"><net_src comp="631" pin="5"/><net_sink comp="643" pin=3"/></net>

<net id="654"><net_src comp="599" pin="1"/><net_sink comp="643" pin=4"/></net>

<net id="659"><net_src comp="260" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="120" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="260" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="674"><net_src comp="366" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="134" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="681"><net_src comp="670" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="136" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="70" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="689"><net_src comp="366" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="136" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="70" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="697"><net_src comp="666" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="676" pin="3"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="341" pin="3"/><net_sink comp="692" pin=2"/></net>

<net id="705"><net_src comp="666" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="684" pin="3"/><net_sink comp="700" pin=1"/></net>

<net id="707"><net_src comp="347" pin="3"/><net_sink comp="700" pin=2"/></net>

<net id="713"><net_src comp="666" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="714"><net_src comp="70" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="715"><net_src comp="353" pin="3"/><net_sink comp="708" pin=2"/></net>

<net id="722"><net_src comp="138" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="708" pin="3"/><net_sink comp="716" pin=1"/></net>

<net id="724"><net_src comp="700" pin="3"/><net_sink comp="716" pin=2"/></net>

<net id="725"><net_src comp="692" pin="3"/><net_sink comp="716" pin=3"/></net>

<net id="726"><net_src comp="716" pin="4"/><net_sink comp="160" pin=8"/></net>

<net id="732"><net_src comp="519" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="100" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="542" pin="1"/><net_sink comp="727" pin=2"/></net>

<net id="735"><net_src comp="727" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="739"><net_src comp="148" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="742"><net_src comp="736" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="746"><net_src comp="152" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="749"><net_src comp="743" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="753"><net_src comp="156" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="756"><net_src comp="750" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="760"><net_src comp="390" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="420" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="767"><net_src comp="761" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="771"><net_src comp="428" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="774"><net_src comp="768" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="775"><net_src comp="768" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="779"><net_src comp="468" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="160" pin=12"/></net>

<net id="784"><net_src comp="519" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="789"><net_src comp="532" pin="4"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="794"><net_src comp="542" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="799"><net_src comp="582" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="802"><net_src comp="796" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="806"><net_src comp="190" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="811"><net_src comp="197" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="816"><net_src comp="204" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="821"><net_src comp="211" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="826"><net_src comp="218" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="831"><net_src comp="225" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="836"><net_src comp="232" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="841"><net_src comp="239" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="846"><net_src comp="246" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="851"><net_src comp="253" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="856"><net_src comp="320" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="861"><net_src comp="327" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="866"><net_src comp="334" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="871"><net_src comp="643" pin="5"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="876"><net_src comp="655" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="881"><net_src comp="359" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="366" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {15 }
	Port: out_stream_V_keep_V | {15 }
	Port: out_stream_V_strb_V | {15 }
	Port: out_stream_V_user_V | {15 }
	Port: out_stream_V_last_V | {15 }
	Port: out_stream_V_id_V | {15 }
	Port: out_stream_V_dest_V | {15 }
	Port: imgR | {}
	Port: imgG | {}
	Port: imgB | {}
	Port: label_map | {}
	Port: p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8 | {}
	Port: p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7 | {}
	Port: p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6 | {}
	Port: p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5 | {}
	Port: p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4 | {}
	Port: p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3 | {}
	Port: p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2 | {}
	Port: p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1 | {}
	Port: p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm | {}
	Port: center_is_green | {}
 - Input state : 
	Port: hls_object_green_classification_Pipeline_pass5_out_pass5_in : out_stream_V_data_V | {}
	Port: hls_object_green_classification_Pipeline_pass5_out_pass5_in : out_stream_V_keep_V | {}
	Port: hls_object_green_classification_Pipeline_pass5_out_pass5_in : out_stream_V_strb_V | {}
	Port: hls_object_green_classification_Pipeline_pass5_out_pass5_in : out_stream_V_user_V | {}
	Port: hls_object_green_classification_Pipeline_pass5_out_pass5_in : out_stream_V_last_V | {}
	Port: hls_object_green_classification_Pipeline_pass5_out_pass5_in : out_stream_V_id_V | {}
	Port: hls_object_green_classification_Pipeline_pass5_out_pass5_in : out_stream_V_dest_V | {}
	Port: hls_object_green_classification_Pipeline_pass5_out_pass5_in : imgR | {14 15 }
	Port: hls_object_green_classification_Pipeline_pass5_out_pass5_in : imgG | {14 15 }
	Port: hls_object_green_classification_Pipeline_pass5_out_pass5_in : imgB | {14 15 }
	Port: hls_object_green_classification_Pipeline_pass5_out_pass5_in : label_map | {13 14 }
	Port: hls_object_green_classification_Pipeline_pass5_out_pass5_in : p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8 | {13 14 }
	Port: hls_object_green_classification_Pipeline_pass5_out_pass5_in : p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7 | {13 14 }
	Port: hls_object_green_classification_Pipeline_pass5_out_pass5_in : p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6 | {13 14 }
	Port: hls_object_green_classification_Pipeline_pass5_out_pass5_in : p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5 | {13 14 }
	Port: hls_object_green_classification_Pipeline_pass5_out_pass5_in : p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4 | {13 14 }
	Port: hls_object_green_classification_Pipeline_pass5_out_pass5_in : p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3 | {13 14 }
	Port: hls_object_green_classification_Pipeline_pass5_out_pass5_in : p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2 | {13 14 }
	Port: hls_object_green_classification_Pipeline_pass5_out_pass5_in : p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1 | {13 14 }
	Port: hls_object_green_classification_Pipeline_pass5_out_pass5_in : p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm | {13 14 }
	Port: hls_object_green_classification_Pipeline_pass5_out_pass5_in : center_is_green | {14 15 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln291 : 1
		add_ln291_1 : 1
		br_ln291 : 2
		add_ln291 : 1
		icmp_ln292 : 1
		select_ln291 : 2
		select_ln291_1 : 2
		cmp695_mid1 : 2
		cmp69560 : 1
		select_ln291_2 : 3
		urem_ln292 : 3
		icmp_ln310 : 3
		out_pix_last : 4
		add_ln292 : 3
		store_ln292 : 2
		store_ln292 : 3
		store_ln292 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		mul_ln291 : 1
		tmp : 2
		zext_ln300 : 3
		mul_ln300 : 4
	State 11
		mul_ln292 : 1
		tmp_1 : 2
	State 12
		add_ln300 : 1
	State 13
		zext_ln297 : 1
		zext_ln297_1 : 1
		add_ln297 : 2
		add_ln297_1 : 3
		zext_ln297_3 : 4
		label_map_addr : 5
		zext_ln300_2 : 1
		p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_9 : 2
		p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_10 : 2
		p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_11 : 2
		p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_12 : 2
		p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_13 : 2
		p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_14 : 2
		p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_15 : 2
		p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_16 : 2
		p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_17 : 2
		lbl : 6
		p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_18 : 3
		p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_19 : 3
		p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_20 : 3
		p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_21 : 3
		p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_22 : 3
		p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_23 : 3
		p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_24 : 3
		p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_25 : 3
		p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_26 : 3
	State 14
		trunc_ln291 : 1
		trunc_ln292 : 1
		R : 1
		G : 1
		B : 1
		tmp_3 : 2
		tmp_4 : 2
		tmp_5 : 2
		tmp_6 : 3
		icmp_ln300 : 1
		zext_ln301 : 1
		center_is_green_addr : 2
		G_1 : 3
	State 15
		R_1 : 1
		select_ln301 : 1
		select_ln301_1 : 1
		R_2 : 2
		G_2 : 2
		out_pix_data : 3
		write_ln312 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   urem   |        grp_fu_456        |    0    |   238   |   160   |
|          |        grp_fu_495        |    0    |   195   |   126   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln291_fu_390    |    0    |    0    |    24   |
|          |     icmp_ln292_fu_414    |    0    |    0    |    14   |
|   icmp   |    cmp695_mid1_fu_436    |    0    |    0    |    15   |
|          |      cmp69560_fu_442     |    0    |    0    |    15   |
|          |     icmp_ln310_fu_462    |    0    |    0    |    14   |
|          |     icmp_ln300_fu_655    |    0    |    0    |    23   |
|----------|--------------------------|---------|---------|---------|
|          |    add_ln291_1_fu_396    |    0    |    0    |    24   |
|          |     add_ln291_fu_408     |    0    |    0    |    15   |
|    add   |     add_ln292_fu_474     |    0    |    0    |    14   |
|          |     add_ln297_fu_567     |    0    |    0    |    16   |
|          |    add_ln297_1_fu_576    |    0    |    0    |    17   |
|----------|--------------------------|---------|---------|---------|
|    mul   |     mul_ln291_fu_503     |    0    |    0    |    63   |
|          |     mul_ln292_fu_526     |    1    |    0    |    6    |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln291_fu_420   |    0    |    0    |    9    |
|          |   select_ln291_1_fu_428  |    0    |    0    |    8    |
|          |   select_ln291_2_fu_448  |    0    |    0    |    2    |
|  select  |    select_ln301_fu_676   |    0    |    0    |    8    |
|          |   select_ln301_1_fu_684  |    0    |    0    |    8    |
|          |        R_2_fu_692        |    0    |    0    |    8    |
|          |        G_2_fu_700        |    0    |    0    |    8    |
|          |        B_1_fu_708        |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_3_fu_607       |    0    |    0    |    14   |
|    mux   |       tmp_4_fu_619       |    0    |    0    |    14   |
|          |       tmp_5_fu_631       |    0    |    0    |    14   |
|          |       tmp_6_fu_643       |    0    |    0    |    14   |
|----------|--------------------------|---------|---------|---------|
|    and   |    out_pix_last_fu_468   |    0    |    0    |    2    |
|          |     and_ln300_fu_666     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    xor   |        R_1_fu_670        |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|  muladd  |        grp_fu_727        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | write_ln312_write_fu_160 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln291_fu_500    |    0    |    0    |    0    |
|          |     zext_ln300_fu_519    |    0    |    0    |    0    |
|          |     zext_ln292_fu_523    |    0    |    0    |    0    |
|          |    zext_ln300_1_fu_542   |    0    |    0    |    0    |
|   zext   |     zext_ln297_fu_552    |    0    |    0    |    0    |
|          |    zext_ln297_1_fu_563   |    0    |    0    |    0    |
|          |    zext_ln297_2_fu_573   |    0    |    0    |    0    |
|          |    zext_ln297_3_fu_582   |    0    |    0    |    0    |
|          |    zext_ln300_2_fu_587   |    0    |    0    |    0    |
|          |     zext_ln301_fu_661    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|        tmp_fu_509        |    0    |    0    |    0    |
|          |       tmp_1_fu_532       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_s_fu_545       |    0    |    0    |    0    |
|bitconcatenate|       tmp_2_fu_556       |    0    |    0    |    0    |
|          |    out_pix_data_fu_716   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |    trunc_ln291_fu_599    |    0    |    0    |    0    |
|          |    trunc_ln292_fu_603    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    2    |   433   |   667   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------------------------------------------------------+--------+
|                                                                                            |   FF   |
+--------------------------------------------------------------------------------------------+--------+
|                                center_is_green_addr_reg_878                                |    9   |
|                                     icmp_ln291_reg_757                                     |    1   |
|                                     icmp_ln300_reg_873                                     |    1   |
|                                      imgB_addr_reg_853                                     |   17   |
|                                      imgG_addr_reg_858                                     |   17   |
|                                      imgR_addr_reg_863                                     |   17   |
|                                  indvar_flatten13_reg_750                                  |   17   |
|                                   label_map_addr_reg_803                                   |   17   |
|                                    out_pix_last_reg_776                                    |    1   |
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_10_reg_813|   14   |
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_11_reg_818|   14   |
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_12_reg_823|   14   |
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_13_reg_828|   14   |
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_14_reg_833|   14   |
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_15_reg_838|   14   |
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_16_reg_843|   14   |
|p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_17_reg_848|   14   |
| p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_9_reg_808|   14   |
|                                   select_ln291_1_reg_768                                   |    8   |
|                                    select_ln291_reg_761                                    |    9   |
|                                        tmp_1_reg_786                                       |    8   |
|                                        tmp_6_reg_868                                       |    1   |
|                                          x_reg_736                                         |    9   |
|                                          y_reg_743                                         |    8   |
|                                    zext_ln297_3_reg_796                                    |   64   |
|                                    zext_ln300_1_reg_791                                    |   14   |
|                                     zext_ln300_reg_781                                     |   14   |
+--------------------------------------------------------------------------------------------+--------+
|                                            Total                                           |   358  |
+--------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_260 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_266 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_272 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_278 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_284 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_290 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_296 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_302 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_308 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_314 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_341 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_347 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_353 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_366 |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_456    |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_727    |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_727    |  p1  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   452  ||  26.996 ||   153   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   433  |   667  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   26   |    -   |   153  |
|  Register |    -   |    -   |   358  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   26   |   791  |   820  |
+-----------+--------+--------+--------+--------+
