```systemverilog
always_latch
	if (clk) q <= d;
```
