#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q.QCK[0] (Q_FRAG)                                        19.775    19.775
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                        1.701    21.477
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_LUT3_I2.t_frag.XAB[0] (T_FRAG)                               16.002    37.479
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                 1.305    38.784
lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q_S0_LUT2_O.f_frag.F1[0] (F_FRAG)                      52.630    91.414
lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q_S0_LUT2_O.f_frag.FZ[0] (F_FRAG)                       0.523    91.937
lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q.mux0.f_frag.FS[0] (F_FRAG)                            3.159    95.096
lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q.mux0.f_frag.FZ[0] (F_FRAG)                            0.612    95.708
lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q.mux2.f_frag.F1[0] (F_FRAG)                           25.732   121.440
lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q.mux2.f_frag.FZ[0] (F_FRAG)                            0.523   121.964
lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q.QD[0] (Q_FRAG)                                                   5.169   127.132
data arrival time                                                                                               127.132

clock bctrl.bsampler.mclk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q.QCK[0] (Q_FRAG)                                                 11.883    11.883
clock uncertainty                                                                                       0.000    11.883
cell setup time                                                                                         0.105    11.989
data required time                                                                                               11.989
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               11.989
data arrival time                                                                                              -127.132
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -115.144


#Path 2
Startpoint: lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : LCD_DB2_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                              0.000     0.000
clock source latency                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                   0.000     0.000
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3.QCK[0] (Q_FRAG)                                                                                         12.787    12.787
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    14.488
lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_9.t_frag.XSL[0] (T_FRAG)                                                                                      44.482    58.971
lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_9.t_frag.XZ[0] (T_FRAG)                                                                                        1.462    60.433
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.mux1.f_frag.F1[0] (F_FRAG)                                                               7.144    67.576
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.mux1.f_frag.FZ[0] (F_FRAG)                                                               0.523    68.100
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.mux2.f_frag.F2[0] (F_FRAG)                                                               4.537    72.637
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.mux2.f_frag.FZ[0] (F_FRAG)                                                               0.523    73.160
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q.c_frag.BB1[0] (C_FRAG)                       2.305    75.466
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q.c_frag.CZ[0] (C_FRAG)                        1.581    77.046
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   3.373    80.419
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.406    81.825
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                             2.475    84.300
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.605    85.905
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3.c_frag.TA1[0] (C_FRAG)                                                       3.019    88.925
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                                        1.721    90.646
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1.c_frag.BSL[0] (C_FRAG)                                             3.822    94.468
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                              1.462    95.930
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_5.t_frag.XSL[0] (T_FRAG)                                  6.159   102.089
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                   1.406   103.495
LCD_DB2_mux4x0_B.mux1.f_frag.F1[0] (F_FRAG)                                                                                                        5.367   108.862
LCD_DB2_mux4x0_B.mux1.f_frag.FZ[0] (F_FRAG)                                                                                                        0.523   109.385
LCD_DB2_mux4x0_B.mux2.f_frag.F2[0] (F_FRAG)                                                                                                        3.186   112.572
LCD_DB2_mux4x0_B.mux2.f_frag.FZ[0] (F_FRAG)                                                                                                        0.523   113.095
LCD_DB2_dff_Q.QD[0] (Q_FRAG)                                                                                                                       2.301   115.396
data arrival time                                                                                                                                          115.396

clock bctrl.bsampler.mclk (rise edge)                                                                                                              0.000     0.000
clock source latency                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                   0.000     0.000
LCD_DB2_dff_Q.QCK[0] (Q_FRAG)                                                                                                                     10.311    10.311
clock uncertainty                                                                                                                                  0.000    10.311
cell setup time                                                                                                                                    0.105    10.417
data required time                                                                                                                                          10.417
------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                          10.417
data arrival time                                                                                                                                         -115.396
------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                          -104.979


#Path 3
Startpoint: lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : LCD_DB0_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                              0.000     0.000
clock source latency                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                   0.000     0.000
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3.QCK[0] (Q_FRAG)                                                                                         12.787    12.787
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    14.488
lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_9.t_frag.XSL[0] (T_FRAG)                                                                                      44.482    58.971
lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_9.t_frag.XZ[0] (T_FRAG)                                                                                        1.462    60.433
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.mux1.f_frag.F1[0] (F_FRAG)                                                               7.144    67.576
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.mux1.f_frag.FZ[0] (F_FRAG)                                                               0.523    68.100
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.mux2.f_frag.F2[0] (F_FRAG)                                                               4.537    72.637
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.mux2.f_frag.FZ[0] (F_FRAG)                                                               0.523    73.160
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q.c_frag.BB1[0] (C_FRAG)                       2.305    75.466
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q.c_frag.CZ[0] (C_FRAG)                        1.581    77.046
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   3.373    80.419
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.406    81.825
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                             2.475    84.300
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.605    85.905
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3.c_frag.TA1[0] (C_FRAG)                                                       3.019    88.925
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                                        1.721    90.646
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1.c_frag.BSL[0] (C_FRAG)                                             3.822    94.468
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                              1.462    95.930
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2.c_frag.BAB[0] (C_FRAG)                                  3.909    99.839
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2.c_frag.CZ[0] (C_FRAG)                                   1.305   101.144
LCD_DB0_mux4x0_B.mux1.f_frag.F1[0] (F_FRAG)                                                                                                        2.473   103.617
LCD_DB0_mux4x0_B.mux1.f_frag.FZ[0] (F_FRAG)                                                                                                        0.523   104.141
LCD_DB0_mux4x0_B.mux2.f_frag.F2[0] (F_FRAG)                                                                                                        3.218   107.359
LCD_DB0_mux4x0_B.mux2.f_frag.FZ[0] (F_FRAG)                                                                                                        0.523   107.882
LCD_DB0_dff_Q.QD[0] (Q_FRAG)                                                                                                                       3.084   110.966
data arrival time                                                                                                                                          110.966

clock bctrl.bsampler.mclk (rise edge)                                                                                                              0.000     0.000
clock source latency                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                   0.000     0.000
LCD_DB0_dff_Q.QCK[0] (Q_FRAG)                                                                                                                      6.053     6.053
clock uncertainty                                                                                                                                  0.000     6.053
cell setup time                                                                                                                                    0.105     6.159
data required time                                                                                                                                           6.159
------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                           6.159
data arrival time                                                                                                                                         -110.966
------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                          -104.808


#Path 4
Startpoint: lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : LCD_DB4_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                              0.000     0.000
clock source latency                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                   0.000     0.000
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3.QCK[0] (Q_FRAG)                                                                                         12.787    12.787
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    14.488
lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_9.t_frag.XSL[0] (T_FRAG)                                                                                      44.482    58.971
lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_9.t_frag.XZ[0] (T_FRAG)                                                                                        1.462    60.433
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.mux1.f_frag.F1[0] (F_FRAG)                                                               7.144    67.576
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.mux1.f_frag.FZ[0] (F_FRAG)                                                               0.523    68.100
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.mux2.f_frag.F2[0] (F_FRAG)                                                               4.537    72.637
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.mux2.f_frag.FZ[0] (F_FRAG)                                                               0.523    73.160
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q.c_frag.BB1[0] (C_FRAG)                       2.305    75.466
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q.c_frag.CZ[0] (C_FRAG)                        1.581    77.046
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   3.373    80.419
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.406    81.825
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                             2.475    84.300
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.605    85.905
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3.c_frag.TA1[0] (C_FRAG)                                                       3.019    88.925
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                                        1.721    90.646
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                             5.988    96.634
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                              1.406    98.040
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                                  3.817   101.857
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                   1.305   103.163
LCD_DB4_mux4x0_B.mux1.f_frag.F1[0] (F_FRAG)                                                                                                        2.473   105.636
LCD_DB4_mux4x0_B.mux1.f_frag.FZ[0] (F_FRAG)                                                                                                        0.523   106.160
LCD_DB4_mux4x0_B.mux2.f_frag.F2[0] (F_FRAG)                                                                                                        2.908   109.068
LCD_DB4_mux4x0_B.mux2.f_frag.FZ[0] (F_FRAG)                                                                                                        0.523   109.591
LCD_DB4_dff_Q.QD[0] (Q_FRAG)                                                                                                                       2.301   111.892
data arrival time                                                                                                                                          111.892

clock bctrl.bsampler.mclk (rise edge)                                                                                                              0.000     0.000
clock source latency                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                   0.000     0.000
LCD_DB4_dff_Q.QCK[0] (Q_FRAG)                                                                                                                      7.363     7.363
clock uncertainty                                                                                                                                  0.000     7.363
cell setup time                                                                                                                                    0.105     7.468
data required time                                                                                                                                           7.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                           7.468
data arrival time                                                                                                                                         -111.892
------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                          -104.424


#Path 5
Startpoint: lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : LCD_DB1_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                                              0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                  0.000     0.000
lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q.QCK[0] (Q_FRAG)                                                                                            19.901    19.901
lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701    21.603
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                        5.097    26.700
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                         0.996    27.695
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                  3.703    31.398
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    32.860
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT4_I1.c_frag.TSL[0] (C_FRAG)                                                                                 3.957    36.817
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                                                                  1.593    38.410
lcd_disp_ctrl.bcd_time_LUT3_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                    4.952    43.363
lcd_disp_ctrl.bcd_time_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.462    44.825
lcd_disp_ctrl.bcd_time_LUT4_O.c_frag.BSL[0] (C_FRAG)                                                                                              3.709    48.534
lcd_disp_ctrl.bcd_time_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                                               1.462    49.996
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                            6.890    56.885
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.406    58.291
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6.t_frag.XA2[0] (T_FRAG)                                                                                      2.342    60.633
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                                                                       1.605    62.238
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.mux1.f_frag.F1[0] (F_FRAG)                                                              2.473    64.712
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.mux1.f_frag.FZ[0] (F_FRAG)                                                              0.523    65.235
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.mux2.f_frag.F2[0] (F_FRAG)                                                              4.188    69.423
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.mux2.f_frag.FZ[0] (F_FRAG)                                                              0.523    69.947
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C.c_frag.BA2[0] (C_FRAG)                                                                       2.283    72.230
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C.c_frag.CZ[0] (C_FRAG)                                                                        1.605    73.835
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1.f_frag.FS[0] (F_FRAG)                                                              3.536    77.371
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1.f_frag.FZ[0] (F_FRAG)                                                              0.612    77.983
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                                   2.983    80.966
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                    1.549    82.516
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0.c_frag.TB1[0] (C_FRAG)                                         2.664    85.179
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                          1.688    86.867
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       6.365    93.232
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    94.537
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1.c_frag.TB1[0] (C_FRAG)                                 2.707    97.244
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1.c_frag.CZ[0] (C_FRAG)                                  1.688    98.932
LCD_DB1_mux4x0_B.mux1.f_frag.F1[0] (F_FRAG)                                                                                                       2.473   101.406
LCD_DB1_mux4x0_B.mux1.f_frag.FZ[0] (F_FRAG)                                                                                                       0.523   101.929
LCD_DB1_mux4x0_B.mux2.f_frag.F2[0] (F_FRAG)                                                                                                       3.218   105.147
LCD_DB1_mux4x0_B.mux2.f_frag.FZ[0] (F_FRAG)                                                                                                       0.523   105.671
LCD_DB1_dff_Q.QD[0] (Q_FRAG)                                                                                                                      3.084   108.755
data arrival time                                                                                                                                         108.755

clock bctrl.bsampler.mclk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                                              0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                  0.000     0.000
LCD_DB1_dff_Q.QCK[0] (Q_FRAG)                                                                                                                     7.949     7.949
clock uncertainty                                                                                                                                 0.000     7.949
cell setup time                                                                                                                                   0.105     8.055
data required time                                                                                                                                          8.055
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                          8.055
data arrival time                                                                                                                                        -108.755
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                         -100.700


#Path 6
Startpoint: bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.RS_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                                            0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                0.000     0.000
bctrl.clk_mode_dff_Q.QCK[0] (Q_FRAG)                                                                                                           18.708    18.708
bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                                           1.701    20.409
dbg_l4_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                5.840    26.249
dbg_l4_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                 1.406    27.655
dbg_l4_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                               4.891    32.547
dbg_l4_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                                1.251    33.798
lcd_disp_ctrl.clk_top.d7.setampm_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                                 4.308    38.106
lcd_disp_ctrl.clk_top.d7.setampm_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                  1.305    39.411
lcd_disp_ctrl.bcd_time_LUT3_O_2_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                                4.934    44.345
lcd_disp_ctrl.bcd_time_LUT3_O_2_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                                 1.593    45.938
lcd_disp_ctrl.bcd_time_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                                                                          3.626    49.564
lcd_disp_ctrl.bcd_time_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                                                           1.251    50.815
lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_D_LUT3_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                            5.186    56.001
lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                             1.406    57.407
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                    2.551    59.958
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                     1.462    61.420
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H.c_frag.TB2[0] (C_FRAG)                                                                             6.879    68.299
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H.c_frag.CZ[0] (C_FRAG)                                                                              1.691    69.990
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0.f_frag.F1[0] (F_FRAG)                                                                    2.473    72.464
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0.f_frag.FZ[0] (F_FRAG)                                                                    0.523    72.987
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                                         5.041    78.029
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                          1.605    79.634
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                               2.435    82.069
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                1.533    83.602
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                     4.236    87.839
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                      1.406    89.245
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                       3.213    92.458
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.593    94.051
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O.c_frag.BAB[0] (C_FRAG)                                 2.945    96.995
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.305    98.301
lcd_disp_ctrl.lcd_ctrl.RS_mux4x0_B.mux1.f_frag.F1[0] (F_FRAG)                                                                                   2.522   100.823
lcd_disp_ctrl.lcd_ctrl.RS_mux4x0_B.mux1.f_frag.FZ[0] (F_FRAG)                                                                                   0.523   101.346
lcd_disp_ctrl.lcd_ctrl.RS_mux4x0_B.mux2.f_frag.F2[0] (F_FRAG)                                                                                   4.074   105.420
lcd_disp_ctrl.lcd_ctrl.RS_mux4x0_B.mux2.f_frag.FZ[0] (F_FRAG)                                                                                   0.523   105.943
lcd_disp_ctrl.lcd_ctrl.RS_dff_Q.QD[0] (Q_FRAG)                                                                                                  2.333   108.276
data arrival time                                                                                                                                       108.276

clock bctrl.bsampler.mclk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                                            0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                0.000     0.000
lcd_disp_ctrl.lcd_ctrl.RS_dff_Q.QCK[0] (Q_FRAG)                                                                                                 8.290     8.290
clock uncertainty                                                                                                                               0.000     8.290
cell setup time                                                                                                                                 0.105     8.395
data required time                                                                                                                                        8.395
---------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                        8.395
data arrival time                                                                                                                                      -108.276
---------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -99.881


#Path 7
Startpoint: lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : LCD_DB6_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                              0.000     0.000
clock source latency                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                   0.000     0.000
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3.QCK[0] (Q_FRAG)                                                                                         12.787    12.787
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    14.488
lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_9.t_frag.XSL[0] (T_FRAG)                                                                                      44.482    58.971
lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_9.t_frag.XZ[0] (T_FRAG)                                                                                        1.462    60.433
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.mux1.f_frag.F1[0] (F_FRAG)                                                               7.144    67.576
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.mux1.f_frag.FZ[0] (F_FRAG)                                                               0.523    68.100
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.mux2.f_frag.F2[0] (F_FRAG)                                                               4.537    72.637
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.mux2.f_frag.FZ[0] (F_FRAG)                                                               0.523    73.160
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q.c_frag.BB1[0] (C_FRAG)                       2.305    75.466
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q.c_frag.CZ[0] (C_FRAG)                        1.581    77.046
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   3.373    80.419
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.406    81.825
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                             2.475    84.300
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.605    85.905
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3.c_frag.TA1[0] (C_FRAG)                                                       3.019    88.925
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                                        1.721    90.646
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                             5.988    96.634
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                              1.406    98.040
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1.t_frag.XSL[0] (T_FRAG)                                  2.486   100.527
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                   1.462   101.989
LCD_DB6_mux4x0_B.mux1.f_frag.F1[0] (F_FRAG)                                                                                                        2.473   104.462
LCD_DB6_mux4x0_B.mux1.f_frag.FZ[0] (F_FRAG)                                                                                                        0.523   104.986
LCD_DB6_mux4x0_B.mux2.f_frag.F2[0] (F_FRAG)                                                                                                        3.948   108.934
LCD_DB6_mux4x0_B.mux2.f_frag.FZ[0] (F_FRAG)                                                                                                        0.523   109.457
LCD_DB6_dff_Q.QD[0] (Q_FRAG)                                                                                                                       3.073   112.530
data arrival time                                                                                                                                          112.530

clock bctrl.bsampler.mclk (rise edge)                                                                                                              0.000     0.000
clock source latency                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                   0.000     0.000
LCD_DB6_dff_Q.QCK[0] (Q_FRAG)                                                                                                                     12.621    12.621
clock uncertainty                                                                                                                                  0.000    12.621
cell setup time                                                                                                                                    0.105    12.726
data required time                                                                                                                                          12.726
------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                          12.726
data arrival time                                                                                                                                         -112.530
------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                           -99.804


#Path 8
Startpoint: lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : LCD_DB3_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                                              0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                  0.000     0.000
lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q.QCK[0] (Q_FRAG)                                                                                            19.901    19.901
lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701    21.603
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                        5.097    26.700
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                         0.996    27.695
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                  3.703    31.398
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    32.860
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT4_I1.c_frag.TSL[0] (C_FRAG)                                                                                 3.957    36.817
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                                                                  1.593    38.410
lcd_disp_ctrl.bcd_time_LUT3_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                    4.952    43.363
lcd_disp_ctrl.bcd_time_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.462    44.825
lcd_disp_ctrl.bcd_time_LUT4_O.c_frag.BSL[0] (C_FRAG)                                                                                              3.709    48.534
lcd_disp_ctrl.bcd_time_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                                               1.462    49.996
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                            6.890    56.885
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.406    58.291
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6.t_frag.XA2[0] (T_FRAG)                                                                                      2.342    60.633
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                                                                       1.605    62.238
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.mux1.f_frag.F1[0] (F_FRAG)                                                              2.473    64.712
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.mux1.f_frag.FZ[0] (F_FRAG)                                                              0.523    65.235
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.mux2.f_frag.F2[0] (F_FRAG)                                                              4.188    69.423
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.mux2.f_frag.FZ[0] (F_FRAG)                                                              0.523    69.947
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C.c_frag.BA2[0] (C_FRAG)                                                                       2.283    72.230
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C.c_frag.CZ[0] (C_FRAG)                                                                        1.605    73.835
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1.f_frag.FS[0] (F_FRAG)                                                              3.536    77.371
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1.f_frag.FZ[0] (F_FRAG)                                                              0.612    77.983
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                                   2.983    80.966
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                    1.549    82.516
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0.c_frag.TB1[0] (C_FRAG)                                         2.664    85.179
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                          1.688    86.867
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_4_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       4.902    91.770
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_4_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462    93.232
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                                 3.704    96.936
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                  1.305    98.241
LCD_DB3_mux4x0_B.mux1.f_frag.F1[0] (F_FRAG)                                                                                                       2.479   100.720
LCD_DB3_mux4x0_B.mux1.f_frag.FZ[0] (F_FRAG)                                                                                                       0.523   101.243
LCD_DB3_mux4x0_B.mux2.f_frag.F2[0] (F_FRAG)                                                                                                       3.027   104.271
LCD_DB3_mux4x0_B.mux2.f_frag.FZ[0] (F_FRAG)                                                                                                       0.523   104.794
LCD_DB3_dff_Q.QD[0] (Q_FRAG)                                                                                                                      2.357   107.152
data arrival time                                                                                                                                         107.152

clock bctrl.bsampler.mclk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                                              0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                  0.000     0.000
LCD_DB3_dff_Q.QCK[0] (Q_FRAG)                                                                                                                     7.518     7.518
clock uncertainty                                                                                                                                 0.000     7.518
cell setup time                                                                                                                                   0.105     7.623
data required time                                                                                                                                          7.623
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                          7.623
data arrival time                                                                                                                                        -107.152
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                          -99.528


#Path 9
Startpoint: dbg_l4_dff_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.RW_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                            0.000     0.000
clock source latency                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                 0.000     0.000
dbg_l4_dff_Q.QCK[0] (Q_FRAG)                                                                                                                                    14.464    14.464
dbg_l4_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                                    1.701    16.165
dbg_l3_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                                                                                            4.670    20.835
dbg_l3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                                                                             1.406    22.241
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                            29.641    51.882
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.552    53.434
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                       5.430    58.864
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                        1.251    60.116
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                 2.551    62.667
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.462    64.129
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q.mux0.f_frag.F1[0] (F_FRAG)                                                                      2.479    66.608
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q.mux0.f_frag.FZ[0] (F_FRAG)                                                                      0.523    67.131
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q.mux2.f_frag.F1[0] (F_FRAG)                                                                      3.079    70.211
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q.mux2.f_frag.FZ[0] (F_FRAG)                                                                      0.523    70.734
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q.mux1.f_frag.F1[0] (F_FRAG)                       3.086    73.820
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q.mux1.f_frag.FZ[0] (F_FRAG)                       0.523    74.343
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q.mux2.f_frag.F2[0] (F_FRAG)                       3.992    78.335
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q.mux2.f_frag.FZ[0] (F_FRAG)                       0.523    78.858
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                             4.337    83.195
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                              1.462    84.657
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                       3.162    87.819
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.519    89.338
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                 2.330    91.668
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.605    93.274
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 4.654    97.928
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    99.233
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                                           3.284   102.518
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                                            1.593   104.111
lcd_disp_ctrl.lcd_ctrl.RW_mux4x0_B.t_frag.XB1[0] (T_FRAG)                                                                                                        8.295   112.406
lcd_disp_ctrl.lcd_ctrl.RW_mux4x0_B.t_frag.XZ[0] (T_FRAG)                                                                                                         1.581   113.987
lcd_disp_ctrl.lcd_ctrl.RW_dff_Q.QD[0] (Q_FRAG)                                                                                                                   0.000   113.987
data arrival time                                                                                                                                                        113.987

clock bctrl.bsampler.mclk (rise edge)                                                                                                                            0.000     0.000
clock source latency                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.RW_dff_Q.QCK[0] (Q_FRAG)                                                                                                                 16.190    16.190
clock uncertainty                                                                                                                                                0.000    16.190
cell setup time                                                                                                                                                  0.105    16.295
data required time                                                                                                                                                        16.295
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                        16.295
data arrival time                                                                                                                                                       -113.987
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                         -97.691


#Path 10
Startpoint: bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : LCD_DB7_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                                            0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                0.000     0.000
bctrl.clk_mode_dff_Q.QCK[0] (Q_FRAG)                                                                                                           18.708    18.708
bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                                           1.701    20.409
dbg_l4_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                5.840    26.249
dbg_l4_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                 1.406    27.655
dbg_l4_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                               4.891    32.547
dbg_l4_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                                1.251    33.798
lcd_disp_ctrl.clk_top.d7.setampm_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                                 4.308    38.106
lcd_disp_ctrl.clk_top.d7.setampm_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                  1.305    39.411
lcd_disp_ctrl.bcd_time_LUT3_O_2_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                                4.934    44.345
lcd_disp_ctrl.bcd_time_LUT3_O_2_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                                 1.593    45.938
lcd_disp_ctrl.bcd_time_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                                                                          3.626    49.564
lcd_disp_ctrl.bcd_time_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                                                           1.251    50.815
lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_D_LUT3_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                            5.186    56.001
lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                             1.406    57.407
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                    2.551    59.958
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                     1.462    61.420
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H.c_frag.TB2[0] (C_FRAG)                                                                             6.879    68.299
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H.c_frag.CZ[0] (C_FRAG)                                                                              1.691    69.990
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0.f_frag.F1[0] (F_FRAG)                                                                    2.473    72.464
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0.f_frag.FZ[0] (F_FRAG)                                                                    0.523    72.987
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                                         5.041    78.029
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                          1.605    79.634
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                               2.435    82.069
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                1.533    83.602
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                     4.236    87.839
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                      1.406    89.245
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                       3.213    92.458
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.593    94.051
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 6.851   100.901
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305   102.207
LCD_DB7_mux4x0_B.mux1.f_frag.F1[0] (F_FRAG)                                                                                                     2.473   104.680
LCD_DB7_mux4x0_B.mux1.f_frag.FZ[0] (F_FRAG)                                                                                                     0.523   105.204
LCD_DB7_mux4x0_B.mux2.f_frag.F2[0] (F_FRAG)                                                                                                     5.433   110.637
LCD_DB7_mux4x0_B.mux2.f_frag.FZ[0] (F_FRAG)                                                                                                     0.523   111.160
LCD_DB7_dff_Q.QD[0] (Q_FRAG)                                                                                                                    2.357   113.518
data arrival time                                                                                                                                       113.518

clock bctrl.bsampler.mclk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                                            0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                0.000     0.000
LCD_DB7_dff_Q.QCK[0] (Q_FRAG)                                                                                                                  16.693    16.693
clock uncertainty                                                                                                                               0.000    16.693
cell setup time                                                                                                                                 0.105    16.799
data required time                                                                                                                                       16.799
---------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                       16.799
data arrival time                                                                                                                                      -113.518
---------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -96.719


#Path 11
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_8.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_2.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                           0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                               0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_8.QCK[0] (Q_FRAG)                                                                          16.379    16.379
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                          1.701    18.080
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                      17.550    35.630
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    36.881
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.106    39.987
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305    41.292
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                          12.296    53.588
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.552    55.140
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                    10.060    65.200
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.451
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                    3.199    69.650
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                     1.406    71.056
lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_2.QEN[0] (Q_FRAG)                                                                          37.252   108.307
data arrival time                                                                                                                                      108.307

clock bctrl.bsampler.mclk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                           0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                               0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_2.QCK[0] (Q_FRAG)                                                                          13.340    13.340
clock uncertainty                                                                                                                              0.000    13.340
cell setup time                                                                                                                               -0.591    12.749
data required time                                                                                                                                      12.749
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      12.749
data arrival time                                                                                                                                     -108.307
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -95.559


#Path 12
Startpoint: lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : LCD_DB5_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                                              0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                  0.000     0.000
lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q.QCK[0] (Q_FRAG)                                                                                            19.901    19.901
lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.701    21.603
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                        5.097    26.700
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                         0.996    27.695
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                  3.703    31.398
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    32.860
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT4_I1.c_frag.TSL[0] (C_FRAG)                                                                                 3.957    36.817
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                                                                  1.593    38.410
lcd_disp_ctrl.bcd_time_LUT3_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                    4.952    43.363
lcd_disp_ctrl.bcd_time_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.462    44.825
lcd_disp_ctrl.bcd_time_LUT4_O.c_frag.BSL[0] (C_FRAG)                                                                                              3.709    48.534
lcd_disp_ctrl.bcd_time_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                                               1.462    49.996
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                            6.890    56.885
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.406    58.291
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6.t_frag.XA2[0] (T_FRAG)                                                                                      2.342    60.633
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                                                                       1.605    62.238
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.mux1.f_frag.F1[0] (F_FRAG)                                                              2.473    64.712
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.mux1.f_frag.FZ[0] (F_FRAG)                                                              0.523    65.235
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.mux2.f_frag.F2[0] (F_FRAG)                                                              4.188    69.423
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.mux2.f_frag.FZ[0] (F_FRAG)                                                              0.523    69.947
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C.c_frag.BA2[0] (C_FRAG)                                                                       2.283    72.230
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C.c_frag.CZ[0] (C_FRAG)                                                                        1.605    73.835
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1.f_frag.FS[0] (F_FRAG)                                                              3.536    77.371
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1.f_frag.FZ[0] (F_FRAG)                                                              0.612    77.983
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                                   2.983    80.966
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                    1.549    82.516
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0.c_frag.TB1[0] (C_FRAG)                                         2.664    85.179
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                          1.688    86.867
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_4_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                       4.902    91.770
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_4_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462    93.232
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_2.t_frag.XSL[0] (T_FRAG)                                 4.488    97.720
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                  1.406    99.126
LCD_DB5_mux4x0_B.t_frag.XB1[0] (T_FRAG)                                                                                                           2.309   101.434
LCD_DB5_mux4x0_B.t_frag.XZ[0] (T_FRAG)                                                                                                            1.581   103.015
LCD_DB5_dff_Q.QD[0] (Q_FRAG)                                                                                                                      0.000   103.015
data arrival time                                                                                                                                         103.015

clock bctrl.bsampler.mclk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                                              0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                  0.000     0.000
LCD_DB5_dff_Q.QCK[0] (Q_FRAG)                                                                                                                     7.689     7.689
clock uncertainty                                                                                                                                 0.000     7.689
cell setup time                                                                                                                                   0.105     7.795
data required time                                                                                                                                          7.795
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                          7.795
data arrival time                                                                                                                                        -103.015
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                          -95.221


#Path 13
Startpoint: bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_1.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
bctrl.clk_mode_dff_Q.QCK[0] (Q_FRAG)                                                       18.708    18.708
bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                       1.701    20.409
bctrl.clk_mode_LUT2_I0_1.f_frag.FS[0] (F_FRAG)                                              7.125    27.534
bctrl.clk_mode_LUT2_I0_1.f_frag.FZ[0] (F_FRAG)                                              0.612    28.145
lcd_disp_ctrl.clk_top.d1.button1_LUT3_I2.t_frag.XB2[0] (T_FRAG)                            22.456    50.602
lcd_disp_ctrl.clk_top.d1.button1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                              1.505    52.107
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_EN_LUT3_O.t_frag.XA1[0] (T_FRAG)                      39.872    91.979
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.533    93.512
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_1.QEN[0] (Q_FRAG)                                     12.940   106.453
data arrival time                                                                                   106.453

clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_1.QCK[0] (Q_FRAG)                                     12.145    12.145
clock uncertainty                                                                           0.000    12.145
cell setup time                                                                            -0.591    11.555
data required time                                                                                   11.555
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   11.555
data arrival time                                                                                  -106.453
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -94.898


#Path 14
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_61.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                   0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QCK[0] (Q_FRAG)                                                                                   16.961    16.961
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QZ[0] (Q_FRAG) [clock-to-output]                                                                   1.701    18.662
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                      23.155    41.818
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    43.224
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.400    45.624
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305    46.929
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.f_frag.F2[0] (F_FRAG)                                            3.778    50.707
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                            0.523    51.230
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.334    53.564
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    54.870
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                              11.708    66.578
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.519    68.097
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.f_frag.FS[0] (F_FRAG)                                                               3.444    71.541
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.f_frag.FZ[0] (F_FRAG)                                                               0.612    72.153
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_61_D_LUT2_O.f_frag.FS[0] (F_FRAG)                                                                     5.637    77.790
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_61_D_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                     0.612    78.402
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_61.QD[0] (Q_FRAG)                                                                                    21.283    99.684
data arrival time                                                                                                                                                99.684

clock bctrl.bsampler.mclk (rise edge)                                                                                                                   0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_61.QCK[0] (Q_FRAG)                                                                                    5.803     5.803
clock uncertainty                                                                                                                                       0.000     5.803
cell setup time                                                                                                                                         0.105     5.909
data required time                                                                                                                                                5.909
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                5.909
data arrival time                                                                                                                                               -99.684
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -93.776


#Path 15
Startpoint: lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_6.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                            0.000     0.000
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_6.QCK[0] (Q_FRAG)                                                                                  8.166     8.166
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                 1.701     9.867
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                              6.633    16.500
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.251    17.751
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                             3.166    20.917
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                              1.519    22.436
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                   3.108    25.544
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                    0.996    26.539
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I1_LUT4_I0.c_frag.TSL[0] (C_FRAG)                       4.537    31.076
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                        1.593    32.669
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_2.t_frag.XAB[0] (T_FRAG)                                  5.128    37.797
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                   1.305    39.102
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2.t_frag.XA1[0] (T_FRAG)                                4.384    43.486
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                 1.549    45.035
lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_8.mux1.f_frag.FS[0] (F_FRAG)                                                         10.262    55.297
lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_8.mux1.f_frag.FZ[0] (F_FRAG)                                                          0.612    55.909
lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_8.mux2.f_frag.F2[0] (F_FRAG)                                                          7.756    63.665
lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_8.mux2.f_frag.FZ[0] (F_FRAG)                                                          0.523    64.188
lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_5.c_frag.BB2[0] (C_FRAG)                                                             16.069    80.258
lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_5.c_frag.CZ[0] (C_FRAG)                                                               1.552    81.810
lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q_D_mux8x0_Q.c_frag.TB1[0] (C_FRAG)                                                         6.557    88.367
lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q_D_mux8x0_Q.c_frag.CZ[0] (C_FRAG)                                                          1.688    90.055
lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q_D_LUT1_O.f_frag.FS[0] (F_FRAG)                                                       7.618    97.673
lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q_D_LUT1_O.f_frag.FZ[0] (F_FRAG)                                                       0.612    98.285
lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q.mux1.f_frag.F2[0] (F_FRAG)                                                           6.235   104.520
lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q.mux1.f_frag.FZ[0] (F_FRAG)                                                           0.523   105.044
lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q.mux2.f_frag.F2[0] (F_FRAG)                                                           3.027   108.071
lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q.mux2.f_frag.FZ[0] (F_FRAG)                                                           0.523   108.594
lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q.QD[0] (Q_FRAG)                                                                                  2.333   110.927
data arrival time                                                                                                                                   110.927

clock bctrl.bsampler.mclk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                            0.000     0.000
lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q.QCK[0] (Q_FRAG)                                                                                17.673    17.673
clock uncertainty                                                                                                                           0.000    17.673
cell setup time                                                                                                                             0.105    17.778
data required time                                                                                                                                   17.778
-----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                   17.778
data arrival time                                                                                                                                  -110.927
-----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                    -93.149


#Path 16
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_26.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                    8.790     8.790
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    10.492
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                    28.335    38.827
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.233
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               8.869    49.102
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    50.353
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                    15.006    65.359
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.610
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           3.213    69.823
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.406    71.229
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                 2.956    74.185
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.549    75.735
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.876    79.611
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    80.862
lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   18.153    99.015
lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305   100.320
lcd_disp_ctrl.clk_top.counter_dff_Q_26.QD[0] (Q_FRAG)                                                                                                     0.000   100.320
data arrival time                                                                                                                                                 100.320

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                   11.785    11.785
clock uncertainty                                                                                                                                         0.000    11.785
cell setup time                                                                                                                                           0.105    11.891
data required time                                                                                                                                                 11.891
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                 11.891
data arrival time                                                                                                                                                -100.320
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -88.429


#Path 17
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_59.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_59_D_LUT2_O.f_frag.FS[0] (F_FRAG)                                                                               6.258    89.272
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_59_D_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                               0.612    89.883
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_59.QD[0] (Q_FRAG)                                                                                               8.479    98.363
data arrival time                                                                                                                                                               98.363

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_59.QCK[0] (Q_FRAG)                                                                                              9.936     9.936
clock uncertainty                                                                                                                                                      0.000     9.936
cell setup time                                                                                                                                                        0.105    10.042
data required time                                                                                                                                                              10.042
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              10.042
data arrival time                                                                                                                                                              -98.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -88.321


#Path 18
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_13.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_13.QEN[0] (Q_FRAG)                                                                                             11.700    94.714
data arrival time                                                                                                                                                               94.714

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_13.QCK[0] (Q_FRAG)                                                                                              7.018     7.018
clock uncertainty                                                                                                                                                      0.000     7.018
cell setup time                                                                                                                                                       -0.591     6.427
data required time                                                                                                                                                               6.427
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               6.427
data arrival time                                                                                                                                                              -94.714
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -88.287


#Path 19
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_1.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_1.QEN[0] (Q_FRAG)                                                                                              13.537    96.550
data arrival time                                                                                                                                                               96.550

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_1.QCK[0] (Q_FRAG)                                                                                              10.441    10.441
clock uncertainty                                                                                                                                                      0.000    10.441
cell setup time                                                                                                                                                       -0.591     9.851
data required time                                                                                                                                                               9.851
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               9.851
data arrival time                                                                                                                                                              -96.550
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -86.700


#Path 20
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_15.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                    8.790     8.790
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    10.492
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                    28.335    38.827
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.233
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               8.869    49.102
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    50.353
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                    15.006    65.359
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.610
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           3.213    69.823
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.406    71.229
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                 2.956    74.185
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.549    75.735
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.876    79.611
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    80.862
lcd_disp_ctrl.clk_top.counter_dff_Q_15_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   15.929    96.791
lcd_disp_ctrl.clk_top.counter_dff_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    98.097
lcd_disp_ctrl.clk_top.counter_dff_Q_15.QD[0] (Q_FRAG)                                                                                                     0.000    98.097
data arrival time                                                                                                                                                  98.097

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_15.QCK[0] (Q_FRAG)                                                                                                   11.880    11.880
clock uncertainty                                                                                                                                         0.000    11.880
cell setup time                                                                                                                                           0.105    11.986
data required time                                                                                                                                                 11.986
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                 11.986
data arrival time                                                                                                                                                 -98.097
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -86.111


#Path 21
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_12.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_12.QEN[0] (Q_FRAG)                                                                                             11.824    94.837
data arrival time                                                                                                                                                               94.837

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_12.QCK[0] (Q_FRAG)                                                                                              9.593     9.593
clock uncertainty                                                                                                                                                      0.000     9.593
cell setup time                                                                                                                                                       -0.591     9.002
data required time                                                                                                                                                               9.002
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               9.002
data arrival time                                                                                                                                                              -94.837
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -85.836


#Path 22
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_27.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_11.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_27.QCK[0] (Q_FRAG)                                                13.266    13.266
lcd_disp_ctrl.clk_top.counter_dff_Q_27.QZ[0] (Q_FRAG) [clock-to-output]                                1.701    14.968
lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                      16.594    31.562
lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.505    33.067
lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       6.465    39.532
lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    40.783
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.450    44.234
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    45.485
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT2_I1.f_frag.FS[0] (F_FRAG)                       2.446    47.930
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT2_I1.f_frag.FZ[0] (F_FRAG)                       0.612    48.542
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1.f_frag.FS[0] (F_FRAG)                       9.578    58.120
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1.f_frag.FZ[0] (F_FRAG)                       0.612    58.732
lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       6.561    65.293
lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    66.544
lcd_disp_ctrl.clk_top.counter_dff_Q_12_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       6.253    72.798
lcd_disp_ctrl.clk_top.counter_dff_Q_12_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    73.794
lcd_disp_ctrl.clk_top.counter_dff_Q_11_D_LUT3_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                      11.598    85.392
lcd_disp_ctrl.clk_top.counter_dff_Q_11_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    86.798
lcd_disp_ctrl.clk_top.counter_dff_Q_11_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 2.611    89.409
lcd_disp_ctrl.clk_top.counter_dff_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.462    90.871
lcd_disp_ctrl.clk_top.counter_dff_Q_11.QD[0] (Q_FRAG)                                                  0.000    90.871
data arrival time                                                                                               90.871

clock bctrl.bsampler.mclk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_11.QCK[0] (Q_FRAG)                                                 5.342     5.342
clock uncertainty                                                                                      0.000     5.342
cell setup time                                                                                        0.105     5.447
data required time                                                                                               5.447
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               5.447
data arrival time                                                                                              -90.871
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -85.424


#Path 23
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.upCount_dffe_Q.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.upCount_dffe_Q_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                   4.420    87.434
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.upCount_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.406    88.840
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.upCount_dffe_Q.QEN[0] (Q_FRAG)                                                                                                    6.951    95.791
data arrival time                                                                                                                                                               95.791

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.upCount_dffe_Q.QCK[0] (Q_FRAG)                                                                                                   10.981    10.981
clock uncertainty                                                                                                                                                      0.000    10.981
cell setup time                                                                                                                                                       -0.591    10.390
data required time                                                                                                                                                              10.390
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              10.390
data arrival time                                                                                                                                                              -95.791
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -85.401


#Path 24
Startpoint: bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_1.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
bctrl.clk_mode_dff_Q.QCK[0] (Q_FRAG)                                                       18.708    18.708
bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                       1.701    20.409
bctrl.clk_mode_LUT2_I0_1.f_frag.FS[0] (F_FRAG)                                              7.125    27.534
bctrl.clk_mode_LUT2_I0_1.f_frag.FZ[0] (F_FRAG)                                              0.612    28.145
lcd_disp_ctrl.clk_top.d1.button1_LUT3_I2.t_frag.XB2[0] (T_FRAG)                            22.456    50.602
lcd_disp_ctrl.clk_top.d1.button1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                              1.505    52.107
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_EN_LUT3_O.t_frag.XA1[0] (T_FRAG)                      42.126    94.233
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.533    95.766
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_1.QEN[0] (Q_FRAG)                                      6.583   102.349
data arrival time                                                                                   102.349

clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_1.QCK[0] (Q_FRAG)                                     17.638    17.638
clock uncertainty                                                                           0.000    17.638
cell setup time                                                                            -0.591    17.047
data required time                                                                                   17.047
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   17.047
data arrival time                                                                                  -102.349
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -85.301


#Path 25
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_14.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                    8.790     8.790
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    10.492
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                    28.335    38.827
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.233
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               8.869    49.102
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    50.353
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                    15.006    65.359
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.610
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           3.213    69.823
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.406    71.229
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                 2.956    74.185
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.549    75.735
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.876    79.611
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    80.862
lcd_disp_ctrl.clk_top.counter_dff_Q_14_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   12.575    93.437
lcd_disp_ctrl.clk_top.counter_dff_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.605    95.043
lcd_disp_ctrl.clk_top.counter_dff_Q_14.QD[0] (Q_FRAG)                                                                                                     0.000    95.043
data arrival time                                                                                                                                                  95.043

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_14.QCK[0] (Q_FRAG)                                                                                                   10.126    10.126
clock uncertainty                                                                                                                                         0.000    10.126
cell setup time                                                                                                                                           0.105    10.232
data required time                                                                                                                                                 10.232
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                 10.232
data arrival time                                                                                                                                                 -95.043
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -84.811


#Path 26
Startpoint: bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
bctrl.clk_mode_dff_Q.QCK[0] (Q_FRAG)                                                       18.708    18.708
bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                       1.701    20.409
bctrl.clk_mode_LUT2_I0_1.f_frag.FS[0] (F_FRAG)                                              7.125    27.534
bctrl.clk_mode_LUT2_I0_1.f_frag.FZ[0] (F_FRAG)                                              0.612    28.145
lcd_disp_ctrl.clk_top.d1.button1_LUT3_I2.t_frag.XB2[0] (T_FRAG)                            22.456    50.602
lcd_disp_ctrl.clk_top.d1.button1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                              1.505    52.107
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_EN_LUT3_O.t_frag.XA1[0] (T_FRAG)                      39.872    91.979
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.533    93.512
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2.QEN[0] (Q_FRAG)                                      7.545   101.058
data arrival time                                                                                   101.058

clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2.QCK[0] (Q_FRAG)                                     17.716    17.716
clock uncertainty                                                                           0.000    17.716
cell setup time                                                                            -0.591    17.125
data required time                                                                                   17.125
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   17.125
data arrival time                                                                                  -101.058
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -83.933


#Path 27
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_27.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_10.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_27.QCK[0] (Q_FRAG)                                                13.266    13.266
lcd_disp_ctrl.clk_top.counter_dff_Q_27.QZ[0] (Q_FRAG) [clock-to-output]                                1.701    14.968
lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                      16.594    31.562
lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.505    33.067
lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       6.465    39.532
lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    40.783
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.450    44.234
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    45.485
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT2_I1.f_frag.FS[0] (F_FRAG)                       2.446    47.930
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT2_I1.f_frag.FZ[0] (F_FRAG)                       0.612    48.542
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1.f_frag.FS[0] (F_FRAG)                       9.578    58.120
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1.f_frag.FZ[0] (F_FRAG)                       0.612    58.732
lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       6.561    65.293
lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    66.544
lcd_disp_ctrl.clk_top.counter_dff_Q_12_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       6.253    72.798
lcd_disp_ctrl.clk_top.counter_dff_Q_12_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    73.794
lcd_disp_ctrl.clk_top.counter_dff_Q_9_D_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       10.211    84.005
lcd_disp_ctrl.clk_top.counter_dff_Q_9_D_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    85.256
lcd_disp_ctrl.clk_top.counter_dff_Q_10_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 2.486    87.742
lcd_disp_ctrl.clk_top.counter_dff_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.462    89.204
lcd_disp_ctrl.clk_top.counter_dff_Q_10.QD[0] (Q_FRAG)                                                  0.000    89.204
data arrival time                                                                                               89.204

clock bctrl.bsampler.mclk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_10.QCK[0] (Q_FRAG)                                                 5.219     5.219
clock uncertainty                                                                                      0.000     5.219
cell setup time                                                                                        0.105     5.325
data required time                                                                                               5.325
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               5.325
data arrival time                                                                                              -89.204
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -83.879


#Path 28
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_22.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                    8.790     8.790
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    10.492
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                    28.335    38.827
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.233
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               8.869    49.102
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    50.353
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                    15.006    65.359
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.610
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           3.213    69.823
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.406    71.229
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                 2.956    74.185
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.549    75.735
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.876    79.611
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    80.862
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   14.908    95.770
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    97.076
lcd_disp_ctrl.clk_top.counter_dff_Q_22.QD[0] (Q_FRAG)                                                                                                     0.000    97.076
data arrival time                                                                                                                                                  97.076

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_22.QCK[0] (Q_FRAG)                                                                                                   13.113    13.113
clock uncertainty                                                                                                                                         0.000    13.113
cell setup time                                                                                                                                           0.105    13.218
data required time                                                                                                                                                 13.218
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                 13.218
data arrival time                                                                                                                                                 -97.076
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -83.857


#Path 29
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_16.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_16.QEN[0] (Q_FRAG)                                                                                             13.711    96.725
data arrival time                                                                                                                                                               96.725

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_16.QCK[0] (Q_FRAG)                                                                                             13.646    13.646
clock uncertainty                                                                                                                                                      0.000    13.646
cell setup time                                                                                                                                                       -0.591    13.055
data required time                                                                                                                                                              13.055
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              13.055
data arrival time                                                                                                                                                              -96.725
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -83.670


#Path 30
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_16.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                    8.790     8.790
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    10.492
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                    28.335    38.827
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.233
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               8.869    49.102
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    50.353
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                    15.006    65.359
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.610
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           3.213    69.823
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.406    71.229
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                 2.956    74.185
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.549    75.735
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.876    79.611
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    80.862
lcd_disp_ctrl.clk_top.counter_dff_Q_16_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   12.328    93.190
lcd_disp_ctrl.clk_top.counter_dff_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    94.496
lcd_disp_ctrl.clk_top.counter_dff_Q_16.QD[0] (Q_FRAG)                                                                                                     0.000    94.496
data arrival time                                                                                                                                                  94.496

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_16.QCK[0] (Q_FRAG)                                                                                                   11.020    11.020
clock uncertainty                                                                                                                                         0.000    11.020
cell setup time                                                                                                                                           0.105    11.125
data required time                                                                                                                                                 11.125
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                 11.125
data arrival time                                                                                                                                                 -94.496
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -83.370


#Path 31
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_29.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                    8.790     8.790
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    10.492
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                    28.335    38.827
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.233
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               8.869    49.102
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    50.353
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                    15.006    65.359
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.610
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           3.213    69.823
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.406    71.229
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                 2.956    74.185
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.549    75.735
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.876    79.611
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    80.862
lcd_disp_ctrl.clk_top.counter_dff_Q_29_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                   14.001    94.863
lcd_disp_ctrl.clk_top.counter_dff_Q_29_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    96.169
lcd_disp_ctrl.clk_top.counter_dff_Q_29.QD[0] (Q_FRAG)                                                                                                     0.000    96.169
data arrival time                                                                                                                                                  96.169

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_29.QCK[0] (Q_FRAG)                                                                                                   12.743    12.743
clock uncertainty                                                                                                                                         0.000    12.743
cell setup time                                                                                                                                           0.105    12.848
data required time                                                                                                                                                 12.848
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                 12.848
data arrival time                                                                                                                                                 -96.169
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -83.320


#Path 32
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_28.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                    8.790     8.790
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    10.492
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                    28.335    38.827
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.233
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               8.869    49.102
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    50.353
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                    15.006    65.359
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.610
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           3.213    69.823
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.406    71.229
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                 2.956    74.185
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.549    75.735
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.876    79.611
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    80.862
lcd_disp_ctrl.clk_top.counter_dff_Q_28_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   14.845    95.707
lcd_disp_ctrl.clk_top.counter_dff_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    97.012
lcd_disp_ctrl.clk_top.counter_dff_Q_28.QD[0] (Q_FRAG)                                                                                                     0.000    97.012
data arrival time                                                                                                                                                  97.012

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_28.QCK[0] (Q_FRAG)                                                                                                   13.608    13.608
clock uncertainty                                                                                                                                         0.000    13.608
cell setup time                                                                                                                                           0.105    13.713
data required time                                                                                                                                                 13.713
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                 13.713
data arrival time                                                                                                                                                 -97.012
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -83.299


#Path 33
Startpoint: bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_2.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
bctrl.clk_mode_dff_Q.QCK[0] (Q_FRAG)                                                       18.708    18.708
bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                       1.701    20.409
bctrl.clk_mode_LUT2_I0_1.f_frag.FS[0] (F_FRAG)                                              7.125    27.534
bctrl.clk_mode_LUT2_I0_1.f_frag.FZ[0] (F_FRAG)                                              0.612    28.145
lcd_disp_ctrl.clk_top.d1.button1_LUT3_I2.t_frag.XB2[0] (T_FRAG)                            22.456    50.602
lcd_disp_ctrl.clk_top.d1.button1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                              1.505    52.107
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_EN_LUT3_O.t_frag.XA1[0] (T_FRAG)                      42.126    94.233
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.533    95.766
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_2.QEN[0] (Q_FRAG)                                      4.450   100.216
data arrival time                                                                                   100.216

clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_2.QCK[0] (Q_FRAG)                                     17.646    17.646
clock uncertainty                                                                           0.000    17.646
cell setup time                                                                            -0.591    17.055
data required time                                                                                   17.055
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   17.055
data arrival time                                                                                  -100.216
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -83.160


#Path 34
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_31.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                    8.790     8.790
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    10.492
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                    28.335    38.827
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.233
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               8.869    49.102
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    50.353
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                    15.006    65.359
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.610
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           3.213    69.823
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.406    71.229
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                 2.956    74.185
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.549    75.735
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.876    79.611
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    80.862
lcd_disp_ctrl.clk_top.counter_dff_Q_31_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                   14.543    95.405
lcd_disp_ctrl.clk_top.counter_dff_Q_31_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    96.710
lcd_disp_ctrl.clk_top.counter_dff_Q_31.QD[0] (Q_FRAG)                                                                                                     0.000    96.710
data arrival time                                                                                                                                                  96.710

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_31.QCK[0] (Q_FRAG)                                                                                                   13.545    13.545
clock uncertainty                                                                                                                                         0.000    13.545
cell setup time                                                                                                                                           0.105    13.651
data required time                                                                                                                                                 13.651
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                 13.651
data arrival time                                                                                                                                                 -96.710
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -83.059


#Path 35
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_27.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_9.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_27.QCK[0] (Q_FRAG)                                                13.266    13.266
lcd_disp_ctrl.clk_top.counter_dff_Q_27.QZ[0] (Q_FRAG) [clock-to-output]                                1.701    14.968
lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                      16.594    31.562
lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.505    33.067
lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       6.465    39.532
lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    40.783
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.450    44.234
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    45.485
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT2_I1.f_frag.FS[0] (F_FRAG)                       2.446    47.930
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT2_I1.f_frag.FZ[0] (F_FRAG)                       0.612    48.542
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1.f_frag.FS[0] (F_FRAG)                       9.578    58.120
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1.f_frag.FZ[0] (F_FRAG)                       0.612    58.732
lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       6.561    65.293
lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    66.544
lcd_disp_ctrl.clk_top.counter_dff_Q_12_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       6.253    72.798
lcd_disp_ctrl.clk_top.counter_dff_Q_12_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    73.794
lcd_disp_ctrl.clk_top.counter_dff_Q_9_D_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       10.211    84.005
lcd_disp_ctrl.clk_top.counter_dff_Q_9_D_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    85.256
lcd_disp_ctrl.clk_top.counter_dff_Q_9_D_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.714    88.970
lcd_disp_ctrl.clk_top.counter_dff_Q_9_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    89.965
lcd_disp_ctrl.clk_top.counter_dff_Q_9.QD[0] (Q_FRAG)                                                   0.000    89.965
data arrival time                                                                                               89.965

clock bctrl.bsampler.mclk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_9.QCK[0] (Q_FRAG)                                                  6.940     6.940
clock uncertainty                                                                                      0.000     6.940
cell setup time                                                                                        0.105     7.046
data required time                                                                                               7.046
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               7.046
data arrival time                                                                                              -89.965
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -82.920


#Path 36
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_13.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                    8.790     8.790
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    10.492
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                    28.335    38.827
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.233
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               8.869    49.102
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    50.353
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                    15.006    65.359
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.610
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           3.213    69.823
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.406    71.229
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                 2.956    74.185
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.549    75.735
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.876    79.611
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    80.862
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                    5.904    86.766
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    88.071
lcd_disp_ctrl.clk_top.counter_dff_Q_13.QD[0] (Q_FRAG)                                                                                                     0.000    88.071
data arrival time                                                                                                                                                  88.071

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_13.QCK[0] (Q_FRAG)                                                                                                    5.256     5.256
clock uncertainty                                                                                                                                         0.000     5.256
cell setup time                                                                                                                                           0.105     5.361
data required time                                                                                                                                                  5.361
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  5.361
data arrival time                                                                                                                                                 -88.071
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -82.710


#Path 37
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_62.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                   0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QCK[0] (Q_FRAG)                                                                                   16.961    16.961
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QZ[0] (Q_FRAG) [clock-to-output]                                                                   1.701    18.662
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                      23.155    41.818
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    43.224
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.400    45.624
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305    46.929
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.f_frag.F2[0] (F_FRAG)                                            3.778    50.707
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                            0.523    51.230
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.334    53.564
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    54.870
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                              11.708    66.578
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.519    68.097
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.f_frag.FS[0] (F_FRAG)                                                               3.444    71.541
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.f_frag.FZ[0] (F_FRAG)                                                               0.612    72.153
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_62_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   14.933    87.086
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_62_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                     1.305    88.391
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_62.QD[0] (Q_FRAG)                                                                                     0.000    88.391
data arrival time                                                                                                                                                88.391

clock bctrl.bsampler.mclk (rise edge)                                                                                                                   0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_62.QCK[0] (Q_FRAG)                                                                                    5.750     5.750
clock uncertainty                                                                                                                                       0.000     5.750
cell setup time                                                                                                                                         0.105     5.856
data required time                                                                                                                                                5.856
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                5.856
data arrival time                                                                                                                                               -88.391
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -82.536


#Path 38
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_21.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                    8.790     8.790
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    10.492
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                    28.335    38.827
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.233
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               8.869    49.102
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    50.353
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                    15.006    65.359
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.610
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           3.213    69.823
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.406    71.229
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                 2.956    74.185
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.549    75.735
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.876    79.611
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    80.862
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                    7.882    88.744
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    90.050
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QD[0] (Q_FRAG)                                                                                                     0.000    90.050
data arrival time                                                                                                                                                  90.050

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                    7.618     7.618
clock uncertainty                                                                                                                                         0.000     7.618
cell setup time                                                                                                                                           0.105     7.724
data required time                                                                                                                                                  7.724
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  7.724
data arrival time                                                                                                                                                 -90.050
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -82.326


#Path 39
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_25.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                    8.790     8.790
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    10.492
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                    28.335    38.827
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.233
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               8.869    49.102
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    50.353
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                    15.006    65.359
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.610
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           3.213    69.823
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.406    71.229
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                 2.956    74.185
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.549    75.735
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.876    79.611
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    80.862
lcd_disp_ctrl.clk_top.counter_dff_Q_25_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                    7.847    88.709
lcd_disp_ctrl.clk_top.counter_dff_Q_25_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    90.014
lcd_disp_ctrl.clk_top.counter_dff_Q_25.QD[0] (Q_FRAG)                                                                                                     0.000    90.014
data arrival time                                                                                                                                                  90.014

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_25.QCK[0] (Q_FRAG)                                                                                                    7.954     7.954
clock uncertainty                                                                                                                                         0.000     7.954
cell setup time                                                                                                                                           0.105     8.059
data required time                                                                                                                                                  8.059
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  8.059
data arrival time                                                                                                                                                 -90.014
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -81.955


#Path 40
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_19.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                    8.790     8.790
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    10.492
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                    28.335    38.827
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.233
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               8.869    49.102
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    50.353
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                    15.006    65.359
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.610
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           3.213    69.823
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.406    71.229
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                 2.956    74.185
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.549    75.735
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.876    79.611
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    80.862
lcd_disp_ctrl.clk_top.counter_dff_Q_19_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   14.017    94.879
lcd_disp_ctrl.clk_top.counter_dff_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    96.184
lcd_disp_ctrl.clk_top.counter_dff_Q_19.QD[0] (Q_FRAG)                                                                                                     0.000    96.184
data arrival time                                                                                                                                                  96.184

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_19.QCK[0] (Q_FRAG)                                                                                                   14.164    14.164
clock uncertainty                                                                                                                                         0.000    14.164
cell setup time                                                                                                                                           0.105    14.269
data required time                                                                                                                                                 14.269
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                 14.269
data arrival time                                                                                                                                                 -96.184
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -81.915


#Path 41
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_20.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                    8.790     8.790
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    10.492
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                    28.335    38.827
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.233
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               8.869    49.102
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    50.353
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                    15.006    65.359
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.610
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           3.213    69.823
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.406    71.229
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                 2.956    74.185
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.549    75.735
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.876    79.611
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    80.862
lcd_disp_ctrl.clk_top.counter_dff_Q_20_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   12.000    92.862
lcd_disp_ctrl.clk_top.counter_dff_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    94.167
lcd_disp_ctrl.clk_top.counter_dff_Q_20.QD[0] (Q_FRAG)                                                                                                     0.000    94.167
data arrival time                                                                                                                                                  94.167

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                                   12.622    12.622
clock uncertainty                                                                                                                                         0.000    12.622
cell setup time                                                                                                                                           0.105    12.728
data required time                                                                                                                                                 12.728
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                 12.728
data arrival time                                                                                                                                                 -94.167
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -81.439


#Path 42
Startpoint: bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_3.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
bctrl.clk_mode_dff_Q.QCK[0] (Q_FRAG)                                                       18.708    18.708
bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                       1.701    20.409
bctrl.clk_mode_LUT2_I0_1.f_frag.FS[0] (F_FRAG)                                              7.125    27.534
bctrl.clk_mode_LUT2_I0_1.f_frag.FZ[0] (F_FRAG)                                              0.612    28.145
lcd_disp_ctrl.clk_top.d1.button1_LUT3_I2.t_frag.XB2[0] (T_FRAG)                            22.456    50.602
lcd_disp_ctrl.clk_top.d1.button1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                              1.505    52.107
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_EN_LUT3_O.t_frag.XA1[0] (T_FRAG)                      42.126    94.233
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.533    95.766
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_3.QEN[0] (Q_FRAG)                                      3.508    99.274
data arrival time                                                                                    99.274

clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_3.QCK[0] (Q_FRAG)                                     18.647    18.647
clock uncertainty                                                                           0.000    18.647
cell setup time                                                                            -0.591    18.056
data required time                                                                                   18.056
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   18.056
data arrival time                                                                                   -99.274
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -81.219


#Path 43
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_63.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                   0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QCK[0] (Q_FRAG)                                                                                   16.961    16.961
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QZ[0] (Q_FRAG) [clock-to-output]                                                                   1.701    18.662
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                      23.155    41.818
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    43.224
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.400    45.624
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305    46.929
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.f_frag.F2[0] (F_FRAG)                                            3.778    50.707
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                            0.523    51.230
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.334    53.564
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    54.870
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                              11.708    66.578
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.519    68.097
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.f_frag.FS[0] (F_FRAG)                                                               3.444    71.541
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.f_frag.FZ[0] (F_FRAG)                                                               0.612    72.153
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_63_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   15.787    87.939
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_63_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                     1.305    89.245
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_63.QD[0] (Q_FRAG)                                                                                     0.000    89.245
data arrival time                                                                                                                                                89.245

clock bctrl.bsampler.mclk (rise edge)                                                                                                                   0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_63.QCK[0] (Q_FRAG)                                                                                    8.085     8.085
clock uncertainty                                                                                                                                       0.000     8.085
cell setup time                                                                                                                                         0.105     8.191
data required time                                                                                                                                                8.191
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                8.191
data arrival time                                                                                                                                               -89.245
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -81.054


#Path 44
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_12.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                    8.790     8.790
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    10.492
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                    28.335    38.827
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.233
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               8.869    49.102
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    50.353
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                    15.006    65.359
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.610
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           3.213    69.823
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.406    71.229
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                 2.956    74.185
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.549    75.735
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.876    79.611
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    80.862
lcd_disp_ctrl.clk_top.counter_dff_Q_12_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                    4.745    85.607
lcd_disp_ctrl.clk_top.counter_dff_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    86.912
lcd_disp_ctrl.clk_top.counter_dff_Q_12.QD[0] (Q_FRAG)                                                                                                     0.000    86.912
data arrival time                                                                                                                                                  86.912

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_12.QCK[0] (Q_FRAG)                                                                                                    6.080     6.080
clock uncertainty                                                                                                                                         0.000     6.080
cell setup time                                                                                                                                           0.105     6.185
data required time                                                                                                                                                  6.185
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  6.185
data arrival time                                                                                                                                                 -86.912
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -80.727


#Path 45
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_18.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                    8.790     8.790
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    10.492
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                    28.335    38.827
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.233
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               8.869    49.102
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    50.353
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                    15.006    65.359
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.610
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           3.213    69.823
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.406    71.229
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                 2.956    74.185
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.549    75.735
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.876    79.611
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    80.862
lcd_disp_ctrl.clk_top.counter_dff_Q_18_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   14.243    95.105
lcd_disp_ctrl.clk_top.counter_dff_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    96.411
lcd_disp_ctrl.clk_top.counter_dff_Q_18.QD[0] (Q_FRAG)                                                                                                     0.000    96.411
data arrival time                                                                                                                                                  96.411

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_18.QCK[0] (Q_FRAG)                                                                                                   15.599    15.599
clock uncertainty                                                                                                                                         0.000    15.599
cell setup time                                                                                                                                           0.105    15.705
data required time                                                                                                                                                 15.705
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                 15.705
data arrival time                                                                                                                                                 -96.411
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -80.706


#Path 46
Startpoint: bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
bctrl.clk_mode_dff_Q.QCK[0] (Q_FRAG)                                                       18.708    18.708
bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                       1.701    20.409
bctrl.clk_mode_LUT2_I0_1.f_frag.FS[0] (F_FRAG)                                              7.125    27.534
bctrl.clk_mode_LUT2_I0_1.f_frag.FZ[0] (F_FRAG)                                              0.612    28.145
lcd_disp_ctrl.clk_top.d1.button1_LUT3_I2.t_frag.XB2[0] (T_FRAG)                            22.456    50.602
lcd_disp_ctrl.clk_top.d1.button1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                              1.505    52.107
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_EN_LUT3_O.t_frag.XA1[0] (T_FRAG)                      42.126    94.233
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.533    95.766
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q.QEN[0] (Q_FRAG)                                        2.503    98.269
data arrival time                                                                                    98.269

clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q.QCK[0] (Q_FRAG)                                       18.499    18.499
clock uncertainty                                                                           0.000    18.499
cell setup time                                                                            -0.591    17.908
data required time                                                                                   17.908
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   17.908
data arrival time                                                                                   -98.269
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -80.361


#Path 47
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_24.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                    8.790     8.790
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    10.492
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                    28.335    38.827
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.233
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               8.869    49.102
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    50.353
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                    15.006    65.359
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.610
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           3.213    69.823
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.406    71.229
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                 2.956    74.185
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.549    75.735
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.876    79.611
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    80.862
lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                    4.382    85.244
lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    86.549
lcd_disp_ctrl.clk_top.counter_dff_Q_24.QD[0] (Q_FRAG)                                                                                                     0.000    86.549
data arrival time                                                                                                                                                  86.549

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                    6.116     6.116
clock uncertainty                                                                                                                                         0.000     6.116
cell setup time                                                                                                                                           0.105     6.221
data required time                                                                                                                                                  6.221
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  6.221
data arrival time                                                                                                                                                 -86.549
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -80.327


#Path 48
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_17.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                    8.790     8.790
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    10.492
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                    28.335    38.827
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.233
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               8.869    49.102
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    50.353
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                    15.006    65.359
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.610
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           3.213    69.823
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.406    71.229
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                 2.956    74.185
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.549    75.735
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.876    79.611
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    80.862
lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   13.663    94.525
lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    95.830
lcd_disp_ctrl.clk_top.counter_dff_Q_17.QD[0] (Q_FRAG)                                                                                                     0.000    95.830
data arrival time                                                                                                                                                  95.830

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_17.QCK[0] (Q_FRAG)                                                                                                   15.627    15.627
clock uncertainty                                                                                                                                         0.000    15.627
cell setup time                                                                                                                                           0.105    15.732
data required time                                                                                                                                                 15.732
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                 15.732
data arrival time                                                                                                                                                 -95.830
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -80.098


#Path 49
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_30.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                    8.790     8.790
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    10.492
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                    28.335    38.827
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.233
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               8.869    49.102
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    50.353
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                    15.006    65.359
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.610
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           3.213    69.823
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.406    71.229
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                 2.956    74.185
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.549    75.735
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.876    79.611
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    80.862
lcd_disp_ctrl.clk_top.counter_dff_Q_30_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                    7.562    88.424
lcd_disp_ctrl.clk_top.counter_dff_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    89.730
lcd_disp_ctrl.clk_top.counter_dff_Q_30.QD[0] (Q_FRAG)                                                                                                     0.000    89.730
data arrival time                                                                                                                                                  89.730

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                    9.599     9.599
clock uncertainty                                                                                                                                         0.000     9.599
cell setup time                                                                                                                                           0.105     9.704
data required time                                                                                                                                                  9.704
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  9.704
data arrival time                                                                                                                                                 -89.730
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -80.025


#Path 50
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_60.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_60_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                              7.132    90.146
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_60_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                               1.305    91.451
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_60.QD[0] (Q_FRAG)                                                                                               0.000    91.451
data arrival time                                                                                                                                                               91.451

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_60.QCK[0] (Q_FRAG)                                                                                             11.503    11.503
clock uncertainty                                                                                                                                                      0.000    11.503
cell setup time                                                                                                                                                        0.105    11.609
data required time                                                                                                                                                              11.609
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              11.609
data arrival time                                                                                                                                                              -91.451
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -79.842


#Path 51
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_27.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                    8.790     8.790
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    10.492
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                    28.335    38.827
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.233
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               8.869    49.102
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    50.353
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                    15.006    65.359
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.610
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           3.213    69.823
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.406    71.229
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                 2.956    74.185
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.549    75.735
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.876    79.611
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    80.862
lcd_disp_ctrl.clk_top.counter_dff_Q_27_D_LUT2_O.f_frag.FS[0] (F_FRAG)                                                                                     3.039    83.901
lcd_disp_ctrl.clk_top.counter_dff_Q_27_D_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                     0.612    84.513
lcd_disp_ctrl.clk_top.counter_dff_Q_27.QD[0] (Q_FRAG)                                                                                                     8.464    92.977
data arrival time                                                                                                                                                  92.977

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_27.QCK[0] (Q_FRAG)                                                                                                   13.266    13.266
clock uncertainty                                                                                                                                         0.000    13.266
cell setup time                                                                                                                                           0.105    13.372
data required time                                                                                                                                                 13.372
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                 13.372
data arrival time                                                                                                                                                 -92.977
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -79.605


#Path 52
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_3.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_3.QEN[0] (Q_FRAG)                                                                                               9.021    92.035
data arrival time                                                                                                                                                               92.035

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_3.QCK[0] (Q_FRAG)                                                                                              13.076    13.076
clock uncertainty                                                                                                                                                      0.000    13.076
cell setup time                                                                                                                                                       -0.591    12.485
data required time                                                                                                                                                              12.485
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              12.485
data arrival time                                                                                                                                                              -92.035
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -79.550


#Path 53
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q.QEN[0] (Q_FRAG)                                                                                                 8.282    91.295
data arrival time                                                                                                                                                               91.295

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q.QCK[0] (Q_FRAG)                                                                                                13.023    13.023
clock uncertainty                                                                                                                                                      0.000    13.023
cell setup time                                                                                                                                                       -0.591    12.432
data required time                                                                                                                                                              12.432
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              12.432
data arrival time                                                                                                                                                              -91.295
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -78.864


#Path 54
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_63.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_63_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                              6.852    89.866
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_63_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                               1.305    91.171
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_63.QD[0] (Q_FRAG)                                                                                               0.000    91.171
data arrival time                                                                                                                                                               91.171

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_63.QCK[0] (Q_FRAG)                                                                                             12.406    12.406
clock uncertainty                                                                                                                                                      0.000    12.406
cell setup time                                                                                                                                                        0.105    12.511
data required time                                                                                                                                                              12.511
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              12.511
data arrival time                                                                                                                                                              -91.171
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -78.660


#Path 55
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_8.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_12.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                           0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                               0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_8.QCK[0] (Q_FRAG)                                                                          16.379    16.379
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                          1.701    18.080
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                      17.550    35.630
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    36.881
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.106    39.987
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305    41.292
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                          12.296    53.588
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.552    55.140
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                    10.060    65.200
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.451
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                    3.199    69.650
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                     1.406    71.056
lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_12.QEN[0] (Q_FRAG)                                                                         16.727    87.783
data arrival time                                                                                                                                       87.783

clock bctrl.bsampler.mclk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                           0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                               0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_12.QCK[0] (Q_FRAG)                                                                          9.788     9.788
clock uncertainty                                                                                                                              0.000     9.788
cell setup time                                                                                                                               -0.591     9.197
data required time                                                                                                                                       9.197
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                       9.197
data arrival time                                                                                                                                      -87.783
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -78.586


#Path 56
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.clk1_dffe_Q.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                    8.790     8.790
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    10.492
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                    28.335    38.827
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.233
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               8.869    49.102
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    50.353
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                    15.006    65.359
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.610
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           3.213    69.823
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.406    71.229
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                 2.956    74.185
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.549    75.735
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.876    79.611
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    80.862
lcd_disp_ctrl.clk_top.clk1_dffe_Q.QEN[0] (Q_FRAG)                                                                                                        17.239    98.101
data arrival time                                                                                                                                                  98.101

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.clk1_dffe_Q.QCK[0] (Q_FRAG)                                                                                                        20.806    20.806
clock uncertainty                                                                                                                                         0.000    20.806
cell setup time                                                                                                                                          -0.591    20.215
data required time                                                                                                                                                 20.215
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                 20.215
data arrival time                                                                                                                                                 -98.101
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -77.886


#Path 57
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_11.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                   0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QCK[0] (Q_FRAG)                                                                                   16.961    16.961
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QZ[0] (Q_FRAG) [clock-to-output]                                                                   1.701    18.662
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                      23.155    41.818
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    43.224
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.400    45.624
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305    46.929
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.f_frag.F2[0] (F_FRAG)                                            3.778    50.707
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                            0.523    51.230
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.334    53.564
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    54.870
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                              11.708    66.578
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.519    68.097
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.f_frag.FS[0] (F_FRAG)                                                               3.444    71.541
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.f_frag.FZ[0] (F_FRAG)                                                               0.612    72.153
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_11.QEN[0] (Q_FRAG)                                                                                   14.741    86.894
data arrival time                                                                                                                                                86.894

clock bctrl.bsampler.mclk (rise edge)                                                                                                                   0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_11.QCK[0] (Q_FRAG)                                                                                    9.756     9.756
clock uncertainty                                                                                                                                       0.000     9.756
cell setup time                                                                                                                                        -0.591     9.165
data required time                                                                                                                                                9.165
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                9.165
data arrival time                                                                                                                                               -86.894
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -77.729


#Path 58
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_8.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_8.QEN[0] (Q_FRAG)                                                                                               9.405    92.419
data arrival time                                                                                                                                                               92.419

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_8.QCK[0] (Q_FRAG)                                                                                              15.474    15.474
clock uncertainty                                                                                                                                                      0.000    15.474
cell setup time                                                                                                                                                       -0.591    14.883
data required time                                                                                                                                                              14.883
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              14.883
data arrival time                                                                                                                                                              -92.419
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -77.536


#Path 59
Startpoint: bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_3.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
bctrl.clk_mode_dff_Q.QCK[0] (Q_FRAG)                                                       18.708    18.708
bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                       1.701    20.409
bctrl.clk_mode_LUT2_I0_1.f_frag.FS[0] (F_FRAG)                                              7.125    27.534
bctrl.clk_mode_LUT2_I0_1.f_frag.FZ[0] (F_FRAG)                                              0.612    28.145
lcd_disp_ctrl.clk_top.d1.button1_LUT3_I2.t_frag.XB2[0] (T_FRAG)                            22.456    50.602
lcd_disp_ctrl.clk_top.d1.button1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                              1.505    52.107
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_EN_LUT3_O.t_frag.XA1[0] (T_FRAG)                      39.872    91.979
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.533    93.512
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_3.QEN[0] (Q_FRAG)                                      3.508    97.021
data arrival time                                                                                    97.021

clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_3.QCK[0] (Q_FRAG)                                     20.133    20.133
clock uncertainty                                                                           0.000    20.133
cell setup time                                                                            -0.591    19.542
data required time                                                                                   19.542
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   19.542
data arrival time                                                                                   -97.021
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -77.478


#Path 60
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_61.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_61_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                              6.351    89.365
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_61_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                               1.305    90.670
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_61.QD[0] (Q_FRAG)                                                                                               0.000    90.670
data arrival time                                                                                                                                                               90.670

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_61.QCK[0] (Q_FRAG)                                                                                             13.302    13.302
clock uncertainty                                                                                                                                                      0.000    13.302
cell setup time                                                                                                                                                        0.105    13.407
data required time                                                                                                                                                              13.407
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              13.407
data arrival time                                                                                                                                                              -90.670
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -77.263


#Path 61
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_8.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_14.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                           0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                               0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_8.QCK[0] (Q_FRAG)                                                                          16.379    16.379
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                          1.701    18.080
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                      17.550    35.630
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    36.881
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.106    39.987
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305    41.292
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                          12.296    53.588
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.552    55.140
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                    10.060    65.200
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.451
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                    3.199    69.650
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                     1.406    71.056
lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_14.QEN[0] (Q_FRAG)                                                                         22.653    93.709
data arrival time                                                                                                                                       93.709

clock bctrl.bsampler.mclk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                           0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                               0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_14.QCK[0] (Q_FRAG)                                                                         17.241    17.241
clock uncertainty                                                                                                                              0.000    17.241
cell setup time                                                                                                                               -0.591    16.650
data required time                                                                                                                                      16.650
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      16.650
data arrival time                                                                                                                                      -93.709
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -77.059


#Path 62
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_6.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_6.QEN[0] (Q_FRAG)                                                                                               6.452    89.466
data arrival time                                                                                                                                                               89.466

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_6.QCK[0] (Q_FRAG)                                                                                              13.262    13.262
clock uncertainty                                                                                                                                                      0.000    13.262
cell setup time                                                                                                                                                       -0.591    12.671
data required time                                                                                                                                                              12.671
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              12.671
data arrival time                                                                                                                                                              -89.466
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -76.795


#Path 63
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_9.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_9.QEN[0] (Q_FRAG)                                                                                               7.083    90.096
data arrival time                                                                                                                                                               90.096

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_9.QCK[0] (Q_FRAG)                                                                                              14.104    14.104
clock uncertainty                                                                                                                                                      0.000    14.104
cell setup time                                                                                                                                                       -0.591    13.514
data required time                                                                                                                                                              13.514
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              13.514
data arrival time                                                                                                                                                              -90.096
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -76.583


#Path 64
Startpoint: lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_1.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_1.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_1.QCK[0] (Q_FRAG)                                                         12.145    12.145
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701    13.847
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT2_O.f_frag.F1[0] (F_FRAG)                      40.898    54.745
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT2_O.f_frag.FZ[0] (F_FRAG)                       0.523    55.268
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2_D_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                7.949    63.217
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2_D_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.406    64.623
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_1_D_LUT2_O.f_frag.FS[0] (F_FRAG)                                           2.460    67.083
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_1_D_LUT2_O.f_frag.FZ[0] (F_FRAG)                                           0.612    67.695
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_1.QD[0] (Q_FRAG)                                                          21.124    88.819
data arrival time                                                                                                        88.819

clock bctrl.bsampler.mclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_1.QCK[0] (Q_FRAG)                                                         12.145    12.145
clock uncertainty                                                                                               0.000    12.145
cell setup time                                                                                                 0.105    12.251
data required time                                                                                                       12.251
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       12.251
data arrival time                                                                                                       -88.819
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -76.568


#Path 65
Startpoint: bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d1.min1_dffe_Q.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
bctrl.clk_mode_dff_Q.QCK[0] (Q_FRAG)                                                       18.708    18.708
bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                       1.701    20.409
bctrl.clk_mode_LUT2_I0_1.f_frag.FS[0] (F_FRAG)                                              7.125    27.534
bctrl.clk_mode_LUT2_I0_1.f_frag.FZ[0] (F_FRAG)                                              0.612    28.145
lcd_disp_ctrl.clk_top.d1.button1_LUT3_I2.t_frag.XB2[0] (T_FRAG)                            22.456    50.602
lcd_disp_ctrl.clk_top.d1.button1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                              1.505    52.107
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_EN_LUT3_O.t_frag.XA1[0] (T_FRAG)                      39.872    91.979
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.533    93.512
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q.QEN[0] (Q_FRAG)                                        2.363    95.876
data arrival time                                                                                    95.876

clock bctrl.bsampler.mclk (rise edge)                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
lcd_disp_ctrl.clk_top.d1.min1_dffe_Q.QCK[0] (Q_FRAG)                                       20.328    20.328
clock uncertainty                                                                           0.000    20.328
cell setup time                                                                            -0.591    19.737
data required time                                                                                   19.737
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   19.737
data arrival time                                                                                   -95.876
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -76.139


#Path 66
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_11.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_11.QEN[0] (Q_FRAG)                                                                                              8.859    91.873
data arrival time                                                                                                                                                               91.873

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_11.QCK[0] (Q_FRAG)                                                                                             16.386    16.386
clock uncertainty                                                                                                                                                      0.000    16.386
cell setup time                                                                                                                                                       -0.591    15.795
data required time                                                                                                                                                              15.795
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              15.795
data arrival time                                                                                                                                                              -91.873
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -76.078


#Path 67
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_56.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                   0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QCK[0] (Q_FRAG)                                                                                   16.961    16.961
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QZ[0] (Q_FRAG) [clock-to-output]                                                                   1.701    18.662
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                      23.155    41.818
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    43.224
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.400    45.624
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305    46.929
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.f_frag.F2[0] (F_FRAG)                                            3.778    50.707
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                            0.523    51.230
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.334    53.564
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    54.870
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                              11.708    66.578
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.519    68.097
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.f_frag.FS[0] (F_FRAG)                                                               3.444    71.541
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.f_frag.FZ[0] (F_FRAG)                                                               0.612    72.153
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_56_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   14.329    86.482
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_56_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                     1.305    87.787
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_56.QD[0] (Q_FRAG)                                                                                     0.000    87.787
data arrival time                                                                                                                                                87.787

clock bctrl.bsampler.mclk (rise edge)                                                                                                                   0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_56.QCK[0] (Q_FRAG)                                                                                   11.691    11.691
clock uncertainty                                                                                                                                       0.000    11.691
cell setup time                                                                                                                                         0.105    11.797
data required time                                                                                                                                               11.797
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                               11.797
data arrival time                                                                                                                                               -87.787
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -75.991


#Path 68
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_2.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_2.QEN[0] (Q_FRAG)                                                                                               6.261    89.274
data arrival time                                                                                                                                                               89.274

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_2.QCK[0] (Q_FRAG)                                                                                              14.077    14.077
clock uncertainty                                                                                                                                                      0.000    14.077
cell setup time                                                                                                                                                       -0.591    13.486
data required time                                                                                                                                                              13.486
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              13.486
data arrival time                                                                                                                                                              -89.274
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -75.788


#Path 69
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_59.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                   0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QCK[0] (Q_FRAG)                                                                                   16.961    16.961
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QZ[0] (Q_FRAG) [clock-to-output]                                                                   1.701    18.662
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                      23.155    41.818
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    43.224
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.400    45.624
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305    46.929
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.f_frag.F2[0] (F_FRAG)                                            3.778    50.707
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                            0.523    51.230
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.334    53.564
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    54.870
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                              11.708    66.578
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.519    68.097
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.f_frag.FS[0] (F_FRAG)                                                               3.444    71.541
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.f_frag.FZ[0] (F_FRAG)                                                               0.612    72.153
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_59_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   11.560    83.713
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_59_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                     1.305    85.018
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_59.QD[0] (Q_FRAG)                                                                                     0.000    85.018
data arrival time                                                                                                                                                85.018

clock bctrl.bsampler.mclk (rise edge)                                                                                                                   0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_59.QCK[0] (Q_FRAG)                                                                                    9.198     9.198
clock uncertainty                                                                                                                                       0.000     9.198
cell setup time                                                                                                                                         0.105     9.304
data required time                                                                                                                                                9.304
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                9.304
data arrival time                                                                                                                                               -85.018
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -75.715


#Path 70
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_57.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_57_D_LUT2_O.f_frag.FS[0] (F_FRAG)                                                                               4.040    87.053
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_57_D_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                               0.612    87.665
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_57.QD[0] (Q_FRAG)                                                                                               4.043    91.708
data arrival time                                                                                                                                                               91.708

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_57.QCK[0] (Q_FRAG)                                                                                             15.923    15.923
clock uncertainty                                                                                                                                                      0.000    15.923
cell setup time                                                                                                                                                        0.105    16.029
data required time                                                                                                                                                              16.029
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              16.029
data arrival time                                                                                                                                                              -91.708
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -75.679


#Path 71
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_23.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                    8.790     8.790
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    10.492
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                    28.335    38.827
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    40.233
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               8.869    49.102
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.251    50.353
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                    15.006    65.359
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.610
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           3.213    69.823
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.406    71.229
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                 2.956    74.185
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.549    75.735
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       3.876    79.611
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    80.862
lcd_disp_ctrl.clk_top.counter_dff_Q_23_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                    2.400    83.262
lcd_disp_ctrl.clk_top.counter_dff_Q_23_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    84.567
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QD[0] (Q_FRAG)                                                                                                     0.000    84.567
data arrival time                                                                                                                                                  84.567

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                    8.790     8.790
clock uncertainty                                                                                                                                         0.000     8.790
cell setup time                                                                                                                                           0.105     8.896
data required time                                                                                                                                                  8.896
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  8.896
data arrival time                                                                                                                                                 -84.567
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -75.672


#Path 72
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_60.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                   0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QCK[0] (Q_FRAG)                                                                                   16.961    16.961
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QZ[0] (Q_FRAG) [clock-to-output]                                                                   1.701    18.662
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                      23.155    41.818
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    43.224
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.400    45.624
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305    46.929
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.f_frag.F2[0] (F_FRAG)                                            3.778    50.707
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                            0.523    51.230
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.334    53.564
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    54.870
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                              11.708    66.578
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.519    68.097
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.f_frag.FS[0] (F_FRAG)                                                               3.444    71.541
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.f_frag.FZ[0] (F_FRAG)                                                               0.612    72.153
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_60_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   10.420    82.573
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_60_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                     1.305    83.878
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_60.QD[0] (Q_FRAG)                                                                                     0.000    83.878
data arrival time                                                                                                                                                83.878

clock bctrl.bsampler.mclk (rise edge)                                                                                                                   0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_60.QCK[0] (Q_FRAG)                                                                                    8.343     8.343
clock uncertainty                                                                                                                                       0.000     8.343
cell setup time                                                                                                                                         0.105     8.449
data required time                                                                                                                                                8.449
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                8.449
data arrival time                                                                                                                                               -83.878
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -75.429


#Path 73
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_58.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                   0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QCK[0] (Q_FRAG)                                                                                   16.961    16.961
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QZ[0] (Q_FRAG) [clock-to-output]                                                                   1.701    18.662
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                      23.155    41.818
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    43.224
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.400    45.624
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305    46.929
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.f_frag.F2[0] (F_FRAG)                                            3.778    50.707
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                            0.523    51.230
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.334    53.564
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    54.870
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                              11.708    66.578
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.519    68.097
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.f_frag.FS[0] (F_FRAG)                                                               3.444    71.541
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.f_frag.FZ[0] (F_FRAG)                                                               0.612    72.153
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_58_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   13.234    85.386
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_58_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                     1.305    86.692
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_58.QD[0] (Q_FRAG)                                                                                     0.000    86.692
data arrival time                                                                                                                                                86.692

clock bctrl.bsampler.mclk (rise edge)                                                                                                                   0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_58.QCK[0] (Q_FRAG)                                                                                   11.245    11.245
clock uncertainty                                                                                                                                       0.000    11.245
cell setup time                                                                                                                                         0.105    11.351
data required time                                                                                                                                               11.351
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                               11.351
data arrival time                                                                                                                                               -86.692
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -75.341


#Path 74
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_62.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_62_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                              4.295    87.309
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_62_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                               1.305    88.614
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_62.QD[0] (Q_FRAG)                                                                                               0.000    88.614
data arrival time                                                                                                                                                               88.614

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_62.QCK[0] (Q_FRAG)                                                                                             13.256    13.256
clock uncertainty                                                                                                                                                      0.000    13.256
cell setup time                                                                                                                                                        0.105    13.361
data required time                                                                                                                                                              13.361
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              13.361
data arrival time                                                                                                                                                              -88.614
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -75.253


#Path 75
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_7.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_7.QEN[0] (Q_FRAG)                                                                                               5.360    88.374
data arrival time                                                                                                                                                               88.374

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_7.QCK[0] (Q_FRAG)                                                                                              14.167    14.167
clock uncertainty                                                                                                                                                      0.000    14.167
cell setup time                                                                                                                                                       -0.591    13.576
data required time                                                                                                                                                              13.576
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              13.576
data arrival time                                                                                                                                                              -88.374
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -74.797


#Path 76
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_5.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_5.QEN[0] (Q_FRAG)                                                                                               5.351    88.364
data arrival time                                                                                                                                                               88.364

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_5.QCK[0] (Q_FRAG)                                                                                              14.163    14.163
clock uncertainty                                                                                                                                                      0.000    14.163
cell setup time                                                                                                                                                       -0.591    13.572
data required time                                                                                                                                                              13.572
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              13.572
data arrival time                                                                                                                                                              -88.364
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -74.792


#Path 77
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_8.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                           0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                               0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_8.QCK[0] (Q_FRAG)                                                                          16.379    16.379
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                          1.701    18.080
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                      17.550    35.630
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    36.881
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.106    39.987
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305    41.292
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                          12.296    53.588
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.552    55.140
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                    10.060    65.200
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.451
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                    3.199    69.650
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                     1.406    71.056
lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q.QEN[0] (Q_FRAG)                                                                             8.770    79.826
data arrival time                                                                                                                                       79.826

clock bctrl.bsampler.mclk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                           0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                               0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q.QCK[0] (Q_FRAG)                                                                             5.724     5.724
clock uncertainty                                                                                                                              0.000     5.724
cell setup time                                                                                                                               -0.591     5.133
data required time                                                                                                                                       5.133
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                       5.133
data arrival time                                                                                                                                      -79.826
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -74.693


#Path 78
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_57.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                   0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QCK[0] (Q_FRAG)                                                                                   16.961    16.961
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QZ[0] (Q_FRAG) [clock-to-output]                                                                   1.701    18.662
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                      23.155    41.818
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    43.224
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.400    45.624
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305    46.929
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.f_frag.F2[0] (F_FRAG)                                            3.778    50.707
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                            0.523    51.230
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.334    53.564
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    54.870
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                              11.708    66.578
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.519    68.097
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.f_frag.FS[0] (F_FRAG)                                                               3.444    71.541
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.f_frag.FZ[0] (F_FRAG)                                                               0.612    72.153
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_57_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   12.588    84.741
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_57_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                     1.305    86.046
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_57.QD[0] (Q_FRAG)                                                                                     0.000    86.046
data arrival time                                                                                                                                                86.046

clock bctrl.bsampler.mclk (rise edge)                                                                                                                   0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_57.QCK[0] (Q_FRAG)                                                                                   11.699    11.699
clock uncertainty                                                                                                                                       0.000    11.699
cell setup time                                                                                                                                         0.105    11.804
data required time                                                                                                                                               11.804
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                               11.804
data arrival time                                                                                                                                               -86.046
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -74.243


#Path 79
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_4.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_4.QEN[0] (Q_FRAG)                                                                                               5.585    88.598
data arrival time                                                                                                                                                               88.598

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_4.QCK[0] (Q_FRAG)                                                                                              14.974    14.974
clock uncertainty                                                                                                                                                      0.000    14.974
cell setup time                                                                                                                                                       -0.591    14.383
data required time                                                                                                                                                              14.383
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              14.383
data arrival time                                                                                                                                                              -88.598
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -74.215


#Path 80
Startpoint: bctrl.bsampler.counter_dff_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : bctrl.bsampler.counter_dff_Q_29.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
bctrl.bsampler.counter_dff_Q_2.QCK[0] (Q_FRAG)                                                                      12.374    12.374
bctrl.bsampler.counter_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    14.075
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                      12.169    26.244
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    27.495
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.407    29.902
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    31.451
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           5.857    37.309
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.560
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                    12.425    50.985
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    52.518
bctrl.sButton2_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                              17.583    70.101
bctrl.sButton2_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    71.507
bctrl.bsampler.counter_dff_Q_29_D_LUT2_O.f_frag.FS[0] (F_FRAG)                                                       5.891    77.398
bctrl.bsampler.counter_dff_Q_29_D_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                       0.612    78.010
bctrl.bsampler.counter_dff_Q_29.QD[0] (Q_FRAG)                                                                       9.537    87.547
data arrival time                                                                                                             87.547

clock bctrl.bsampler.mclk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
bctrl.bsampler.counter_dff_Q_29.QCK[0] (Q_FRAG)                                                                     13.409    13.409
clock uncertainty                                                                                                    0.000    13.409
cell setup time                                                                                                      0.105    13.515
data required time                                                                                                            13.515
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            13.515
data arrival time                                                                                                            -87.547
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -74.032


#Path 81
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_14.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_14.QEN[0] (Q_FRAG)                                                                                              5.480    88.493
data arrival time                                                                                                                                                               88.493

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_14.QCK[0] (Q_FRAG)                                                                                             15.097    15.097
clock uncertainty                                                                                                                                                      0.000    15.097
cell setup time                                                                                                                                                       -0.591    14.506
data required time                                                                                                                                                              14.506
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              14.506
data arrival time                                                                                                                                                              -88.493
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -73.987


#Path 82
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_58.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_58_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                              6.319    89.333
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_58_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                               1.305    90.638
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_58.QD[0] (Q_FRAG)                                                                                               0.000    90.638
data arrival time                                                                                                                                                               90.638

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_58.QCK[0] (Q_FRAG)                                                                                             16.780    16.780
clock uncertainty                                                                                                                                                      0.000    16.780
cell setup time                                                                                                                                                        0.105    16.886
data required time                                                                                                                                                              16.886
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              16.886
data arrival time                                                                                                                                                              -90.638
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -73.753


#Path 83
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_10.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_10.QEN[0] (Q_FRAG)                                                                                              7.899    90.913
data arrival time                                                                                                                                                               90.913

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_10.QCK[0] (Q_FRAG)                                                                                             18.033    18.033
clock uncertainty                                                                                                                                                      0.000    18.033
cell setup time                                                                                                                                                       -0.591    17.442
data required time                                                                                                                                                              17.442
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              17.442
data arrival time                                                                                                                                                              -90.913
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -73.471


#Path 84
Startpoint: lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_5.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                                0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_5.QCK[0] (Q_FRAG)                                                                                        13.266    13.266
lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701    14.968
lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.f_frag.FS[0] (F_FRAG)                                           16.615    31.583
lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                            0.612    32.195
lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                          4.557    36.752
lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                           1.305    38.057
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                12.110    50.167
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305    51.473
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O_LUT3_I1_O_LUT3_I0.t_frag.XA2[0] (T_FRAG)                       2.490    53.963
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                        1.519    55.482
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q.mux0.f_frag.FS[0] (F_FRAG)                                                          11.427    66.909
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q.mux0.f_frag.FZ[0] (F_FRAG)                                                           0.612    67.521
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q.mux2.f_frag.F1[0] (F_FRAG)                                                           9.051    76.572
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q.mux2.f_frag.FZ[0] (F_FRAG)                                                           0.523    77.095
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                           6.816    83.911
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                            1.305    85.216
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7.QD[0] (Q_FRAG)                                                                                            0.000    85.216
data arrival time                                                                                                                                            85.216

clock bctrl.bsampler.mclk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                                0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7.QCK[0] (Q_FRAG)                                                                                          12.364    12.364
clock uncertainty                                                                                                                                   0.000    12.364
cell setup time                                                                                                                                     0.105    12.469
data required time                                                                                                                                           12.469
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                           12.469
data arrival time                                                                                                                                           -85.216
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                            -72.747


#Path 85
Startpoint: bctrl.bsampler.counter_dff_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : bctrl.bsampler.counter_dff_Q_17.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
bctrl.bsampler.counter_dff_Q_2.QCK[0] (Q_FRAG)                                                                      12.374    12.374
bctrl.bsampler.counter_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    14.075
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                      12.169    26.244
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    27.495
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.407    29.902
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    31.451
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           5.857    37.309
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.560
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                    12.425    50.985
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    52.518
bctrl.sButton2_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                              17.583    70.101
bctrl.sButton2_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    71.507
bctrl.bsampler.counter_dff_Q_17_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                      7.641    79.148
bctrl.bsampler.counter_dff_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                       1.305    80.453
bctrl.bsampler.counter_dff_Q_17.QD[0] (Q_FRAG)                                                                       0.000    80.453
data arrival time                                                                                                             80.453

clock bctrl.bsampler.mclk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
bctrl.bsampler.counter_dff_Q_17.QCK[0] (Q_FRAG)                                                                      7.910     7.910
clock uncertainty                                                                                                    0.000     7.910
cell setup time                                                                                                      0.105     8.015
data required time                                                                                                             8.015
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             8.015
data arrival time                                                                                                            -80.453
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -72.438


#Path 86
Startpoint: bctrl.bsampler.counter_dff_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : bctrl.sButton0_dffe_Q.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
bctrl.bsampler.counter_dff_Q_2.QCK[0] (Q_FRAG)                                                                      12.374    12.374
bctrl.bsampler.counter_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    14.075
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                      12.169    26.244
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    27.495
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.407    29.902
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    31.451
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           5.857    37.309
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.560
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                    12.425    50.985
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    52.518
bctrl.sButton2_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                              17.583    70.101
bctrl.sButton2_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    71.507
bctrl.sButton0_dffe_Q.QEN[0] (Q_FRAG)                                                                               14.653    86.160
data arrival time                                                                                                             86.160

clock bctrl.bsampler.mclk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
bctrl.sButton0_dffe_Q.QCK[0] (Q_FRAG)                                                                               14.635    14.635
clock uncertainty                                                                                                    0.000    14.635
cell setup time                                                                                                     -0.591    14.044
data required time                                                                                                            14.044
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            14.044
data arrival time                                                                                                            -86.160
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -72.116


#Path 87
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_54.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_54_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                              5.306    88.320
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_54_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                               1.305    89.625
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_54.QD[0] (Q_FRAG)                                                                                               0.000    89.625
data arrival time                                                                                                                                                               89.625

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_54.QCK[0] (Q_FRAG)                                                                                             17.609    17.609
clock uncertainty                                                                                                                                                      0.000    17.609
cell setup time                                                                                                                                                        0.105    17.714
data required time                                                                                                                                                              17.714
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              17.714
data arrival time                                                                                                                                                              -89.625
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -71.910


#Path 88
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_56.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_56_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                              5.330    88.344
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_56_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                               1.305    89.649
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_56.QD[0] (Q_FRAG)                                                                                               0.000    89.649
data arrival time                                                                                                                                                               89.649

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_56.QCK[0] (Q_FRAG)                                                                                             17.635    17.635
clock uncertainty                                                                                                                                                      0.000    17.635
cell setup time                                                                                                                                                        0.105    17.740
data required time                                                                                                                                                              17.740
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              17.740
data arrival time                                                                                                                                                              -89.649
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -71.909


#Path 89
Startpoint: bctrl.bsampler.counter_dff_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : bctrl.sButton1_dffe_Q.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
bctrl.bsampler.counter_dff_Q_2.QCK[0] (Q_FRAG)                                                                      12.374    12.374
bctrl.bsampler.counter_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    14.075
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                      12.169    26.244
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    27.495
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.407    29.902
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    31.451
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           5.857    37.309
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.560
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                    12.425    50.985
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    52.518
bctrl.sButton2_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                              17.583    70.101
bctrl.sButton2_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    71.507
bctrl.sButton1_dffe_Q.QEN[0] (Q_FRAG)                                                                               14.052    85.559
data arrival time                                                                                                             85.559

clock bctrl.bsampler.mclk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
bctrl.sButton1_dffe_Q.QCK[0] (Q_FRAG)                                                                               14.406    14.406
clock uncertainty                                                                                                    0.000    14.406
cell setup time                                                                                                     -0.591    13.815
data required time                                                                                                            13.815
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            13.815
data arrival time                                                                                                            -85.559
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -71.745


#Path 90
Startpoint: bctrl.bsampler.counter_dff_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : bctrl.bsampler.counter_dff_Q_24.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
bctrl.bsampler.counter_dff_Q_2.QCK[0] (Q_FRAG)                                                                      12.374    12.374
bctrl.bsampler.counter_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    14.075
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                      12.169    26.244
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    27.495
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.407    29.902
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    31.451
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           5.857    37.309
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.560
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                    12.425    50.985
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    52.518
bctrl.sButton2_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                              17.583    70.101
bctrl.sButton2_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    71.507
bctrl.bsampler.counter_dff_Q_24_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                      8.397    79.904
bctrl.bsampler.counter_dff_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                       1.305    81.209
bctrl.bsampler.counter_dff_Q_24.QD[0] (Q_FRAG)                                                                       0.000    81.209
data arrival time                                                                                                             81.209

clock bctrl.bsampler.mclk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
bctrl.bsampler.counter_dff_Q_24.QCK[0] (Q_FRAG)                                                                      9.601     9.601
clock uncertainty                                                                                                    0.000     9.601
cell setup time                                                                                                      0.105     9.706
data required time                                                                                                             9.706
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             9.706
data arrival time                                                                                                            -81.209
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -71.503


#Path 91
Startpoint: bctrl.bsampler.counter_dff_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : bctrl.sButton2_dffe_Q.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
bctrl.bsampler.counter_dff_Q_2.QCK[0] (Q_FRAG)                                                                      12.374    12.374
bctrl.bsampler.counter_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    14.075
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                      12.169    26.244
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    27.495
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.407    29.902
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    31.451
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           5.857    37.309
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.560
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                    12.425    50.985
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    52.518
bctrl.sButton2_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                              17.583    70.101
bctrl.sButton2_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    71.507
bctrl.sButton2_dffe_Q.QEN[0] (Q_FRAG)                                                                               14.295    85.802
data arrival time                                                                                                             85.802

clock bctrl.bsampler.mclk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
bctrl.sButton2_dffe_Q.QCK[0] (Q_FRAG)                                                                               14.936    14.936
clock uncertainty                                                                                                    0.000    14.936
cell setup time                                                                                                     -0.591    14.345
data required time                                                                                                            14.345
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            14.345
data arrival time                                                                                                            -85.802
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -71.457


#Path 92
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_52.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_52_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                              5.447    88.461
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_52_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                               1.305    89.766
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_52.QD[0] (Q_FRAG)                                                                                               0.000    89.766
data arrival time                                                                                                                                                               89.766

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_52.QCK[0] (Q_FRAG)                                                                                             18.501    18.501
clock uncertainty                                                                                                                                                      0.000    18.501
cell setup time                                                                                                                                                        0.105    18.606
data required time                                                                                                                                                              18.606
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              18.606
data arrival time                                                                                                                                                              -89.766
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -71.160


#Path 93
Startpoint: bctrl.bsampler.counter_dff_Q_2.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : bctrl.sTimerToggle1_dffe_Q.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
bctrl.bsampler.counter_dff_Q_2.QCK[0] (Q_FRAG)                                                                      12.374    12.374
bctrl.bsampler.counter_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    14.075
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                      12.169    26.244
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    27.495
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 2.407    29.902
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549    31.451
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           5.857    37.309
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    38.560
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                    12.425    50.985
bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    52.518
bctrl.sButton2_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                              17.583    70.101
bctrl.sButton2_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    71.507
bctrl.sTimerToggle1_dffe_Q.QEN[0] (Q_FRAG)                                                                          10.124    81.632
data arrival time                                                                                                             81.632

clock bctrl.bsampler.mclk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
bctrl.sTimerToggle1_dffe_Q.QCK[0] (Q_FRAG)                                                                          11.082    11.082
clock uncertainty                                                                                                    0.000    11.082
cell setup time                                                                                                     -0.591    10.491
data required time                                                                                                            10.491
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            10.491
data arrival time                                                                                                            -81.632
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -71.141


#Path 94
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_8.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_1.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                           0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                               0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_8.QCK[0] (Q_FRAG)                                                                          16.379    16.379
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                          1.701    18.080
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                      17.550    35.630
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    36.881
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.106    39.987
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305    41.292
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                          12.296    53.588
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.552    55.140
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                    10.060    65.200
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.451
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                    3.199    69.650
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                     1.406    71.056
lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_1.QEN[0] (Q_FRAG)                                                                          11.221    82.277
data arrival time                                                                                                                                       82.277

clock bctrl.bsampler.mclk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                           0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                               0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_1.QCK[0] (Q_FRAG)                                                                          11.890    11.890
clock uncertainty                                                                                                                              0.000    11.890
cell setup time                                                                                                                               -0.591    11.299
data required time                                                                                                                                      11.299
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      11.299
data arrival time                                                                                                                                      -82.277
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -70.977


#Path 95
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                              4.015    87.028
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                               1.605    88.634
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50.QD[0] (Q_FRAG)                                                                                               0.000    88.634
data arrival time                                                                                                                                                               88.634

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50.QCK[0] (Q_FRAG)                                                                                             17.558    17.558
clock uncertainty                                                                                                                                                      0.000    17.558
cell setup time                                                                                                                                                        0.105    17.663
data required time                                                                                                                                                              17.663
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              17.663
data arrival time                                                                                                                                                              -88.634
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -70.971


#Path 96
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                              2.400    85.414
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                               1.305    86.719
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53.QD[0] (Q_FRAG)                                                                                               0.000    86.719
data arrival time                                                                                                                                                               86.719

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53.QCK[0] (Q_FRAG)                                                                                             15.837    15.837
clock uncertainty                                                                                                                                                      0.000    15.837
cell setup time                                                                                                                                                        0.105    15.942
data required time                                                                                                                                                              15.942
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              15.942
data arrival time                                                                                                                                                              -86.719
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -70.776


#Path 97
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_8.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_8.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                           0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                               0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_8.QCK[0] (Q_FRAG)                                                                          16.379    16.379
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                          1.701    18.080
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                      17.550    35.630
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    36.881
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.106    39.987
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305    41.292
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                          12.296    53.588
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.552    55.140
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                    10.060    65.200
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.451
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                    3.199    69.650
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                     1.406    71.056
lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_8.QEN[0] (Q_FRAG)                                                                          10.586    81.642
data arrival time                                                                                                                                       81.642

clock bctrl.bsampler.mclk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                           0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                               0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_8.QCK[0] (Q_FRAG)                                                                          11.652    11.652
clock uncertainty                                                                                                                              0.000    11.652
cell setup time                                                                                                                               -0.591    11.061
data required time                                                                                                                                      11.061
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      11.061
data arrival time                                                                                                                                      -81.642
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -70.581


#Path 98
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_1.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                   0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QCK[0] (Q_FRAG)                                                                                   16.961    16.961
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46.QZ[0] (Q_FRAG) [clock-to-output]                                                                   1.701    18.662
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                      23.155    41.818
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    43.224
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.400    45.624
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305    46.929
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.f_frag.F2[0] (F_FRAG)                                            3.778    50.707
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                            0.523    51.230
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.334    53.564
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    54.870
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                              11.708    66.578
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.519    68.097
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.f_frag.FS[0] (F_FRAG)                                                               3.444    71.541
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.f_frag.FZ[0] (F_FRAG)                                                               0.612    72.153
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_1.QEN[0] (Q_FRAG)                                                                                     9.790    81.942
data arrival time                                                                                                                                                81.942

clock bctrl.bsampler.mclk (rise edge)                                                                                                                   0.000     0.000
clock source latency                                                                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_1.QCK[0] (Q_FRAG)                                                                                    12.068    12.068
clock uncertainty                                                                                                                                       0.000    12.068
cell setup time                                                                                                                                        -0.591    11.477
data required time                                                                                                                                               11.477
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                               11.477
data arrival time                                                                                                                                               -81.942
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                -70.465


#Path 99
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_8.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.upCount_dffe_Q.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                           0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                               0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_8.QCK[0] (Q_FRAG)                                                                          16.379    16.379
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                          1.701    18.080
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                      17.550    35.630
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    36.881
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 3.106    39.987
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305    41.292
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                          12.296    53.588
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.552    55.140
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                    10.060    65.200
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.251    66.451
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                    3.199    69.650
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                     1.406    71.056
lcd_disp_ctrl.lcd_ctrl.ctrl_data.upCount_dffe_Q_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                               4.289    75.345
lcd_disp_ctrl.lcd_ctrl.ctrl_data.upCount_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.406    76.751
lcd_disp_ctrl.lcd_ctrl.ctrl_data.upCount_dffe_Q.QEN[0] (Q_FRAG)                                                                                6.621    83.371
data arrival time                                                                                                                                       83.371

clock bctrl.bsampler.mclk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                           0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                               0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.upCount_dffe_Q.QCK[0] (Q_FRAG)                                                                               13.603    13.603
clock uncertainty                                                                                                                              0.000    13.603
cell setup time                                                                                                                               -0.591    13.013
data required time                                                                                                                                      13.013
--------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                      13.013
data arrival time                                                                                                                                      -83.371
--------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                       -70.359


#Path 100
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_15.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QCK[0] (Q_FRAG)                                                                                             15.620    15.620
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701    17.321
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                      13.286    30.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    31.913
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                29.356    61.269
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.533    62.802
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           2.591    65.393
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.305    66.698
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     3.749    70.447
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.533    71.981
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                               2.486    74.467
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.462    75.929
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                          2.607    78.536
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                          0.523    79.060
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        2.548    81.608
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.406    83.014
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_15.QEN[0] (Q_FRAG)                                                                                              3.500    86.514
data arrival time                                                                                                                                                               86.514

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                       0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_15.QCK[0] (Q_FRAG)                                                                                             16.784    16.784
clock uncertainty                                                                                                                                                      0.000    16.784
cell setup time                                                                                                                                                       -0.591    16.193
data required time                                                                                                                                                              16.193
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                              16.193
data arrival time                                                                                                                                                              -86.514
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                               -70.321


#End of timing report
