

================================================================
== Vivado HLS Report for 'single_block_CTR_encrypt_gmult'
================================================================
* Date:           Tue Feb 06 09:16:27 2024

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        AES_CTR
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.05|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    8|    8|         1|          -|          -|     8|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     38|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     37|
|Register         |        -|      -|      38|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      38|     75|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_10_fu_94_p2         |     +    |      0|  0|   4|           4|           1|
    |exitcond_fu_88_p2     |   icmp   |      0|  0|   2|           4|           5|
    |a_assign_2_fu_138_p3  |  select  |      0|  0|   8|           1|           8|
    |tmp_s_fu_104_p3       |  select  |      0|  0|   8|           1|           8|
    |a_assign_1_fu_132_p2  |    xor   |      0|  0|   8|           8|           5|
    |p_0_s_fu_112_p2       |    xor   |      0|  0|   8|           8|           8|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  38|          26|          35|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |   1|          3|    1|          3|
    |ap_return   |   8|          2|    8|         16|
    |i_reg_44    |   4|          2|    4|          8|
    |p_0_reg_75  |   8|          2|    8|         16|
    |p_reg_55    |   8|          2|    8|         16|
    |p_s_reg_66  |   8|          2|    8|         16|
    +------------+----+-----------+-----+-----------+
    |Total       |  37|         13|   37|         75|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  2|   0|    2|          0|
    |ap_return_preg  |  8|   0|    8|          0|
    |i_reg_44        |  4|   0|    4|          0|
    |p_0_reg_75      |  8|   0|    8|          0|
    |p_reg_55        |  8|   0|    8|          0|
    |p_s_reg_66      |  8|   0|    8|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 38|   0|   38|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-----------+-----+-----+------------+--------------------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | single_block_CTR_encrypt_gmult | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | single_block_CTR_encrypt_gmult | return value |
|ap_start   |  in |    1| ap_ctrl_hs | single_block_CTR_encrypt_gmult | return value |
|ap_done    | out |    1| ap_ctrl_hs | single_block_CTR_encrypt_gmult | return value |
|ap_idle    | out |    1| ap_ctrl_hs | single_block_CTR_encrypt_gmult | return value |
|ap_ready   | out |    1| ap_ctrl_hs | single_block_CTR_encrypt_gmult | return value |
|ap_return  | out |    8| ap_ctrl_hs | single_block_CTR_encrypt_gmult | return value |
|a          |  in |    4|   ap_none  |                a               |    scalar    |
|b          |  in |    8|   ap_none  |                b               |    scalar    |
+-----------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond)
* FSM state operations: 

 <State 1>: 3.05ns
ST_1: b_read [1/1] 1.48ns
:0  %b_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b)

ST_1: a_read [1/1] 1.48ns
:1  %a_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %a)

ST_1: a_cast [1/1] 0.00ns
:2  %a_cast = zext i4 %a_read to i8

ST_1: stg_6 [1/1] 1.57ns
:3  br label %1


 <State 2>: 1.88ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_10, %2 ]

ST_2: p [1/1] 0.00ns
:1  %p = phi i8 [ 0, %0 ], [ %p_0_s, %2 ]

ST_2: p_s [1/1] 0.00ns
:2  %p_s = phi i8 [ %b_read, %0 ], [ %tmp_1, %2 ]

ST_2: p_0 [1/1] 0.00ns
:3  %p_0 = phi i8 [ %a_cast, %0 ], [ %a_assign_2, %2 ]

ST_2: exitcond [1/1] 1.88ns
:4  %exitcond = icmp eq i4 %i, -8

ST_2: empty [1/1] 0.00ns
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_2: i_10 [1/1] 0.80ns
:6  %i_10 = add i4 %i, 1

ST_2: stg_14 [1/1] 0.00ns
:7  br i1 %exitcond, label %3, label %2

ST_2: tmp [1/1] 0.00ns (grouped into LUT with out node p_0_s)
:0  %tmp = trunc i8 %p_s to i1

ST_2: tmp_s [1/1] 0.00ns (grouped into LUT with out node p_0_s)
:1  %tmp_s = select i1 %tmp, i8 %p_0, i8 0

ST_2: p_0_s [1/1] 1.37ns (out node of the LUT)
:2  %p_0_s = xor i8 %tmp_s, %p

ST_2: tmp_13 [1/1] 0.00ns
:3  %tmp_13 = shl i8 %p_0, 1

ST_2: tmp_14 [1/1] 0.00ns (grouped into LUT with out node a_assign_2)
:4  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_0, i32 7)

ST_2: a_assign_1 [1/1] 0.00ns (grouped into LUT with out node a_assign_2)
:5  %a_assign_1 = xor i8 %tmp_13, 27

ST_2: a_assign_2 [1/1] 1.37ns (out node of the LUT)
:6  %a_assign_2 = select i1 %tmp_14, i8 %a_assign_1, i8 %tmp_13

ST_2: b_assign [1/1] 0.00ns
:7  %b_assign = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %p_s, i32 1, i32 7)

ST_2: tmp_1 [1/1] 0.00ns
:8  %tmp_1 = zext i7 %b_assign to i8

ST_2: stg_24 [1/1] 0.00ns
:9  br label %1

ST_2: stg_25 [1/1] 0.00ns
:0  ret i8 %p



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_read     (read             ) [ 011]
a_read     (read             ) [ 000]
a_cast     (zext             ) [ 011]
stg_6      (br               ) [ 011]
i          (phi              ) [ 001]
p          (phi              ) [ 001]
p_s        (phi              ) [ 001]
p_0        (phi              ) [ 001]
exitcond   (icmp             ) [ 001]
empty      (speclooptripcount) [ 000]
i_10       (add              ) [ 011]
stg_14     (br               ) [ 000]
tmp        (trunc            ) [ 000]
tmp_s      (select           ) [ 000]
p_0_s      (xor              ) [ 011]
tmp_13     (shl              ) [ 000]
tmp_14     (bitselect        ) [ 000]
a_assign_1 (xor              ) [ 000]
a_assign_2 (select           ) [ 011]
b_assign   (partselect       ) [ 000]
tmp_1      (zext             ) [ 011]
stg_24     (br               ) [ 011]
stg_25     (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="b_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="8" slack="0"/>
<pin id="34" dir="0" index="1" bw="8" slack="0"/>
<pin id="35" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="a_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="4" slack="0"/>
<pin id="40" dir="0" index="1" bw="4" slack="0"/>
<pin id="41" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="44" class="1005" name="i_reg_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="4" slack="1"/>
<pin id="46" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_phi_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="1"/>
<pin id="50" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="51" dir="0" index="2" bw="4" slack="0"/>
<pin id="52" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="55" class="1005" name="p_reg_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="8" slack="1"/>
<pin id="57" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p (phireg) "/>
</bind>
</comp>

<comp id="59" class="1004" name="p_phi_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="1" slack="1"/>
<pin id="61" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="8" slack="0"/>
<pin id="63" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p/2 "/>
</bind>
</comp>

<comp id="66" class="1005" name="p_s_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="68" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="69" class="1004" name="p_s_phi_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="1"/>
<pin id="71" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="7" slack="0"/>
<pin id="73" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="75" class="1005" name="p_0_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="77" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_0_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="1"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="8" slack="0"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="a_cast_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_cast/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="exitcond_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="4" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_10_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_10/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_s_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_0_s_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_0_s/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_13_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_14_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="a_assign_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="a_assign_1/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="a_assign_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="0" index="2" bw="8" slack="0"/>
<pin id="142" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_assign_2/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="b_assign_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="0" index="3" bw="4" slack="0"/>
<pin id="151" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b_assign/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="b_read_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="1"/>
<pin id="162" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="165" class="1005" name="a_cast_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="1"/>
<pin id="167" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_cast "/>
</bind>
</comp>

<comp id="173" class="1005" name="i_10_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="178" class="1005" name="p_0_s_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_0_s "/>
</bind>
</comp>

<comp id="183" class="1005" name="a_assign_2_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="a_assign_2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="tmp_1_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="54"><net_src comp="44" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="65"><net_src comp="55" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="87"><net_src comp="38" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="48" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="48" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="69" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="78" pin="4"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="59" pin="4"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="78" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="78" pin="4"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="136"><net_src comp="118" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="124" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="132" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="118" pin="2"/><net_sink comp="138" pin=2"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="69" pin="4"/><net_sink comp="146" pin=1"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="159"><net_src comp="146" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="32" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="168"><net_src comp="84" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="176"><net_src comp="94" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="181"><net_src comp="112" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="186"><net_src comp="138" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="191"><net_src comp="156" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="69" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: single_block_CTR_encrypt_gmult : a | {1 }
	Port: single_block_CTR_encrypt_gmult : b | {1 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_10 : 1
		stg_14 : 2
		tmp : 1
		tmp_s : 2
		p_0_s : 3
		tmp_13 : 1
		tmp_14 : 1
		a_assign_1 : 1
		a_assign_2 : 1
		b_assign : 1
		tmp_1 : 2
		stg_25 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|  select  |    tmp_s_fu_104   |    0    |    8    |
|          | a_assign_2_fu_138 |    0    |    8    |
|----------|-------------------|---------|---------|
|    xor   |    p_0_s_fu_112   |    0    |    8    |
|          | a_assign_1_fu_132 |    0    |    8    |
|----------|-------------------|---------|---------|
|    add   |     i_10_fu_94    |    0    |    4    |
|----------|-------------------|---------|---------|
|   icmp   |   exitcond_fu_88  |    0    |    2    |
|----------|-------------------|---------|---------|
|   read   | b_read_read_fu_32 |    0    |    0    |
|          | a_read_read_fu_38 |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   |    a_cast_fu_84   |    0    |    0    |
|          |    tmp_1_fu_156   |    0    |    0    |
|----------|-------------------|---------|---------|
|   trunc  |     tmp_fu_100    |    0    |    0    |
|----------|-------------------|---------|---------|
|    shl   |   tmp_13_fu_118   |    0    |    0    |
|----------|-------------------|---------|---------|
| bitselect|   tmp_14_fu_124   |    0    |    0    |
|----------|-------------------|---------|---------|
|partselect|  b_assign_fu_146  |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    38   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|a_assign_2_reg_183|    8   |
|  a_cast_reg_165  |    8   |
|  b_read_reg_160  |    8   |
|   i_10_reg_173   |    4   |
|     i_reg_44     |    4   |
|    p_0_reg_75    |    8   |
|   p_0_s_reg_178  |    8   |
|     p_reg_55     |    8   |
|    p_s_reg_66    |    8   |
|   tmp_1_reg_188  |    8   |
+------------------+--------+
|       Total      |   72   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   38   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   72   |    -   |
+-----------+--------+--------+
|   Total   |   72   |   38   |
+-----------+--------+--------+
