# This is an stlink board with a single STM32F765VGTx chip
#
# Generated by System Workbench for STM32
# Take care that such file, as generated, may be overridden without any early notice. Please have a look to debug launch configuration setup(s)

source [find interface/stlink-v2.cfg]

set WORKAREASIZE 0x8000

transport select "hla_swd"

set CHIPNAME STM32F765VGTx

# Enable debug when in low power modes
set ENABLE_LOW_POWER 0

# Stop Watchdog counters when halt
set STOP_WATCHDOG 1

# STlink Debug clock frequency
set CLOCK_FREQ 8000

source [find target/stm32f7x.cfg]

# use hardware reset, connect under BMP280_reset
reset_config none separate



