`begin_keywords "1800-2017"
`line 1 "../../rtl/Program_Counter.v" 1
module Program_Counter(
	input	logic clk,
	input 	logic [31:0] address_input,
	input	logic enable,  
	input	logic reset,
	output	logic halt,
	output	logic [31:0] address_output

`line 9 "../../rtl/Program_Counter.v" 0
);
	always_comb begin
		halt = (address_output == 0);
	end
	always_ff @(posedge clk, posedge reset) begin
		if(reset) begin
			address_output <= 32'hBFC00000;
		end
		if (!enable && !reset) begin
			address_output <= address_input;
		end
	end

`line 22 "../../rtl/Program_Counter.v" 0
endmodule
`line 23 "../../rtl/Program_Counter.v" 2
