// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "10/09/2020 10:31:00"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module EXP5_1 (
	clk,
	start,
	pause,
	clr,
	count_clk,
	clk_1s,
	count_scd,
	ending,
	units_digit,
	tens_digit,
	units_HEX,
	tens_HEX,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	clk;
input 	start;
input 	pause;
input 	clr;
output 	[24:0] count_clk;
output 	clk_1s;
output 	[6:0] count_scd;
output 	ending;
output 	[3:0] units_digit;
output 	[3:0] tens_digit;
output 	[6:0] units_HEX;
output 	[6:0] tens_HEX;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// count_clk[0]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_clk[1]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_clk[2]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_clk[3]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_clk[4]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_clk[5]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_clk[6]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_clk[7]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_clk[8]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_clk[9]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_clk[10]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_clk[11]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_clk[12]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_clk[13]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_clk[14]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_clk[15]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_clk[16]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_clk[17]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_clk[18]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_clk[19]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_clk[20]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_clk[21]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_clk[22]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_clk[23]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_clk[24]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_1s	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_scd[0]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_scd[1]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_scd[2]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_scd[3]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_scd[4]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_scd[5]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count_scd[6]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ending	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// units_digit[0]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// units_digit[1]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// units_digit[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// units_digit[3]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tens_digit[0]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tens_digit[1]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tens_digit[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tens_digit[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// units_HEX[0]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// units_HEX[1]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// units_HEX[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// units_HEX[3]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// units_HEX[4]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// units_HEX[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// units_HEX[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tens_HEX[0]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tens_HEX[1]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tens_HEX[2]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tens_HEX[3]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tens_HEX[4]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tens_HEX[5]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tens_HEX[6]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clr	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pause	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \Add1~1_sumout ;
wire \start~input_o ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \pause~input_o ;
wire \clr~input_o ;
wire \count_clk[17]~1_combout ;
wire \count_clk[1]~reg0_q ;
wire \Add1~6 ;
wire \Add1~9_sumout ;
wire \count_clk[2]~reg0_q ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \count_clk[3]~reg0_q ;
wire \Add1~14 ;
wire \Add1~17_sumout ;
wire \count_clk[4]~reg0_q ;
wire \Add1~18 ;
wire \Add1~21_sumout ;
wire \count_clk[5]~reg0_q ;
wire \Add1~22 ;
wire \Add1~25_sumout ;
wire \count_clk[6]~reg0_q ;
wire \Add1~26 ;
wire \Add1~29_sumout ;
wire \count_clk[7]~reg0_q ;
wire \Add1~30 ;
wire \Add1~33_sumout ;
wire \count_clk[8]~reg0_q ;
wire \Add1~34 ;
wire \Add1~37_sumout ;
wire \count_clk[9]~reg0_q ;
wire \Add1~38 ;
wire \Add1~41_sumout ;
wire \count_clk[10]~reg0_q ;
wire \Add1~42 ;
wire \Add1~45_sumout ;
wire \count_clk[11]~reg0_q ;
wire \Add1~46 ;
wire \Add1~49_sumout ;
wire \count_clk[12]~reg0_q ;
wire \Add1~50 ;
wire \Add1~53_sumout ;
wire \count_clk[13]~reg0_q ;
wire \Add1~54 ;
wire \Add1~57_sumout ;
wire \count_clk[14]~reg0_q ;
wire \Add1~58 ;
wire \Add1~61_sumout ;
wire \count_clk[15]~reg0_q ;
wire \Add1~62 ;
wire \Add1~65_sumout ;
wire \count_clk[16]~reg0_q ;
wire \Equal0~0_combout ;
wire \Add1~66 ;
wire \Add1~69_sumout ;
wire \count_clk[17]~reg0_q ;
wire \Add1~70 ;
wire \Add1~73_sumout ;
wire \count_clk[18]~reg0_q ;
wire \Add1~74 ;
wire \Add1~77_sumout ;
wire \count_clk[19]~reg0_q ;
wire \Add1~78 ;
wire \Add1~81_sumout ;
wire \count_clk[20]~reg0_q ;
wire \Add1~82 ;
wire \Add1~85_sumout ;
wire \count_clk[21]~reg0_q ;
wire \Add1~86 ;
wire \Add1~89_sumout ;
wire \count_clk[22]~reg0_q ;
wire \Add1~90 ;
wire \Add1~93_sumout ;
wire \count_clk[23]~reg0_q ;
wire \Equal0~2_combout ;
wire \Equal0~1_combout ;
wire \Add1~94 ;
wire \Add1~97_sumout ;
wire \count_clk[24]~reg0_q ;
wire \Equal0~3_combout ;
wire \Equal0~4_combout ;
wire \count_clk[17]~0_combout ;
wire \count_clk[0]~reg0_q ;
wire \clk_1s~1_combout ;
wire \clk_1s~0_combout ;
wire \clk_1s~reg0_q ;
wire \Mod0|auto_generated|divider|divider|op_8~38_cout ;
wire \Mod0|auto_generated|divider|divider|op_8~5_sumout ;
wire \Add0~1_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[57]~1_combout ;
wire \Mod0|auto_generated|divider|divider|op_8~6 ;
wire \Mod0|auto_generated|divider|divider|op_8~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[57]~0_combout ;
wire \count_scd~1_combout ;
wire \always0~0_combout ;
wire \units_HEX[0]~0_combout ;
wire \count_scd[1]~reg0_q ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~6 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[49]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[49]~3_combout ;
wire \Mod0|auto_generated|divider|divider|op_8~10 ;
wire \Mod0|auto_generated|divider|divider|op_8~13_sumout ;
wire \count_scd~2_combout ;
wire \count_scd[2]~reg0_q ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~10 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~11 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[59]~4_combout ;
wire \Mod0|auto_generated|divider|divider|op_8~14 ;
wire \Mod0|auto_generated|divider|divider|op_8~17_sumout ;
wire \count_scd~3_combout ;
wire \count_scd[3]~reg0_q ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[51]~6_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~14 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[51]~5_combout ;
wire \Mod0|auto_generated|divider|divider|op_8~18 ;
wire \Mod0|auto_generated|divider|divider|op_8~21_sumout ;
wire \count_scd~4_combout ;
wire \count_scd[4]~reg0_q ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[61]~7_combout ;
wire \Mod0|auto_generated|divider|divider|op_8~22 ;
wire \Mod0|auto_generated|divider|divider|op_8~25_sumout ;
wire \count_scd~5_combout ;
wire \count_scd[5]~reg0_q ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~26 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~27 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[53]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[53]~9_combout ;
wire \Mod0|auto_generated|divider|divider|op_8~26 ;
wire \Mod0|auto_generated|divider|divider|op_8~29_sumout ;
wire \count_scd~6_combout ;
wire \count_scd[6]~reg0_q ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29_sumout ;
wire \Mod0|auto_generated|divider|divider|op_8~30 ;
wire \Mod0|auto_generated|divider|divider|op_8~34_cout ;
wire \Mod0|auto_generated|divider|divider|op_8~1_sumout ;
wire \count_scd~0_combout ;
wire \count_scd[0]~reg0_q ;
wire \always0~1_combout ;
wire \always0~2_combout ;
wire \ending~reg0_q ;
wire \Mod1|auto_generated|divider|divider|op_7~26_cout ;
wire \Mod1|auto_generated|divider|divider|op_7~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[62]~14_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[62]~15_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[61]~17_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[61]~18_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[60]~16_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[59]~12_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[59]~13_combout ;
wire \Mod1|auto_generated|divider|divider|op_4~14_cout ;
wire \Mod1|auto_generated|divider|divider|op_4~6 ;
wire \Mod1|auto_generated|divider|divider|op_4~18 ;
wire \Mod1|auto_generated|divider|divider|op_4~22 ;
wire \Mod1|auto_generated|divider|divider|op_4~10 ;
wire \Mod1|auto_generated|divider|divider|op_4~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_4~21_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~15_combout ;
wire \Mod1|auto_generated|divider|divider|op_4~17_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~14_combout ;
wire \Mod1|auto_generated|divider|divider|op_4~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[58]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[58]~11_combout ;
wire \Mod1|auto_generated|divider|divider|op_5~18_cout ;
wire \Mod1|auto_generated|divider|divider|op_5~6 ;
wire \Mod1|auto_generated|divider|divider|op_5~10 ;
wire \Mod1|auto_generated|divider|divider|op_5~22 ;
wire \Mod1|auto_generated|divider|divider|op_5~25_sumout ;
wire \Mod1|auto_generated|divider|divider|op_4~9_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[18]~12_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[18]~13_combout ;
wire \Mod1|auto_generated|divider|divider|op_5~26 ;
wire \Mod1|auto_generated|divider|divider|op_5~14_cout ;
wire \Mod1|auto_generated|divider|divider|op_5~1_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[17]~10_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[17]~11_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~8_combout ;
wire \Mod1|auto_generated|divider|divider|op_5~21_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[15]~4_combout ;
wire \Mod1|auto_generated|divider|divider|op_5~9_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_6~22_cout ;
wire \Mod1|auto_generated|divider|divider|op_6~6 ;
wire \Mod1|auto_generated|divider|divider|op_6~10 ;
wire \Mod1|auto_generated|divider|divider|op_6~14 ;
wire \Mod1|auto_generated|divider|divider|op_6~26 ;
wire \Mod1|auto_generated|divider|divider|op_6~18_cout ;
wire \Mod1|auto_generated|divider|divider|op_6~1_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[22]~7_combout ;
wire \Mod1|auto_generated|divider|divider|op_6~25_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[22]~9_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[21]~5_combout ;
wire \Mod1|auto_generated|divider|divider|op_6~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[20]~2_combout ;
wire \Mod1|auto_generated|divider|divider|op_6~9_sumout ;
wire \Mod1|auto_generated|divider|divider|op_6~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_7~6 ;
wire \Mod1|auto_generated|divider|divider|op_7~10 ;
wire \Mod1|auto_generated|divider|divider|op_7~14 ;
wire \Mod1|auto_generated|divider|divider|op_7~18 ;
wire \Mod1|auto_generated|divider|divider|op_7~22_cout ;
wire \Mod1|auto_generated|divider|divider|op_7~1_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ;
wire \units_digit[0]~reg0_q ;
wire \Mod1|auto_generated|divider|divider|op_7~9_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ;
wire \units_digit[1]~reg0_q ;
wire \Mod1|auto_generated|divider|divider|op_7~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ;
wire \units_digit[2]~reg0_q ;
wire \Mod1|auto_generated|divider|divider|op_7~17_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ;
wire \units_digit[3]~reg0_q ;
wire \Div0|auto_generated|divider|divider|op_4~22_cout ;
wire \Div0|auto_generated|divider|divider|op_4~18 ;
wire \Div0|auto_generated|divider|divider|op_4~10 ;
wire \Div0|auto_generated|divider|divider|op_4~14 ;
wire \Div0|auto_generated|divider|divider|op_4~6 ;
wire \Div0|auto_generated|divider|divider|op_4~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_4~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~6_combout ;
wire \Div0|auto_generated|divider|divider|op_4~13_sumout ;
wire \Div0|auto_generated|divider|divider|op_4~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~7_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~8_combout ;
wire \Div0|auto_generated|divider|divider|op_4~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_5~26_cout ;
wire \Div0|auto_generated|divider|divider|op_5~22 ;
wire \Div0|auto_generated|divider|divider|op_5~18 ;
wire \Div0|auto_generated|divider|divider|op_5~10 ;
wire \Div0|auto_generated|divider|divider|op_5~14 ;
wire \Div0|auto_generated|divider|divider|op_5~6_cout ;
wire \Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~3_combout ;
wire \Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~1_combout ;
wire \Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[15]~9_combout ;
wire \Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_5~21_sumout ;
wire \Div0|auto_generated|divider|divider|op_6~26_cout ;
wire \Div0|auto_generated|divider|divider|op_6~22 ;
wire \Div0|auto_generated|divider|divider|op_6~18 ;
wire \Div0|auto_generated|divider|divider|op_6~14 ;
wire \Div0|auto_generated|divider|divider|op_6~10 ;
wire \Div0|auto_generated|divider|divider|op_6~6_cout ;
wire \Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[22]~0_combout ;
wire \Div0|auto_generated|divider|divider|op_6~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[22]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[21]~10_combout ;
wire \Div0|auto_generated|divider|divider|op_6~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[20]~11_combout ;
wire \Div0|auto_generated|divider|divider|op_6~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_6~21_sumout ;
wire \Div0|auto_generated|divider|divider|op_7~26_cout ;
wire \Div0|auto_generated|divider|divider|op_7~22_cout ;
wire \Div0|auto_generated|divider|divider|op_7~18_cout ;
wire \Div0|auto_generated|divider|divider|op_7~14_cout ;
wire \Div0|auto_generated|divider|divider|op_7~10_cout ;
wire \Div0|auto_generated|divider|divider|op_7~6_cout ;
wire \Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \tens_digit[0]~0_combout ;
wire \tens_digit[0]~reg0_q ;
wire \tens_digit[1]~1_combout ;
wire \tens_digit[1]~reg0_q ;
wire \tens_digit[2]~2_combout ;
wire \tens_digit[2]~reg0_q ;
wire \tens_digit[3]~3_combout ;
wire \tens_digit[3]~reg0_q ;
wire \units_HEX~1_combout ;
wire \units_HEX[0]~reg0_q ;
wire \units_HEX~2_combout ;
wire \units_HEX[1]~reg0_q ;
wire \Decoder0~0_combout ;
wire \units_HEX[2]~reg0_q ;
wire \WideOr3~0_combout ;
wire \units_HEX[3]~reg0_q ;
wire \WideOr2~0_combout ;
wire \units_HEX[4]~reg0_q ;
wire \WideOr1~0_combout ;
wire \units_HEX[5]~reg0_q ;
wire \units_HEX~3_combout ;
wire \units_HEX[6]~reg0_q ;
wire \tens_HEX~0_combout ;
wire \tens_HEX[0]~reg0_q ;
wire \tens_HEX~1_combout ;
wire \tens_HEX[1]~reg0_q ;
wire \Decoder1~0_combout ;
wire \tens_HEX[2]~reg0_q ;
wire \WideOr7~0_combout ;
wire \tens_HEX[3]~reg0_q ;
wire \WideOr6~0_combout ;
wire \tens_HEX[4]~reg0_q ;
wire \WideOr5~0_combout ;
wire \tens_HEX[5]~reg0_q ;
wire \tens_HEX~2_combout ;
wire \tens_HEX[6]~reg0_q ;


// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \count_clk[0]~output (
	.i(\count_clk[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_clk[0]),
	.obar());
// synopsys translate_off
defparam \count_clk[0]~output .bus_hold = "false";
defparam \count_clk[0]~output .open_drain_output = "false";
defparam \count_clk[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \count_clk[1]~output (
	.i(\count_clk[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_clk[1]),
	.obar());
// synopsys translate_off
defparam \count_clk[1]~output .bus_hold = "false";
defparam \count_clk[1]~output .open_drain_output = "false";
defparam \count_clk[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \count_clk[2]~output (
	.i(\count_clk[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_clk[2]),
	.obar());
// synopsys translate_off
defparam \count_clk[2]~output .bus_hold = "false";
defparam \count_clk[2]~output .open_drain_output = "false";
defparam \count_clk[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \count_clk[3]~output (
	.i(\count_clk[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_clk[3]),
	.obar());
// synopsys translate_off
defparam \count_clk[3]~output .bus_hold = "false";
defparam \count_clk[3]~output .open_drain_output = "false";
defparam \count_clk[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \count_clk[4]~output (
	.i(\count_clk[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_clk[4]),
	.obar());
// synopsys translate_off
defparam \count_clk[4]~output .bus_hold = "false";
defparam \count_clk[4]~output .open_drain_output = "false";
defparam \count_clk[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \count_clk[5]~output (
	.i(\count_clk[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_clk[5]),
	.obar());
// synopsys translate_off
defparam \count_clk[5]~output .bus_hold = "false";
defparam \count_clk[5]~output .open_drain_output = "false";
defparam \count_clk[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \count_clk[6]~output (
	.i(\count_clk[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_clk[6]),
	.obar());
// synopsys translate_off
defparam \count_clk[6]~output .bus_hold = "false";
defparam \count_clk[6]~output .open_drain_output = "false";
defparam \count_clk[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \count_clk[7]~output (
	.i(\count_clk[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_clk[7]),
	.obar());
// synopsys translate_off
defparam \count_clk[7]~output .bus_hold = "false";
defparam \count_clk[7]~output .open_drain_output = "false";
defparam \count_clk[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \count_clk[8]~output (
	.i(\count_clk[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_clk[8]),
	.obar());
// synopsys translate_off
defparam \count_clk[8]~output .bus_hold = "false";
defparam \count_clk[8]~output .open_drain_output = "false";
defparam \count_clk[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \count_clk[9]~output (
	.i(\count_clk[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_clk[9]),
	.obar());
// synopsys translate_off
defparam \count_clk[9]~output .bus_hold = "false";
defparam \count_clk[9]~output .open_drain_output = "false";
defparam \count_clk[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \count_clk[10]~output (
	.i(\count_clk[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_clk[10]),
	.obar());
// synopsys translate_off
defparam \count_clk[10]~output .bus_hold = "false";
defparam \count_clk[10]~output .open_drain_output = "false";
defparam \count_clk[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \count_clk[11]~output (
	.i(\count_clk[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_clk[11]),
	.obar());
// synopsys translate_off
defparam \count_clk[11]~output .bus_hold = "false";
defparam \count_clk[11]~output .open_drain_output = "false";
defparam \count_clk[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \count_clk[12]~output (
	.i(\count_clk[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_clk[12]),
	.obar());
// synopsys translate_off
defparam \count_clk[12]~output .bus_hold = "false";
defparam \count_clk[12]~output .open_drain_output = "false";
defparam \count_clk[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \count_clk[13]~output (
	.i(\count_clk[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_clk[13]),
	.obar());
// synopsys translate_off
defparam \count_clk[13]~output .bus_hold = "false";
defparam \count_clk[13]~output .open_drain_output = "false";
defparam \count_clk[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \count_clk[14]~output (
	.i(\count_clk[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_clk[14]),
	.obar());
// synopsys translate_off
defparam \count_clk[14]~output .bus_hold = "false";
defparam \count_clk[14]~output .open_drain_output = "false";
defparam \count_clk[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \count_clk[15]~output (
	.i(\count_clk[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_clk[15]),
	.obar());
// synopsys translate_off
defparam \count_clk[15]~output .bus_hold = "false";
defparam \count_clk[15]~output .open_drain_output = "false";
defparam \count_clk[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \count_clk[16]~output (
	.i(\count_clk[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_clk[16]),
	.obar());
// synopsys translate_off
defparam \count_clk[16]~output .bus_hold = "false";
defparam \count_clk[16]~output .open_drain_output = "false";
defparam \count_clk[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \count_clk[17]~output (
	.i(\count_clk[17]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_clk[17]),
	.obar());
// synopsys translate_off
defparam \count_clk[17]~output .bus_hold = "false";
defparam \count_clk[17]~output .open_drain_output = "false";
defparam \count_clk[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \count_clk[18]~output (
	.i(\count_clk[18]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_clk[18]),
	.obar());
// synopsys translate_off
defparam \count_clk[18]~output .bus_hold = "false";
defparam \count_clk[18]~output .open_drain_output = "false";
defparam \count_clk[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \count_clk[19]~output (
	.i(\count_clk[19]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_clk[19]),
	.obar());
// synopsys translate_off
defparam \count_clk[19]~output .bus_hold = "false";
defparam \count_clk[19]~output .open_drain_output = "false";
defparam \count_clk[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \count_clk[20]~output (
	.i(\count_clk[20]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_clk[20]),
	.obar());
// synopsys translate_off
defparam \count_clk[20]~output .bus_hold = "false";
defparam \count_clk[20]~output .open_drain_output = "false";
defparam \count_clk[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \count_clk[21]~output (
	.i(\count_clk[21]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_clk[21]),
	.obar());
// synopsys translate_off
defparam \count_clk[21]~output .bus_hold = "false";
defparam \count_clk[21]~output .open_drain_output = "false";
defparam \count_clk[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \count_clk[22]~output (
	.i(\count_clk[22]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_clk[22]),
	.obar());
// synopsys translate_off
defparam \count_clk[22]~output .bus_hold = "false";
defparam \count_clk[22]~output .open_drain_output = "false";
defparam \count_clk[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \count_clk[23]~output (
	.i(\count_clk[23]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_clk[23]),
	.obar());
// synopsys translate_off
defparam \count_clk[23]~output .bus_hold = "false";
defparam \count_clk[23]~output .open_drain_output = "false";
defparam \count_clk[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \count_clk[24]~output (
	.i(\count_clk[24]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_clk[24]),
	.obar());
// synopsys translate_off
defparam \count_clk[24]~output .bus_hold = "false";
defparam \count_clk[24]~output .open_drain_output = "false";
defparam \count_clk[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \clk_1s~output (
	.i(\clk_1s~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_1s),
	.obar());
// synopsys translate_off
defparam \clk_1s~output .bus_hold = "false";
defparam \clk_1s~output .open_drain_output = "false";
defparam \clk_1s~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \count_scd[0]~output (
	.i(\count_scd[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_scd[0]),
	.obar());
// synopsys translate_off
defparam \count_scd[0]~output .bus_hold = "false";
defparam \count_scd[0]~output .open_drain_output = "false";
defparam \count_scd[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \count_scd[1]~output (
	.i(\count_scd[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_scd[1]),
	.obar());
// synopsys translate_off
defparam \count_scd[1]~output .bus_hold = "false";
defparam \count_scd[1]~output .open_drain_output = "false";
defparam \count_scd[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \count_scd[2]~output (
	.i(\count_scd[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_scd[2]),
	.obar());
// synopsys translate_off
defparam \count_scd[2]~output .bus_hold = "false";
defparam \count_scd[2]~output .open_drain_output = "false";
defparam \count_scd[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \count_scd[3]~output (
	.i(\count_scd[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_scd[3]),
	.obar());
// synopsys translate_off
defparam \count_scd[3]~output .bus_hold = "false";
defparam \count_scd[3]~output .open_drain_output = "false";
defparam \count_scd[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \count_scd[4]~output (
	.i(\count_scd[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_scd[4]),
	.obar());
// synopsys translate_off
defparam \count_scd[4]~output .bus_hold = "false";
defparam \count_scd[4]~output .open_drain_output = "false";
defparam \count_scd[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \count_scd[5]~output (
	.i(\count_scd[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_scd[5]),
	.obar());
// synopsys translate_off
defparam \count_scd[5]~output .bus_hold = "false";
defparam \count_scd[5]~output .open_drain_output = "false";
defparam \count_scd[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \count_scd[6]~output (
	.i(\count_scd[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(count_scd[6]),
	.obar());
// synopsys translate_off
defparam \count_scd[6]~output .bus_hold = "false";
defparam \count_scd[6]~output .open_drain_output = "false";
defparam \count_scd[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \ending~output (
	.i(\ending~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ending),
	.obar());
// synopsys translate_off
defparam \ending~output .bus_hold = "false";
defparam \ending~output .open_drain_output = "false";
defparam \ending~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \units_digit[0]~output (
	.i(\units_digit[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(units_digit[0]),
	.obar());
// synopsys translate_off
defparam \units_digit[0]~output .bus_hold = "false";
defparam \units_digit[0]~output .open_drain_output = "false";
defparam \units_digit[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \units_digit[1]~output (
	.i(\units_digit[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(units_digit[1]),
	.obar());
// synopsys translate_off
defparam \units_digit[1]~output .bus_hold = "false";
defparam \units_digit[1]~output .open_drain_output = "false";
defparam \units_digit[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \units_digit[2]~output (
	.i(\units_digit[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(units_digit[2]),
	.obar());
// synopsys translate_off
defparam \units_digit[2]~output .bus_hold = "false";
defparam \units_digit[2]~output .open_drain_output = "false";
defparam \units_digit[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \units_digit[3]~output (
	.i(\units_digit[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(units_digit[3]),
	.obar());
// synopsys translate_off
defparam \units_digit[3]~output .bus_hold = "false";
defparam \units_digit[3]~output .open_drain_output = "false";
defparam \units_digit[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \tens_digit[0]~output (
	.i(\tens_digit[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tens_digit[0]),
	.obar());
// synopsys translate_off
defparam \tens_digit[0]~output .bus_hold = "false";
defparam \tens_digit[0]~output .open_drain_output = "false";
defparam \tens_digit[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \tens_digit[1]~output (
	.i(\tens_digit[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tens_digit[1]),
	.obar());
// synopsys translate_off
defparam \tens_digit[1]~output .bus_hold = "false";
defparam \tens_digit[1]~output .open_drain_output = "false";
defparam \tens_digit[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \tens_digit[2]~output (
	.i(\tens_digit[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tens_digit[2]),
	.obar());
// synopsys translate_off
defparam \tens_digit[2]~output .bus_hold = "false";
defparam \tens_digit[2]~output .open_drain_output = "false";
defparam \tens_digit[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \tens_digit[3]~output (
	.i(\tens_digit[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tens_digit[3]),
	.obar());
// synopsys translate_off
defparam \tens_digit[3]~output .bus_hold = "false";
defparam \tens_digit[3]~output .open_drain_output = "false";
defparam \tens_digit[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \units_HEX[0]~output (
	.i(\units_HEX[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(units_HEX[0]),
	.obar());
// synopsys translate_off
defparam \units_HEX[0]~output .bus_hold = "false";
defparam \units_HEX[0]~output .open_drain_output = "false";
defparam \units_HEX[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \units_HEX[1]~output (
	.i(\units_HEX[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(units_HEX[1]),
	.obar());
// synopsys translate_off
defparam \units_HEX[1]~output .bus_hold = "false";
defparam \units_HEX[1]~output .open_drain_output = "false";
defparam \units_HEX[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \units_HEX[2]~output (
	.i(\units_HEX[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(units_HEX[2]),
	.obar());
// synopsys translate_off
defparam \units_HEX[2]~output .bus_hold = "false";
defparam \units_HEX[2]~output .open_drain_output = "false";
defparam \units_HEX[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \units_HEX[3]~output (
	.i(\units_HEX[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(units_HEX[3]),
	.obar());
// synopsys translate_off
defparam \units_HEX[3]~output .bus_hold = "false";
defparam \units_HEX[3]~output .open_drain_output = "false";
defparam \units_HEX[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \units_HEX[4]~output (
	.i(\units_HEX[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(units_HEX[4]),
	.obar());
// synopsys translate_off
defparam \units_HEX[4]~output .bus_hold = "false";
defparam \units_HEX[4]~output .open_drain_output = "false";
defparam \units_HEX[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \units_HEX[5]~output (
	.i(\units_HEX[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(units_HEX[5]),
	.obar());
// synopsys translate_off
defparam \units_HEX[5]~output .bus_hold = "false";
defparam \units_HEX[5]~output .open_drain_output = "false";
defparam \units_HEX[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \units_HEX[6]~output (
	.i(!\units_HEX[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(units_HEX[6]),
	.obar());
// synopsys translate_off
defparam \units_HEX[6]~output .bus_hold = "false";
defparam \units_HEX[6]~output .open_drain_output = "false";
defparam \units_HEX[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \tens_HEX[0]~output (
	.i(\tens_HEX[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tens_HEX[0]),
	.obar());
// synopsys translate_off
defparam \tens_HEX[0]~output .bus_hold = "false";
defparam \tens_HEX[0]~output .open_drain_output = "false";
defparam \tens_HEX[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \tens_HEX[1]~output (
	.i(\tens_HEX[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tens_HEX[1]),
	.obar());
// synopsys translate_off
defparam \tens_HEX[1]~output .bus_hold = "false";
defparam \tens_HEX[1]~output .open_drain_output = "false";
defparam \tens_HEX[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \tens_HEX[2]~output (
	.i(\tens_HEX[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tens_HEX[2]),
	.obar());
// synopsys translate_off
defparam \tens_HEX[2]~output .bus_hold = "false";
defparam \tens_HEX[2]~output .open_drain_output = "false";
defparam \tens_HEX[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \tens_HEX[3]~output (
	.i(\tens_HEX[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tens_HEX[3]),
	.obar());
// synopsys translate_off
defparam \tens_HEX[3]~output .bus_hold = "false";
defparam \tens_HEX[3]~output .open_drain_output = "false";
defparam \tens_HEX[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \tens_HEX[4]~output (
	.i(\tens_HEX[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tens_HEX[4]),
	.obar());
// synopsys translate_off
defparam \tens_HEX[4]~output .bus_hold = "false";
defparam \tens_HEX[4]~output .open_drain_output = "false";
defparam \tens_HEX[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \tens_HEX[5]~output (
	.i(\tens_HEX[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tens_HEX[5]),
	.obar());
// synopsys translate_off
defparam \tens_HEX[5]~output .bus_hold = "false";
defparam \tens_HEX[5]~output .open_drain_output = "false";
defparam \tens_HEX[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \tens_HEX[6]~output (
	.i(!\tens_HEX[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tens_HEX[6]),
	.obar());
// synopsys translate_off
defparam \tens_HEX[6]~output .bus_hold = "false";
defparam \tens_HEX[6]~output .open_drain_output = "false";
defparam \tens_HEX[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \HEX2[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \HEX2[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \HEX2[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \HEX2[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \HEX2[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \HEX2[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \HEX5[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N30
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( \count_clk[0]~reg0_q  ) + ( VCC ) + ( !VCC ))
// \Add1~2  = CARRY(( \count_clk[0]~reg0_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\count_clk[0]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000000000003333;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N33
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \count_clk[1]~reg0_q  ) + ( GND ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( \count_clk[1]~reg0_q  ) + ( GND ) + ( \Add1~2  ))

	.dataa(!\count_clk[1]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \pause~input (
	.i(pause),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pause~input_o ));
// synopsys translate_off
defparam \pause~input .bus_hold = "false";
defparam \pause~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \clr~input (
	.i(clr),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clr~input_o ));
// synopsys translate_off
defparam \clr~input .bus_hold = "false";
defparam \clr~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N24
cyclonev_lcell_comb \count_clk[17]~1 (
// Equation(s):
// \count_clk[17]~1_combout  = ( \clr~input_o  ) # ( !\clr~input_o  & ( (!\pause~input_o ) # (!\start~input_o ) ) )

	.dataa(gnd),
	.datab(!\pause~input_o ),
	.datac(!\start~input_o ),
	.datad(gnd),
	.datae(!\clr~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count_clk[17]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count_clk[17]~1 .extended_lut = "off";
defparam \count_clk[17]~1 .lut_mask = 64'hFCFCFFFFFCFCFFFF;
defparam \count_clk[17]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N35
dffeas \count_clk[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_clk[17]~0_combout ),
	.sload(gnd),
	.ena(\count_clk[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[1]~reg0 .is_wysiwyg = "true";
defparam \count_clk[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N36
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( \count_clk[2]~reg0_q  ) + ( GND ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( \count_clk[2]~reg0_q  ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\count_clk[2]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N38
dffeas \count_clk[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_clk[17]~0_combout ),
	.sload(gnd),
	.ena(\count_clk[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[2]~reg0 .is_wysiwyg = "true";
defparam \count_clk[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N39
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \count_clk[3]~reg0_q  ) + ( GND ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( \count_clk[3]~reg0_q  ) + ( GND ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\count_clk[3]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N41
dffeas \count_clk[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_clk[17]~0_combout ),
	.sload(gnd),
	.ena(\count_clk[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[3]~reg0 .is_wysiwyg = "true";
defparam \count_clk[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N42
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( \count_clk[4]~reg0_q  ) + ( GND ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( \count_clk[4]~reg0_q  ) + ( GND ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(!\count_clk[4]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N44
dffeas \count_clk[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_clk[17]~0_combout ),
	.sload(gnd),
	.ena(\count_clk[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[4]~reg0 .is_wysiwyg = "true";
defparam \count_clk[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N45
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \count_clk[5]~reg0_q  ) + ( GND ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( \count_clk[5]~reg0_q  ) + ( GND ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\count_clk[5]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N47
dffeas \count_clk[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_clk[17]~0_combout ),
	.sload(gnd),
	.ena(\count_clk[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[5]~reg0 .is_wysiwyg = "true";
defparam \count_clk[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N48
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \count_clk[6]~reg0_q  ) + ( GND ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( \count_clk[6]~reg0_q  ) + ( GND ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\count_clk[6]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N50
dffeas \count_clk[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_clk[17]~0_combout ),
	.sload(gnd),
	.ena(\count_clk[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[6]~reg0 .is_wysiwyg = "true";
defparam \count_clk[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N51
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( \count_clk[7]~reg0_q  ) + ( GND ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( \count_clk[7]~reg0_q  ) + ( GND ) + ( \Add1~26  ))

	.dataa(!\count_clk[7]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N53
dffeas \count_clk[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_clk[17]~0_combout ),
	.sload(gnd),
	.ena(\count_clk[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[7]~reg0 .is_wysiwyg = "true";
defparam \count_clk[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N54
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( \count_clk[8]~reg0_q  ) + ( GND ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( \count_clk[8]~reg0_q  ) + ( GND ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\count_clk[8]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N56
dffeas \count_clk[8]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_clk[17]~0_combout ),
	.sload(gnd),
	.ena(\count_clk[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[8]~reg0 .is_wysiwyg = "true";
defparam \count_clk[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N57
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( \count_clk[9]~reg0_q  ) + ( GND ) + ( \Add1~34  ))
// \Add1~38  = CARRY(( \count_clk[9]~reg0_q  ) + ( GND ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\count_clk[9]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N59
dffeas \count_clk[9]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_clk[17]~0_combout ),
	.sload(gnd),
	.ena(\count_clk[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[9]~reg0 .is_wysiwyg = "true";
defparam \count_clk[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y1_N0
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( \count_clk[10]~reg0_q  ) + ( GND ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( \count_clk[10]~reg0_q  ) + ( GND ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\count_clk[10]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y1_N2
dffeas \count_clk[10]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_clk[17]~0_combout ),
	.sload(gnd),
	.ena(\count_clk[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[10]~reg0 .is_wysiwyg = "true";
defparam \count_clk[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y1_N3
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( \count_clk[11]~reg0_q  ) + ( GND ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( \count_clk[11]~reg0_q  ) + ( GND ) + ( \Add1~42  ))

	.dataa(!\count_clk[11]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y1_N5
dffeas \count_clk[11]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_clk[17]~0_combout ),
	.sload(gnd),
	.ena(\count_clk[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[11]~reg0 .is_wysiwyg = "true";
defparam \count_clk[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y1_N6
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( \count_clk[12]~reg0_q  ) + ( GND ) + ( \Add1~46  ))
// \Add1~50  = CARRY(( \count_clk[12]~reg0_q  ) + ( GND ) + ( \Add1~46  ))

	.dataa(gnd),
	.datab(!\count_clk[12]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y1_N8
dffeas \count_clk[12]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_clk[17]~0_combout ),
	.sload(gnd),
	.ena(\count_clk[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[12]~reg0 .is_wysiwyg = "true";
defparam \count_clk[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y1_N9
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( \count_clk[13]~reg0_q  ) + ( GND ) + ( \Add1~50  ))
// \Add1~54  = CARRY(( \count_clk[13]~reg0_q  ) + ( GND ) + ( \Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\count_clk[13]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y1_N11
dffeas \count_clk[13]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_clk[17]~0_combout ),
	.sload(gnd),
	.ena(\count_clk[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[13]~reg0 .is_wysiwyg = "true";
defparam \count_clk[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y1_N12
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( \count_clk[14]~reg0_q  ) + ( GND ) + ( \Add1~54  ))
// \Add1~58  = CARRY(( \count_clk[14]~reg0_q  ) + ( GND ) + ( \Add1~54  ))

	.dataa(gnd),
	.datab(!\count_clk[14]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y1_N14
dffeas \count_clk[14]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_clk[17]~0_combout ),
	.sload(gnd),
	.ena(\count_clk[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[14]~reg0 .is_wysiwyg = "true";
defparam \count_clk[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y1_N15
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( \count_clk[15]~reg0_q  ) + ( GND ) + ( \Add1~58  ))
// \Add1~62  = CARRY(( \count_clk[15]~reg0_q  ) + ( GND ) + ( \Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\count_clk[15]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y1_N17
dffeas \count_clk[15]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_clk[17]~0_combout ),
	.sload(gnd),
	.ena(\count_clk[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[15]~reg0 .is_wysiwyg = "true";
defparam \count_clk[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y1_N18
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( \count_clk[16]~reg0_q  ) + ( GND ) + ( \Add1~62  ))
// \Add1~66  = CARRY(( \count_clk[16]~reg0_q  ) + ( GND ) + ( \Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\count_clk[16]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y1_N20
dffeas \count_clk[16]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_clk[17]~0_combout ),
	.sload(gnd),
	.ena(\count_clk[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[16]~reg0 .is_wysiwyg = "true";
defparam \count_clk[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y1_N48
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !\count_clk[10]~reg0_q  & ( \count_clk[12]~reg0_q  & ( (!\count_clk[15]~reg0_q  & (\count_clk[13]~reg0_q  & (\count_clk[11]~reg0_q  & \count_clk[14]~reg0_q ))) ) ) )

	.dataa(!\count_clk[15]~reg0_q ),
	.datab(!\count_clk[13]~reg0_q ),
	.datac(!\count_clk[11]~reg0_q ),
	.datad(!\count_clk[14]~reg0_q ),
	.datae(!\count_clk[10]~reg0_q ),
	.dataf(!\count_clk[12]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0000000000020000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y1_N21
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( \count_clk[17]~reg0_q  ) + ( GND ) + ( \Add1~66  ))
// \Add1~70  = CARRY(( \count_clk[17]~reg0_q  ) + ( GND ) + ( \Add1~66  ))

	.dataa(!\count_clk[17]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y1_N23
dffeas \count_clk[17]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_clk[17]~0_combout ),
	.sload(gnd),
	.ena(\count_clk[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[17]~reg0 .is_wysiwyg = "true";
defparam \count_clk[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y1_N24
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( \count_clk[18]~reg0_q  ) + ( GND ) + ( \Add1~70  ))
// \Add1~74  = CARRY(( \count_clk[18]~reg0_q  ) + ( GND ) + ( \Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\count_clk[18]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y1_N26
dffeas \count_clk[18]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_clk[17]~0_combout ),
	.sload(gnd),
	.ena(\count_clk[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[18]~reg0 .is_wysiwyg = "true";
defparam \count_clk[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y1_N27
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( \count_clk[19]~reg0_q  ) + ( GND ) + ( \Add1~74  ))
// \Add1~78  = CARRY(( \count_clk[19]~reg0_q  ) + ( GND ) + ( \Add1~74  ))

	.dataa(!\count_clk[19]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y1_N29
dffeas \count_clk[19]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_clk[17]~0_combout ),
	.sload(gnd),
	.ena(\count_clk[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[19]~reg0 .is_wysiwyg = "true";
defparam \count_clk[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y1_N30
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( \count_clk[20]~reg0_q  ) + ( GND ) + ( \Add1~78  ))
// \Add1~82  = CARRY(( \count_clk[20]~reg0_q  ) + ( GND ) + ( \Add1~78  ))

	.dataa(gnd),
	.datab(!\count_clk[20]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y1_N32
dffeas \count_clk[20]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_clk[17]~0_combout ),
	.sload(gnd),
	.ena(\count_clk[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[20]~reg0 .is_wysiwyg = "true";
defparam \count_clk[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y1_N33
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( \count_clk[21]~reg0_q  ) + ( GND ) + ( \Add1~82  ))
// \Add1~86  = CARRY(( \count_clk[21]~reg0_q  ) + ( GND ) + ( \Add1~82  ))

	.dataa(!\count_clk[21]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y1_N35
dffeas \count_clk[21]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_clk[17]~0_combout ),
	.sload(gnd),
	.ena(\count_clk[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[21]~reg0 .is_wysiwyg = "true";
defparam \count_clk[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y1_N36
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( \count_clk[22]~reg0_q  ) + ( GND ) + ( \Add1~86  ))
// \Add1~90  = CARRY(( \count_clk[22]~reg0_q  ) + ( GND ) + ( \Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\count_clk[22]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y1_N38
dffeas \count_clk[22]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_clk[17]~0_combout ),
	.sload(gnd),
	.ena(\count_clk[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[22]~reg0 .is_wysiwyg = "true";
defparam \count_clk[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y1_N39
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( \count_clk[23]~reg0_q  ) + ( GND ) + ( \Add1~90  ))
// \Add1~94  = CARRY(( \count_clk[23]~reg0_q  ) + ( GND ) + ( \Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\count_clk[23]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y1_N41
dffeas \count_clk[23]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_clk[17]~0_combout ),
	.sload(gnd),
	.ena(\count_clk[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[23]~reg0 .is_wysiwyg = "true";
defparam \count_clk[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y1_N54
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( !\count_clk[17]~reg0_q  & ( \count_clk[18]~reg0_q  & ( (\count_clk[19]~reg0_q  & (!\count_clk[23]~reg0_q  & (\count_clk[22]~reg0_q  & \count_clk[21]~reg0_q ))) ) ) )

	.dataa(!\count_clk[19]~reg0_q ),
	.datab(!\count_clk[23]~reg0_q ),
	.datac(!\count_clk[22]~reg0_q ),
	.datad(!\count_clk[21]~reg0_q ),
	.datae(!\count_clk[17]~reg0_q ),
	.dataf(!\count_clk[18]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h0000000000040000;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N0
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( !\count_clk[9]~reg0_q  & ( !\count_clk[4]~reg0_q  & ( (!\count_clk[7]~reg0_q  & (\count_clk[20]~reg0_q  & (!\count_clk[8]~reg0_q  & !\count_clk[5]~reg0_q ))) ) ) )

	.dataa(!\count_clk[7]~reg0_q ),
	.datab(!\count_clk[20]~reg0_q ),
	.datac(!\count_clk[8]~reg0_q ),
	.datad(!\count_clk[5]~reg0_q ),
	.datae(!\count_clk[9]~reg0_q ),
	.dataf(!\count_clk[4]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h2000000000000000;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y1_N42
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( \count_clk[24]~reg0_q  ) + ( GND ) + ( \Add1~94  ))

	.dataa(gnd),
	.datab(!\count_clk[24]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y1_N44
dffeas \count_clk[24]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_clk[17]~0_combout ),
	.sload(gnd),
	.ena(\count_clk[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[24]~reg0 .is_wysiwyg = "true";
defparam \count_clk[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N18
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( !\count_clk[2]~reg0_q  & ( !\count_clk[0]~reg0_q  & ( (!\count_clk[1]~reg0_q  & (\count_clk[24]~reg0_q  & \count_clk[6]~reg0_q )) ) ) )

	.dataa(!\count_clk[1]~reg0_q ),
	.datab(!\count_clk[24]~reg0_q ),
	.datac(!\count_clk[6]~reg0_q ),
	.datad(gnd),
	.datae(!\count_clk[2]~reg0_q ),
	.dataf(!\count_clk[0]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'h0202000000000000;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N12
cyclonev_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = ( \Equal0~1_combout  & ( \Equal0~3_combout  & ( (\count_clk[16]~reg0_q  & (!\count_clk[3]~reg0_q  & (\Equal0~0_combout  & \Equal0~2_combout ))) ) ) )

	.dataa(!\count_clk[16]~reg0_q ),
	.datab(!\count_clk[3]~reg0_q ),
	.datac(!\Equal0~0_combout ),
	.datad(!\Equal0~2_combout ),
	.datae(!\Equal0~1_combout ),
	.dataf(!\Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~4 .extended_lut = "off";
defparam \Equal0~4 .lut_mask = 64'h0000000000000004;
defparam \Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N9
cyclonev_lcell_comb \count_clk[17]~0 (
// Equation(s):
// \count_clk[17]~0_combout  = ( \clr~input_o  ) # ( !\clr~input_o  & ( (!\start~input_o ) # (\Equal0~4_combout ) ) )

	.dataa(!\start~input_o ),
	.datab(gnd),
	.datac(!\Equal0~4_combout ),
	.datad(gnd),
	.datae(!\clr~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count_clk[17]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count_clk[17]~0 .extended_lut = "off";
defparam \count_clk[17]~0 .lut_mask = 64'hAFAFFFFFAFAFFFFF;
defparam \count_clk[17]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N32
dffeas \count_clk[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count_clk[17]~0_combout ),
	.sload(gnd),
	.ena(\count_clk[17]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[0]~reg0 .is_wysiwyg = "true";
defparam \count_clk[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N48
cyclonev_lcell_comb \clk_1s~1 (
// Equation(s):
// \clk_1s~1_combout  = ( !\clk_1s~reg0_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\clk_1s~reg0_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_1s~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_1s~1 .extended_lut = "off";
defparam \clk_1s~1 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \clk_1s~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N39
cyclonev_lcell_comb \clk_1s~0 (
// Equation(s):
// \clk_1s~0_combout  = ( \Equal0~4_combout  & ( !\pause~input_o  & ( (\start~input_o  & !\clr~input_o ) ) ) )

	.dataa(!\start~input_o ),
	.datab(gnd),
	.datac(!\clr~input_o ),
	.datad(gnd),
	.datae(!\Equal0~4_combout ),
	.dataf(!\pause~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_1s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_1s~0 .extended_lut = "off";
defparam \clk_1s~0 .lut_mask = 64'h0000505000000000;
defparam \clk_1s~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N50
dffeas \clk_1s~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clk_1s~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_1s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1s~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1s~reg0 .is_wysiwyg = "true";
defparam \clk_1s~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~38 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_8~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~38 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~38 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_8~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( !\count_scd[0]~reg0_q  ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~38_cout  ))
// \Mod0|auto_generated|divider|divider|op_8~6  = CARRY(( !\count_scd[0]~reg0_q  ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\count_scd[0]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h000000000000F0F0;
defparam \Mod0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N30
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \count_scd[0]~reg0_q  ) + ( \count_scd[1]~reg0_q  ) + ( !VCC ))
// \Add0~2  = CARRY(( \count_scd[0]~reg0_q  ) + ( \count_scd[1]~reg0_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\count_scd[1]~reg0_q ),
	.datac(gnd),
	.datad(!\count_scd[0]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout  = SUM(( \Add0~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~6  = CARRY(( \Add0~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~6 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[57]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[57]~1_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & \Add0~1_sumout ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout ),
	.datac(!\Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[57]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~1 .lut_mask = 64'h1111111105050505;
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\Add0~1_sumout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~6  ))
// \Mod0|auto_generated|divider|divider|op_8~10  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\Add0~1_sumout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~6  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datac(!\Add0~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h00000000000003CF;
defparam \Mod0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[57]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[57]~0_combout  = ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_8~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[57]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~0 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N57
cyclonev_lcell_comb \count_scd~1 (
// Equation(s):
// \count_scd~1_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[57]~0_combout  & ( (!\clk_1s~reg0_q ) # (\count_scd[1]~reg0_q ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[57]~0_combout  & ( (!\clk_1s~reg0_q  & 
// ((\Mod0|auto_generated|divider|divider|StageOut[57]~1_combout ))) # (\clk_1s~reg0_q  & (\count_scd[1]~reg0_q )) ) )

	.dataa(gnd),
	.datab(!\clk_1s~reg0_q ),
	.datac(!\count_scd[1]~reg0_q ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[57]~1_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[57]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count_scd~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count_scd~1 .extended_lut = "off";
defparam \count_scd~1 .lut_mask = 64'h03CF03CFCFCFCFCF;
defparam \count_scd~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N33
cyclonev_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = ( \clr~input_o  ) # ( !\clr~input_o  & ( !\start~input_o  ) )

	.dataa(!\start~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clr~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~0 .extended_lut = "off";
defparam \always0~0 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N12
cyclonev_lcell_comb \units_HEX[0]~0 (
// Equation(s):
// \units_HEX[0]~0_combout  = ( \Equal0~4_combout  & ( \pause~input_o  & ( (!\start~input_o ) # (\clr~input_o ) ) ) ) # ( !\Equal0~4_combout  & ( \pause~input_o  & ( (!\start~input_o ) # (\clr~input_o ) ) ) ) # ( \Equal0~4_combout  & ( !\pause~input_o  ) ) # 
// ( !\Equal0~4_combout  & ( !\pause~input_o  & ( (!\start~input_o ) # (\clr~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\clr~input_o ),
	.datac(!\start~input_o ),
	.datad(gnd),
	.datae(!\Equal0~4_combout ),
	.dataf(!\pause~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\units_HEX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \units_HEX[0]~0 .extended_lut = "off";
defparam \units_HEX[0]~0 .lut_mask = 64'hF3F3FFFFF3F3F3F3;
defparam \units_HEX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N11
dffeas \count_scd[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\count_scd~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always0~0_combout ),
	.sload(vcc),
	.ena(\units_HEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_scd[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_scd[1]~reg0 .is_wysiwyg = "true";
defparam \count_scd[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N33
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \count_scd[2]~reg0_q  ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( \count_scd[2]~reg0_q  ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\count_scd[2]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout  = SUM(( !\Add0~5_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~7  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~6  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~10  = CARRY(( !\Add0~5_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~7  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~6  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~11  = SHARE(\Add0~5_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~6 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~7 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~10 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~11 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~9 .lut_mask = 64'h000000FF0000FF00;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[49]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[49]~2_combout  = ( !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~2 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~2 .lut_mask = 64'h00FF00FF00000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[49]~3 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[49]~3_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \Add0~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[49]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~3 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (\Mod0|auto_generated|divider|divider|StageOut[49]~3_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout ) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~10  ))
// \Mod0|auto_generated|divider|divider|op_8~14  = CARRY(( (\Mod0|auto_generated|divider|divider|StageOut[49]~3_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout ) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[49]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FFFF00000FFF;
defparam \Mod0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N48
cyclonev_lcell_comb \count_scd~2 (
// Equation(s):
// \count_scd~2_combout  = ( \Mod0|auto_generated|divider|divider|op_8~13_sumout  & ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\clk_1s~reg0_q  & (((\Mod0|auto_generated|divider|divider|StageOut[49]~3_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout )))) # (\clk_1s~reg0_q  & (\count_scd[2]~reg0_q )) ) ) ) # ( !\Mod0|auto_generated|divider|divider|op_8~13_sumout  & ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\clk_1s~reg0_q  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[49]~3_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout )))) # (\clk_1s~reg0_q  & (\count_scd[2]~reg0_q )) ) ) ) # ( \Mod0|auto_generated|divider|divider|op_8~13_sumout  & ( 
// !\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\clk_1s~reg0_q ) # (\count_scd[2]~reg0_q ) ) ) ) # ( !\Mod0|auto_generated|divider|divider|op_8~13_sumout  & ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (\clk_1s~reg0_q  & 
// \count_scd[2]~reg0_q ) ) ) )

	.dataa(!\clk_1s~reg0_q ),
	.datab(!\count_scd[2]~reg0_q ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[49]~3_combout ),
	.datae(!\Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count_scd~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count_scd~2 .extended_lut = "off";
defparam \count_scd~2 .lut_mask = 64'h1111BBBB1BBB1BBB;
defparam \count_scd~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N29
dffeas \count_scd[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\count_scd~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always0~0_combout ),
	.sload(vcc),
	.ena(\units_HEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_scd[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_scd[2]~reg0 .is_wysiwyg = "true";
defparam \count_scd[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N36
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \count_scd[3]~reg0_q  ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( \count_scd[3]~reg0_q  ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\count_scd[3]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout  = SUM(( \Add0~9_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~11  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~10  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~14  = CARRY(( \Add0~9_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~11  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~10  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~10 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~11 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~14 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~15 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13 .lut_mask = 64'h00000000000000FF;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[59]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[59]~4_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout  & ( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ) # (\Add0~9_sumout ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout  & ( (\Add0~9_sumout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Add0~9_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[59]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[59]~4 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[59]~4 .lut_mask = 64'h03030303F3F3F3F3;
defparam \Mod0|auto_generated|divider|divider|StageOut[59]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\Add0~9_sumout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~14  ))
// \Mod0|auto_generated|divider|divider|op_8~18  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\Add0~9_sumout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~14  ))

	.dataa(gnd),
	.datab(!\Add0~9_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h00000000000003F3;
defparam \Mod0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N54
cyclonev_lcell_comb \count_scd~3 (
// Equation(s):
// \count_scd~3_combout  = ( \Mod0|auto_generated|divider|divider|op_8~17_sumout  & ( (!\clk_1s~reg0_q  & ((!\Mod0|auto_generated|divider|divider|op_8~1_sumout ) # ((\Mod0|auto_generated|divider|divider|StageOut[59]~4_combout )))) # (\clk_1s~reg0_q  & 
// (((\count_scd[3]~reg0_q )))) ) ) # ( !\Mod0|auto_generated|divider|divider|op_8~17_sumout  & ( (!\clk_1s~reg0_q  & (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|StageOut[59]~4_combout )))) # (\clk_1s~reg0_q  
// & (((\count_scd[3]~reg0_q )))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\clk_1s~reg0_q ),
	.datac(!\count_scd[3]~reg0_q ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[59]~4_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count_scd~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count_scd~3 .extended_lut = "off";
defparam \count_scd~3 .lut_mask = 64'h034703478BCF8BCF;
defparam \count_scd~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N35
dffeas \count_scd[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\count_scd~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always0~0_combout ),
	.sload(vcc),
	.ena(\units_HEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_scd[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_scd[3]~reg0 .is_wysiwyg = "true";
defparam \count_scd[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N39
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \count_scd[4]~reg0_q  ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( \count_scd[4]~reg0_q  ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\count_scd[4]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[51]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[51]~6_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \Add0~13_sumout  ) )

	.dataa(!\Add0~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~6 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~6 .lut_mask = 64'h0000000055555555;
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout  = SUM(( !\Add0~13_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~15  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~14  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~18  = CARRY(( !\Add0~13_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~15  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~14  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~19  = SHARE(\Add0~13_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~14 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~15 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[51]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[51]~5_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout  & ( !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[51]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~5 .lut_mask = 64'h00000000FF00FF00;
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N15
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~21_sumout  = SUM(( (\Mod0|auto_generated|divider|divider|StageOut[51]~5_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[51]~6_combout ) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~18  ))
// \Mod0|auto_generated|divider|divider|op_8~22  = CARRY(( (\Mod0|auto_generated|divider|divider|StageOut[51]~5_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[51]~6_combout ) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[51]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h0000000000005F5F;
defparam \Mod0|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N15
cyclonev_lcell_comb \count_scd~4 (
// Equation(s):
// \count_scd~4_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[51]~5_combout  & ( \Mod0|auto_generated|divider|divider|op_8~21_sumout  & ( (!\clk_1s~reg0_q ) # (\count_scd[4]~reg0_q ) ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|StageOut[51]~5_combout  & ( \Mod0|auto_generated|divider|divider|op_8~21_sumout  & ( (!\clk_1s~reg0_q  & (((!\Mod0|auto_generated|divider|divider|op_8~1_sumout )) # 
// (\Mod0|auto_generated|divider|divider|StageOut[51]~6_combout ))) # (\clk_1s~reg0_q  & (((\count_scd[4]~reg0_q )))) ) ) ) # ( \Mod0|auto_generated|divider|divider|StageOut[51]~5_combout  & ( !\Mod0|auto_generated|divider|divider|op_8~21_sumout  & ( 
// (!\clk_1s~reg0_q  & (\Mod0|auto_generated|divider|divider|op_8~1_sumout )) # (\clk_1s~reg0_q  & ((\count_scd[4]~reg0_q ))) ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[51]~5_combout  & ( !\Mod0|auto_generated|divider|divider|op_8~21_sumout  & 
// ( (!\clk_1s~reg0_q  & (\Mod0|auto_generated|divider|divider|StageOut[51]~6_combout  & (\Mod0|auto_generated|divider|divider|op_8~1_sumout ))) # (\clk_1s~reg0_q  & (((\count_scd[4]~reg0_q )))) ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\clk_1s~reg0_q ),
	.datad(!\count_scd[4]~reg0_q ),
	.datae(!\Mod0|auto_generated|divider|divider|StageOut[51]~5_combout ),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count_scd~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count_scd~4 .extended_lut = "off";
defparam \count_scd~4 .lut_mask = 64'h101F303FD0DFF0FF;
defparam \count_scd~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N56
dffeas \count_scd[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\count_scd~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always0~0_combout ),
	.sload(vcc),
	.ena(\units_HEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_scd[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_scd[4]~reg0 .is_wysiwyg = "true";
defparam \count_scd[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N42
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \count_scd[5]~reg0_q  ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( \count_scd[5]~reg0_q  ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\count_scd[5]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout  = SUM(( !\Add0~17_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~19  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~18  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22  = CARRY(( !\Add0~17_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~19  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~18  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23  = SHARE(\Add0~17_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21 .lut_mask = 64'h000000FF0000FF00;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[61]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[61]~7_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\Add0~17_sumout ))

	.dataa(!\Add0~17_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[61]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~7 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~7 .lut_mask = 64'h3535353535353535;
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~25_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\Add0~17_sumout )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~22  ))
// \Mod0|auto_generated|divider|divider|op_8~26  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\Add0~17_sumout )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~22  ))

	.dataa(gnd),
	.datab(!\Add0~17_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~25_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~25 .lut_mask = 64'h0000FFFF000003F3;
defparam \Mod0|auto_generated|divider|divider|op_8~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N42
cyclonev_lcell_comb \count_scd~5 (
// Equation(s):
// \count_scd~5_combout  = ( \Mod0|auto_generated|divider|divider|op_8~25_sumout  & ( (!\clk_1s~reg0_q  & (((!\Mod0|auto_generated|divider|divider|op_8~1_sumout )) # (\Mod0|auto_generated|divider|divider|StageOut[61]~7_combout ))) # (\clk_1s~reg0_q  & 
// (((\count_scd[5]~reg0_q )))) ) ) # ( !\Mod0|auto_generated|divider|divider|op_8~25_sumout  & ( (!\clk_1s~reg0_q  & (\Mod0|auto_generated|divider|divider|StageOut[61]~7_combout  & ((\Mod0|auto_generated|divider|divider|op_8~1_sumout )))) # (\clk_1s~reg0_q  
// & (((\count_scd[5]~reg0_q )))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[61]~7_combout ),
	.datab(!\clk_1s~reg0_q ),
	.datac(!\count_scd[5]~reg0_q ),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count_scd~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count_scd~5 .extended_lut = "off";
defparam \count_scd~5 .lut_mask = 64'h03470347CF47CF47;
defparam \count_scd~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N5
dffeas \count_scd[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\count_scd~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always0~0_combout ),
	.sload(vcc),
	.ena(\units_HEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_scd[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_scd[5]~reg0 .is_wysiwyg = "true";
defparam \count_scd[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N45
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( \count_scd[6]~reg0_q  ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( \count_scd[6]~reg0_q  ) + ( GND ) + ( \Add0~18  ))

	.dataa(!\count_scd[6]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N15
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25_sumout  = SUM(( \Add0~21_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~26  = CARRY(( \Add0~21_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~27  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~26 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~27 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25 .lut_mask = 64'h00000000000000FF;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29_sumout  = SUM(( \Add0~25_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~27  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~26  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~30  = CARRY(( \Add0~25_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~27  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~26  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~31  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~26 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~27 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~30 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N21
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  = SUM(( VCC ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~31  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~30 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~31 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[53]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[53]~8_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25_sumout  & ( !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[53]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~8 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~8 .lut_mask = 64'h00000000FF00FF00;
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[53]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[53]~9_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \Add0~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[53]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~9 .lut_mask = 64'h0000000000FF00FF;
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N21
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~29 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~29_sumout  = SUM(( (\Mod0|auto_generated|divider|divider|StageOut[53]~9_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[53]~8_combout ) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~26  ))
// \Mod0|auto_generated|divider|divider|op_8~30  = CARRY(( (\Mod0|auto_generated|divider|divider|StageOut[53]~9_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[53]~8_combout ) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[53]~8_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[53]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~29_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~30 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~29 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~29 .lut_mask = 64'h0000FFFF00000FFF;
defparam \Mod0|auto_generated|divider|divider|op_8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N15
cyclonev_lcell_comb \count_scd~6 (
// Equation(s):
// \count_scd~6_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[53]~8_combout  & ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\clk_1s~reg0_q ) # (\count_scd[6]~reg0_q ) ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|StageOut[53]~8_combout  & ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\clk_1s~reg0_q  & ((\Mod0|auto_generated|divider|divider|StageOut[53]~9_combout ))) # (\clk_1s~reg0_q  & (\count_scd[6]~reg0_q )) ) 
// ) ) # ( \Mod0|auto_generated|divider|divider|StageOut[53]~8_combout  & ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\clk_1s~reg0_q  & ((\Mod0|auto_generated|divider|divider|op_8~29_sumout ))) # (\clk_1s~reg0_q  & (\count_scd[6]~reg0_q )) ) 
// ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[53]~8_combout  & ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\clk_1s~reg0_q  & ((\Mod0|auto_generated|divider|divider|op_8~29_sumout ))) # (\clk_1s~reg0_q  & (\count_scd[6]~reg0_q )) 
// ) ) )

	.dataa(!\clk_1s~reg0_q ),
	.datab(!\count_scd[6]~reg0_q ),
	.datac(!\Mod0|auto_generated|divider|divider|op_8~29_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[53]~9_combout ),
	.datae(!\Mod0|auto_generated|divider|divider|StageOut[53]~8_combout ),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count_scd~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count_scd~6 .extended_lut = "off";
defparam \count_scd~6 .lut_mask = 64'h1B1B1B1B11BBBBBB;
defparam \count_scd~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N26
dffeas \count_scd[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\count_scd~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always0~0_combout ),
	.sload(vcc),
	.ena(\units_HEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_scd[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_scd[6]~reg0 .is_wysiwyg = "true";
defparam \count_scd[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N48
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( GND ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000000;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~34 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~34_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\Add0~25_sumout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~30  ))

	.dataa(!\Add0~25_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_8~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~34 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~34 .lut_mask = 64'h00000000000005F5;
defparam \Mod0|auto_generated|divider|divider|op_8~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N45
cyclonev_lcell_comb \count_scd~0 (
// Equation(s):
// \count_scd~0_combout  = ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( !\clk_1s~reg0_q  $ (\count_scd[0]~reg0_q ) ) ) # ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\clk_1s~reg0_q  & 
// ((\Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # (\clk_1s~reg0_q  & (\count_scd[0]~reg0_q )) ) )

	.dataa(!\clk_1s~reg0_q ),
	.datab(!\count_scd[0]~reg0_q ),
	.datac(!\Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count_scd~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count_scd~0 .extended_lut = "off";
defparam \count_scd~0 .lut_mask = 64'h1B1B1B1B99999999;
defparam \count_scd~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N59
dffeas \count_scd[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\count_scd~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always0~0_combout ),
	.sload(vcc),
	.ena(\units_HEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_scd[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_scd[0]~reg0 .is_wysiwyg = "true";
defparam \count_scd[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N3
cyclonev_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = ( !\count_scd~0_combout  & ( (!\clk_1s~reg0_q  & (!\count_scd~4_combout  & !\count_scd~1_combout )) ) )

	.dataa(!\clk_1s~reg0_q ),
	.datab(!\count_scd~4_combout ),
	.datac(gnd),
	.datad(!\count_scd~1_combout ),
	.datae(gnd),
	.dataf(!\count_scd~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~1 .extended_lut = "off";
defparam \always0~1 .lut_mask = 64'h8800880000000000;
defparam \always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N48
cyclonev_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = ( !\count_scd~5_combout  & ( (!\count_scd~2_combout  & (!\count_scd~6_combout  & (\always0~1_combout  & !\count_scd~3_combout ))) ) )

	.dataa(!\count_scd~2_combout ),
	.datab(!\count_scd~6_combout ),
	.datac(!\always0~1_combout ),
	.datad(!\count_scd~3_combout ),
	.datae(gnd),
	.dataf(!\count_scd~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~2 .extended_lut = "off";
defparam \always0~2 .lut_mask = 64'h0800080000000000;
defparam \always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N13
dffeas \ending~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\always0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\clk_1s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ending~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ending~reg0 .is_wysiwyg = "true";
defparam \ending~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~5_sumout  = SUM(( VCC ) + ( (!\clk_1s~reg0_q  & ((!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (!\count_scd[0]~reg0_q )))) # (\clk_1s~reg0_q  & (((\count_scd[0]~reg0_q )))) ) + ( \Mod1|auto_generated|divider|divider|op_7~26_cout  ))
// \Mod1|auto_generated|divider|divider|op_7~6  = CARRY(( VCC ) + ( (!\clk_1s~reg0_q  & ((!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (!\count_scd[0]~reg0_q )))) # (\clk_1s~reg0_q  & (((\count_scd[0]~reg0_q )))) ) + ( \Mod1|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\count_scd[0]~reg0_q ),
	.datac(!\clk_1s~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000BC1C0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[62]~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[62]~14_combout  = ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_8~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~29_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[62]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~14 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~14 .lut_mask = 64'h00FF00FF00000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[62]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[62]~15_combout  = ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (\Mod0|auto_generated|divider|divider|StageOut[53]~9_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[53]~8_combout ) ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[53]~8_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[53]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[62]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~15 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~15 .lut_mask = 64'h000000003F3F3F3F;
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[61]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[61]~17_combout  = ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_8~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_8~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[61]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~17 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[61]~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[61]~18_combout  = ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \Mod0|auto_generated|divider|divider|StageOut[61]~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[61]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[61]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~18 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~18 .lut_mask = 64'h000000000F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[60]~16 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[60]~16_combout  = ( \Mod0|auto_generated|divider|divider|op_8~21_sumout  & ( ((!\Mod0|auto_generated|divider|divider|op_8~1_sumout ) # (\Mod0|auto_generated|divider|divider|StageOut[51]~5_combout )) # 
// (\Mod0|auto_generated|divider|divider|StageOut[51]~6_combout ) ) ) # ( !\Mod0|auto_generated|divider|divider|op_8~21_sumout  & ( (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|StageOut[51]~5_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[51]~6_combout ))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[51]~5_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[60]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~16 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~16 .lut_mask = 64'h005F005FFF5FFF5F;
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[59]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[59]~12_combout  = ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_8~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[59]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[59]~12 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[59]~12 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[59]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[59]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[59]~13_combout  = ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \Mod0|auto_generated|divider|divider|StageOut[59]~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[59]~4_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[59]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[59]~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[59]~13 .lut_mask = 64'h0000000000FF00FF;
defparam \Mod0|auto_generated|divider|divider|StageOut[59]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_4~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_4~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_4~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_4~14 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_4~14 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_4~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_4~5_sumout  = SUM(( (!\clk_1s~reg0_q  & (((\Mod0|auto_generated|divider|divider|StageOut[59]~13_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[59]~12_combout )))) # (\clk_1s~reg0_q  & 
// (\count_scd[3]~reg0_q )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_4~14_cout  ))
// \Mod1|auto_generated|divider|divider|op_4~6  = CARRY(( (!\clk_1s~reg0_q  & (((\Mod0|auto_generated|divider|divider|StageOut[59]~13_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[59]~12_combout )))) # (\clk_1s~reg0_q  & (\count_scd[3]~reg0_q )) 
// ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_4~14_cout  ))

	.dataa(!\count_scd[3]~reg0_q ),
	.datab(!\clk_1s~reg0_q ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[59]~12_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[59]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_4~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000000000001DDD;
defparam \Mod1|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (!\clk_1s~reg0_q  & ((\Mod0|auto_generated|divider|divider|StageOut[60]~16_combout ))) # (\clk_1s~reg0_q  & (\count_scd[4]~reg0_q )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_4~6  
// ))
// \Mod1|auto_generated|divider|divider|op_4~18  = CARRY(( (!\clk_1s~reg0_q  & ((\Mod0|auto_generated|divider|divider|StageOut[60]~16_combout ))) # (\clk_1s~reg0_q  & (\count_scd[4]~reg0_q )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_4~6  ))

	.dataa(gnd),
	.datab(!\clk_1s~reg0_q ),
	.datac(!\count_scd[4]~reg0_q ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[60]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod1|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_4~21 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_4~21_sumout  = SUM(( (!\clk_1s~reg0_q  & (((\Mod0|auto_generated|divider|divider|StageOut[61]~18_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[61]~17_combout )))) # (\clk_1s~reg0_q  & 
// (\count_scd[5]~reg0_q )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_4~18  ))
// \Mod1|auto_generated|divider|divider|op_4~22  = CARRY(( (!\clk_1s~reg0_q  & (((\Mod0|auto_generated|divider|divider|StageOut[61]~18_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[61]~17_combout )))) # (\clk_1s~reg0_q  & (\count_scd[5]~reg0_q 
// )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\count_scd[5]~reg0_q ),
	.datab(!\clk_1s~reg0_q ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[61]~17_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[61]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_4~21_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_4~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_4~21 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_4~21 .lut_mask = 64'h0000000000001DDD;
defparam \Mod1|auto_generated|divider|divider|op_4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_4~9_sumout  = SUM(( GND ) + ( (!\clk_1s~reg0_q  & (((\Mod0|auto_generated|divider|divider|StageOut[62]~15_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[62]~14_combout )))) # (\clk_1s~reg0_q  & 
// (\count_scd[6]~reg0_q )) ) + ( \Mod1|auto_generated|divider|divider|op_4~22  ))
// \Mod1|auto_generated|divider|divider|op_4~10  = CARRY(( GND ) + ( (!\clk_1s~reg0_q  & (((\Mod0|auto_generated|divider|divider|StageOut[62]~15_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[62]~14_combout )))) # (\clk_1s~reg0_q  & 
// (\count_scd[6]~reg0_q )) ) + ( \Mod1|auto_generated|divider|divider|op_4~22  ))

	.dataa(!\count_scd[6]~reg0_q ),
	.datab(!\clk_1s~reg0_q ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[62]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[62]~15_combout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000E22200000000;
defparam \Mod1|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[16]~15 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~15_combout  = ( \Mod1|auto_generated|divider|divider|op_4~1_sumout  & ( \count_scd~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\count_scd~4_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~15 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~15 .lut_mask = 64'h0000000000FF00FF;
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N57
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[16]~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~14_combout  = ( !\Mod1|auto_generated|divider|divider|op_4~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_4~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_4~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~14 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~14 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[58]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[58]~10_combout  = ( \Mod0|auto_generated|divider|divider|op_8~13_sumout  & ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[58]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~10 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~10 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[58]~11 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[58]~11_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[49]~3_combout  & ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[49]~3_combout  & 
// ( (\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout  & \Mod0|auto_generated|divider|divider|op_8~1_sumout ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[49]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[58]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~11 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~11 .lut_mask = 64'h050505050F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_5~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~18 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~18 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N27
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~5_sumout  = SUM(( (!\clk_1s~reg0_q  & (((\Mod0|auto_generated|divider|divider|StageOut[58]~11_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[58]~10_combout )))) # (\clk_1s~reg0_q  & 
// (\count_scd[2]~reg0_q )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~18_cout  ))
// \Mod1|auto_generated|divider|divider|op_5~6  = CARRY(( (!\clk_1s~reg0_q  & (((\Mod0|auto_generated|divider|divider|StageOut[58]~11_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[58]~10_combout )))) # (\clk_1s~reg0_q  & (\count_scd[2]~reg0_q )) 
// ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~18_cout  ))

	.dataa(!\count_scd[2]~reg0_q ),
	.datab(!\clk_1s~reg0_q ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[58]~10_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[58]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000001DDD;
defparam \Mod1|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_4~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_4~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_4~1_sumout  & (\count_scd~3_combout )) 
// ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~6  ))
// \Mod1|auto_generated|divider|divider|op_5~10  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_4~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_4~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_4~1_sumout  & (\count_scd~3_combout )) ) + 
// ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~6  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\count_scd~3_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_4~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod1|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (\Mod1|auto_generated|divider|divider|StageOut[16]~14_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[16]~15_combout ) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~10  ))
// \Mod1|auto_generated|divider|divider|op_5~22  = CARRY(( (\Mod1|auto_generated|divider|divider|StageOut[16]~14_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[16]~15_combout ) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[16]~15_combout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000000000005F5F;
defparam \Mod1|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~25_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_4~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_4~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_4~1_sumout  & (\count_scd~5_combout 
// )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~22  ))
// \Mod1|auto_generated|divider|divider|op_5~26  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_4~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_4~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_4~1_sumout  & (\count_scd~5_combout )) ) + 
// ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~22  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\count_scd~5_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_4~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod1|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[18]~12 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[18]~12_combout  = ( \Mod1|auto_generated|divider|divider|op_4~9_sumout  & ( !\Mod1|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[18]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~12 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~12 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[18]~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[18]~13_combout  = ( \Mod1|auto_generated|divider|divider|op_4~1_sumout  & ( \count_scd~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\count_scd~6_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[18]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~13 .lut_mask = 64'h0000000000FF00FF;
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~14_cout  = CARRY(( (\Mod1|auto_generated|divider|divider|StageOut[18]~13_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[18]~12_combout ) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[18]~12_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[18]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_5~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~14 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~14 .lut_mask = 64'h0000000000000FFF;
defparam \Mod1|auto_generated|divider|divider|op_5~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N57
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[17]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[17]~10_combout  = ( \Mod1|auto_generated|divider|divider|op_4~21_sumout  & ( !\Mod1|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[17]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~10 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~10 .lut_mask = 64'h00000000FF00FF00;
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[17]~11 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[17]~11_combout  = ( \count_scd~5_combout  & ( \Mod1|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\count_scd~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[17]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~11 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~11 .lut_mask = 64'h0000000000FF00FF;
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[16]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~8_combout  = ( \Mod1|auto_generated|divider|divider|op_4~17_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_4~1_sumout ) # (\count_scd~4_combout ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|op_4~17_sumout  & ( (\count_scd~4_combout  & \Mod1|auto_generated|divider|divider|op_4~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\count_scd~4_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~8 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~8 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[15]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[15]~4_combout  = ( \Mod1|auto_generated|divider|divider|op_4~5_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_4~1_sumout ) # (\count_scd~3_combout ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|op_4~5_sumout  & ( (\count_scd~3_combout  & \Mod1|auto_generated|divider|divider|op_4~1_sumout ) ) )

	.dataa(!\count_scd~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[15]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~4 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~4 .lut_mask = 64'h00550055FF55FF55;
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_6~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~22 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~5_sumout  = SUM(( (!\clk_1s~reg0_q  & (((\Mod0|auto_generated|divider|divider|StageOut[57]~1_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[57]~0_combout )))) # (\clk_1s~reg0_q  & (\count_scd[1]~reg0_q 
// )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~22_cout  ))
// \Mod1|auto_generated|divider|divider|op_6~6  = CARRY(( (!\clk_1s~reg0_q  & (((\Mod0|auto_generated|divider|divider|StageOut[57]~1_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[57]~0_combout )))) # (\clk_1s~reg0_q  & (\count_scd[1]~reg0_q )) ) 
// + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~22_cout  ))

	.dataa(!\clk_1s~reg0_q ),
	.datab(!\count_scd[1]~reg0_q ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[57]~0_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[57]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000000000001BBB;
defparam \Mod1|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (\count_scd~2_combout )) 
// ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_6~6  ))
// \Mod1|auto_generated|divider|divider|op_6~10  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (\count_scd~2_combout )) ) + 
// ( GND ) + ( \Mod1|auto_generated|divider|divider|op_6~6  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\count_scd~2_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod1|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~13_sumout  = SUM(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[15]~4_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_6~10  ))
// \Mod1|auto_generated|divider|divider|op_6~14  = CARRY(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[15]~4_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[15]~4_combout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FA0A0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~25_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[16]~8_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_6~14  ))
// \Mod1|auto_generated|divider|divider|op_6~26  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[16]~8_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_5~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod1|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N45
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~18_cout  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (\Mod1|auto_generated|divider|divider|op_5~25_sumout )) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[17]~11_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[17]~10_combout )))) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~26  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_5~25_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[17]~10_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[17]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h0000000000004777;
defparam \Mod1|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N48
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[22]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[22]~7_combout  = ( \Mod1|auto_generated|divider|divider|op_5~21_sumout  & ( !\Mod1|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[22]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~7 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~7 .lut_mask = 64'h00000000FF00FF00;
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[22]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[22]~9_combout  = ( \Mod1|auto_generated|divider|divider|op_5~1_sumout  & ( \Mod1|auto_generated|divider|divider|StageOut[16]~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~9 .lut_mask = 64'h0000000000FF00FF;
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[21]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[21]~5_combout  = ( \Mod1|auto_generated|divider|divider|op_5~1_sumout  & ( \Mod1|auto_generated|divider|divider|StageOut[15]~4_combout  ) ) # ( !\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_5~9_sumout  ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[15]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[21]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~5 .lut_mask = 64'h00FF00FF55555555;
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[20]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[20]~2_combout  = ( \Mod1|auto_generated|divider|divider|op_5~1_sumout  & ( \count_scd~2_combout  ) ) # ( !\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_5~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\count_scd~2_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[20]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~2 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~2 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\count_scd~1_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_7~6  ))
// \Mod1|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\count_scd~1_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_7~6  ))

	.dataa(!\count_scd~1_combout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FA0A00000000;
defparam \Mod1|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[20]~2_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_7~10  ))
// \Mod1|auto_generated|divider|divider|op_7~14  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[20]~2_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_7~10  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[20]~2_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h00000000000003F3;
defparam \Mod1|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~17_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[21]~5_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_7~14  ))
// \Mod1|auto_generated|divider|divider|op_7~18  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[21]~5_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[21]~5_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \Mod1|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~22_cout  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_6~25_sumout )))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[22]~9_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[22]~7_combout ))) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[22]~7_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_6~25_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h0000000000001B5F;
defparam \Mod1|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[30]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[30]~0_combout  = ( \Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( \count_scd~0_combout  ) ) # ( !\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_7~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.datad(!\count_scd~0_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~0 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N46
dffeas \units_digit[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\clk_1s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\units_digit[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \units_digit[0]~reg0 .is_wysiwyg = "true";
defparam \units_digit[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[31]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[31]~1_combout  = ( \Mod1|auto_generated|divider|divider|op_7~9_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout ) # ((!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|op_6~5_sumout )) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\count_scd~1_combout )))) ) ) # ( !\Mod1|auto_generated|divider|divider|op_7~9_sumout  & ( 
// (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\Mod1|auto_generated|divider|divider|op_6~5_sumout )) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\count_scd~1_combout ))))) ) 
// )

	.dataa(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.datad(!\count_scd~1_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~1 .lut_mask = 64'h04150415AEBFAEBF;
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N5
dffeas \units_digit[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_1s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\units_digit[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \units_digit[1]~reg0 .is_wysiwyg = "true";
defparam \units_digit[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N57
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[32]~3 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  = ( \Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\Mod1|auto_generated|divider|divider|StageOut[20]~2_combout )) ) ) # ( !\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_7~13_sumout  ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[20]~2_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~3 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~3 .lut_mask = 64'h0F0F0F0F11BB11BB;
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N59
dffeas \units_digit[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_1s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\units_digit[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \units_digit[2]~reg0 .is_wysiwyg = "true";
defparam \units_digit[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[33]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  = ( \Mod1|auto_generated|divider|divider|op_7~17_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout ) # ((!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\Mod1|auto_generated|divider|divider|op_6~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\Mod1|auto_generated|divider|divider|StageOut[21]~5_combout ))) ) ) # ( !\Mod1|auto_generated|divider|divider|op_7~17_sumout  & ( 
// (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[21]~5_combout )))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[21]~5_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~6 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~6 .lut_mask = 64'h01450145ABEFABEF;
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N2
dffeas \units_digit[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_1s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\units_digit[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \units_digit[3]~reg0 .is_wysiwyg = "true";
defparam \units_digit[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (!\clk_1s~reg0_q  & (((\Mod0|auto_generated|divider|divider|StageOut[59]~13_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[59]~12_combout )))) # (\clk_1s~reg0_q  & 
// (\count_scd[3]~reg0_q )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~22_cout  ))
// \Div0|auto_generated|divider|divider|op_4~18  = CARRY(( (!\clk_1s~reg0_q  & (((\Mod0|auto_generated|divider|divider|StageOut[59]~13_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[59]~12_combout )))) # (\clk_1s~reg0_q  & (\count_scd[3]~reg0_q 
// )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(!\clk_1s~reg0_q ),
	.datab(!\count_scd[3]~reg0_q ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[59]~12_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[59]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000000000001BBB;
defparam \Div0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( (!\clk_1s~reg0_q  & ((\Mod0|auto_generated|divider|divider|StageOut[60]~16_combout ))) # (\clk_1s~reg0_q  & (\count_scd[4]~reg0_q )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~18  
// ))
// \Div0|auto_generated|divider|divider|op_4~10  = CARRY(( (!\clk_1s~reg0_q  & ((\Mod0|auto_generated|divider|divider|StageOut[60]~16_combout ))) # (\clk_1s~reg0_q  & (\count_scd[4]~reg0_q )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~18  ))

	.dataa(gnd),
	.datab(!\clk_1s~reg0_q ),
	.datac(!\count_scd[4]~reg0_q ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[60]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( (!\clk_1s~reg0_q  & (((\Mod0|auto_generated|divider|divider|StageOut[61]~18_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[61]~17_combout )))) # (\clk_1s~reg0_q  & 
// (\count_scd[5]~reg0_q )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~10  ))
// \Div0|auto_generated|divider|divider|op_4~14  = CARRY(( (!\clk_1s~reg0_q  & (((\Mod0|auto_generated|divider|divider|StageOut[61]~18_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[61]~17_combout )))) # (\clk_1s~reg0_q  & (\count_scd[5]~reg0_q 
// )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\count_scd[5]~reg0_q ),
	.datab(!\clk_1s~reg0_q ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[61]~17_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[61]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000000000001DDD;
defparam \Div0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( (!\clk_1s~reg0_q  & (((\Mod0|auto_generated|divider|divider|StageOut[62]~15_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[62]~14_combout )))) # (\clk_1s~reg0_q  & 
// (\count_scd[6]~reg0_q )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~14  ))
// \Div0|auto_generated|divider|divider|op_4~6  = CARRY(( (!\clk_1s~reg0_q  & (((\Mod0|auto_generated|divider|divider|StageOut[62]~15_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[62]~14_combout )))) # (\clk_1s~reg0_q  & (\count_scd[6]~reg0_q )) 
// ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\count_scd[6]~reg0_q ),
	.datab(!\clk_1s~reg0_q ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[62]~14_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[62]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000FFFF00001DDD;
defparam \Div0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~5_combout  = ( \Div0|auto_generated|divider|divider|op_4~5_sumout  & ( !\Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~5 .lut_mask = 64'h00000000FF00FF00;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~6_combout  = ( \Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \count_scd~6_combout  ) )

	.dataa(gnd),
	.datab(!\count_scd~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~6 .lut_mask = 64'h0000000033333333;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~7_combout  = ( !\Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \Div0|auto_generated|divider|divider|op_4~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~7 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~7 .lut_mask = 64'h00FF00FF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~8_combout  = ( \Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \count_scd~4_combout  ) )

	.dataa(gnd),
	.datab(!\count_scd~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~8 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~8 .lut_mask = 64'h0000000033333333;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (!\clk_1s~reg0_q  & (((\Mod0|auto_generated|divider|divider|StageOut[58]~11_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[58]~10_combout ))) # (\clk_1s~reg0_q  & 
// (((\count_scd[2]~reg0_q )))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~26_cout  ))
// \Div0|auto_generated|divider|divider|op_5~22  = CARRY(( (!\clk_1s~reg0_q  & (((\Mod0|auto_generated|divider|divider|StageOut[58]~11_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[58]~10_combout ))) # (\clk_1s~reg0_q  & (((\count_scd[2]~reg0_q 
// )))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[58]~10_combout ),
	.datab(!\clk_1s~reg0_q ),
	.datac(!\count_scd[2]~reg0_q ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[58]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h00000000000047CF;
defparam \Div0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\count_scd~3_combout 
// )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~22  ))
// \Div0|auto_generated|divider|divider|op_5~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\count_scd~3_combout )) ) + 
// ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\count_scd~3_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF00003535;
defparam \Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (\Div0|auto_generated|divider|divider|StageOut[16]~8_combout ) # (\Div0|auto_generated|divider|divider|StageOut[16]~7_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~18  ))
// \Div0|auto_generated|divider|divider|op_5~10  = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[16]~8_combout ) # (\Div0|auto_generated|divider|divider|StageOut[16]~7_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000000000000FFF;
defparam \Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\count_scd~5_combout 
// )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~10  ))
// \Div0|auto_generated|divider|divider|op_5~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\count_scd~5_combout )) ) + 
// ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(!\count_scd~5_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000FFFF000003F3;
defparam \Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[18]~6_combout ) # (\Div0|auto_generated|divider|divider|StageOut[18]~5_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[18]~5_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[18]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000000000000FFF;
defparam \Div0|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[17]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~3_combout  = ( \Div0|auto_generated|divider|divider|op_4~13_sumout  & ( !\Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~3 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~3 .lut_mask = 64'h00000000FF00FF00;
defparam \Div0|auto_generated|divider|divider|StageOut[17]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[17]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~4_combout  = (\Div0|auto_generated|divider|divider|op_4~1_sumout  & \count_scd~5_combout )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\count_scd~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~4 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~4 .lut_mask = 64'h0055005500550055;
defparam \Div0|auto_generated|divider|divider|StageOut[17]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~1_combout  = ( \count_scd~4_combout  & ( (\Div0|auto_generated|divider|divider|op_4~9_sumout ) # (\Div0|auto_generated|divider|divider|op_4~1_sumout ) ) ) # ( !\count_scd~4_combout  & ( 
// (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & \Div0|auto_generated|divider|divider|op_4~9_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datae(gnd),
	.dataf(!\count_scd~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~1 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[15]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[15]~9_combout  = ( \Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \count_scd~3_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_4~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_4~17_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datac(!\count_scd~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[15]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[15]~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[15]~9 .lut_mask = 64'h333333330F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[15]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (!\clk_1s~reg0_q  & (((\Mod0|auto_generated|divider|divider|StageOut[57]~1_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[57]~0_combout ))) # (\clk_1s~reg0_q  & 
// (((\count_scd[1]~reg0_q )))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~26_cout  ))
// \Div0|auto_generated|divider|divider|op_6~22  = CARRY(( (!\clk_1s~reg0_q  & (((\Mod0|auto_generated|divider|divider|StageOut[57]~1_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[57]~0_combout ))) # (\clk_1s~reg0_q  & (((\count_scd[1]~reg0_q 
// )))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[57]~0_combout ),
	.datab(!\clk_1s~reg0_q ),
	.datac(!\count_scd[1]~reg0_q ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[57]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h00000000000047CF;
defparam \Div0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\count_scd~2_combout 
// )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~22  ))
// \Div0|auto_generated|divider|divider|op_6~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\count_scd~2_combout )) ) + 
// ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(!\count_scd~2_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF000003F3;
defparam \Div0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[15]~9_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~18  ))
// \Div0|auto_generated|divider|divider|op_6~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[15]~9_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[15]~9_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h00000000000005AF;
defparam \Div0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[16]~1_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~14  ))
// \Div0|auto_generated|divider|divider|op_6~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[16]~1_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\Div0|auto_generated|divider|divider|op_5~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[17]~4_combout )) # (\Div0|auto_generated|divider|divider|StageOut[17]~3_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000000000001B5F;
defparam \Div0|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[22]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[22]~0_combout  = ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \Div0|auto_generated|divider|divider|op_5~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[22]~0 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[22]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[22]~2_combout  = (\Div0|auto_generated|divider|divider|op_5~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[16]~1_combout )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[22]~2 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~2 .lut_mask = 64'h0033003300330033;
defparam \Div0|auto_generated|divider|divider|StageOut[22]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[21]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[21]~10_combout  = ( \Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[15]~9_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_5~17_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[15]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[21]~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[21]~10 .lut_mask = 64'h00FF00FF55555555;
defparam \Div0|auto_generated|divider|divider|StageOut[21]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[20]~11 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[20]~11_combout  = ( \Div0|auto_generated|divider|divider|op_5~21_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout ) # (\count_scd~2_combout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_5~21_sumout  & ( (\Div0|auto_generated|divider|divider|op_5~1_sumout  & \count_scd~2_combout ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\count_scd~2_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[20]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[20]~11 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[20]~11 .lut_mask = 64'h00330033CCFFCCFF;
defparam \Div0|auto_generated|divider|divider|StageOut[20]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~22_cout  = CARRY(( VCC ) + ( (!\clk_1s~reg0_q  & ((!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (!\count_scd[0]~reg0_q )))) # (\clk_1s~reg0_q  & (\count_scd[0]~reg0_q )) ) + ( \Div0|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(!\clk_1s~reg0_q ),
	.datab(!\count_scd[0]~reg0_q ),
	.datac(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h0000E6460000FFFF;
defparam \Div0|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~18_cout  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\count_scd~1_combout )) ) + ( \Div0|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(gnd),
	.datab(!\count_scd~1_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000FC0C00000000;
defparam \Div0|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~14_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[20]~11_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[20]~11_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_7~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~14 .lut_mask = 64'h00000000000005AF;
defparam \Div0|auto_generated|divider|divider|op_7~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~10_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[21]~10_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~14_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_7~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~10 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_7~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\Div0|auto_generated|divider|divider|op_6~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[22]~2_combout )) # (\Div0|auto_generated|divider|divider|StageOut[22]~0_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~10_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[22]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000000000001B5F;
defparam \Div0|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N48
cyclonev_lcell_comb \tens_digit[0]~0 (
// Equation(s):
// \tens_digit[0]~0_combout  = ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tens_digit[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tens_digit[0]~0 .extended_lut = "off";
defparam \tens_digit[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \tens_digit[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N49
dffeas \tens_digit[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tens_digit[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_1s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tens_digit[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tens_digit[0]~reg0 .is_wysiwyg = "true";
defparam \tens_digit[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N57
cyclonev_lcell_comb \tens_digit[1]~1 (
// Equation(s):
// \tens_digit[1]~1_combout  = ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tens_digit[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tens_digit[1]~1 .extended_lut = "off";
defparam \tens_digit[1]~1 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \tens_digit[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N58
dffeas \tens_digit[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tens_digit[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_1s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tens_digit[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tens_digit[1]~reg0 .is_wysiwyg = "true";
defparam \tens_digit[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N39
cyclonev_lcell_comb \tens_digit[2]~2 (
// Equation(s):
// \tens_digit[2]~2_combout  = ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tens_digit[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tens_digit[2]~2 .extended_lut = "off";
defparam \tens_digit[2]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \tens_digit[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N40
dffeas \tens_digit[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tens_digit[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_1s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tens_digit[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tens_digit[2]~reg0 .is_wysiwyg = "true";
defparam \tens_digit[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N12
cyclonev_lcell_comb \tens_digit[3]~3 (
// Equation(s):
// \tens_digit[3]~3_combout  = ( !\Div0|auto_generated|divider|divider|op_4~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tens_digit[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tens_digit[3]~3 .extended_lut = "off";
defparam \tens_digit[3]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \tens_digit[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N13
dffeas \tens_digit[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tens_digit[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clk_1s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tens_digit[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tens_digit[3]~reg0 .is_wysiwyg = "true";
defparam \tens_digit[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N54
cyclonev_lcell_comb \units_HEX~1 (
// Equation(s):
// \units_HEX~1_combout  = ( !\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout  $ 
// (!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ))) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\units_HEX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \units_HEX~1 .extended_lut = "off";
defparam \units_HEX~1 .lut_mask = 64'h0CC00CC000000000;
defparam \units_HEX~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N55
dffeas \units_HEX[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\units_HEX~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always0~0_combout ),
	.sload(gnd),
	.ena(\units_HEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\units_HEX[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \units_HEX[0]~reg0 .is_wysiwyg = "true";
defparam \units_HEX[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N9
cyclonev_lcell_comb \units_HEX~2 (
// Equation(s):
// \units_HEX~2_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[31]~1_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & 
// !\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout )) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & \Mod1|auto_generated|divider|divider|StageOut[30]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\units_HEX~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \units_HEX~2 .extended_lut = "off";
defparam \units_HEX~2 .lut_mask = 64'h0030003030003000;
defparam \units_HEX~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N10
dffeas \units_HEX[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\units_HEX~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always0~0_combout ),
	.sload(gnd),
	.ena(\units_HEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\units_HEX[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \units_HEX[1]~reg0 .is_wysiwyg = "true";
defparam \units_HEX[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N0
cyclonev_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[31]~1_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout  & 
// !\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout )) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~0 .extended_lut = "off";
defparam \Decoder0~0 .lut_mask = 64'h00000000C000C000;
defparam \Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N1
dffeas \units_HEX[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always0~0_combout ),
	.sload(gnd),
	.ena(\units_HEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\units_HEX[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \units_HEX[2]~reg0 .is_wysiwyg = "true";
defparam \units_HEX[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N21
cyclonev_lcell_comb \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[31]~1_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & 
// \Mod1|auto_generated|divider|divider|StageOut[30]~0_combout )) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  $ (!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr3~0 .extended_lut = "off";
defparam \WideOr3~0 .lut_mask = 64'h30C030C000300030;
defparam \WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N22
dffeas \units_HEX[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always0~0_combout ),
	.sload(gnd),
	.ena(\units_HEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\units_HEX[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \units_HEX[3]~reg0 .is_wysiwyg = "true";
defparam \units_HEX[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N30
cyclonev_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[31]~1_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & \Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ))) # 
// (\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout )) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~0 .extended_lut = "off";
defparam \WideOr2~0 .lut_mask = 64'h0FCC0FCC0C0C0C0C;
defparam \WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N31
dffeas \units_HEX[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always0~0_combout ),
	.sload(gnd),
	.ena(\units_HEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\units_HEX[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \units_HEX[4]~reg0 .is_wysiwyg = "true";
defparam \units_HEX[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N39
cyclonev_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[31]~1_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ((!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ))) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & \Mod1|auto_generated|divider|divider|StageOut[30]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr1~0 .extended_lut = "off";
defparam \WideOr1~0 .lut_mask = 64'h00C000C0C0F0C0F0;
defparam \WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N40
dffeas \units_HEX[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always0~0_combout ),
	.sload(gnd),
	.ena(\units_HEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\units_HEX[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \units_HEX[5]~reg0 .is_wysiwyg = "true";
defparam \units_HEX[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N24
cyclonev_lcell_comb \units_HEX~3 (
// Equation(s):
// \units_HEX~3_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[30]~0_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( (\start~input_o  & (!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  & (!\clr~input_o  
// & !\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ))) ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( (\start~input_o  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  & (!\clr~input_o  & !\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ))) ) ) ) # ( \Mod1|auto_generated|divider|divider|StageOut[30]~0_combout  & ( 
// !\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( (\start~input_o  & (!\clr~input_o  & (!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  $ (!\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout )))) ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout  & ( !\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( (\start~input_o  & (!\clr~input_o  & ((\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout )))) ) ) )

	.dataa(!\start~input_o ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datac(!\clr~input_o ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datae(!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\units_HEX~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \units_HEX~3 .extended_lut = "off";
defparam \units_HEX~3 .lut_mask = 64'h1050104040004000;
defparam \units_HEX~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N25
dffeas \units_HEX[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\units_HEX~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\units_HEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\units_HEX[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \units_HEX[6]~reg0 .is_wysiwyg = "true";
defparam \units_HEX[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N12
cyclonev_lcell_comb \tens_HEX~0 (
// Equation(s):
// \tens_HEX~0_combout  = ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\Div0|auto_generated|divider|divider|op_4~1_sumout  & \Div0|auto_generated|divider|divider|op_6~1_sumout )) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\Div0|auto_generated|divider|divider|op_4~1_sumout  & \Div0|auto_generated|divider|divider|op_6~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tens_HEX~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tens_HEX~0 .extended_lut = "off";
defparam \tens_HEX~0 .lut_mask = 64'h00030003000C000C;
defparam \tens_HEX~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N13
dffeas \tens_HEX[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tens_HEX~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always0~0_combout ),
	.sload(gnd),
	.ena(\units_HEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tens_HEX[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tens_HEX[0]~reg0 .is_wysiwyg = "true";
defparam \tens_HEX[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N57
cyclonev_lcell_comb \tens_HEX~1 (
// Equation(s):
// \tens_HEX~1_combout  = ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & !\Div0|auto_generated|divider|divider|op_6~1_sumout )) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & \Div0|auto_generated|divider|divider|op_6~1_sumout )) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tens_HEX~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tens_HEX~1 .extended_lut = "off";
defparam \tens_HEX~1 .lut_mask = 64'h0044004444004400;
defparam \tens_HEX~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N58
dffeas \tens_HEX[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tens_HEX~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always0~0_combout ),
	.sload(gnd),
	.ena(\units_HEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tens_HEX[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tens_HEX[1]~reg0 .is_wysiwyg = "true";
defparam \tens_HEX[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N3
cyclonev_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\Div0|auto_generated|divider|divider|op_5~1_sumout  & !\Div0|auto_generated|divider|divider|op_6~1_sumout )) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~0 .extended_lut = "off";
defparam \Decoder1~0 .lut_mask = 64'h0000000005000500;
defparam \Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N5
dffeas \tens_HEX[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Decoder1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always0~0_combout ),
	.sload(gnd),
	.ena(\units_HEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tens_HEX[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tens_HEX[2]~reg0 .is_wysiwyg = "true";
defparam \tens_HEX[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N0
cyclonev_lcell_comb \WideOr7~0 (
// Equation(s):
// \WideOr7~0_combout  = ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & \Div0|auto_generated|divider|divider|op_6~1_sumout )) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (!\Div0|auto_generated|divider|divider|op_5~1_sumout  $ (\Div0|auto_generated|divider|divider|op_6~1_sumout ))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr7~0 .extended_lut = "off";
defparam \WideOr7~0 .lut_mask = 64'h4141414104040404;
defparam \WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N1
dffeas \tens_HEX[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always0~0_combout ),
	.sload(gnd),
	.ena(\units_HEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tens_HEX[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tens_HEX[3]~reg0 .is_wysiwyg = "true";
defparam \tens_HEX[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N6
cyclonev_lcell_comb \WideOr6~0 (
// Equation(s):
// \WideOr6~0_combout  = ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & \Div0|auto_generated|divider|divider|op_6~1_sumout )) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( ((\Div0|auto_generated|divider|divider|op_5~1_sumout  & \Div0|auto_generated|divider|divider|op_6~1_sumout )) # (\Div0|auto_generated|divider|divider|op_4~1_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr6~0 .extended_lut = "off";
defparam \WideOr6~0 .lut_mask = 64'h5577557700440044;
defparam \WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N7
dffeas \tens_HEX[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always0~0_combout ),
	.sload(gnd),
	.ena(\units_HEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tens_HEX[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tens_HEX[4]~reg0 .is_wysiwyg = "true";
defparam \tens_HEX[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N9
cyclonev_lcell_comb \WideOr5~0 (
// Equation(s):
// \WideOr5~0_combout  = ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\Div0|auto_generated|divider|divider|op_5~1_sumout  & !\Div0|auto_generated|divider|divider|op_6~1_sumout )) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout ) # (\Div0|auto_generated|divider|divider|op_5~1_sumout ))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr5~0 .extended_lut = "off";
defparam \WideOr5~0 .lut_mask = 64'h5505550505000500;
defparam \WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N10
dffeas \tens_HEX[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always0~0_combout ),
	.sload(gnd),
	.ena(\units_HEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tens_HEX[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tens_HEX[5]~reg0 .is_wysiwyg = "true";
defparam \tens_HEX[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N42
cyclonev_lcell_comb \tens_HEX~2 (
// Equation(s):
// \tens_HEX~2_combout  = ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (\start~input_o  & (!\clr~input_o  & (!\Div0|auto_generated|divider|divider|op_4~1_sumout  $ 
// (!\Div0|auto_generated|divider|divider|op_5~1_sumout )))) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\start~input_o  & 
// !\clr~input_o )) ) ) ) # ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (\start~input_o  & (!\clr~input_o  & (!\Div0|auto_generated|divider|divider|op_4~1_sumout  $ 
// (!\Div0|auto_generated|divider|divider|op_5~1_sumout )))) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\start~input_o  & 
// (!\clr~input_o  & \Div0|auto_generated|divider|divider|op_5~1_sumout ))) ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\start~input_o ),
	.datac(!\clr~input_o ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tens_HEX~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tens_HEX~2 .extended_lut = "off";
defparam \tens_HEX~2 .lut_mask = 64'h0010102010101020;
defparam \tens_HEX~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N43
dffeas \tens_HEX[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\tens_HEX~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\units_HEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tens_HEX[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tens_HEX[6]~reg0 .is_wysiwyg = "true";
defparam \tens_HEX[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y33_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
