
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 5.82

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.26 source latency counter[1]$_SDFFE_PN0P_/CLK ^
  -0.26 target latency pwm_p_reg[0]$_SDFF_PN0_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 v input16/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     6    0.08    0.20    0.20    0.40 v input16/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net16 (net)
                  0.20    0.00    0.40 v _625_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.16    0.57 v _625_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _006_ (net)
                  0.05    0.00    0.57 v counter[6]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                  0.57   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.07    0.09    0.14    0.26 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.09    0.00    0.26 ^ counter[6]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                          0.00    0.26   clock reconvergence pessimism
                          0.10    0.36   library hold time
                                  0.36   data required time
-----------------------------------------------------------------------------
                                  0.36   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.21   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: deadtime[4] (input port clocked by core_clock)
Endpoint: pwm_n_reg[1]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v deadtime[4] (in)
                                         deadtime[4] (net)
                  0.00    0.00    0.20 v input5/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     3    0.03    0.25    0.77    0.97 v input5/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net5 (net)
                  0.25    0.00    0.97 v _535_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.20    0.17    1.14 ^ _535_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _290_ (net)
                  0.20    0.00    1.14 ^ _805_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.06    0.19    0.38    1.52 v _805_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _292_ (net)
                  0.19    0.00    1.52 v _542_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.04    0.16    0.34    1.86 v _542_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _030_ (net)
                  0.16    0.00    1.86 v _543_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     2    0.04    0.46    0.29    2.15 ^ _543_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _031_ (net)
                  0.46    0.00    2.15 ^ _590_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.17    2.32 ^ _590_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _069_ (net)
                  0.08    0.00    2.32 ^ _591_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     3    0.04    0.14    0.31    2.63 v _591_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _309_ (net)
                  0.14    0.00    2.63 v _840_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.26    0.47    3.09 ^ _840_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _377_ (net)
                  0.26    0.00    3.09 ^ _671_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.03    0.14    0.24    3.34 ^ _671_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _130_ (net)
                  0.14    0.00    3.34 ^ _672_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     2    0.03    0.19    0.13    3.47 v _672_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _131_ (net)
                  0.19    0.00    3.47 v _679_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.02    0.25    0.16    3.63 ^ _679_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _138_ (net)
                  0.25    0.00    3.63 ^ _680_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     2    0.02    0.22    0.18    3.80 v _680_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _139_ (net)
                  0.22    0.00    3.80 v _693_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.24    4.04 v _693_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _152_ (net)
                  0.08    0.00    4.04 v _707_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.33    0.23    4.27 ^ _707_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _166_ (net)
                  0.33    0.00    4.27 ^ _708_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.13    0.08    4.35 v _708_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _009_ (net)
                  0.13    0.00    4.35 v pwm_n_reg[1]$_SDFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  4.35   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.04    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.07    0.09    0.14   10.26 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.09    0.00   10.26 ^ pwm_n_reg[1]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00   10.26   clock reconvergence pessimism
                         -0.09   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.35   data arrival time
-----------------------------------------------------------------------------
                                  5.82   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: deadtime[4] (input port clocked by core_clock)
Endpoint: pwm_n_reg[1]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v deadtime[4] (in)
                                         deadtime[4] (net)
                  0.00    0.00    0.20 v input5/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     3    0.03    0.25    0.77    0.97 v input5/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net5 (net)
                  0.25    0.00    0.97 v _535_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.20    0.17    1.14 ^ _535_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _290_ (net)
                  0.20    0.00    1.14 ^ _805_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.06    0.19    0.38    1.52 v _805_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _292_ (net)
                  0.19    0.00    1.52 v _542_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.04    0.16    0.34    1.86 v _542_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _030_ (net)
                  0.16    0.00    1.86 v _543_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     2    0.04    0.46    0.29    2.15 ^ _543_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _031_ (net)
                  0.46    0.00    2.15 ^ _590_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.17    2.32 ^ _590_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _069_ (net)
                  0.08    0.00    2.32 ^ _591_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     3    0.04    0.14    0.31    2.63 v _591_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _309_ (net)
                  0.14    0.00    2.63 v _840_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.26    0.47    3.09 ^ _840_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _377_ (net)
                  0.26    0.00    3.09 ^ _671_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.03    0.14    0.24    3.34 ^ _671_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _130_ (net)
                  0.14    0.00    3.34 ^ _672_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     2    0.03    0.19    0.13    3.47 v _672_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _131_ (net)
                  0.19    0.00    3.47 v _679_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.02    0.25    0.16    3.63 ^ _679_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _138_ (net)
                  0.25    0.00    3.63 ^ _680_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     2    0.02    0.22    0.18    3.80 v _680_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _139_ (net)
                  0.22    0.00    3.80 v _693_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.24    4.04 v _693_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _152_ (net)
                  0.08    0.00    4.04 v _707_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.33    0.23    4.27 ^ _707_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _166_ (net)
                  0.33    0.00    4.27 ^ _708_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.13    0.08    4.35 v _708_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _009_ (net)
                  0.13    0.00    4.35 v pwm_n_reg[1]$_SDFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  4.35   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.04    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.07    0.09    0.14   10.26 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.09    0.00   10.26 ^ pwm_n_reg[1]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00   10.26   clock reconvergence pessimism
                         -0.09   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.35   data arrival time
-----------------------------------------------------------------------------
                                  5.82   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.2878153324127197

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8171

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.20716656744480133

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9286

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pwm_n_reg[1]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.14    0.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00    0.26 ^ counter[2]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.50    0.76 ^ counter[2]$_SDFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.18    0.94 v _504_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.21    1.15 v _855_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.18    1.33 ^ _507_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.14    1.47 v _508_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.42    1.89 ^ _516_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.41    2.30 v _840_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.19    2.50 v _674_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.22    2.72 ^ _676_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.15    2.87 v _679_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
   0.20    3.07 ^ _680_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
   0.21    3.27 ^ _693_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.12    3.40 v _707_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.11    3.50 ^ _708_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.00    3.50 ^ pwm_n_reg[1]$_SDFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           3.50   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.14   10.26 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00   10.26 ^ pwm_n_reg[1]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   10.26   clock reconvergence pessimism
  -0.12   10.14   library setup time
          10.14   data required time
---------------------------------------------------------
          10.14   data required time
          -3.50   data arrival time
---------------------------------------------------------
           6.64   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pwm_p_reg[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.14    0.26 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00    0.26 ^ counter[7]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.45    0.72 ^ counter[7]$_SDFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.25    0.96 ^ _879_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.08    1.04 v _761_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.00    1.04 v pwm_p_reg[0]$_SDFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.04   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.14    0.26 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00    0.26 ^ pwm_p_reg[0]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.26   clock reconvergence pessimism
   0.08    0.35   library hold time
           0.35   data required time
---------------------------------------------------------
           0.35   data required time
          -1.04   data arrival time
---------------------------------------------------------
           0.69   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2640

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2640

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
4.3507

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
5.8223

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
133.824442

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.29e-03   1.01e-04   8.45e-09   1.39e-03  12.4%
Combinational          4.91e-03   3.35e-03   9.35e-08   8.26e-03  73.7%
Clock                  9.68e-04   5.89e-04   1.06e-08   1.56e-03  13.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.17e-03   4.04e-03   1.13e-07   1.12e-02 100.0%
                          64.0%      36.0%       0.0%
