// Seed: 2332199878
module module_0 (
    output wire id_0,
    input wand id_1,
    input tri id_2,
    input supply1 id_3,
    output wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input uwire id_9,
    input uwire id_10,
    input wor id_11,
    output wor id_12,
    output uwire id_13,
    output uwire id_14,
    input uwire id_15,
    output supply0 id_16,
    input tri id_17,
    output wor id_18,
    input tri id_19,
    output wor id_20
);
  logic id_22;
  ;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    input supply1 id_2,
    output wire id_3,
    input wor id_4,
    output wand id_5,
    input supply0 id_6
);
  assign id_1 = id_4;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_6,
      id_2,
      id_5,
      id_2,
      id_6,
      id_4,
      id_2,
      id_4,
      id_2,
      id_2,
      id_0,
      id_0,
      id_1,
      id_6,
      id_1,
      id_6,
      id_3,
      id_6,
      id_1
  );
  assign modCall_1.id_12 = 0;
endmodule
