// (c) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// (c) Copyright 2022-2026 Advanced Micro Devices, Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of AMD and is protected under U.S. and international copyright
// and other intellectual property laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// AMD, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND AMD HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) AMD shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or AMD had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// AMD products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of AMD products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
// 
// DO NOT MODIFY THIS FILE.


// IP VLNV: xilinx.com:hls:array_mult:1.0
// IP Revision: 2114458652

(* X_CORE_INFO = "array_mult,Vivado 2024.1" *)
(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,array_mult,{}" *)
(* CORE_GENERATION_INFO = "bd_0_hls_inst_0,array_mult,{x_ipProduct=Vivado 2024.1,x_ipVendor=xilinx.com,x_ipLibrary=hls,x_ipName=array_mult,x_ipVersion=1.0,x_ipCoreRevision=2114458652,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_S_AXI_CTRL_ADDR_WIDTH=4,C_S_AXI_CTRL_DATA_WIDTH=32,C_S_AXI_DATA_IN_B_ADDR_WIDTH=7,C_S_AXI_DATA_IN_B_DATA_WIDTH=32}" *)
(* IP_DEFINITION_SOURCE = "HLS" *)
(* DowngradeIPIdentifiedWarnings = "yes" *)
module bd_0_hls_inst_0 (
  s_axi_CTRL_ARADDR,
  s_axi_CTRL_ARREADY,
  s_axi_CTRL_ARVALID,
  s_axi_CTRL_AWADDR,
  s_axi_CTRL_AWREADY,
  s_axi_CTRL_AWVALID,
  s_axi_CTRL_BREADY,
  s_axi_CTRL_BRESP,
  s_axi_CTRL_BVALID,
  s_axi_CTRL_RDATA,
  s_axi_CTRL_RREADY,
  s_axi_CTRL_RRESP,
  s_axi_CTRL_RVALID,
  s_axi_CTRL_WDATA,
  s_axi_CTRL_WREADY,
  s_axi_CTRL_WSTRB,
  s_axi_CTRL_WVALID,
  s_axi_DATA_IN_B_ARADDR,
  s_axi_DATA_IN_B_ARREADY,
  s_axi_DATA_IN_B_ARVALID,
  s_axi_DATA_IN_B_AWADDR,
  s_axi_DATA_IN_B_AWREADY,
  s_axi_DATA_IN_B_AWVALID,
  s_axi_DATA_IN_B_BREADY,
  s_axi_DATA_IN_B_BRESP,
  s_axi_DATA_IN_B_BVALID,
  s_axi_DATA_IN_B_RDATA,
  s_axi_DATA_IN_B_RREADY,
  s_axi_DATA_IN_B_RRESP,
  s_axi_DATA_IN_B_RVALID,
  s_axi_DATA_IN_B_WDATA,
  s_axi_DATA_IN_B_WREADY,
  s_axi_DATA_IN_B_WSTRB,
  s_axi_DATA_IN_B_WVALID,
  ap_clk,
  ap_rst_n,
  interrupt,
  in_a_TDATA,
  in_a_TKEEP,
  in_a_TLAST,
  in_a_TREADY,
  in_a_TSTRB,
  in_a_TVALID,
  result_TDATA,
  result_TKEEP,
  result_TLAST,
  result_TREADY,
  result_TSTRB,
  result_TVALID
);

(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *)
input wire [3 : 0] s_axi_CTRL_ARADDR;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *)
output wire s_axi_CTRL_ARREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *)
input wire s_axi_CTRL_ARVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *)
input wire [3 : 0] s_axi_CTRL_AWADDR;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *)
output wire s_axi_CTRL_AWREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *)
input wire s_axi_CTRL_AWVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *)
input wire s_axi_CTRL_BREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *)
output wire [1 : 0] s_axi_CTRL_BRESP;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *)
output wire s_axi_CTRL_BVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *)
output wire [31 : 0] s_axi_CTRL_RDATA;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *)
input wire s_axi_CTRL_RREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *)
output wire [1 : 0] s_axi_CTRL_RRESP;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *)
output wire s_axi_CTRL_RVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *)
input wire [31 : 0] s_axi_CTRL_WDATA;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *)
output wire s_axi_CTRL_WREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *)
input wire [3 : 0] s_axi_CTRL_WSTRB;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 4, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1\
, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *)
input wire s_axi_CTRL_WVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B ARADDR" *)
input wire [6 : 0] s_axi_DATA_IN_B_ARADDR;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B ARREADY" *)
output wire s_axi_DATA_IN_B_ARREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B ARVALID" *)
input wire s_axi_DATA_IN_B_ARVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B AWADDR" *)
input wire [6 : 0] s_axi_DATA_IN_B_AWADDR;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B AWREADY" *)
output wire s_axi_DATA_IN_B_AWREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B AWVALID" *)
input wire s_axi_DATA_IN_B_AWVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B BREADY" *)
input wire s_axi_DATA_IN_B_BREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B BRESP" *)
output wire [1 : 0] s_axi_DATA_IN_B_BRESP;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B BVALID" *)
output wire s_axi_DATA_IN_B_BVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B RDATA" *)
output wire [31 : 0] s_axi_DATA_IN_B_RDATA;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B RREADY" *)
input wire s_axi_DATA_IN_B_RREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B RRESP" *)
output wire [1 : 0] s_axi_DATA_IN_B_RRESP;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B RVALID" *)
output wire s_axi_DATA_IN_B_RVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B WDATA" *)
input wire [31 : 0] s_axi_DATA_IN_B_WDATA;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B WREADY" *)
output wire s_axi_DATA_IN_B_WREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B WSTRB" *)
input wire [3 : 0] s_axi_DATA_IN_B_WSTRB;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_DATA_IN_B, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THRE\
ADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B WVALID" *)
input wire s_axi_DATA_IN_B_WVALID;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axi_DATA_IN_B:in_a:result, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *)
input wire ap_clk;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *)
input wire ap_rst_n;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *)
output wire interrupt;
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_a TDATA" *)
input wire [15 : 0] in_a_TDATA;
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_a TKEEP" *)
input wire [1 : 0] in_a_TKEEP;
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_a TLAST" *)
input wire [0 : 0] in_a_TLAST;
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_a TREADY" *)
output wire in_a_TREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_a TSTRB" *)
input wire [1 : 0] in_a_TSTRB;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_a, TUSER_WIDTH 0, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_a TVALID" *)
input wire in_a_TVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 result TDATA" *)
output wire [15 : 0] result_TDATA;
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 result TKEEP" *)
output wire [1 : 0] result_TKEEP;
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 result TLAST" *)
output wire [0 : 0] result_TLAST;
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 result TREADY" *)
input wire result_TREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 result TSTRB" *)
output wire [1 : 0] result_TSTRB;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME result, TUSER_WIDTH 0, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 result TVALID" *)
output wire result_TVALID;

(* SDX_KERNEL = "true" *)
(* SDX_KERNEL_TYPE = "hls" *)
(* SDX_KERNEL_SYNTH_INST = "inst" *)
  array_mult #(
    .C_S_AXI_CTRL_ADDR_WIDTH(4),
    .C_S_AXI_CTRL_DATA_WIDTH(32),
    .C_S_AXI_DATA_IN_B_ADDR_WIDTH(7),
    .C_S_AXI_DATA_IN_B_DATA_WIDTH(32)
  ) inst (
    .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
    .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
    .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
    .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
    .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
    .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
    .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
    .s_axi_CTRL_BRESP(s_axi_CTRL_BRESP),
    .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
    .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
    .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
    .s_axi_CTRL_RRESP(s_axi_CTRL_RRESP),
    .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
    .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
    .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
    .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
    .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
    .s_axi_DATA_IN_B_ARADDR(s_axi_DATA_IN_B_ARADDR),
    .s_axi_DATA_IN_B_ARREADY(s_axi_DATA_IN_B_ARREADY),
    .s_axi_DATA_IN_B_ARVALID(s_axi_DATA_IN_B_ARVALID),
    .s_axi_DATA_IN_B_AWADDR(s_axi_DATA_IN_B_AWADDR),
    .s_axi_DATA_IN_B_AWREADY(s_axi_DATA_IN_B_AWREADY),
    .s_axi_DATA_IN_B_AWVALID(s_axi_DATA_IN_B_AWVALID),
    .s_axi_DATA_IN_B_BREADY(s_axi_DATA_IN_B_BREADY),
    .s_axi_DATA_IN_B_BRESP(s_axi_DATA_IN_B_BRESP),
    .s_axi_DATA_IN_B_BVALID(s_axi_DATA_IN_B_BVALID),
    .s_axi_DATA_IN_B_RDATA(s_axi_DATA_IN_B_RDATA),
    .s_axi_DATA_IN_B_RREADY(s_axi_DATA_IN_B_RREADY),
    .s_axi_DATA_IN_B_RRESP(s_axi_DATA_IN_B_RRESP),
    .s_axi_DATA_IN_B_RVALID(s_axi_DATA_IN_B_RVALID),
    .s_axi_DATA_IN_B_WDATA(s_axi_DATA_IN_B_WDATA),
    .s_axi_DATA_IN_B_WREADY(s_axi_DATA_IN_B_WREADY),
    .s_axi_DATA_IN_B_WSTRB(s_axi_DATA_IN_B_WSTRB),
    .s_axi_DATA_IN_B_WVALID(s_axi_DATA_IN_B_WVALID),
    .ap_clk(ap_clk),
    .ap_rst_n(ap_rst_n),
    .interrupt(interrupt),
    .in_a_TDATA(in_a_TDATA),
    .in_a_TKEEP(in_a_TKEEP),
    .in_a_TLAST(in_a_TLAST),
    .in_a_TREADY(in_a_TREADY),
    .in_a_TSTRB(in_a_TSTRB),
    .in_a_TVALID(in_a_TVALID),
    .result_TDATA(result_TDATA),
    .result_TKEEP(result_TKEEP),
    .result_TLAST(result_TLAST),
    .result_TREADY(result_TREADY),
    .result_TSTRB(result_TSTRB),
    .result_TVALID(result_TVALID)
  );
endmodule
