Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 30 11:25:48 2020
| Host         : DESKTOP-TSK87CH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_flyinglogo_timing_summary_routed.rpt -pb top_flyinglogo_timing_summary_routed.pb -rpx top_flyinglogo_timing_summary_routed.rpx -warn_on_violation
| Design       : top_flyinglogo
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.183        0.000                      0                  252        0.131        0.000                      0                  252        3.000        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_dcm_25m  {0.000 20.000}     40.000          25.000          
  clkfbout_dcm_25m  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_dcm_25m       32.183        0.000                      0                  252        0.131        0.000                      0                  252       19.500        0.000                       0                   105  
  clkfbout_dcm_25m                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_dcm_25m
  To Clock:  clk_out1_dcm_25m

Setup :            0  Failing Endpoints,  Worst Slack       32.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.183ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 2.237ns (29.916%)  route 5.241ns (70.084%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.468 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.557    -0.934    u2/clk_out1
    SLICE_X50Y59         FDRE                                         r  u2/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  u2/y_cnt_reg[4]/Q
                         net (fo=10, routed)          1.089     0.673    u2/y_cnt_reg__0[4]
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.124     0.797 r  u2/rom_addr[0]_i_6/O
                         net (fo=1, routed)           0.407     1.204    u2/rom_addr[0]_i_6_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I0_O)        0.124     1.328 r  u2/rom_addr[0]_i_4/O
                         net (fo=17, routed)          1.011     2.339    u2/rom_addr[0]_i_4_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I3_O)        0.152     2.491 r  u2/vga_data[11]_i_66/O
                         net (fo=2, routed)           0.639     3.130    u2/vga_data[11]_i_66_n_0
    SLICE_X49Y58         LUT6 (Prop_lut6_I5_O)        0.326     3.456 r  u2/vga_data[11]_i_25/O
                         net (fo=1, routed)           0.332     3.788    u2/vga_data[11]_i_25_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.295 r  u2/vga_data_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.295    u2/vga_data_reg[11]_i_7_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.452 r  u2/vga_data_reg[11]_i_3/CO[1]
                         net (fo=13, routed)          0.826     5.278    u2/logo_area2
    SLICE_X55Y60         LUT6 (Prop_lut6_I2_O)        0.329     5.607 r  u2/rom_addr[0]_i_2/O
                         net (fo=14, routed)          0.937     6.544    u2_n_13
    SLICE_X55Y55         FDRE                                         r  rom_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.570    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.348 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.935    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.026 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.442    38.468    pclk
    SLICE_X55Y55         FDRE                                         r  rom_addr_reg[0]/C
                         clock pessimism              0.561    39.029    
                         clock uncertainty           -0.098    38.932    
    SLICE_X55Y55         FDRE (Setup_fdre_C_CE)      -0.205    38.727    rom_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.727    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                 32.183    

Slack (MET) :             32.183ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 2.237ns (29.916%)  route 5.241ns (70.084%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.468 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.557    -0.934    u2/clk_out1
    SLICE_X50Y59         FDRE                                         r  u2/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  u2/y_cnt_reg[4]/Q
                         net (fo=10, routed)          1.089     0.673    u2/y_cnt_reg__0[4]
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.124     0.797 r  u2/rom_addr[0]_i_6/O
                         net (fo=1, routed)           0.407     1.204    u2/rom_addr[0]_i_6_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I0_O)        0.124     1.328 r  u2/rom_addr[0]_i_4/O
                         net (fo=17, routed)          1.011     2.339    u2/rom_addr[0]_i_4_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I3_O)        0.152     2.491 r  u2/vga_data[11]_i_66/O
                         net (fo=2, routed)           0.639     3.130    u2/vga_data[11]_i_66_n_0
    SLICE_X49Y58         LUT6 (Prop_lut6_I5_O)        0.326     3.456 r  u2/vga_data[11]_i_25/O
                         net (fo=1, routed)           0.332     3.788    u2/vga_data[11]_i_25_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.295 r  u2/vga_data_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.295    u2/vga_data_reg[11]_i_7_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.452 r  u2/vga_data_reg[11]_i_3/CO[1]
                         net (fo=13, routed)          0.826     5.278    u2/logo_area2
    SLICE_X55Y60         LUT6 (Prop_lut6_I2_O)        0.329     5.607 r  u2/rom_addr[0]_i_2/O
                         net (fo=14, routed)          0.937     6.544    u2_n_13
    SLICE_X55Y55         FDRE                                         r  rom_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.570    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.348 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.935    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.026 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.442    38.468    pclk
    SLICE_X55Y55         FDRE                                         r  rom_addr_reg[1]/C
                         clock pessimism              0.561    39.029    
                         clock uncertainty           -0.098    38.932    
    SLICE_X55Y55         FDRE (Setup_fdre_C_CE)      -0.205    38.727    rom_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.727    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                 32.183    

Slack (MET) :             32.183ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 2.237ns (29.916%)  route 5.241ns (70.084%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.468 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.557    -0.934    u2/clk_out1
    SLICE_X50Y59         FDRE                                         r  u2/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  u2/y_cnt_reg[4]/Q
                         net (fo=10, routed)          1.089     0.673    u2/y_cnt_reg__0[4]
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.124     0.797 r  u2/rom_addr[0]_i_6/O
                         net (fo=1, routed)           0.407     1.204    u2/rom_addr[0]_i_6_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I0_O)        0.124     1.328 r  u2/rom_addr[0]_i_4/O
                         net (fo=17, routed)          1.011     2.339    u2/rom_addr[0]_i_4_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I3_O)        0.152     2.491 r  u2/vga_data[11]_i_66/O
                         net (fo=2, routed)           0.639     3.130    u2/vga_data[11]_i_66_n_0
    SLICE_X49Y58         LUT6 (Prop_lut6_I5_O)        0.326     3.456 r  u2/vga_data[11]_i_25/O
                         net (fo=1, routed)           0.332     3.788    u2/vga_data[11]_i_25_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.295 r  u2/vga_data_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.295    u2/vga_data_reg[11]_i_7_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.452 r  u2/vga_data_reg[11]_i_3/CO[1]
                         net (fo=13, routed)          0.826     5.278    u2/logo_area2
    SLICE_X55Y60         LUT6 (Prop_lut6_I2_O)        0.329     5.607 r  u2/rom_addr[0]_i_2/O
                         net (fo=14, routed)          0.937     6.544    u2_n_13
    SLICE_X55Y55         FDRE                                         r  rom_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.570    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.348 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.935    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.026 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.442    38.468    pclk
    SLICE_X55Y55         FDRE                                         r  rom_addr_reg[2]/C
                         clock pessimism              0.561    39.029    
                         clock uncertainty           -0.098    38.932    
    SLICE_X55Y55         FDRE (Setup_fdre_C_CE)      -0.205    38.727    rom_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.727    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                 32.183    

Slack (MET) :             32.183ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 2.237ns (29.916%)  route 5.241ns (70.084%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.468 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.557    -0.934    u2/clk_out1
    SLICE_X50Y59         FDRE                                         r  u2/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  u2/y_cnt_reg[4]/Q
                         net (fo=10, routed)          1.089     0.673    u2/y_cnt_reg__0[4]
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.124     0.797 r  u2/rom_addr[0]_i_6/O
                         net (fo=1, routed)           0.407     1.204    u2/rom_addr[0]_i_6_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I0_O)        0.124     1.328 r  u2/rom_addr[0]_i_4/O
                         net (fo=17, routed)          1.011     2.339    u2/rom_addr[0]_i_4_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I3_O)        0.152     2.491 r  u2/vga_data[11]_i_66/O
                         net (fo=2, routed)           0.639     3.130    u2/vga_data[11]_i_66_n_0
    SLICE_X49Y58         LUT6 (Prop_lut6_I5_O)        0.326     3.456 r  u2/vga_data[11]_i_25/O
                         net (fo=1, routed)           0.332     3.788    u2/vga_data[11]_i_25_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.295 r  u2/vga_data_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.295    u2/vga_data_reg[11]_i_7_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.452 r  u2/vga_data_reg[11]_i_3/CO[1]
                         net (fo=13, routed)          0.826     5.278    u2/logo_area2
    SLICE_X55Y60         LUT6 (Prop_lut6_I2_O)        0.329     5.607 r  u2/rom_addr[0]_i_2/O
                         net (fo=14, routed)          0.937     6.544    u2_n_13
    SLICE_X55Y55         FDRE                                         r  rom_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.570    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.348 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.935    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.026 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.442    38.468    pclk
    SLICE_X55Y55         FDRE                                         r  rom_addr_reg[3]/C
                         clock pessimism              0.561    39.029    
                         clock uncertainty           -0.098    38.932    
    SLICE_X55Y55         FDRE (Setup_fdre_C_CE)      -0.205    38.727    rom_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.727    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                 32.183    

Slack (MET) :             32.324ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        7.337ns  (logic 2.237ns (30.491%)  route 5.100ns (69.509%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.468 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.557    -0.934    u2/clk_out1
    SLICE_X50Y59         FDRE                                         r  u2/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  u2/y_cnt_reg[4]/Q
                         net (fo=10, routed)          1.089     0.673    u2/y_cnt_reg__0[4]
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.124     0.797 r  u2/rom_addr[0]_i_6/O
                         net (fo=1, routed)           0.407     1.204    u2/rom_addr[0]_i_6_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I0_O)        0.124     1.328 r  u2/rom_addr[0]_i_4/O
                         net (fo=17, routed)          1.011     2.339    u2/rom_addr[0]_i_4_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I3_O)        0.152     2.491 r  u2/vga_data[11]_i_66/O
                         net (fo=2, routed)           0.639     3.130    u2/vga_data[11]_i_66_n_0
    SLICE_X49Y58         LUT6 (Prop_lut6_I5_O)        0.326     3.456 r  u2/vga_data[11]_i_25/O
                         net (fo=1, routed)           0.332     3.788    u2/vga_data[11]_i_25_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.295 r  u2/vga_data_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.295    u2/vga_data_reg[11]_i_7_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.452 r  u2/vga_data_reg[11]_i_3/CO[1]
                         net (fo=13, routed)          0.826     5.278    u2/logo_area2
    SLICE_X55Y60         LUT6 (Prop_lut6_I2_O)        0.329     5.607 r  u2/rom_addr[0]_i_2/O
                         net (fo=14, routed)          0.796     6.403    u2_n_13
    SLICE_X55Y56         FDRE                                         r  rom_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.570    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.348 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.935    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.026 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.442    38.468    pclk
    SLICE_X55Y56         FDRE                                         r  rom_addr_reg[4]/C
                         clock pessimism              0.561    39.029    
                         clock uncertainty           -0.098    38.932    
    SLICE_X55Y56         FDRE (Setup_fdre_C_CE)      -0.205    38.727    rom_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.727    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                 32.324    

Slack (MET) :             32.324ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        7.337ns  (logic 2.237ns (30.491%)  route 5.100ns (69.509%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.468 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.557    -0.934    u2/clk_out1
    SLICE_X50Y59         FDRE                                         r  u2/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  u2/y_cnt_reg[4]/Q
                         net (fo=10, routed)          1.089     0.673    u2/y_cnt_reg__0[4]
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.124     0.797 r  u2/rom_addr[0]_i_6/O
                         net (fo=1, routed)           0.407     1.204    u2/rom_addr[0]_i_6_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I0_O)        0.124     1.328 r  u2/rom_addr[0]_i_4/O
                         net (fo=17, routed)          1.011     2.339    u2/rom_addr[0]_i_4_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I3_O)        0.152     2.491 r  u2/vga_data[11]_i_66/O
                         net (fo=2, routed)           0.639     3.130    u2/vga_data[11]_i_66_n_0
    SLICE_X49Y58         LUT6 (Prop_lut6_I5_O)        0.326     3.456 r  u2/vga_data[11]_i_25/O
                         net (fo=1, routed)           0.332     3.788    u2/vga_data[11]_i_25_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.295 r  u2/vga_data_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.295    u2/vga_data_reg[11]_i_7_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.452 r  u2/vga_data_reg[11]_i_3/CO[1]
                         net (fo=13, routed)          0.826     5.278    u2/logo_area2
    SLICE_X55Y60         LUT6 (Prop_lut6_I2_O)        0.329     5.607 r  u2/rom_addr[0]_i_2/O
                         net (fo=14, routed)          0.796     6.403    u2_n_13
    SLICE_X55Y56         FDRE                                         r  rom_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.570    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.348 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.935    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.026 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.442    38.468    pclk
    SLICE_X55Y56         FDRE                                         r  rom_addr_reg[5]/C
                         clock pessimism              0.561    39.029    
                         clock uncertainty           -0.098    38.932    
    SLICE_X55Y56         FDRE (Setup_fdre_C_CE)      -0.205    38.727    rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.727    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                 32.324    

Slack (MET) :             32.324ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        7.337ns  (logic 2.237ns (30.491%)  route 5.100ns (69.509%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.468 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.557    -0.934    u2/clk_out1
    SLICE_X50Y59         FDRE                                         r  u2/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  u2/y_cnt_reg[4]/Q
                         net (fo=10, routed)          1.089     0.673    u2/y_cnt_reg__0[4]
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.124     0.797 r  u2/rom_addr[0]_i_6/O
                         net (fo=1, routed)           0.407     1.204    u2/rom_addr[0]_i_6_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I0_O)        0.124     1.328 r  u2/rom_addr[0]_i_4/O
                         net (fo=17, routed)          1.011     2.339    u2/rom_addr[0]_i_4_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I3_O)        0.152     2.491 r  u2/vga_data[11]_i_66/O
                         net (fo=2, routed)           0.639     3.130    u2/vga_data[11]_i_66_n_0
    SLICE_X49Y58         LUT6 (Prop_lut6_I5_O)        0.326     3.456 r  u2/vga_data[11]_i_25/O
                         net (fo=1, routed)           0.332     3.788    u2/vga_data[11]_i_25_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.295 r  u2/vga_data_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.295    u2/vga_data_reg[11]_i_7_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.452 r  u2/vga_data_reg[11]_i_3/CO[1]
                         net (fo=13, routed)          0.826     5.278    u2/logo_area2
    SLICE_X55Y60         LUT6 (Prop_lut6_I2_O)        0.329     5.607 r  u2/rom_addr[0]_i_2/O
                         net (fo=14, routed)          0.796     6.403    u2_n_13
    SLICE_X55Y56         FDRE                                         r  rom_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.570    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.348 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.935    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.026 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.442    38.468    pclk
    SLICE_X55Y56         FDRE                                         r  rom_addr_reg[6]/C
                         clock pessimism              0.561    39.029    
                         clock uncertainty           -0.098    38.932    
    SLICE_X55Y56         FDRE (Setup_fdre_C_CE)      -0.205    38.727    rom_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         38.727    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                 32.324    

Slack (MET) :             32.324ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        7.337ns  (logic 2.237ns (30.491%)  route 5.100ns (69.509%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.468 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.557    -0.934    u2/clk_out1
    SLICE_X50Y59         FDRE                                         r  u2/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  u2/y_cnt_reg[4]/Q
                         net (fo=10, routed)          1.089     0.673    u2/y_cnt_reg__0[4]
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.124     0.797 r  u2/rom_addr[0]_i_6/O
                         net (fo=1, routed)           0.407     1.204    u2/rom_addr[0]_i_6_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I0_O)        0.124     1.328 r  u2/rom_addr[0]_i_4/O
                         net (fo=17, routed)          1.011     2.339    u2/rom_addr[0]_i_4_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I3_O)        0.152     2.491 r  u2/vga_data[11]_i_66/O
                         net (fo=2, routed)           0.639     3.130    u2/vga_data[11]_i_66_n_0
    SLICE_X49Y58         LUT6 (Prop_lut6_I5_O)        0.326     3.456 r  u2/vga_data[11]_i_25/O
                         net (fo=1, routed)           0.332     3.788    u2/vga_data[11]_i_25_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.295 r  u2/vga_data_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.295    u2/vga_data_reg[11]_i_7_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.452 r  u2/vga_data_reg[11]_i_3/CO[1]
                         net (fo=13, routed)          0.826     5.278    u2/logo_area2
    SLICE_X55Y60         LUT6 (Prop_lut6_I2_O)        0.329     5.607 r  u2/rom_addr[0]_i_2/O
                         net (fo=14, routed)          0.796     6.403    u2_n_13
    SLICE_X55Y56         FDRE                                         r  rom_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.570    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.348 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.935    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.026 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.442    38.468    pclk
    SLICE_X55Y56         FDRE                                         r  rom_addr_reg[7]/C
                         clock pessimism              0.561    39.029    
                         clock uncertainty           -0.098    38.932    
    SLICE_X55Y56         FDRE (Setup_fdre_C_CE)      -0.205    38.727    rom_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.727    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                 32.324    

Slack (MET) :             32.333ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 2.237ns (30.533%)  route 5.089ns (69.467%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.467 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.557    -0.934    u2/clk_out1
    SLICE_X50Y59         FDRE                                         r  u2/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  u2/y_cnt_reg[4]/Q
                         net (fo=10, routed)          1.089     0.673    u2/y_cnt_reg__0[4]
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.124     0.797 r  u2/rom_addr[0]_i_6/O
                         net (fo=1, routed)           0.407     1.204    u2/rom_addr[0]_i_6_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I0_O)        0.124     1.328 r  u2/rom_addr[0]_i_4/O
                         net (fo=17, routed)          1.011     2.339    u2/rom_addr[0]_i_4_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I3_O)        0.152     2.491 r  u2/vga_data[11]_i_66/O
                         net (fo=2, routed)           0.639     3.130    u2/vga_data[11]_i_66_n_0
    SLICE_X49Y58         LUT6 (Prop_lut6_I5_O)        0.326     3.456 r  u2/vga_data[11]_i_25/O
                         net (fo=1, routed)           0.332     3.788    u2/vga_data[11]_i_25_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.295 r  u2/vga_data_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.295    u2/vga_data_reg[11]_i_7_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.452 r  u2/vga_data_reg[11]_i_3/CO[1]
                         net (fo=13, routed)          0.826     5.278    u2/logo_area2
    SLICE_X55Y60         LUT6 (Prop_lut6_I2_O)        0.329     5.607 r  u2/rom_addr[0]_i_2/O
                         net (fo=14, routed)          0.785     6.392    u2_n_13
    SLICE_X55Y57         FDRE                                         r  rom_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.570    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.348 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.935    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.026 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.441    38.467    pclk
    SLICE_X55Y57         FDRE                                         r  rom_addr_reg[10]/C
                         clock pessimism              0.561    39.028    
                         clock uncertainty           -0.098    38.931    
    SLICE_X55Y57         FDRE (Setup_fdre_C_CE)      -0.205    38.726    rom_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         38.726    
                         arrival time                          -6.392    
  -------------------------------------------------------------------
                         slack                                 32.333    

Slack (MET) :             32.333ns  (required time - arrival time)
  Source:                 u2/y_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 2.237ns (30.533%)  route 5.089ns (69.467%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.467 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.557    -0.934    u2/clk_out1
    SLICE_X50Y59         FDRE                                         r  u2/y_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.416 r  u2/y_cnt_reg[4]/Q
                         net (fo=10, routed)          1.089     0.673    u2/y_cnt_reg__0[4]
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.124     0.797 r  u2/rom_addr[0]_i_6/O
                         net (fo=1, routed)           0.407     1.204    u2/rom_addr[0]_i_6_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I0_O)        0.124     1.328 r  u2/rom_addr[0]_i_4/O
                         net (fo=17, routed)          1.011     2.339    u2/rom_addr[0]_i_4_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I3_O)        0.152     2.491 r  u2/vga_data[11]_i_66/O
                         net (fo=2, routed)           0.639     3.130    u2/vga_data[11]_i_66_n_0
    SLICE_X49Y58         LUT6 (Prop_lut6_I5_O)        0.326     3.456 r  u2/vga_data[11]_i_25/O
                         net (fo=1, routed)           0.332     3.788    u2/vga_data[11]_i_25_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.295 r  u2/vga_data_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.295    u2/vga_data_reg[11]_i_7_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.452 r  u2/vga_data_reg[11]_i_3/CO[1]
                         net (fo=13, routed)          0.826     5.278    u2/logo_area2
    SLICE_X55Y60         LUT6 (Prop_lut6_I2_O)        0.329     5.607 r  u2/rom_addr[0]_i_2/O
                         net (fo=14, routed)          0.785     6.392    u2_n_13
    SLICE_X55Y57         FDRE                                         r  rom_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.570    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.348 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.935    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.026 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         1.441    38.467    pclk
    SLICE_X55Y57         FDRE                                         r  rom_addr_reg[11]/C
                         clock pessimism              0.561    39.028    
                         clock uncertainty           -0.098    38.931    
    SLICE_X55Y57         FDRE (Setup_fdre_C_CE)      -0.205    38.726    rom_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         38.726    
                         arrival time                          -6.392    
  -------------------------------------------------------------------
                         slack                                 32.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.957%)  route 0.251ns (64.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.564    -0.597    pclk
    SLICE_X55Y55         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  rom_addr_reg[1]/Q
                         net (fo=7, routed)           0.251    -0.205    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y11         RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.876    -0.792    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.519    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.336    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.127%)  route 0.260ns (64.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.564    -0.597    pclk
    SLICE_X55Y56         FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  rom_addr_reg[7]/Q
                         net (fo=7, routed)           0.260    -0.196    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y11         RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.876    -0.792    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.519    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.336    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rom_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.788%)  route 0.264ns (65.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.563    -0.598    pclk
    SLICE_X55Y57         FDRE                                         r  rom_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  rom_addr_reg[10]/Q
                         net (fo=7, routed)           0.264    -0.193    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y11         RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.876    -0.792    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.519    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.336    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.678%)  route 0.266ns (65.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.564    -0.597    pclk
    SLICE_X55Y56         FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  rom_addr_reg[5]/Q
                         net (fo=7, routed)           0.266    -0.191    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y20         RAMB18E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.877    -0.791    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB18_X2Y20         RAMB18E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.518    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.335    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.199%)  route 0.271ns (65.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.563    -0.598    pclk
    SLICE_X55Y57         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  rom_addr_reg[8]/Q
                         net (fo=7, routed)           0.271    -0.186    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y11         RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.875    -0.793    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.520    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.337    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.812%)  route 0.276ns (66.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.564    -0.597    pclk
    SLICE_X55Y56         FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  rom_addr_reg[7]/Q
                         net (fo=7, routed)           0.276    -0.180    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y20         RAMB18E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.877    -0.791    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB18_X2Y20         RAMB18E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.518    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.335    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.922%)  route 0.287ns (67.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.564    -0.597    pclk
    SLICE_X55Y55         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  rom_addr_reg[1]/Q
                         net (fo=7, routed)           0.287    -0.169    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[1]
    RAMB18_X2Y20         RAMB18E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.877    -0.791    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB18_X2Y20         RAMB18E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.518    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.335    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.437%)  route 0.294ns (67.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.564    -0.597    pclk
    SLICE_X55Y55         FDRE                                         r  rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  rom_addr_reg[2]/Q
                         net (fo=7, routed)           0.294    -0.163    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[2]
    RAMB18_X2Y20         RAMB18E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.877    -0.791    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB18_X2Y20         RAMB18E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.518    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.335    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.519%)  route 0.293ns (67.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.564    -0.597    pclk
    SLICE_X55Y56         FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  rom_addr_reg[7]/Q
                         net (fo=7, routed)           0.293    -0.164    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y24         RAMB18E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.872    -0.796    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.523    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.340    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.119%)  route 0.298ns (67.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.564    -0.597    pclk
    SLICE_X55Y55         FDRE                                         r  rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  rom_addr_reg[2]/Q
                         net (fo=7, routed)           0.298    -0.158    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y11         RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  u0/inst/clkout1_buf/O
                         net (fo=103, routed)         0.876    -0.792    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.519    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.336    u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_dcm_25m
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y10     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y10     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y20     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y20     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y24     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y24     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  u0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X50Y56     flag_add_sub_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y60     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_2_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y60     u2/x_cnt_reg[8]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X52Y60     logo_x_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X52Y60     logo_x_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X52Y60     logo_x_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y60     logo_x_reg[4]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X52Y61     logo_x_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y61     logo_x_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y61     u2/y_cnt_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X50Y56     flag_add_sub_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y59     flag_add_sub_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y57     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y60     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y59     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_3_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y58     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_4_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y58     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_9_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y57     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_12_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y57     u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_15_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y60     u2/x_cnt_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_dcm_25m
  To Clock:  clkfbout_dcm_25m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_dcm_25m
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  u0/inst/mmcm_adv_inst/CLKFBOUT



