#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Sep 27 17:50:37 2023
# Process ID: 24312
# Current directory: C:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.runs/synth_1
# Command line: vivado.exe -log vga_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_wrapper.tcl
# Log file: C:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.runs/synth_1/vga_wrapper.vds
# Journal file: C:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vga_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab_1/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top vga_wrapper -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24476
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module bin_count [C:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/new/VGA.v:112]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1080.031 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga_wrapper' [C:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/new/VGA.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.runs/synth_1/.Xil/Vivado-24312-DESKTOP-RR0TS4V/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.runs/synth_1/.Xil/Vivado-24312-DESKTOP-RR0TS4V/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/new/VGA.v:76]
INFO: [Synth 8-6157] synthesizing module 'bin_count' [C:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/new/VGA.v:112]
	Parameter MAX_COUNT bound to: 799 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bin_count' (2#1) [C:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/new/VGA.v:112]
WARNING: [Synth 8-6104] Input port 'px' has an internal driver [C:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/new/VGA.v:90]
INFO: [Synth 8-6157] synthesizing module 'bin_count__parameterized0' [C:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/new/VGA.v:112]
	Parameter MAX_COUNT bound to: 524 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bin_count__parameterized0' (2#1) [C:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/new/VGA.v:112]
WARNING: [Synth 8-6104] Input port 'py' has an internal driver [C:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/new/VGA.v:101]
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (3#1) [C:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/new/VGA.v:76]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.runs/synth_1/.Xil/Vivado-24312-DESKTOP-RR0TS4V/realtime/hdmi_tx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (4#1) [C:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.runs/synth_1/.Xil/Vivado-24312-DESKTOP-RR0TS4V/realtime/hdmi_tx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vga_wrapper' (5#1) [C:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/new/VGA.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1090.656 ; gain = 10.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1090.656 ; gain = 10.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1090.656 ; gain = 10.625
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1090.656 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc:6]
Finished Parsing XDC File [c:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [c:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [c:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [C:/Users/anshu/Downloads/blackboard_revDA.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'RGB_led_A[0]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'RGB_led_A[1]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'RGB_led_A[2]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'RGB_led_B[0]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'RGB_led_B[1]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'RGB_led_B[2]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'seg_an[0]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'seg_an[1]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'seg_an[2]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'seg_an[3]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'seg_cat[0]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'seg_cat[1]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'seg_cat[2]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'seg_cat[3]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'seg_cat[4]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'seg_cat[5]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'seg_cat[6]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'seg_cat[7]'. [C:/Users/anshu/Downloads/blackboard_revDA.xdc:61]
Finished Parsing XDC File [C:/Users/anshu/Downloads/blackboard_revDA.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/anshu/Downloads/blackboard_revDA.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/vga_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/anshu/Downloads/blackboard_revDA.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1185.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1185.320 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1185.320 ; gain = 105.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1185.320 ; gain = 105.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_CLK_N. (constraint file  c:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_CLK_N. (constraint file  c:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_CLK_P. (constraint file  c:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_CLK_P. (constraint file  c:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_D_N[0]. (constraint file  c:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_D_N[0]. (constraint file  c:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_D_N[1]. (constraint file  c:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_D_N[1]. (constraint file  c:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_D_N[2]. (constraint file  c:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_D_N[2]. (constraint file  c:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_D_P[0]. (constraint file  c:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_D_P[0]. (constraint file  c:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_D_P[1]. (constraint file  c:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_D_P[1]. (constraint file  c:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_D_P[2]. (constraint file  c:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_D_P[2]. (constraint file  c:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 16).
Applied set_property DONT_TOUCH = true for clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga_to_hdmi. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1185.320 ; gain = 105.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1185.320 ; gain = 105.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1185.320 ; gain = 105.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1190.047 ; gain = 110.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1209.840 ; gain = 129.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1210.637 ; gain = 130.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1216.418 ; gain = 136.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1216.418 ; gain = 136.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1216.418 ; gain = 136.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1216.418 ; gain = 136.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1216.418 ; gain = 136.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1216.418 ; gain = 136.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |hdmi_tx_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |hdmi_tx |     1|
|3     |LUT1    |     1|
|4     |LUT2    |     3|
|5     |LUT3    |     2|
|6     |LUT4    |     5|
|7     |LUT5    |     8|
|8     |LUT6    |    10|
|9     |FDRE    |    20|
|10    |IBUF    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1216.418 ; gain = 136.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1216.418 ; gain = 41.723
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1216.418 ; gain = 136.387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1228.504 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1228.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 49 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1228.504 ; gain = 148.473
INFO: [Common 17-1381] The checkpoint 'C:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.runs/synth_1/vga_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_wrapper_utilization_synth.rpt -pb vga_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 27 17:51:10 2023...
