// Seed: 177723912
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wor id_3;
  wor id_4 = id_3;
  assign id_3 = id_4;
  wire id_5;
  wire id_6;
  tri1 id_7;
  tri0 id_8 = id_6 - id_7 - 1;
  assign id_3 = id_7 && 0;
  id_9 :
  assert property (@(posedge 1'b0) 1)
  else $display;
  wire id_10;
  supply1 id_11 = id_4;
endmodule
module module_1 (
    output wire  id_0
    , id_4,
    input  tri   id_1,
    output uwire id_2
);
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.id_9 = 0;
endmodule
