 
****************************************
Report : qor
Design : SIMD
Version: I-2013.12-SP5-5
Date   : Mon Jun  8 21:42:28 2020
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          1.23
  Critical Path Slack:          17.98
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          2.20
  Critical Path Slack:          17.20
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              45.00
  Critical Path Length:         12.88
  Critical Path Slack:           6.94
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         36
  Hierarchical Port Count:       2179
  Leaf Cell Count:               3790
  Buf/Inv Cell Count:             410
  Buf Cell Count:                 143
  Inv Cell Count:                 267
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3442
  Sequential Cell Count:          348
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     6692.826025
  Noncombinational Area:  1579.507944
  Buf/Inv Area:            256.689998
  Total Buffer Area:           114.65
  Total Inverter Area:         142.04
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              8272.333969
  Design Area:            8272.333969


  Design Rules
  -----------------------------------
  Total Number of Nets:          4815
  Nets With Violations:             1
  Max Trans Violations:             1
  Max Cap Violations:               1
  -----------------------------------


  Hostname: EEX052

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                5.77
  Overall Compile Wall Clock Time:    15.77

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
