
dgbus.h,2871
#define __DGBUS_H__27,782
#define DGBUSSTART	29,803
#define DGBUSSHIFT	30,844
#define DGBUSBYTES	31,867
#define DIAG_CTRLR_LOAD	32,892
#define ASSUMED_CXBUS_NUMBER	33,919
#define SP_HARDWARE	39,1068
#define SSP_HARDWARE	40,1094
#define WRITE_WCS_SPC_COMMAND_REGISTER	45,1163
#define WRITE_WCS_SPC_DATA_REGISTER	46,1206
#define SET_CONTROL_REGISTER_WCS_LOADED	48,1247
#define RESET_ROM_ADDRESS_REGISTER	49,1291
#define INCREMENT_ROM_ADDRESS_REGISTER	51,1331
#define READ_ROM	52,1374
#define READ_WCS_SPC_COMMAND_REGISTER	54,1398
#define READ_WCS_SPC_DATA_REGISTER	55,1440
#define SPC_READ_REGISTER	59,1543
#define SPC_WRITE_REGISTER	60,1575
#define SPC_READ_REGISTER_AND_INCREMENT_INITIALIZE_COUNTER	61,1608
#define SPC_WRITE_REGISTER_AND_INCREMENT_INITIALIZE_COUNTER	62,1669
#define SPC_REG_INITIALIZE_COUNTER	66,1796
#define SPC_REG_RAM_OUTPUT	67,1836
#define SPC_REG_SETUP_AND_STATUS	68,1869
#define WCS_CMD_DOWNLOAD_IMAGE 70,1908
#define WCS_DIRECTION_RP_TO_IP 71,1944
#define WCS_DIRECTION_IP_TO_RP 72,1980
#define WCS_IMAGE_COMPRESSION_NONE 73,2017
#define WCS_IMAGE_COMPRESSION_UNIX 74,2056
#define AIP_WCS_CMD_REG 76,2116
#define AIP_WCS_INIT_CNT 78,2147
#define AIP_WCS_WR_RAM 79,2203
#define AIP_WCS_WR_DAT_1 81,2269
#define AIP_WCS_WR_DAT_2 82,2299
#define AIP_WCS_WR_DAT_4 83,2329
#define AIP_WCS_LOADED 85,2360
#define WCS_CMD_REG	87,2391
#define FSIP_WCS_CMD_REG 88,2418
#define FSIP_WCS_INIT_CNT 89,2449
#define FSIP_WCS_WR_DAT_1 90,2480
#define FSIP_WCS_WR_DAT_2 91,2511
#define FSIP_WCS_WR_DAT_4 92,2542
#define FSIP_WCS_WR_RAM 93,2573
#define FSIP_WCS_WR_PAR 94,2604
#define FSIP_WCS_LOADED 95,2635
#define FSIP_NUM_MODULES 97,2667
#define FSIP_WCS_SIZE 98,2695
#define DBUS_READ	104,2806
#define CXBUS_ERROR	109,2888
#define DBUS_INTERNAL_ERROR	110,2915
#define WCS_PARITY_ERROR	111,2949
#define WCS_CNTRL_INSTR_ERROR	112,2980
#define DBUS_SW_READY 113,3016
#define UCODE_STATUS_MASK	114,3061
#define DBUS_INVALID_REQUEST 115,3093
#define DBUS_SW_MAXDELAY 121,3210
#define DBUS_LOGGER_DELAY 126,3315
#define DBUS_ERROR_MASK 128,3358
#define WCS_ERROR_MASK 129,3455
#define XILINX_READY 132,3589
#define MASTER_ENABLE	136,3675
#define ENABLE_LED	137,3704
#define WCS_DBUS_CMD_ENABLE	138,3730
#define WCS_LOADED	139,3764
#define WCS_LOADING	140,3790
#define DBUS_ROM_LOAD_TIME	143,3819
#define DBUS_XILINX_TIME 146,3930
#define IDPROM_BASE 150,4045
#define IDPROM_MAGIC 151,4081
#define IDPROM_VERSION 152,4109
typedef struct id_eeprom_ id_eeprom_154,4137
} id_eeprom_t;id_eeprom_t181,4886
typedef struct dgbus_eeprom_ dgbus_eeprom_183,4902
} dgbus_eeprom_t;dgbus_eeprom_t205,5515
typedef struct rp1_eeprom_ rp1_eeprom_208,5535
} rp1_eeprom_t;rp1_eeprom_t214,5678
struct dgtype_ dgtype_219,5749
#define FSIP_NO_EOIR_VERSION 246,6548
#define AIP_NO_EOIR_VERSION 247,6584
