vendor_name = ModelSim
source_file = 1, C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/PROJETO FINAL-20240524/src/SEQ1.v
source_file = 1, C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/PROJETO FINAL-20240524/src/Topo.v
source_file = 1, C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/PROJETO FINAL-20240524/src/Datapath.v
source_file = 1, C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/PROJETO FINAL-20240524/src/Controle.v
source_file = 1, C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/PROJETO FINAL-20240524/src/Mux4x1_4bits.v
source_file = 1, C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/PROJETO FINAL-20240524/src/Mux2x1_7bits.v
source_file = 1, C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/PROJETO FINAL-20240524/src/Mux4x1.v
source_file = 1, C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/PROJETO FINAL-20240524/src/Dec7seg.v
source_file = 1, C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/PROJETO FINAL-20240524/src/Reg_setup.v
source_file = 1, C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/PROJETO FINAL-20240524/src/Reg_fpga.v
source_file = 1, C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/PROJETO FINAL-20240524/src/Reg_user.v
source_file = 1, C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/PROJETO FINAL-20240524/src/DecSeq.v
source_file = 1, C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/PROJETO FINAL-20240524/src/Counter_time.v
source_file = 1, C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/PROJETO FINAL-20240524/src/Counter_round.v
source_file = 1, C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/PROJETO FINAL-20240524/src/Counter_divide.v
source_file = 1, C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/PROJETO FINAL-20240524/prj/db/Topo.cbx.xml
design_name = Counter_time
instance = comp, \tempo[0]~output\, tempo[0]~output, Counter_time, 1
instance = comp, \tempo[1]~output\, tempo[1]~output, Counter_time, 1
instance = comp, \tempo[2]~output\, tempo[2]~output, Counter_time, 1
instance = comp, \tempo[3]~output\, tempo[3]~output, Counter_time, 1
instance = comp, \end_time~output\, end_time~output, Counter_time, 1
instance = comp, \clkt~input\, clkt~input, Counter_time, 1
instance = comp, \clkt~inputclkctrl\, clkt~inputclkctrl, Counter_time, 1
instance = comp, \tempo[0]~3\, tempo[0]~3, Counter_time, 1
instance = comp, \R~input\, R~input, Counter_time, 1
instance = comp, \R~inputclkctrl\, R~inputclkctrl, Counter_time, 1
instance = comp, \E~input\, E~input, Counter_time, 1
instance = comp, \tempo[0]~reg0\, tempo[0]~reg0, Counter_time, 1
instance = comp, \tempo[2]~1\, tempo[2]~1, Counter_time, 1
instance = comp, \tempo[2]~reg0\, tempo[2]~reg0, Counter_time, 1
instance = comp, \tempo~2\, tempo~2, Counter_time, 1
instance = comp, \tempo[3]~reg0\, tempo[3]~reg0, Counter_time, 1
instance = comp, \tempo~0\, tempo~0, Counter_time, 1
instance = comp, \tempo[1]~reg0\, tempo[1]~reg0, Counter_time, 1
